#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f923a52bc20 .scope module, "mac_array" "mac_array" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 128 "out_s";
    .port_info 3 /INPUT 32 "in_w";
    .port_info 4 /INPUT 128 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 8 "valid";
P_0x7f923a52fb90 .param/l "bw" 0 2 7, +C4<00000000000000000000000000000100>;
P_0x7f923a52fbd0 .param/l "col" 0 2 9, +C4<00000000000000000000000000001000>;
P_0x7f923a52fc10 .param/l "psum_bw" 0 2 8, +C4<00000000000000000000000000010000>;
P_0x7f923a52fc50 .param/l "row" 0 2 10, +C4<00000000000000000000000000001000>;
L_0x7f923a064208 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f92397a13a0_0 .net/2s *"_ivl_62", 127 0, L_0x7f923a064208;  1 drivers
o0x7f923a0322d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f92397a1460_0 .net "clk", 0 0, o0x7f923a0322d8;  0 drivers
o0x7f923a049318 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f92397a1500_0 .net "in_n", 127 0, o0x7f923a049318;  0 drivers
o0x7f923a049348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f92397a1590_0 .net "in_w", 31 0, o0x7f923a049348;  0 drivers
o0x7f923a049378 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7f92397a1620_0 .net "inst_w", 1 0, o0x7f923a049378;  0 drivers
v0x7f92397a1710_0 .var "inst_w_temp", 15 0;
v0x7f92397a17c0_0 .net "out_s", 127 0, L_0x7f92397cf700;  1 drivers
o0x7f923a032458 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f92397a1870_0 .net "reset", 0 0, o0x7f923a032458;  0 drivers
v0x7f92397a1900_0 .net "temp", 1151 0, L_0x7f92397cf3d0;  1 drivers
v0x7f92397a1a10_0 .net "valid", 7 0, L_0x7f92397cf630;  1 drivers
v0x7f92397a1ac0_0 .net "valid_temp", 63 0, L_0x7f92397cf490;  1 drivers
L_0x7f92397a7710 .part o0x7f923a049348, 0, 4;
L_0x7f92397a77f0 .part L_0x7f92397cf3d0, 0, 128;
L_0x7f92397a7890 .part v0x7f92397a1710_0, 0, 2;
L_0x7f92397ad1c0 .part o0x7f923a049348, 4, 4;
L_0x7f92397ad2e0 .part L_0x7f92397cf3d0, 128, 128;
L_0x7f92397ad3f0 .part v0x7f92397a1710_0, 2, 2;
L_0x7f92397b2cb0 .part o0x7f923a049348, 8, 4;
L_0x7f92397b2dd0 .part L_0x7f92397cf3d0, 256, 128;
L_0x7f92397b2e70 .part v0x7f92397a1710_0, 4, 2;
L_0x7f92397b8690 .part o0x7f923a049348, 12, 4;
L_0x7f92397b87f0 .part L_0x7f92397cf3d0, 384, 128;
L_0x7f92397b8970 .part v0x7f92397a1710_0, 6, 2;
L_0x7f92397be250 .part o0x7f923a049348, 16, 4;
L_0x7f92397be3a0 .part L_0x7f92397cf3d0, 512, 128;
L_0x7f92397be440 .part v0x7f92397a1710_0, 8, 2;
L_0x7f92397c3c50 .part o0x7f923a049348, 20, 4;
L_0x7f92397c3d30 .part L_0x7f92397cf3d0, 640, 128;
L_0x7f92397c3e60 .part v0x7f92397a1710_0, 10, 2;
L_0x7f92397c9650 .part o0x7f923a049348, 24, 4;
L_0x7f92397c97d0 .part L_0x7f92397cf3d0, 768, 128;
L_0x7f92397c9870 .part v0x7f92397a1710_0, 12, 2;
L_0x7f92397cf050 .part o0x7f923a049348, 28, 4;
L_0x7f92397cf230 .part L_0x7f92397cf3d0, 896, 128;
o0x7f923a034d38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
o0x7f923a037b88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
o0x7f923a03a9d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
o0x7f923a03d828 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
LS_0x7f92397cf490_0_0 .concat8 [ 8 8 8 8], o0x7f923a034d38, o0x7f923a037b88, o0x7f923a03a9d8, o0x7f923a03d828;
o0x7f923a040678 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
o0x7f923a0434c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
o0x7f923a046318 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
o0x7f923a049168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
LS_0x7f92397cf490_0_4 .concat8 [ 8 8 8 8], o0x7f923a040678, o0x7f923a0434c8, o0x7f923a046318, o0x7f923a049168;
L_0x7f92397cf490 .concat8 [ 32 32 0 0], LS_0x7f92397cf490_0_0, LS_0x7f92397cf490_0_4;
L_0x7f92397c9910 .part v0x7f92397a1710_0, 14, 2;
L_0x7f92397cf700 .part L_0x7f92397cf3d0, 1024, 128;
LS_0x7f92397cf3d0_0_0 .concat8 [ 128 128 128 128], L_0x7f923a064208, L_0x7f92397a6e00, L_0x7f92397ac8b0, L_0x7f92397b23a0;
LS_0x7f92397cf3d0_0_4 .concat8 [ 128 128 128 128], L_0x7f92397b7d80, L_0x7f92397bd940, L_0x7f92397c3340, L_0x7f92397c8d40;
LS_0x7f92397cf3d0_0_8 .concat8 [ 128 0 0 0], L_0x7f92397ce740;
L_0x7f92397cf3d0 .concat8 [ 512 512 128 0], LS_0x7f92397cf3d0_0_0, LS_0x7f92397cf3d0_0_4, LS_0x7f92397cf3d0_0_8;
L_0x7f92397cf630 .part L_0x7f92397cf490, 56, 8;
S_0x7f923a550070 .scope generate, "row_num[1]" "row_num[1]" 2 29, 2 29 0, S_0x7f923a52bc20;
 .timescale 0 0;
P_0x7f923a527430 .param/l "i" 1 2 29, +C4<01>;
S_0x7f923a563060 .scope module, "mac_row_instance" "mac_row" 2 30, 3 5 0, S_0x7f923a550070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 128 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /INPUT 128 "in_n";
    .port_info 4 /OUTPUT 8 "valid";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /INPUT 1 "reset";
P_0x7f923a5668a0 .param/l "bw" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x7f923a5668e0 .param/l "col" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x7f923a566920 .param/l "psum_bw" 0 3 8, +C4<00000000000000000000000000010000>;
L_0x7f92397a7660 .functor BUFZ 4, L_0x7f92397a7710, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239735a60_0 .net *"_ivl_53", 3 0, L_0x7f92397a7660;  1 drivers
v0x7f9239735b20_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239735cc0_0 .net "in_n", 127 0, L_0x7f92397a77f0;  1 drivers
v0x7f9239735d50_0 .net "in_w", 3 0, L_0x7f92397a7710;  1 drivers
v0x7f9239735de0_0 .net "inst_w", 1 0, L_0x7f92397a7890;  1 drivers
v0x7f9239735e70_0 .net "out_s", 127 0, L_0x7f92397a6e00;  1 drivers
v0x7f9239735f00_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
v0x7f9239736090_0 .net "temp", 35 0, L_0x7f92397a7540;  1 drivers
RS_0x7f923a032368 .resolv tri, v0x7f923a542260_0, v0x7f9239722f80_0, v0x7f923971c360_0, v0x7f9239724fb0_0, v0x7f92397323a0_0, v0x7f923970c290_0, v0x7f923971df00_0, v0x7f92397354f0_0;
v0x7f9239736120_0 .net8 "temp_inst", 1 0, RS_0x7f923a032368;  8 drivers
v0x7f92397322a0_0 .net "valid", 7 0, o0x7f923a034d38;  0 drivers
L_0x7f92397a25e0 .part L_0x7f92397a7540, 0, 4;
L_0x7f92397a2680 .part L_0x7f92397a77f0, 0, 16;
L_0x7f92397a3070 .part L_0x7f92397a7540, 4, 4;
L_0x7f92397a3150 .part L_0x7f92397a77f0, 16, 16;
L_0x7f92397a3ae0 .part L_0x7f92397a7540, 8, 4;
L_0x7f92397a3bb0 .part L_0x7f92397a77f0, 32, 16;
L_0x7f92397a4500 .part L_0x7f92397a7540, 12, 4;
L_0x7f92397a4620 .part L_0x7f92397a77f0, 48, 16;
L_0x7f92397a4fd0 .part L_0x7f92397a7540, 16, 4;
L_0x7f92397a50c0 .part L_0x7f92397a77f0, 64, 16;
L_0x7f92397a59d0 .part L_0x7f92397a7540, 20, 4;
L_0x7f92397a5ad0 .part L_0x7f92397a77f0, 80, 16;
L_0x7f92397a6400 .part L_0x7f92397a7540, 24, 4;
L_0x7f92397a6510 .part L_0x7f92397a77f0, 96, 16;
LS_0x7f92397a6e00_0_0 .concat8 [ 16 16 16 16], L_0x7f92397a1be0, L_0x7f92397a2720, L_0x7f92397a3230, L_0x7f92397a3c50;
LS_0x7f92397a6e00_0_4 .concat8 [ 16 16 16 16], L_0x7f92397a4740, L_0x7f92397a5160, L_0x7f92397a5b70, L_0x7f92397a65b0;
L_0x7f92397a6e00 .concat8 [ 64 64 0 0], LS_0x7f92397a6e00_0_0, LS_0x7f92397a6e00_0_4;
L_0x7f92397a7170 .part L_0x7f92397a7540, 28, 4;
L_0x7f92397a7310 .part L_0x7f92397a77f0, 112, 16;
LS_0x7f92397a7540_0_0 .concat8 [ 4 4 4 4], L_0x7f92397a7660, L_0x7f92397a1cd0, L_0x7f92397a27f0, L_0x7f92397a32e0;
LS_0x7f92397a7540_0_4 .concat8 [ 4 4 4 4], L_0x7f92397a3d00, L_0x7f92397a47b0, L_0x7f92397a51d0, L_0x7f92397a5be0;
LS_0x7f92397a7540_0_8 .concat8 [ 4 0 0 0], L_0x7f92397a6620;
L_0x7f92397a7540 .concat8 [ 16 16 4 0], LS_0x7f92397a7540_0_0, LS_0x7f92397a7540_0_4, LS_0x7f92397a7540_0_8;
S_0x7f923a562630 .scope generate, "col_num[1]" "col_num[1]" 3 25, 3 25 0, S_0x7f923a563060;
 .timescale 0 0;
P_0x7f923a5502e0 .param/l "i" 1 3 25, +C4<01>;
S_0x7f923a55e7f0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923a562630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923a542db0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923a542df0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397a1be0 .functor BUFZ 16, L_0x7f92397a2530, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397a1cd0 .functor BUFZ 4, v0x7f923a52bfc0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923a52bfc0_0 .var "a_q", 3 0;
v0x7f923a52c050_0 .var "b_q", 3 0;
v0x7f923a52c0e0_0 .var "c_q", 15 0;
v0x7f923a541ff0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923a542080_0 .net "in_n", 15 0, L_0x7f92397a2680;  1 drivers
v0x7f923a542110_0 .net "in_w", 3 0, L_0x7f92397a25e0;  1 drivers
v0x7f923a5421b0_0 .net8 "inst_e", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f923a542260_0 .var "inst_q", 1 0;
v0x7f923a566eb0_0 .net8 "inst_w", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f923a566fc0_0 .var "load_ready_q", 0 0;
v0x7f923a567050_0 .net/s "mac_out", 15 0, L_0x7f92397a2530;  1 drivers
v0x7f923a5670e0_0 .net "out_e", 3 0, L_0x7f92397a1cd0;  1 drivers
v0x7f923a567170_0 .net "out_s", 15 0, L_0x7f92397a1be0;  1 drivers
v0x7f923a567220_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
E_0x7f923a5667e0 .event posedge, v0x7f923a541ff0_0;
S_0x7f923a55ddc0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923a55e7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923a562e20 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923a562e60 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397a2530 .functor BUFZ 16, L_0x7f92397a23f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923a54b640_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063008;  1 drivers
v0x7f923a539530_0 .net/s *"_ivl_10", 15 0, L_0x7f92397a22e0;  1 drivers
v0x7f923a5395c0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397a1fc0;  1 drivers
v0x7f923a539650_0 .net/s *"_ivl_6", 8 0, L_0x7f92397a20a0;  1 drivers
v0x7f923a5396e0_0 .net/s "a", 3 0, v0x7f923a52bfc0_0;  1 drivers
v0x7f923a55da00_0 .net/s "a_pad", 4 0, L_0x7f92397a1e90;  1 drivers
v0x7f923a55da90_0 .net/s "b", 3 0, v0x7f923a52c050_0;  1 drivers
v0x7f923a55db40_0 .net/s "c", 15 0, v0x7f923a52c0e0_0;  1 drivers
v0x7f923a550e60_0 .net/s "out", 15 0, L_0x7f92397a2530;  alias, 1 drivers
v0x7f923a550f70_0 .net/s "product", 8 0, L_0x7f92397a21a0;  1 drivers
v0x7f923a551000_0 .net/s "psum", 15 0, L_0x7f92397a23f0;  1 drivers
L_0x7f92397a1e90 .concat [ 4 1 0 0], v0x7f923a52bfc0_0, L_0x7f923a063008;
L_0x7f92397a1fc0 .extend/s 9, L_0x7f92397a1e90;
L_0x7f92397a20a0 .extend/s 9, v0x7f923a52c050_0;
L_0x7f92397a21a0 .arith/mult 9, L_0x7f92397a1fc0, L_0x7f92397a20a0;
L_0x7f92397a22e0 .extend/s 16, L_0x7f92397a21a0;
L_0x7f92397a23f0 .arith/sum 16, L_0x7f92397a22e0, v0x7f923a52c0e0_0;
S_0x7f923a567680 .scope generate, "col_num[2]" "col_num[2]" 3 25, 3 25 0, S_0x7f923a563060;
 .timescale 0 0;
P_0x7f923a52b420 .param/l "i" 1 3 25, +C4<010>;
S_0x7f923a5678b0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923a567680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923a567a70 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923a567ab0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397a2720 .functor BUFZ 16, L_0x7f92397a2fc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397a27f0 .functor BUFZ 4, v0x7f9239710b30_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239710b30_0 .var "a_q", 3 0;
v0x7f9239711130_0 .var "b_q", 3 0;
v0x7f923970cb80_0 .var "c_q", 15 0;
v0x7f923970b8b0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397109c0_0 .net "in_n", 15 0, L_0x7f92397a3150;  1 drivers
v0x7f9239710a50_0 .net "in_w", 3 0, L_0x7f92397a3070;  1 drivers
v0x7f9239722ef0_0 .net8 "inst_e", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f9239722f80_0 .var "inst_q", 1 0;
v0x7f9239727760_0 .net8 "inst_w", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f92397277f0_0 .var "load_ready_q", 0 0;
v0x7f923972bfd0_0 .net/s "mac_out", 15 0, L_0x7f92397a2fc0;  1 drivers
v0x7f923972c060_0 .net "out_e", 3 0, L_0x7f92397a27f0;  1 drivers
v0x7f9239730840_0 .net "out_s", 15 0, L_0x7f92397a2720;  1 drivers
v0x7f92397308d0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923a567dc0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923a5678b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923a567b30 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923a567b70 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397a2fc0 .functor BUFZ 16, L_0x7f92397a2e80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923a35cdf0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063050;  1 drivers
v0x7f92397197c0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397a2d70;  1 drivers
v0x7f9239734630_0 .net/s *"_ivl_4", 8 0, L_0x7f92397a2a70;  1 drivers
v0x7f923972fdc0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397a2b50;  1 drivers
v0x7f923972b550_0 .net/s "a", 3 0, v0x7f9239710b30_0;  1 drivers
v0x7f9239726ce0_0 .net/s "a_pad", 4 0, L_0x7f92397a2950;  1 drivers
v0x7f9239722470_0 .net/s "b", 3 0, v0x7f9239711130_0;  1 drivers
v0x7f923971dc00_0 .net/s "c", 15 0, v0x7f923970cb80_0;  1 drivers
v0x7f9239719370_0 .net/s "out", 15 0, L_0x7f92397a2fc0;  alias, 1 drivers
v0x7f9239714830_0 .net/s "product", 8 0, L_0x7f92397a2c30;  1 drivers
v0x7f923970ff80_0 .net/s "psum", 15 0, L_0x7f92397a2e80;  1 drivers
L_0x7f92397a2950 .concat [ 4 1 0 0], v0x7f9239710b30_0, L_0x7f923a063050;
L_0x7f92397a2a70 .extend/s 9, L_0x7f92397a2950;
L_0x7f92397a2b50 .extend/s 9, v0x7f9239711130_0;
L_0x7f92397a2c30 .arith/mult 9, L_0x7f92397a2a70, L_0x7f92397a2b50;
L_0x7f92397a2d70 .extend/s 16, L_0x7f92397a2c30;
L_0x7f92397a2e80 .arith/sum 16, L_0x7f92397a2d70, v0x7f923970cb80_0;
S_0x7f9239730db0 .scope generate, "col_num[3]" "col_num[3]" 3 25, 3 25 0, S_0x7f923a563060;
 .timescale 0 0;
P_0x7f923970bf60 .param/l "i" 1 3 25, +C4<011>;
S_0x7f9239730380 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239730db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923970cc10 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923970cc50 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397a3230 .functor BUFZ 16, L_0x7f92397a3a30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397a32e0 .functor BUFZ 4, v0x7f9239729d40_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239729d40_0 .var "a_q", 3 0;
v0x7f9239722c30_0 .var "b_q", 3 0;
v0x7f9239722cc0_0 .var "c_q", 15 0;
v0x7f9239725440_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397254d0_0 .net "in_n", 15 0, L_0x7f92397a3bb0;  1 drivers
v0x7f9239720bd0_0 .net "in_w", 3 0, L_0x7f92397a3ae0;  1 drivers
v0x7f9239720c60_0 .net8 "inst_e", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f923971c360_0 .var "inst_q", 1 0;
v0x7f923971c3f0_0 .net8 "inst_w", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f9239719920_0 .var "load_ready_q", 0 0;
v0x7f9239717ad0_0 .net/s "mac_out", 15 0, L_0x7f92397a3a30;  1 drivers
v0x7f9239717b60_0 .net "out_e", 3 0, L_0x7f92397a32e0;  1 drivers
v0x7f9239710140_0 .net "out_s", 15 0, L_0x7f92397a3230;  1 drivers
v0x7f92397101d0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923972c540 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239730380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f92397111c0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239711200 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397a3a30 .functor BUFZ 16, L_0x7f92397a38f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239730580_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063098;  1 drivers
v0x7f9239730610_0 .net/s *"_ivl_10", 15 0, L_0x7f92397a37e0;  1 drivers
v0x7f9239722630_0 .net/s *"_ivl_4", 8 0, L_0x7f92397a34e0;  1 drivers
v0x7f92397226c0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397a35c0;  1 drivers
v0x7f923972bd10_0 .net/s "a", 3 0, v0x7f9239729d40_0;  1 drivers
v0x7f923972bda0_0 .net/s "a_pad", 4 0, L_0x7f92397a3400;  1 drivers
v0x7f923972e520_0 .net/s "b", 3 0, v0x7f9239722c30_0;  1 drivers
v0x7f923972e5b0_0 .net/s "c", 15 0, v0x7f9239722cc0_0;  1 drivers
v0x7f92397274a0_0 .net/s "out", 15 0, L_0x7f92397a3a30;  alias, 1 drivers
v0x7f9239727530_0 .net/s "product", 8 0, L_0x7f92397a36a0;  1 drivers
v0x7f9239729cb0_0 .net/s "psum", 15 0, L_0x7f92397a38f0;  1 drivers
L_0x7f92397a3400 .concat [ 4 1 0 0], v0x7f9239729d40_0, L_0x7f923a063098;
L_0x7f92397a34e0 .extend/s 9, L_0x7f92397a3400;
L_0x7f92397a35c0 .extend/s 9, v0x7f9239722c30_0;
L_0x7f92397a36a0 .arith/mult 9, L_0x7f92397a34e0, L_0x7f92397a35c0;
L_0x7f92397a37e0 .extend/s 16, L_0x7f92397a36a0;
L_0x7f92397a38f0 .arith/sum 16, L_0x7f92397a37e0, v0x7f9239722cc0_0;
S_0x7f923972bb10 .scope generate, "col_num[4]" "col_num[4]" 3 25, 3 25 0, S_0x7f923a563060;
 .timescale 0 0;
P_0x7f9239726be0 .param/l "i" 1 3 25, +C4<0100>;
S_0x7f9239727cd0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923972bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239710d50 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239710d90 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397a3c50 .functor BUFZ 16, L_0x7f92397a4450, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397a3d00 .functor BUFZ 4, v0x7f92397286a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397286a0_0 .var "a_q", 3 0;
v0x7f9239728730_0 .var "b_q", 3 0;
v0x7f9239729790_0 .var "c_q", 15 0;
v0x7f9239729820_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239723e30_0 .net "in_n", 15 0, L_0x7f92397a4620;  1 drivers
v0x7f9239723ec0_0 .net "in_w", 3 0, L_0x7f92397a4500;  1 drivers
v0x7f9239724f20_0 .net8 "inst_e", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f9239724fb0_0 .var "inst_q", 1 0;
v0x7f923971f5c0_0 .net8 "inst_w", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f92397206b0_0 .var "load_ready_q", 0 0;
v0x7f9239720740_0 .net/s "mac_out", 15 0, L_0x7f92397a4450;  1 drivers
v0x7f923971ad50_0 .net "out_e", 3 0, L_0x7f92397a3d00;  1 drivers
v0x7f923971ade0_0 .net "out_s", 15 0, L_0x7f92397a3c50;  1 drivers
v0x7f923971be40_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f92397272a0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239727cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239710dd0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239710e10 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397a4450 .functor BUFZ 16, L_0x7f92397a4310, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923970e740_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0630e0;  1 drivers
v0x7f923971a470_0 .net/s *"_ivl_10", 15 0, L_0x7f92397a4200;  1 drivers
v0x7f923971a500_0 .net/s *"_ivl_4", 8 0, L_0x7f92397a3f00;  1 drivers
v0x7f9239731780_0 .net/s *"_ivl_6", 8 0, L_0x7f92397a3fe0;  1 drivers
v0x7f9239731810_0 .net/s "a", 3 0, v0x7f92397286a0_0;  1 drivers
v0x7f9239732870_0 .net/s "a_pad", 4 0, L_0x7f92397a3e20;  1 drivers
v0x7f9239732900_0 .net/s "b", 3 0, v0x7f9239728730_0;  1 drivers
v0x7f923972cf10_0 .net/s "c", 15 0, v0x7f9239729790_0;  1 drivers
v0x7f923972cfa0_0 .net/s "out", 15 0, L_0x7f92397a4450;  alias, 1 drivers
v0x7f923972e000_0 .net/s "product", 8 0, L_0x7f92397a40c0;  1 drivers
v0x7f923972e090_0 .net/s "psum", 15 0, L_0x7f92397a4310;  1 drivers
L_0x7f92397a3e20 .concat [ 4 1 0 0], v0x7f92397286a0_0, L_0x7f923a0630e0;
L_0x7f92397a3f00 .extend/s 9, L_0x7f92397a3e20;
L_0x7f92397a3fe0 .extend/s 9, v0x7f9239728730_0;
L_0x7f92397a40c0 .arith/mult 9, L_0x7f92397a3f00, L_0x7f92397a3fe0;
L_0x7f92397a4200 .extend/s 16, L_0x7f92397a40c0;
L_0x7f92397a4310 .arith/sum 16, L_0x7f92397a4200, v0x7f9239729790_0;
S_0x7f9239723460 .scope generate, "col_num[5]" "col_num[5]" 3 25, 3 25 0, S_0x7f923a563060;
 .timescale 0 0;
P_0x7f92397298b0 .param/l "i" 1 3 25, +C4<0101>;
S_0x7f9239722a30 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239723460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923971bed0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923971bf10 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397a4740 .functor BUFZ 16, L_0x7f92397a4f20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397a47b0 .functor BUFZ 4, v0x7f923970b500_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923970b500_0 .var "a_q", 3 0;
v0x7f9239715720_0 .var "b_q", 3 0;
v0x7f92397157b0_0 .var "c_q", 15 0;
v0x7f923970c440_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923970c4d0_0 .net "in_n", 15 0, L_0x7f92397a50c0;  1 drivers
v0x7f9239731190_0 .net "in_w", 3 0, L_0x7f92397a4fd0;  1 drivers
v0x7f9239731220_0 .net8 "inst_e", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f92397323a0_0 .var "inst_q", 1 0;
v0x7f923972da30_0 .net8 "inst_w", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f923972dac0_0 .var "load_ready_q", 0 0;
v0x7f92397291c0_0 .net/s "mac_out", 15 0, L_0x7f92397a4f20;  1 drivers
v0x7f9239729250_0 .net "out_e", 3 0, L_0x7f92397a47b0;  1 drivers
v0x7f923971a770_0 .net "out_s", 15 0, L_0x7f92397a4740;  1 drivers
v0x7f923971a800_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239715b90 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239722a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f92397164c0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239716500 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397a4f20 .functor BUFZ 16, L_0x7f92397a4de0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239715470_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063128;  1 drivers
v0x7f9239715500_0 .net/s *"_ivl_10", 15 0, L_0x7f92397a4cd0;  1 drivers
v0x7f9239711980_0 .net/s *"_ivl_4", 8 0, L_0x7f92397a49f0;  1 drivers
v0x7f9239711a10_0 .net/s *"_ivl_6", 8 0, L_0x7f92397a4ad0;  1 drivers
v0x7f9239712a70_0 .net/s "a", 3 0, v0x7f923970b500_0;  1 drivers
v0x7f9239712b00_0 .net/s "a_pad", 4 0, L_0x7f92397a4910;  1 drivers
v0x7f923970d0d0_0 .net/s "b", 3 0, v0x7f9239715720_0;  1 drivers
v0x7f923970d160_0 .net/s "c", 15 0, v0x7f92397157b0_0;  1 drivers
v0x7f923970e1c0_0 .net/s "out", 15 0, L_0x7f92397a4f20;  alias, 1 drivers
v0x7f923970e250_0 .net/s "product", 8 0, L_0x7f92397a4bb0;  1 drivers
v0x7f923970b470_0 .net/s "psum", 15 0, L_0x7f92397a4de0;  1 drivers
L_0x7f92397a4910 .concat [ 4 1 0 0], v0x7f923970b500_0, L_0x7f923a063128;
L_0x7f92397a49f0 .extend/s 9, L_0x7f92397a4910;
L_0x7f92397a4ad0 .extend/s 9, v0x7f9239715720_0;
L_0x7f92397a4bb0 .arith/mult 9, L_0x7f92397a49f0, L_0x7f92397a4ad0;
L_0x7f92397a4cd0 .extend/s 16, L_0x7f92397a4bb0;
L_0x7f92397a4de0 .arith/sum 16, L_0x7f92397a4cd0, v0x7f92397157b0_0;
S_0x7f92397200e0 .scope generate, "col_num[6]" "col_num[6]" 3 25, 3 25 0, S_0x7f923a563060;
 .timescale 0 0;
P_0x7f92397287c0 .param/l "i" 1 3 25, +C4<0110>;
S_0x7f923971e170 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f92397200e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f92397249d0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239724a10 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397a5160 .functor BUFZ 16, L_0x7f92397a5920, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397a51d0 .functor BUFZ 4, v0x7f923971efd0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923971efd0_0 .var "a_q", 3 0;
v0x7f923971f060_0 .var "b_q", 3 0;
v0x7f9239711390_0 .var "c_q", 15 0;
v0x7f9239711420_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397114b0_0 .net "in_n", 15 0, L_0x7f92397a5ad0;  1 drivers
v0x7f923970c170_0 .net "in_w", 3 0, L_0x7f92397a59d0;  1 drivers
v0x7f923970c200_0 .net8 "inst_e", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f923970c290_0 .var "inst_q", 1 0;
v0x7f923972c920_0 .net8 "inst_w", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f923972c9b0_0 .var "load_ready_q", 0 0;
v0x7f923972ca40_0 .net/s "mac_out", 15 0, L_0x7f92397a5920;  1 drivers
v0x7f9239715ed0_0 .net "out_e", 3 0, L_0x7f92397a51d0;  1 drivers
v0x7f9239715f60_0 .net "out_s", 15 0, L_0x7f92397a5160;  1 drivers
v0x7f9239715ff0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239716fe0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923971e170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239724a50 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239724a90 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397a5920 .functor BUFZ 16, L_0x7f92397a57e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f92397124a0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063170;  1 drivers
v0x7f9239712530_0 .net/s *"_ivl_10", 15 0, L_0x7f92397a56d0;  1 drivers
v0x7f923971b930_0 .net/s *"_ivl_4", 8 0, L_0x7f92397a53d0;  1 drivers
v0x7f923970c780_0 .net/s *"_ivl_6", 8 0, L_0x7f92397a54b0;  1 drivers
v0x7f923970c810_0 .net/s "a", 3 0, v0x7f923971efd0_0;  1 drivers
v0x7f923970dbf0_0 .net/s "a_pad", 4 0, L_0x7f92397a52f0;  1 drivers
v0x7f923970dc80_0 .net/s "b", 3 0, v0x7f923971f060_0;  1 drivers
v0x7f92397280b0_0 .net/s "c", 15 0, v0x7f9239711390_0;  1 drivers
v0x7f9239728140_0 .net/s "out", 15 0, L_0x7f92397a5920;  alias, 1 drivers
v0x7f9239723840_0 .net/s "product", 8 0, L_0x7f92397a5590;  1 drivers
v0x7f92397238d0_0 .net/s "psum", 15 0, L_0x7f92397a57e0;  1 drivers
L_0x7f92397a52f0 .concat [ 4 1 0 0], v0x7f923971efd0_0, L_0x7f923a063170;
L_0x7f92397a53d0 .extend/s 9, L_0x7f92397a52f0;
L_0x7f92397a54b0 .extend/s 9, v0x7f923971f060_0;
L_0x7f92397a5590 .arith/mult 9, L_0x7f92397a53d0, L_0x7f92397a54b0;
L_0x7f92397a56d0 .extend/s 16, L_0x7f92397a5590;
L_0x7f92397a57e0 .arith/sum 16, L_0x7f92397a56d0, v0x7f9239711390_0;
S_0x7f923971e830 .scope generate, "col_num[7]" "col_num[7]" 3 25, 3 25 0, S_0x7f923a563060;
 .timescale 0 0;
P_0x7f923970e2e0 .param/l "i" 1 3 25, +C4<0111>;
S_0x7f92397149f0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923971e830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239723960 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f92397239a0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397a5b70 .functor BUFZ 16, L_0x7f92397a6350, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397a5be0 .functor BUFZ 4, v0x7f92397231a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397231a0_0 .var "a_q", 3 0;
v0x7f9239719a50_0 .var "b_q", 3 0;
v0x7f9239719ae0_0 .var "c_q", 15 0;
v0x7f9239719b70_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239719c00_0 .net "in_n", 15 0, L_0x7f92397a6510;  1 drivers
v0x7f923971ddc0_0 .net "in_w", 3 0, L_0x7f92397a6400;  1 drivers
v0x7f923971de60_0 .net8 "inst_e", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f923971df00_0 .var "inst_q", 1 0;
v0x7f923972ff80_0 .net8 "inst_w", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f9239730090_0 .var "load_ready_q", 0 0;
v0x7f9239730120_0 .net/s "mac_out", 15 0, L_0x7f92397a6350;  1 drivers
v0x7f923972b710_0 .net "out_e", 3 0, L_0x7f92397a5be0;  1 drivers
v0x7f923972b7a0_0 .net "out_s", 15 0, L_0x7f92397a5b70;  1 drivers
v0x7f923972b830_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f92397347f0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f92397149f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239719f80 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239719fc0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397a6350 .functor BUFZ 16, L_0x7f92397a6210, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239730a10_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0631b8;  1 drivers
v0x7f9239730aa0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397a6100;  1 drivers
v0x7f9239730b30_0 .net/s *"_ivl_4", 8 0, L_0x7f92397a5e00;  1 drivers
v0x7f923972c140_0 .net/s *"_ivl_6", 8 0, L_0x7f92397a5ee0;  1 drivers
v0x7f923972c1d0_0 .net/s "a", 3 0, v0x7f92397231a0_0;  1 drivers
v0x7f923972c260_0 .net/s "a_pad", 4 0, L_0x7f92397a5d00;  1 drivers
v0x7f923972c2f0_0 .net/s "b", 3 0, v0x7f9239719a50_0;  1 drivers
v0x7f92397278e0_0 .net/s "c", 15 0, v0x7f9239719ae0_0;  1 drivers
v0x7f9239727990_0 .net/s "out", 15 0, L_0x7f92397a6350;  alias, 1 drivers
v0x7f9239723060_0 .net/s "product", 8 0, L_0x7f92397a5fc0;  1 drivers
v0x7f92397230f0_0 .net/s "psum", 15 0, L_0x7f92397a6210;  1 drivers
L_0x7f92397a5d00 .concat [ 4 1 0 0], v0x7f92397231a0_0, L_0x7f923a0631b8;
L_0x7f92397a5e00 .extend/s 9, L_0x7f92397a5d00;
L_0x7f92397a5ee0 .extend/s 9, v0x7f9239719a50_0;
L_0x7f92397a5fc0 .arith/mult 9, L_0x7f92397a5e00, L_0x7f92397a5ee0;
L_0x7f92397a6100 .extend/s 16, L_0x7f92397a5fc0;
L_0x7f92397a6210 .arith/sum 16, L_0x7f92397a6100, v0x7f9239719ae0_0;
S_0x7f9239726ea0 .scope generate, "col_num[8]" "col_num[8]" 3 25, 3 25 0, S_0x7f923a563060;
 .timescale 0 0;
P_0x7f92397312b0 .param/l "i" 1 3 25, +C4<01000>;
S_0x7f923971ebb0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239726ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923971ed20 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923971ed60 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397a65b0 .functor BUFZ 16, L_0x7f92397a6d50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397a6620 .functor BUFZ 4, v0x7f9239735050_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239735050_0 .var "a_q", 3 0;
v0x7f92397350e0_0 .var "b_q", 3 0;
v0x7f9239735170_0 .var "c_q", 15 0;
v0x7f9239735240_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397352d0_0 .net "in_n", 15 0, L_0x7f92397a7310;  1 drivers
v0x7f92397353a0_0 .net "in_w", 3 0, L_0x7f92397a7170;  1 drivers
v0x7f9239735450_0 .net8 "inst_e", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f92397354f0_0 .var "inst_q", 1 0;
v0x7f92397355a0_0 .net8 "inst_w", 1 0, RS_0x7f923a032368;  alias, 8 drivers
v0x7f92397356b0_0 .var "load_ready_q", 0 0;
v0x7f9239735740_0 .net/s "mac_out", 15 0, L_0x7f92397a6d50;  1 drivers
v0x7f9239735800_0 .net "out_e", 3 0, L_0x7f92397a6620;  1 drivers
v0x7f9239735890_0 .net "out_s", 15 0, L_0x7f92397a65b0;  1 drivers
v0x7f9239735920_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239714c00 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923971ebb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923971eda0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923971ede0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397a6d50 .functor BUFZ 16, L_0x7f92397a6c10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239734c00_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063200;  1 drivers
v0x7f9239734c90_0 .net/s *"_ivl_10", 15 0, L_0x7f92397a6b00;  1 drivers
v0x7f9239734d20_0 .net/s *"_ivl_4", 8 0, L_0x7f92397a6820;  1 drivers
v0x7f9239734db0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397a6900;  1 drivers
v0x7f9239734e40_0 .net/s "a", 3 0, v0x7f9239735050_0;  1 drivers
v0x7f9239715050_0 .net/s "a_pad", 4 0, L_0x7f92397a6740;  1 drivers
v0x7f92397150f0_0 .net/s "b", 3 0, v0x7f92397350e0_0;  1 drivers
v0x7f92397151a0_0 .net/s "c", 15 0, v0x7f9239735170_0;  1 drivers
v0x7f9239715250_0 .net/s "out", 15 0, L_0x7f92397a6d50;  alias, 1 drivers
v0x7f9239734ee0_0 .net/s "product", 8 0, L_0x7f92397a69e0;  1 drivers
v0x7f9239734f70_0 .net/s "psum", 15 0, L_0x7f92397a6c10;  1 drivers
L_0x7f92397a6740 .concat [ 4 1 0 0], v0x7f9239735050_0, L_0x7f923a063200;
L_0x7f92397a6820 .extend/s 9, L_0x7f92397a6740;
L_0x7f92397a6900 .extend/s 9, v0x7f92397350e0_0;
L_0x7f92397a69e0 .arith/mult 9, L_0x7f92397a6820, L_0x7f92397a6900;
L_0x7f92397a6b00 .extend/s 16, L_0x7f92397a69e0;
L_0x7f92397a6c10 .arith/sum 16, L_0x7f92397a6b00, v0x7f9239735170_0;
S_0x7f92397363e0 .scope generate, "row_num[2]" "row_num[2]" 2 29, 2 29 0, S_0x7f923a52bc20;
 .timescale 0 0;
P_0x7f92397365c0 .param/l "i" 1 2 29, +C4<010>;
S_0x7f9239736660 .scope module, "mac_row_instance" "mac_row" 2 30, 3 5 0, S_0x7f92397363e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 128 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /INPUT 128 "in_n";
    .port_info 4 /OUTPUT 8 "valid";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /INPUT 1 "reset";
P_0x7f9239736820 .param/l "bw" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x7f9239736860 .param/l "col" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x7f92397368a0 .param/l "psum_bw" 0 3 8, +C4<00000000000000000000000000010000>;
L_0x7f92397ad110 .functor BUFZ 4, L_0x7f92397ad1c0, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397452c0_0 .net *"_ivl_53", 3 0, L_0x7f92397ad110;  1 drivers
v0x7f9239745350_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397453e0_0 .net "in_n", 127 0, L_0x7f92397ad2e0;  1 drivers
v0x7f9239745470_0 .net "in_w", 3 0, L_0x7f92397ad1c0;  1 drivers
v0x7f9239745500_0 .net "inst_w", 1 0, L_0x7f92397ad3f0;  1 drivers
v0x7f92397455e0_0 .net "out_s", 127 0, L_0x7f92397ac8b0;  1 drivers
v0x7f9239745690_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
v0x7f9239745720_0 .net "temp", 35 0, L_0x7f92397acff0;  1 drivers
RS_0x7f923a0351e8 .resolv tri, v0x7f9239738260_0, v0x7f9239739f30_0, v0x7f923973bc20_0, v0x7f923973d860_0, v0x7f923973f600_0, v0x7f9239741200_0, v0x7f9239742e80_0, v0x7f9239744c00_0;
v0x7f92397457d0_0 .net8 "temp_inst", 1 0, RS_0x7f923a0351e8;  8 drivers
v0x7f923973f500_0 .net "valid", 7 0, o0x7f923a037b88;  0 drivers
L_0x7f92397a8200 .part L_0x7f92397acff0, 0, 4;
L_0x7f92397a82a0 .part L_0x7f92397ad2e0, 0, 16;
L_0x7f92397a8bd0 .part L_0x7f92397acff0, 4, 4;
L_0x7f92397a8cb0 .part L_0x7f92397ad2e0, 16, 16;
L_0x7f92397a95f0 .part L_0x7f92397acff0, 8, 4;
L_0x7f92397a9690 .part L_0x7f92397ad2e0, 32, 16;
L_0x7f92397a9fc0 .part L_0x7f92397acff0, 12, 4;
L_0x7f92397aa0e0 .part L_0x7f92397ad2e0, 48, 16;
L_0x7f92397aaa50 .part L_0x7f92397acff0, 16, 4;
L_0x7f92397aab40 .part L_0x7f92397ad2e0, 64, 16;
L_0x7f92397ab440 .part L_0x7f92397acff0, 20, 4;
L_0x7f92397ab540 .part L_0x7f92397ad2e0, 80, 16;
L_0x7f92397abe90 .part L_0x7f92397acff0, 24, 4;
L_0x7f92397abfa0 .part L_0x7f92397ad2e0, 96, 16;
LS_0x7f92397ac8b0_0_0 .concat8 [ 16 16 16 16], L_0x7f92397a7930, L_0x7f92397a8340, L_0x7f92397a8d90, L_0x7f92397a9730;
LS_0x7f92397ac8b0_0_4 .concat8 [ 16 16 16 16], L_0x7f92397aa200, L_0x7f92397aabe0, L_0x7f92397ab5e0, L_0x7f92397ac040;
L_0x7f92397ac8b0 .concat8 [ 64 64 0 0], LS_0x7f92397ac8b0_0_0, LS_0x7f92397ac8b0_0_4;
L_0x7f92397acc20 .part L_0x7f92397acff0, 28, 4;
L_0x7f92397acdc0 .part L_0x7f92397ad2e0, 112, 16;
LS_0x7f92397acff0_0_0 .concat8 [ 4 4 4 4], L_0x7f92397ad110, L_0x7f92397a79e0, L_0x7f92397a83f0, L_0x7f92397a8e40;
LS_0x7f92397acff0_0_4 .concat8 [ 4 4 4 4], L_0x7f92397a97e0, L_0x7f92397aa270, L_0x7f92397aac50, L_0x7f92397ab650;
LS_0x7f92397acff0_0_8 .concat8 [ 4 0 0 0], L_0x7f92397ac0b0;
L_0x7f92397acff0 .concat8 [ 16 16 4 0], LS_0x7f92397acff0_0_0, LS_0x7f92397acff0_0_4, LS_0x7f92397acff0_0_8;
S_0x7f9239736b70 .scope generate, "col_num[1]" "col_num[1]" 3 25, 3 25 0, S_0x7f9239736660;
 .timescale 0 0;
P_0x7f9239736d50 .param/l "i" 1 3 25, +C4<01>;
S_0x7f9239736df0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239736b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239736f60 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239736fa0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397a7930 .functor BUFZ 16, L_0x7f92397a8150, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397a79e0 .functor BUFZ 4, v0x7f9239737db0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239737db0_0 .var "a_q", 3 0;
v0x7f9239737e40_0 .var "b_q", 3 0;
v0x7f9239737ed0_0 .var "c_q", 15 0;
v0x7f9239737fa0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239738030_0 .net "in_n", 15 0, L_0x7f92397a82a0;  1 drivers
v0x7f9239738100_0 .net "in_w", 3 0, L_0x7f92397a8200;  1 drivers
v0x7f92397381b0_0 .net8 "inst_e", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f9239738260_0 .var "inst_q", 1 0;
v0x7f9239738310_0 .net8 "inst_w", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f9239738440_0 .var "load_ready_q", 0 0;
v0x7f92397384d0_0 .net/s "mac_out", 15 0, L_0x7f92397a8150;  1 drivers
v0x7f9239738560_0 .net "out_e", 3 0, L_0x7f92397a79e0;  1 drivers
v0x7f92397385f0_0 .net "out_s", 15 0, L_0x7f92397a7930;  1 drivers
v0x7f9239738690_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239737200 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239736df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239737020 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239737060 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397a8150 .functor BUFZ 16, L_0x7f92397a8010, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239737580_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063248;  1 drivers
v0x7f9239737640_0 .net/s *"_ivl_10", 15 0, L_0x7f92397a7f00;  1 drivers
v0x7f92397376e0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397a7c20;  1 drivers
v0x7f9239737770_0 .net/s *"_ivl_6", 8 0, L_0x7f92397a7d00;  1 drivers
v0x7f9239737800_0 .net/s "a", 3 0, v0x7f9239737db0_0;  1 drivers
v0x7f92397378d0_0 .net/s "a_pad", 4 0, L_0x7f92397a7b80;  1 drivers
v0x7f9239737980_0 .net/s "b", 3 0, v0x7f9239737e40_0;  1 drivers
v0x7f9239737a30_0 .net/s "c", 15 0, v0x7f9239737ed0_0;  1 drivers
v0x7f9239737ae0_0 .net/s "out", 15 0, L_0x7f92397a8150;  alias, 1 drivers
v0x7f9239737bf0_0 .net/s "product", 8 0, L_0x7f92397a7de0;  1 drivers
v0x7f9239737ca0_0 .net/s "psum", 15 0, L_0x7f92397a8010;  1 drivers
L_0x7f92397a7b80 .concat [ 4 1 0 0], v0x7f9239737db0_0, L_0x7f923a063248;
L_0x7f92397a7c20 .extend/s 9, L_0x7f92397a7b80;
L_0x7f92397a7d00 .extend/s 9, v0x7f9239737e40_0;
L_0x7f92397a7de0 .arith/mult 9, L_0x7f92397a7c20, L_0x7f92397a7d00;
L_0x7f92397a7f00 .extend/s 16, L_0x7f92397a7de0;
L_0x7f92397a8010 .arith/sum 16, L_0x7f92397a7f00, v0x7f9239737ed0_0;
S_0x7f92397387e0 .scope generate, "col_num[2]" "col_num[2]" 3 25, 3 25 0, S_0x7f9239736660;
 .timescale 0 0;
P_0x7f9239737100 .param/l "i" 1 3 25, +C4<010>;
S_0x7f9239738a10 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f92397387e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239738bd0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239738c10 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397a8340 .functor BUFZ 16, L_0x7f92397a8b20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397a83f0 .functor BUFZ 4, v0x7f9239739a50_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239739a50_0 .var "a_q", 3 0;
v0x7f9239739ae0_0 .var "b_q", 3 0;
v0x7f9239739b70_0 .var "c_q", 15 0;
v0x7f9239739c40_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239739cd0_0 .net "in_n", 15 0, L_0x7f92397a8cb0;  1 drivers
v0x7f9239739da0_0 .net "in_w", 3 0, L_0x7f92397a8bd0;  1 drivers
v0x7f9239739e50_0 .net8 "inst_e", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f9239739f30_0 .var "inst_q", 1 0;
v0x7f9239739fc0_0 .net8 "inst_w", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f923973a0d0_0 .var "load_ready_q", 0 0;
v0x7f923973a160_0 .net/s "mac_out", 15 0, L_0x7f92397a8b20;  1 drivers
v0x7f923973a220_0 .net "out_e", 3 0, L_0x7f92397a83f0;  1 drivers
v0x7f923973a2b0_0 .net "out_s", 15 0, L_0x7f92397a8340;  1 drivers
v0x7f923973a340_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239738e90 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239738a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239738c90 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239738cd0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397a8b20 .functor BUFZ 16, L_0x7f92397a89e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239739220_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063290;  1 drivers
v0x7f92397392e0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397a88d0;  1 drivers
v0x7f9239739380_0 .net/s *"_ivl_4", 8 0, L_0x7f92397a85f0;  1 drivers
v0x7f9239739410_0 .net/s *"_ivl_6", 8 0, L_0x7f92397a86d0;  1 drivers
v0x7f92397394a0_0 .net/s "a", 3 0, v0x7f9239739a50_0;  1 drivers
v0x7f9239739570_0 .net/s "a_pad", 4 0, L_0x7f92397a8510;  1 drivers
v0x7f9239739620_0 .net/s "b", 3 0, v0x7f9239739ae0_0;  1 drivers
v0x7f92397396d0_0 .net/s "c", 15 0, v0x7f9239739b70_0;  1 drivers
v0x7f9239739780_0 .net/s "out", 15 0, L_0x7f92397a8b20;  alias, 1 drivers
v0x7f9239739890_0 .net/s "product", 8 0, L_0x7f92397a87b0;  1 drivers
v0x7f9239739940_0 .net/s "psum", 15 0, L_0x7f92397a89e0;  1 drivers
L_0x7f92397a8510 .concat [ 4 1 0 0], v0x7f9239739a50_0, L_0x7f923a063290;
L_0x7f92397a85f0 .extend/s 9, L_0x7f92397a8510;
L_0x7f92397a86d0 .extend/s 9, v0x7f9239739ae0_0;
L_0x7f92397a87b0 .arith/mult 9, L_0x7f92397a85f0, L_0x7f92397a86d0;
L_0x7f92397a88d0 .extend/s 16, L_0x7f92397a87b0;
L_0x7f92397a89e0 .arith/sum 16, L_0x7f92397a88d0, v0x7f9239739b70_0;
S_0x7f923973a480 .scope generate, "col_num[3]" "col_num[3]" 3 25, 3 25 0, S_0x7f9239736660;
 .timescale 0 0;
P_0x7f9239738d90 .param/l "i" 1 3 25, +C4<011>;
S_0x7f923973a6c0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923973a480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923973a880 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923973a8c0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397a8d90 .functor BUFZ 16, L_0x7f92397a9540, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397a8e40 .functor BUFZ 4, v0x7f923973b700_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923973b700_0 .var "a_q", 3 0;
v0x7f923973b790_0 .var "b_q", 3 0;
v0x7f923973b820_0 .var "c_q", 15 0;
v0x7f923973b8f0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923973b980_0 .net "in_n", 15 0, L_0x7f92397a9690;  1 drivers
v0x7f923973ba50_0 .net "in_w", 3 0, L_0x7f92397a95f0;  1 drivers
v0x7f923973bb00_0 .net8 "inst_e", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f923973bc20_0 .var "inst_q", 1 0;
v0x7f923973bcb0_0 .net8 "inst_w", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f923973bdc0_0 .var "load_ready_q", 0 0;
v0x7f923973be50_0 .net/s "mac_out", 15 0, L_0x7f92397a9540;  1 drivers
v0x7f923973bf00_0 .net "out_e", 3 0, L_0x7f92397a8e40;  1 drivers
v0x7f923973bf90_0 .net "out_s", 15 0, L_0x7f92397a8d90;  1 drivers
v0x7f923973c020_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923973ab40 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923973a6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923973a940 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923973a980 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397a9540 .functor BUFZ 16, L_0x7f92397a9400, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0632d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923973aed0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0632d8;  1 drivers
v0x7f923973af90_0 .net/s *"_ivl_10", 15 0, L_0x7f92397a9320;  1 drivers
v0x7f923973b030_0 .net/s *"_ivl_4", 8 0, L_0x7f92397a9040;  1 drivers
v0x7f923973b0c0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397a9120;  1 drivers
v0x7f923973b150_0 .net/s "a", 3 0, v0x7f923973b700_0;  1 drivers
v0x7f923973b220_0 .net/s "a_pad", 4 0, L_0x7f92397a8f60;  1 drivers
v0x7f923973b2d0_0 .net/s "b", 3 0, v0x7f923973b790_0;  1 drivers
v0x7f923973b380_0 .net/s "c", 15 0, v0x7f923973b820_0;  1 drivers
v0x7f923973b430_0 .net/s "out", 15 0, L_0x7f92397a9540;  alias, 1 drivers
v0x7f923973b540_0 .net/s "product", 8 0, L_0x7f92397a9200;  1 drivers
v0x7f923973b5f0_0 .net/s "psum", 15 0, L_0x7f92397a9400;  1 drivers
L_0x7f92397a8f60 .concat [ 4 1 0 0], v0x7f923973b700_0, L_0x7f923a0632d8;
L_0x7f92397a9040 .extend/s 9, L_0x7f92397a8f60;
L_0x7f92397a9120 .extend/s 9, v0x7f923973b790_0;
L_0x7f92397a9200 .arith/mult 9, L_0x7f92397a9040, L_0x7f92397a9120;
L_0x7f92397a9320 .extend/s 16, L_0x7f92397a9200;
L_0x7f92397a9400 .arith/sum 16, L_0x7f92397a9320, v0x7f923973b820_0;
S_0x7f923973c150 .scope generate, "col_num[4]" "col_num[4]" 3 25, 3 25 0, S_0x7f9239736660;
 .timescale 0 0;
P_0x7f923973aa40 .param/l "i" 1 3 25, +C4<0100>;
S_0x7f923973c380 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923973c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923973c540 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923973c580 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397a9730 .functor BUFZ 16, L_0x7f92397a9f10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397a97e0 .functor BUFZ 4, v0x7f923973d3c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923973d3c0_0 .var "a_q", 3 0;
v0x7f923973d450_0 .var "b_q", 3 0;
v0x7f923973d4e0_0 .var "c_q", 15 0;
v0x7f923973d5b0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923973d640_0 .net "in_n", 15 0, L_0x7f92397aa0e0;  1 drivers
v0x7f923973d710_0 .net "in_w", 3 0, L_0x7f92397a9fc0;  1 drivers
v0x7f923973d7c0_0 .net8 "inst_e", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f923973d860_0 .var "inst_q", 1 0;
v0x7f923973d910_0 .net8 "inst_w", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f923973da20_0 .var "load_ready_q", 0 0;
v0x7f923973dab0_0 .net/s "mac_out", 15 0, L_0x7f92397a9f10;  1 drivers
v0x7f923973db70_0 .net "out_e", 3 0, L_0x7f92397a97e0;  1 drivers
v0x7f923973dc00_0 .net "out_s", 15 0, L_0x7f92397a9730;  1 drivers
v0x7f923973dc90_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923973c800 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923973c380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923973c600 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923973c640 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397a9f10 .functor BUFZ 16, L_0x7f92397a9dd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923973cb90_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063320;  1 drivers
v0x7f923973cc50_0 .net/s *"_ivl_10", 15 0, L_0x7f92397a9cc0;  1 drivers
v0x7f923973ccf0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397a99e0;  1 drivers
v0x7f923973cd80_0 .net/s *"_ivl_6", 8 0, L_0x7f92397a9ac0;  1 drivers
v0x7f923973ce10_0 .net/s "a", 3 0, v0x7f923973d3c0_0;  1 drivers
v0x7f923973cee0_0 .net/s "a_pad", 4 0, L_0x7f92397a9900;  1 drivers
v0x7f923973cf90_0 .net/s "b", 3 0, v0x7f923973d450_0;  1 drivers
v0x7f923973d040_0 .net/s "c", 15 0, v0x7f923973d4e0_0;  1 drivers
v0x7f923973d0f0_0 .net/s "out", 15 0, L_0x7f92397a9f10;  alias, 1 drivers
v0x7f923973d200_0 .net/s "product", 8 0, L_0x7f92397a9ba0;  1 drivers
v0x7f923973d2b0_0 .net/s "psum", 15 0, L_0x7f92397a9dd0;  1 drivers
L_0x7f92397a9900 .concat [ 4 1 0 0], v0x7f923973d3c0_0, L_0x7f923a063320;
L_0x7f92397a99e0 .extend/s 9, L_0x7f92397a9900;
L_0x7f92397a9ac0 .extend/s 9, v0x7f923973d450_0;
L_0x7f92397a9ba0 .arith/mult 9, L_0x7f92397a99e0, L_0x7f92397a9ac0;
L_0x7f92397a9cc0 .extend/s 16, L_0x7f92397a9ba0;
L_0x7f92397a9dd0 .arith/sum 16, L_0x7f92397a9cc0, v0x7f923973d4e0_0;
S_0x7f923973ddd0 .scope generate, "col_num[5]" "col_num[5]" 3 25, 3 25 0, S_0x7f9239736660;
 .timescale 0 0;
P_0x7f923973dfa0 .param/l "i" 1 3 25, +C4<0101>;
S_0x7f923973e040 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923973ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923973e200 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923973e240 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397aa200 .functor BUFZ 16, L_0x7f92397aa9a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397aa270 .functor BUFZ 4, v0x7f923973f060_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923973f060_0 .var "a_q", 3 0;
v0x7f923973f0f0_0 .var "b_q", 3 0;
v0x7f923973f180_0 .var "c_q", 15 0;
v0x7f923973f250_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923973f2e0_0 .net "in_n", 15 0, L_0x7f92397aab40;  1 drivers
v0x7f923973f3b0_0 .net "in_w", 3 0, L_0x7f92397aaa50;  1 drivers
v0x7f923973f460_0 .net8 "inst_e", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f923973f600_0 .var "inst_q", 1 0;
v0x7f923973f690_0 .net8 "inst_w", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f923973f730_0 .var "load_ready_q", 0 0;
v0x7f923973f7d0_0 .net/s "mac_out", 15 0, L_0x7f92397aa9a0;  1 drivers
v0x7f923973f890_0 .net "out_e", 3 0, L_0x7f92397aa270;  1 drivers
v0x7f923973f920_0 .net "out_s", 15 0, L_0x7f92397aa200;  1 drivers
v0x7f923973f9b0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923973e4a0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923973e040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923973e2c0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923973e300 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397aa9a0 .functor BUFZ 16, L_0x7f92397aa860, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923973e830_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063368;  1 drivers
v0x7f923973e8f0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397aa750;  1 drivers
v0x7f923973e990_0 .net/s *"_ivl_4", 8 0, L_0x7f92397aa470;  1 drivers
v0x7f923973ea20_0 .net/s *"_ivl_6", 8 0, L_0x7f92397aa550;  1 drivers
v0x7f923973eab0_0 .net/s "a", 3 0, v0x7f923973f060_0;  1 drivers
v0x7f923973eb80_0 .net/s "a_pad", 4 0, L_0x7f92397aa390;  1 drivers
v0x7f923973ec30_0 .net/s "b", 3 0, v0x7f923973f0f0_0;  1 drivers
v0x7f923973ece0_0 .net/s "c", 15 0, v0x7f923973f180_0;  1 drivers
v0x7f923973ed90_0 .net/s "out", 15 0, L_0x7f92397aa9a0;  alias, 1 drivers
v0x7f923973eea0_0 .net/s "product", 8 0, L_0x7f92397aa630;  1 drivers
v0x7f923973ef50_0 .net/s "psum", 15 0, L_0x7f92397aa860;  1 drivers
L_0x7f92397aa390 .concat [ 4 1 0 0], v0x7f923973f060_0, L_0x7f923a063368;
L_0x7f92397aa470 .extend/s 9, L_0x7f92397aa390;
L_0x7f92397aa550 .extend/s 9, v0x7f923973f0f0_0;
L_0x7f92397aa630 .arith/mult 9, L_0x7f92397aa470, L_0x7f92397aa550;
L_0x7f92397aa750 .extend/s 16, L_0x7f92397aa630;
L_0x7f92397aa860 .arith/sum 16, L_0x7f92397aa750, v0x7f923973f180_0;
S_0x7f923973faf0 .scope generate, "col_num[6]" "col_num[6]" 3 25, 3 25 0, S_0x7f9239736660;
 .timescale 0 0;
P_0x7f923973e3a0 .param/l "i" 1 3 25, +C4<0110>;
S_0x7f923973fd20 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923973faf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923973fee0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923973ff20 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397aabe0 .functor BUFZ 16, L_0x7f92397ab390, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397aac50 .functor BUFZ 4, v0x7f9239740d60_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239740d60_0 .var "a_q", 3 0;
v0x7f9239740df0_0 .var "b_q", 3 0;
v0x7f9239740e80_0 .var "c_q", 15 0;
v0x7f9239740f50_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239740fe0_0 .net "in_n", 15 0, L_0x7f92397ab540;  1 drivers
v0x7f92397410b0_0 .net "in_w", 3 0, L_0x7f92397ab440;  1 drivers
v0x7f9239741160_0 .net8 "inst_e", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f9239741200_0 .var "inst_q", 1 0;
v0x7f92397412b0_0 .net8 "inst_w", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f92397413c0_0 .var "load_ready_q", 0 0;
v0x7f9239741450_0 .net/s "mac_out", 15 0, L_0x7f92397ab390;  1 drivers
v0x7f9239741510_0 .net "out_e", 3 0, L_0x7f92397aac50;  1 drivers
v0x7f92397415a0_0 .net "out_s", 15 0, L_0x7f92397aabe0;  1 drivers
v0x7f9239741630_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f92397401a0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923973fd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923973ffa0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923973ffe0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397ab390 .functor BUFZ 16, L_0x7f92397ab250, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0633b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239740530_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0633b0;  1 drivers
v0x7f92397405f0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397ab170;  1 drivers
v0x7f9239740690_0 .net/s *"_ivl_4", 8 0, L_0x7f92397aae70;  1 drivers
v0x7f9239740720_0 .net/s *"_ivl_6", 8 0, L_0x7f92397aaf50;  1 drivers
v0x7f92397407b0_0 .net/s "a", 3 0, v0x7f9239740d60_0;  1 drivers
v0x7f9239740880_0 .net/s "a_pad", 4 0, L_0x7f92397aad70;  1 drivers
v0x7f9239740930_0 .net/s "b", 3 0, v0x7f9239740df0_0;  1 drivers
v0x7f92397409e0_0 .net/s "c", 15 0, v0x7f9239740e80_0;  1 drivers
v0x7f9239740a90_0 .net/s "out", 15 0, L_0x7f92397ab390;  alias, 1 drivers
v0x7f9239740ba0_0 .net/s "product", 8 0, L_0x7f92397ab030;  1 drivers
v0x7f9239740c50_0 .net/s "psum", 15 0, L_0x7f92397ab250;  1 drivers
L_0x7f92397aad70 .concat [ 4 1 0 0], v0x7f9239740d60_0, L_0x7f923a0633b0;
L_0x7f92397aae70 .extend/s 9, L_0x7f92397aad70;
L_0x7f92397aaf50 .extend/s 9, v0x7f9239740df0_0;
L_0x7f92397ab030 .arith/mult 9, L_0x7f92397aae70, L_0x7f92397aaf50;
L_0x7f92397ab170 .extend/s 16, L_0x7f92397ab030;
L_0x7f92397ab250 .arith/sum 16, L_0x7f92397ab170, v0x7f9239740e80_0;
S_0x7f9239741770 .scope generate, "col_num[7]" "col_num[7]" 3 25, 3 25 0, S_0x7f9239736660;
 .timescale 0 0;
P_0x7f92397400a0 .param/l "i" 1 3 25, +C4<0111>;
S_0x7f92397419a0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239741770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239741b60 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239741ba0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397ab5e0 .functor BUFZ 16, L_0x7f92397abde0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397ab650 .functor BUFZ 4, v0x7f92397429e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397429e0_0 .var "a_q", 3 0;
v0x7f9239742a70_0 .var "b_q", 3 0;
v0x7f9239742b00_0 .var "c_q", 15 0;
v0x7f9239742bd0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239742c60_0 .net "in_n", 15 0, L_0x7f92397abfa0;  1 drivers
v0x7f9239742d30_0 .net "in_w", 3 0, L_0x7f92397abe90;  1 drivers
v0x7f9239742de0_0 .net8 "inst_e", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f9239742e80_0 .var "inst_q", 1 0;
v0x7f9239742f30_0 .net8 "inst_w", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f9239743040_0 .var "load_ready_q", 0 0;
v0x7f92397430d0_0 .net/s "mac_out", 15 0, L_0x7f92397abde0;  1 drivers
v0x7f9239743190_0 .net "out_e", 3 0, L_0x7f92397ab650;  1 drivers
v0x7f9239743220_0 .net "out_s", 15 0, L_0x7f92397ab5e0;  1 drivers
v0x7f92397432b0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239741e20 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f92397419a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239741c20 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239741c60 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397abde0 .functor BUFZ 16, L_0x7f92397abca0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0633f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f92397421b0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0633f8;  1 drivers
v0x7f9239742270_0 .net/s *"_ivl_10", 15 0, L_0x7f92397abb90;  1 drivers
v0x7f9239742310_0 .net/s *"_ivl_4", 8 0, L_0x7f92397ab890;  1 drivers
v0x7f92397423a0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397ab970;  1 drivers
v0x7f9239742430_0 .net/s "a", 3 0, v0x7f92397429e0_0;  1 drivers
v0x7f9239742500_0 .net/s "a_pad", 4 0, L_0x7f92397ab770;  1 drivers
v0x7f92397425b0_0 .net/s "b", 3 0, v0x7f9239742a70_0;  1 drivers
v0x7f9239742660_0 .net/s "c", 15 0, v0x7f9239742b00_0;  1 drivers
v0x7f9239742710_0 .net/s "out", 15 0, L_0x7f92397abde0;  alias, 1 drivers
v0x7f9239742820_0 .net/s "product", 8 0, L_0x7f92397aba50;  1 drivers
v0x7f92397428d0_0 .net/s "psum", 15 0, L_0x7f92397abca0;  1 drivers
L_0x7f92397ab770 .concat [ 4 1 0 0], v0x7f92397429e0_0, L_0x7f923a0633f8;
L_0x7f92397ab890 .extend/s 9, L_0x7f92397ab770;
L_0x7f92397ab970 .extend/s 9, v0x7f9239742a70_0;
L_0x7f92397aba50 .arith/mult 9, L_0x7f92397ab890, L_0x7f92397ab970;
L_0x7f92397abb90 .extend/s 16, L_0x7f92397aba50;
L_0x7f92397abca0 .arith/sum 16, L_0x7f92397abb90, v0x7f9239742b00_0;
S_0x7f92397433f0 .scope generate, "col_num[8]" "col_num[8]" 3 25, 3 25 0, S_0x7f9239736660;
 .timescale 0 0;
P_0x7f9239741d20 .param/l "i" 1 3 25, +C4<01000>;
S_0x7f9239743630 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f92397433f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239743800 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239743840 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397ac040 .functor BUFZ 16, L_0x7f92397ac800, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397ac0b0 .functor BUFZ 4, v0x7f9239744660_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239744660_0 .var "a_q", 3 0;
v0x7f92397446f0_0 .var "b_q", 3 0;
v0x7f9239744780_0 .var "c_q", 15 0;
v0x7f9239744850_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239735bc0_0 .net "in_n", 15 0, L_0x7f92397acdc0;  1 drivers
v0x7f9239744ae0_0 .net "in_w", 3 0, L_0x7f92397acc20;  1 drivers
v0x7f9239744b70_0 .net8 "inst_e", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f9239744c00_0 .var "inst_q", 1 0;
v0x7f9239744cb0_0 .net8 "inst_w", 1 0, RS_0x7f923a0351e8;  alias, 8 drivers
v0x7f9239744dc0_0 .var "load_ready_q", 0 0;
v0x7f9239744e50_0 .net/s "mac_out", 15 0, L_0x7f92397ac800;  1 drivers
v0x7f9239744f10_0 .net "out_e", 3 0, L_0x7f92397ac0b0;  1 drivers
v0x7f9239744fa0_0 .net "out_s", 15 0, L_0x7f92397ac040;  1 drivers
v0x7f9239745030_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239743aa0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239743630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f92397438c0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239743900 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397ac800 .functor BUFZ 16, L_0x7f92397ac6c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239743e30_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063440;  1 drivers
v0x7f9239743ef0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397ac5b0;  1 drivers
v0x7f9239743f90_0 .net/s *"_ivl_4", 8 0, L_0x7f92397ac2b0;  1 drivers
v0x7f9239744020_0 .net/s *"_ivl_6", 8 0, L_0x7f92397ac390;  1 drivers
v0x7f92397440b0_0 .net/s "a", 3 0, v0x7f9239744660_0;  1 drivers
v0x7f9239744180_0 .net/s "a_pad", 4 0, L_0x7f92397ac1d0;  1 drivers
v0x7f9239744230_0 .net/s "b", 3 0, v0x7f92397446f0_0;  1 drivers
v0x7f92397442e0_0 .net/s "c", 15 0, v0x7f9239744780_0;  1 drivers
v0x7f9239744390_0 .net/s "out", 15 0, L_0x7f92397ac800;  alias, 1 drivers
v0x7f92397444a0_0 .net/s "product", 8 0, L_0x7f92397ac470;  1 drivers
v0x7f9239744550_0 .net/s "psum", 15 0, L_0x7f92397ac6c0;  1 drivers
L_0x7f92397ac1d0 .concat [ 4 1 0 0], v0x7f9239744660_0, L_0x7f923a063440;
L_0x7f92397ac2b0 .extend/s 9, L_0x7f92397ac1d0;
L_0x7f92397ac390 .extend/s 9, v0x7f92397446f0_0;
L_0x7f92397ac470 .arith/mult 9, L_0x7f92397ac2b0, L_0x7f92397ac390;
L_0x7f92397ac5b0 .extend/s 16, L_0x7f92397ac470;
L_0x7f92397ac6c0 .arith/sum 16, L_0x7f92397ac5b0, v0x7f9239744780_0;
S_0x7f9239745af0 .scope generate, "row_num[3]" "row_num[3]" 2 29, 2 29 0, S_0x7f923a52bc20;
 .timescale 0 0;
P_0x7f9239736a80 .param/l "i" 1 2 29, +C4<011>;
S_0x7f9239745d30 .scope module, "mac_row_instance" "mac_row" 2 30, 3 5 0, S_0x7f9239745af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 128 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /INPUT 128 "in_n";
    .port_info 4 /OUTPUT 8 "valid";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /INPUT 1 "reset";
P_0x7f9239745ef0 .param/l "bw" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x7f9239745f30 .param/l "col" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x7f9239745f70 .param/l "psum_bw" 0 3 8, +C4<00000000000000000000000000010000>;
L_0x7f92397b2c00 .functor BUFZ 4, L_0x7f92397b2cb0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239754740_0 .net *"_ivl_53", 3 0, L_0x7f92397b2c00;  1 drivers
v0x7f9239754800_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397548a0_0 .net "in_n", 127 0, L_0x7f92397b2dd0;  1 drivers
v0x7f9239754930_0 .net "in_w", 3 0, L_0x7f92397b2cb0;  1 drivers
v0x7f92397549c0_0 .net "inst_w", 1 0, L_0x7f92397b2e70;  1 drivers
v0x7f9239754ab0_0 .net "out_s", 127 0, L_0x7f92397b23a0;  1 drivers
v0x7f9239754b60_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
v0x7f9239754bf0_0 .net "temp", 35 0, L_0x7f92397b2ae0;  1 drivers
RS_0x7f923a038038 .resolv tri, v0x7f9239747930_0, v0x7f9239749600_0, v0x7f923974b2f0_0, v0x7f923974cf30_0, v0x7f923974ecd0_0, v0x7f92397508d0_0, v0x7f9239752550_0, v0x7f92397541d0_0;
v0x7f9239754ca0_0 .net8 "temp_inst", 1 0, RS_0x7f923a038038;  8 drivers
v0x7f923974ebd0_0 .net "valid", 7 0, o0x7f923a03a9d8;  0 drivers
L_0x7f92397adde0 .part L_0x7f92397b2ae0, 0, 4;
L_0x7f92397ade80 .part L_0x7f92397b2dd0, 0, 16;
L_0x7f92397ae7b0 .part L_0x7f92397b2ae0, 4, 4;
L_0x7f92397ae890 .part L_0x7f92397b2dd0, 16, 16;
L_0x7f92397af1d0 .part L_0x7f92397b2ae0, 8, 4;
L_0x7f92397af270 .part L_0x7f92397b2dd0, 32, 16;
L_0x7f92397afba0 .part L_0x7f92397b2ae0, 12, 4;
L_0x7f92397afcc0 .part L_0x7f92397b2dd0, 48, 16;
L_0x7f92397b0600 .part L_0x7f92397b2ae0, 16, 4;
L_0x7f92397b06f0 .part L_0x7f92397b2dd0, 64, 16;
L_0x7f92397b0fb0 .part L_0x7f92397b2ae0, 20, 4;
L_0x7f92397b10b0 .part L_0x7f92397b2dd0, 80, 16;
L_0x7f92397b19a0 .part L_0x7f92397b2ae0, 24, 4;
L_0x7f92397b1ab0 .part L_0x7f92397b2dd0, 96, 16;
LS_0x7f92397b23a0_0_0 .concat8 [ 16 16 16 16], L_0x7f92397ad4d0, L_0x7f92397adf20, L_0x7f92397ae970, L_0x7f92397af310;
LS_0x7f92397b23a0_0_4 .concat8 [ 16 16 16 16], L_0x7f92397afde0, L_0x7f92397b0790, L_0x7f92397b1150, L_0x7f92397b1b50;
L_0x7f92397b23a0 .concat8 [ 64 64 0 0], LS_0x7f92397b23a0_0_0, LS_0x7f92397b23a0_0_4;
L_0x7f92397b2710 .part L_0x7f92397b2ae0, 28, 4;
L_0x7f92397b28b0 .part L_0x7f92397b2dd0, 112, 16;
LS_0x7f92397b2ae0_0_0 .concat8 [ 4 4 4 4], L_0x7f92397b2c00, L_0x7f92397ad580, L_0x7f92397adfd0, L_0x7f92397aea20;
LS_0x7f92397b2ae0_0_4 .concat8 [ 4 4 4 4], L_0x7f92397af3c0, L_0x7f92397afe50, L_0x7f92397b0800, L_0x7f92397b11c0;
LS_0x7f92397b2ae0_0_8 .concat8 [ 4 0 0 0], L_0x7f92397b1bc0;
L_0x7f92397b2ae0 .concat8 [ 16 16 4 0], LS_0x7f92397b2ae0_0_0, LS_0x7f92397b2ae0_0_4, LS_0x7f92397b2ae0_0_8;
S_0x7f9239746240 .scope generate, "col_num[1]" "col_num[1]" 3 25, 3 25 0, S_0x7f9239745d30;
 .timescale 0 0;
P_0x7f9239746420 .param/l "i" 1 3 25, +C4<01>;
S_0x7f92397464c0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239746240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239746630 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239746670 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397ad4d0 .functor BUFZ 16, L_0x7f92397add30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397ad580 .functor BUFZ 4, v0x7f9239747480_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239747480_0 .var "a_q", 3 0;
v0x7f9239747510_0 .var "b_q", 3 0;
v0x7f92397475a0_0 .var "c_q", 15 0;
v0x7f9239747670_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239747700_0 .net "in_n", 15 0, L_0x7f92397ade80;  1 drivers
v0x7f92397477d0_0 .net "in_w", 3 0, L_0x7f92397adde0;  1 drivers
v0x7f9239747880_0 .net8 "inst_e", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f9239747930_0 .var "inst_q", 1 0;
v0x7f92397479e0_0 .net8 "inst_w", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f9239747b10_0 .var "load_ready_q", 0 0;
v0x7f9239747ba0_0 .net/s "mac_out", 15 0, L_0x7f92397add30;  1 drivers
v0x7f9239747c30_0 .net "out_e", 3 0, L_0x7f92397ad580;  1 drivers
v0x7f9239747cc0_0 .net "out_s", 15 0, L_0x7f92397ad4d0;  1 drivers
v0x7f9239747d60_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f92397468d0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f92397464c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f92397466f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239746730 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397add30 .functor BUFZ 16, L_0x7f92397adbf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239746c50_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063488;  1 drivers
v0x7f9239746d10_0 .net/s *"_ivl_10", 15 0, L_0x7f92397adae0;  1 drivers
v0x7f9239746db0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397ad840;  1 drivers
v0x7f9239746e40_0 .net/s *"_ivl_6", 8 0, L_0x7f92397ad8e0;  1 drivers
v0x7f9239746ed0_0 .net/s "a", 3 0, v0x7f9239747480_0;  1 drivers
v0x7f9239746fa0_0 .net/s "a_pad", 4 0, L_0x7f92397ad7a0;  1 drivers
v0x7f9239747050_0 .net/s "b", 3 0, v0x7f9239747510_0;  1 drivers
v0x7f9239747100_0 .net/s "c", 15 0, v0x7f92397475a0_0;  1 drivers
v0x7f92397471b0_0 .net/s "out", 15 0, L_0x7f92397add30;  alias, 1 drivers
v0x7f92397472c0_0 .net/s "product", 8 0, L_0x7f92397ad9c0;  1 drivers
v0x7f9239747370_0 .net/s "psum", 15 0, L_0x7f92397adbf0;  1 drivers
L_0x7f92397ad7a0 .concat [ 4 1 0 0], v0x7f9239747480_0, L_0x7f923a063488;
L_0x7f92397ad840 .extend/s 9, L_0x7f92397ad7a0;
L_0x7f92397ad8e0 .extend/s 9, v0x7f9239747510_0;
L_0x7f92397ad9c0 .arith/mult 9, L_0x7f92397ad840, L_0x7f92397ad8e0;
L_0x7f92397adae0 .extend/s 16, L_0x7f92397ad9c0;
L_0x7f92397adbf0 .arith/sum 16, L_0x7f92397adae0, v0x7f92397475a0_0;
S_0x7f9239747eb0 .scope generate, "col_num[2]" "col_num[2]" 3 25, 3 25 0, S_0x7f9239745d30;
 .timescale 0 0;
P_0x7f92397467d0 .param/l "i" 1 3 25, +C4<010>;
S_0x7f92397480e0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239747eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f92397482a0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f92397482e0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397adf20 .functor BUFZ 16, L_0x7f92397ae700, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397adfd0 .functor BUFZ 4, v0x7f9239749120_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239749120_0 .var "a_q", 3 0;
v0x7f92397491b0_0 .var "b_q", 3 0;
v0x7f9239749240_0 .var "c_q", 15 0;
v0x7f9239749310_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397493a0_0 .net "in_n", 15 0, L_0x7f92397ae890;  1 drivers
v0x7f9239749470_0 .net "in_w", 3 0, L_0x7f92397ae7b0;  1 drivers
v0x7f9239749520_0 .net8 "inst_e", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f9239749600_0 .var "inst_q", 1 0;
v0x7f9239749690_0 .net8 "inst_w", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f92397497a0_0 .var "load_ready_q", 0 0;
v0x7f9239749830_0 .net/s "mac_out", 15 0, L_0x7f92397ae700;  1 drivers
v0x7f92397498f0_0 .net "out_e", 3 0, L_0x7f92397adfd0;  1 drivers
v0x7f9239749980_0 .net "out_s", 15 0, L_0x7f92397adf20;  1 drivers
v0x7f9239749a10_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239748560 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f92397480e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239748360 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f92397483a0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397ae700 .functor BUFZ 16, L_0x7f92397ae5c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0634d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f92397488f0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0634d0;  1 drivers
v0x7f92397489b0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397ae4b0;  1 drivers
v0x7f9239748a50_0 .net/s *"_ivl_4", 8 0, L_0x7f92397ae1d0;  1 drivers
v0x7f9239748ae0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397ae2b0;  1 drivers
v0x7f9239748b70_0 .net/s "a", 3 0, v0x7f9239749120_0;  1 drivers
v0x7f9239748c40_0 .net/s "a_pad", 4 0, L_0x7f92397ae0f0;  1 drivers
v0x7f9239748cf0_0 .net/s "b", 3 0, v0x7f92397491b0_0;  1 drivers
v0x7f9239748da0_0 .net/s "c", 15 0, v0x7f9239749240_0;  1 drivers
v0x7f9239748e50_0 .net/s "out", 15 0, L_0x7f92397ae700;  alias, 1 drivers
v0x7f9239748f60_0 .net/s "product", 8 0, L_0x7f92397ae390;  1 drivers
v0x7f9239749010_0 .net/s "psum", 15 0, L_0x7f92397ae5c0;  1 drivers
L_0x7f92397ae0f0 .concat [ 4 1 0 0], v0x7f9239749120_0, L_0x7f923a0634d0;
L_0x7f92397ae1d0 .extend/s 9, L_0x7f92397ae0f0;
L_0x7f92397ae2b0 .extend/s 9, v0x7f92397491b0_0;
L_0x7f92397ae390 .arith/mult 9, L_0x7f92397ae1d0, L_0x7f92397ae2b0;
L_0x7f92397ae4b0 .extend/s 16, L_0x7f92397ae390;
L_0x7f92397ae5c0 .arith/sum 16, L_0x7f92397ae4b0, v0x7f9239749240_0;
S_0x7f9239749b50 .scope generate, "col_num[3]" "col_num[3]" 3 25, 3 25 0, S_0x7f9239745d30;
 .timescale 0 0;
P_0x7f9239748460 .param/l "i" 1 3 25, +C4<011>;
S_0x7f9239749d90 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239749b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239749f50 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239749f90 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397ae970 .functor BUFZ 16, L_0x7f92397af120, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397aea20 .functor BUFZ 4, v0x7f923974add0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923974add0_0 .var "a_q", 3 0;
v0x7f923974ae60_0 .var "b_q", 3 0;
v0x7f923974aef0_0 .var "c_q", 15 0;
v0x7f923974afc0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923974b050_0 .net "in_n", 15 0, L_0x7f92397af270;  1 drivers
v0x7f923974b120_0 .net "in_w", 3 0, L_0x7f92397af1d0;  1 drivers
v0x7f923974b1d0_0 .net8 "inst_e", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f923974b2f0_0 .var "inst_q", 1 0;
v0x7f923974b380_0 .net8 "inst_w", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f923974b490_0 .var "load_ready_q", 0 0;
v0x7f923974b520_0 .net/s "mac_out", 15 0, L_0x7f92397af120;  1 drivers
v0x7f923974b5d0_0 .net "out_e", 3 0, L_0x7f92397aea20;  1 drivers
v0x7f923974b660_0 .net "out_s", 15 0, L_0x7f92397ae970;  1 drivers
v0x7f923974b6f0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923974a210 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239749d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923974a010 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923974a050 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397af120 .functor BUFZ 16, L_0x7f92397aefe0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923974a5a0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063518;  1 drivers
v0x7f923974a660_0 .net/s *"_ivl_10", 15 0, L_0x7f92397aef00;  1 drivers
v0x7f923974a700_0 .net/s *"_ivl_4", 8 0, L_0x7f92397aec20;  1 drivers
v0x7f923974a790_0 .net/s *"_ivl_6", 8 0, L_0x7f92397aed00;  1 drivers
v0x7f923974a820_0 .net/s "a", 3 0, v0x7f923974add0_0;  1 drivers
v0x7f923974a8f0_0 .net/s "a_pad", 4 0, L_0x7f92397aeb40;  1 drivers
v0x7f923974a9a0_0 .net/s "b", 3 0, v0x7f923974ae60_0;  1 drivers
v0x7f923974aa50_0 .net/s "c", 15 0, v0x7f923974aef0_0;  1 drivers
v0x7f923974ab00_0 .net/s "out", 15 0, L_0x7f92397af120;  alias, 1 drivers
v0x7f923974ac10_0 .net/s "product", 8 0, L_0x7f92397aede0;  1 drivers
v0x7f923974acc0_0 .net/s "psum", 15 0, L_0x7f92397aefe0;  1 drivers
L_0x7f92397aeb40 .concat [ 4 1 0 0], v0x7f923974add0_0, L_0x7f923a063518;
L_0x7f92397aec20 .extend/s 9, L_0x7f92397aeb40;
L_0x7f92397aed00 .extend/s 9, v0x7f923974ae60_0;
L_0x7f92397aede0 .arith/mult 9, L_0x7f92397aec20, L_0x7f92397aed00;
L_0x7f92397aef00 .extend/s 16, L_0x7f92397aede0;
L_0x7f92397aefe0 .arith/sum 16, L_0x7f92397aef00, v0x7f923974aef0_0;
S_0x7f923974b820 .scope generate, "col_num[4]" "col_num[4]" 3 25, 3 25 0, S_0x7f9239745d30;
 .timescale 0 0;
P_0x7f923974a110 .param/l "i" 1 3 25, +C4<0100>;
S_0x7f923974ba50 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923974b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923974bc10 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923974bc50 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397af310 .functor BUFZ 16, L_0x7f92397afaf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397af3c0 .functor BUFZ 4, v0x7f923974ca90_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923974ca90_0 .var "a_q", 3 0;
v0x7f923974cb20_0 .var "b_q", 3 0;
v0x7f923974cbb0_0 .var "c_q", 15 0;
v0x7f923974cc80_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923974cd10_0 .net "in_n", 15 0, L_0x7f92397afcc0;  1 drivers
v0x7f923974cde0_0 .net "in_w", 3 0, L_0x7f92397afba0;  1 drivers
v0x7f923974ce90_0 .net8 "inst_e", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f923974cf30_0 .var "inst_q", 1 0;
v0x7f923974cfe0_0 .net8 "inst_w", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f923974d0f0_0 .var "load_ready_q", 0 0;
v0x7f923974d180_0 .net/s "mac_out", 15 0, L_0x7f92397afaf0;  1 drivers
v0x7f923974d240_0 .net "out_e", 3 0, L_0x7f92397af3c0;  1 drivers
v0x7f923974d2d0_0 .net "out_s", 15 0, L_0x7f92397af310;  1 drivers
v0x7f923974d360_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923974bed0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923974ba50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923974bcd0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923974bd10 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397afaf0 .functor BUFZ 16, L_0x7f92397af9b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923974c260_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063560;  1 drivers
v0x7f923974c320_0 .net/s *"_ivl_10", 15 0, L_0x7f92397af8a0;  1 drivers
v0x7f923974c3c0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397af5c0;  1 drivers
v0x7f923974c450_0 .net/s *"_ivl_6", 8 0, L_0x7f92397af6a0;  1 drivers
v0x7f923974c4e0_0 .net/s "a", 3 0, v0x7f923974ca90_0;  1 drivers
v0x7f923974c5b0_0 .net/s "a_pad", 4 0, L_0x7f92397af4e0;  1 drivers
v0x7f923974c660_0 .net/s "b", 3 0, v0x7f923974cb20_0;  1 drivers
v0x7f923974c710_0 .net/s "c", 15 0, v0x7f923974cbb0_0;  1 drivers
v0x7f923974c7c0_0 .net/s "out", 15 0, L_0x7f92397afaf0;  alias, 1 drivers
v0x7f923974c8d0_0 .net/s "product", 8 0, L_0x7f92397af780;  1 drivers
v0x7f923974c980_0 .net/s "psum", 15 0, L_0x7f92397af9b0;  1 drivers
L_0x7f92397af4e0 .concat [ 4 1 0 0], v0x7f923974ca90_0, L_0x7f923a063560;
L_0x7f92397af5c0 .extend/s 9, L_0x7f92397af4e0;
L_0x7f92397af6a0 .extend/s 9, v0x7f923974cb20_0;
L_0x7f92397af780 .arith/mult 9, L_0x7f92397af5c0, L_0x7f92397af6a0;
L_0x7f92397af8a0 .extend/s 16, L_0x7f92397af780;
L_0x7f92397af9b0 .arith/sum 16, L_0x7f92397af8a0, v0x7f923974cbb0_0;
S_0x7f923974d4a0 .scope generate, "col_num[5]" "col_num[5]" 3 25, 3 25 0, S_0x7f9239745d30;
 .timescale 0 0;
P_0x7f923974d670 .param/l "i" 1 3 25, +C4<0101>;
S_0x7f923974d710 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923974d4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923974d8d0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923974d910 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397afde0 .functor BUFZ 16, L_0x7f92397b0550, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397afe50 .functor BUFZ 4, v0x7f923974e730_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923974e730_0 .var "a_q", 3 0;
v0x7f923974e7c0_0 .var "b_q", 3 0;
v0x7f923974e850_0 .var "c_q", 15 0;
v0x7f923974e920_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923974e9b0_0 .net "in_n", 15 0, L_0x7f92397b06f0;  1 drivers
v0x7f923974ea80_0 .net "in_w", 3 0, L_0x7f92397b0600;  1 drivers
v0x7f923974eb30_0 .net8 "inst_e", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f923974ecd0_0 .var "inst_q", 1 0;
v0x7f923974ed60_0 .net8 "inst_w", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f923974ee00_0 .var "load_ready_q", 0 0;
v0x7f923974eea0_0 .net/s "mac_out", 15 0, L_0x7f92397b0550;  1 drivers
v0x7f923974ef60_0 .net "out_e", 3 0, L_0x7f92397afe50;  1 drivers
v0x7f923974eff0_0 .net "out_s", 15 0, L_0x7f92397afde0;  1 drivers
v0x7f923974f080_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923974db70 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923974d710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923974d990 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923974d9d0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b0550 .functor BUFZ 16, L_0x7f92397b0410, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0635a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923974df00_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0635a8;  1 drivers
v0x7f923974dfc0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b0330;  1 drivers
v0x7f923974e060_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b0050;  1 drivers
v0x7f923974e0f0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b0130;  1 drivers
v0x7f923974e180_0 .net/s "a", 3 0, v0x7f923974e730_0;  1 drivers
v0x7f923974e250_0 .net/s "a_pad", 4 0, L_0x7f92397aff70;  1 drivers
v0x7f923974e300_0 .net/s "b", 3 0, v0x7f923974e7c0_0;  1 drivers
v0x7f923974e3b0_0 .net/s "c", 15 0, v0x7f923974e850_0;  1 drivers
v0x7f923974e460_0 .net/s "out", 15 0, L_0x7f92397b0550;  alias, 1 drivers
v0x7f923974e570_0 .net/s "product", 8 0, L_0x7f92397b0210;  1 drivers
v0x7f923974e620_0 .net/s "psum", 15 0, L_0x7f92397b0410;  1 drivers
L_0x7f92397aff70 .concat [ 4 1 0 0], v0x7f923974e730_0, L_0x7f923a0635a8;
L_0x7f92397b0050 .extend/s 9, L_0x7f92397aff70;
L_0x7f92397b0130 .extend/s 9, v0x7f923974e7c0_0;
L_0x7f92397b0210 .arith/mult 9, L_0x7f92397b0050, L_0x7f92397b0130;
L_0x7f92397b0330 .extend/s 16, L_0x7f92397b0210;
L_0x7f92397b0410 .arith/sum 16, L_0x7f92397b0330, v0x7f923974e850_0;
S_0x7f923974f1c0 .scope generate, "col_num[6]" "col_num[6]" 3 25, 3 25 0, S_0x7f9239745d30;
 .timescale 0 0;
P_0x7f923974da70 .param/l "i" 1 3 25, +C4<0110>;
S_0x7f923974f3f0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923974f1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923974f5b0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923974f5f0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b0790 .functor BUFZ 16, L_0x7f92397b0f00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b0800 .functor BUFZ 4, v0x7f9239750430_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239750430_0 .var "a_q", 3 0;
v0x7f92397504c0_0 .var "b_q", 3 0;
v0x7f9239750550_0 .var "c_q", 15 0;
v0x7f9239750620_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397506b0_0 .net "in_n", 15 0, L_0x7f92397b10b0;  1 drivers
v0x7f9239750780_0 .net "in_w", 3 0, L_0x7f92397b0fb0;  1 drivers
v0x7f9239750830_0 .net8 "inst_e", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f92397508d0_0 .var "inst_q", 1 0;
v0x7f9239750980_0 .net8 "inst_w", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f9239750a90_0 .var "load_ready_q", 0 0;
v0x7f9239750b20_0 .net/s "mac_out", 15 0, L_0x7f92397b0f00;  1 drivers
v0x7f9239750be0_0 .net "out_e", 3 0, L_0x7f92397b0800;  1 drivers
v0x7f9239750c70_0 .net "out_s", 15 0, L_0x7f92397b0790;  1 drivers
v0x7f9239750d00_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923974f870 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923974f3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923974f670 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923974f6b0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b0f00 .functor BUFZ 16, L_0x7f92397b0dc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0635f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923974fc00_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0635f0;  1 drivers
v0x7f923974fcc0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b0ce0;  1 drivers
v0x7f923974fd60_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b0a00;  1 drivers
v0x7f923974fdf0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b0ae0;  1 drivers
v0x7f923974fe80_0 .net/s "a", 3 0, v0x7f9239750430_0;  1 drivers
v0x7f923974ff50_0 .net/s "a_pad", 4 0, L_0x7f92397b0920;  1 drivers
v0x7f9239750000_0 .net/s "b", 3 0, v0x7f92397504c0_0;  1 drivers
v0x7f92397500b0_0 .net/s "c", 15 0, v0x7f9239750550_0;  1 drivers
v0x7f9239750160_0 .net/s "out", 15 0, L_0x7f92397b0f00;  alias, 1 drivers
v0x7f9239750270_0 .net/s "product", 8 0, L_0x7f92397b0bc0;  1 drivers
v0x7f9239750320_0 .net/s "psum", 15 0, L_0x7f92397b0dc0;  1 drivers
L_0x7f92397b0920 .concat [ 4 1 0 0], v0x7f9239750430_0, L_0x7f923a0635f0;
L_0x7f92397b0a00 .extend/s 9, L_0x7f92397b0920;
L_0x7f92397b0ae0 .extend/s 9, v0x7f92397504c0_0;
L_0x7f92397b0bc0 .arith/mult 9, L_0x7f92397b0a00, L_0x7f92397b0ae0;
L_0x7f92397b0ce0 .extend/s 16, L_0x7f92397b0bc0;
L_0x7f92397b0dc0 .arith/sum 16, L_0x7f92397b0ce0, v0x7f9239750550_0;
S_0x7f9239750e40 .scope generate, "col_num[7]" "col_num[7]" 3 25, 3 25 0, S_0x7f9239745d30;
 .timescale 0 0;
P_0x7f923974f770 .param/l "i" 1 3 25, +C4<0111>;
S_0x7f9239751070 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239750e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239751230 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239751270 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b1150 .functor BUFZ 16, L_0x7f92397b18f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b11c0 .functor BUFZ 4, v0x7f92397520b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397520b0_0 .var "a_q", 3 0;
v0x7f9239752140_0 .var "b_q", 3 0;
v0x7f92397521d0_0 .var "c_q", 15 0;
v0x7f92397522a0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239752330_0 .net "in_n", 15 0, L_0x7f92397b1ab0;  1 drivers
v0x7f9239752400_0 .net "in_w", 3 0, L_0x7f92397b19a0;  1 drivers
v0x7f92397524b0_0 .net8 "inst_e", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f9239752550_0 .var "inst_q", 1 0;
v0x7f9239752600_0 .net8 "inst_w", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f9239752710_0 .var "load_ready_q", 0 0;
v0x7f92397527a0_0 .net/s "mac_out", 15 0, L_0x7f92397b18f0;  1 drivers
v0x7f9239752860_0 .net "out_e", 3 0, L_0x7f92397b11c0;  1 drivers
v0x7f92397528f0_0 .net "out_s", 15 0, L_0x7f92397b1150;  1 drivers
v0x7f9239752980_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f92397514f0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239751070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f92397512f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239751330 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b18f0 .functor BUFZ 16, L_0x7f92397b17b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239751880_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063638;  1 drivers
v0x7f9239751940_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b16a0;  1 drivers
v0x7f92397519e0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b13c0;  1 drivers
v0x7f9239751a70_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b14a0;  1 drivers
v0x7f9239751b00_0 .net/s "a", 3 0, v0x7f92397520b0_0;  1 drivers
v0x7f9239751bd0_0 .net/s "a_pad", 4 0, L_0x7f92397b12e0;  1 drivers
v0x7f9239751c80_0 .net/s "b", 3 0, v0x7f9239752140_0;  1 drivers
v0x7f9239751d30_0 .net/s "c", 15 0, v0x7f92397521d0_0;  1 drivers
v0x7f9239751de0_0 .net/s "out", 15 0, L_0x7f92397b18f0;  alias, 1 drivers
v0x7f9239751ef0_0 .net/s "product", 8 0, L_0x7f92397b1580;  1 drivers
v0x7f9239751fa0_0 .net/s "psum", 15 0, L_0x7f92397b17b0;  1 drivers
L_0x7f92397b12e0 .concat [ 4 1 0 0], v0x7f92397520b0_0, L_0x7f923a063638;
L_0x7f92397b13c0 .extend/s 9, L_0x7f92397b12e0;
L_0x7f92397b14a0 .extend/s 9, v0x7f9239752140_0;
L_0x7f92397b1580 .arith/mult 9, L_0x7f92397b13c0, L_0x7f92397b14a0;
L_0x7f92397b16a0 .extend/s 16, L_0x7f92397b1580;
L_0x7f92397b17b0 .arith/sum 16, L_0x7f92397b16a0, v0x7f92397521d0_0;
S_0x7f9239752ac0 .scope generate, "col_num[8]" "col_num[8]" 3 25, 3 25 0, S_0x7f9239745d30;
 .timescale 0 0;
P_0x7f92397513f0 .param/l "i" 1 3 25, +C4<01000>;
S_0x7f9239752d00 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239752ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239752ed0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239752f10 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b1b50 .functor BUFZ 16, L_0x7f92397b22f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b1bc0 .functor BUFZ 4, v0x7f9239753d30_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239753d30_0 .var "a_q", 3 0;
v0x7f9239753dc0_0 .var "b_q", 3 0;
v0x7f9239753e50_0 .var "c_q", 15 0;
v0x7f9239753f20_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239753fb0_0 .net "in_n", 15 0, L_0x7f92397b28b0;  1 drivers
v0x7f9239754080_0 .net "in_w", 3 0, L_0x7f92397b2710;  1 drivers
v0x7f9239754130_0 .net8 "inst_e", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f92397541d0_0 .var "inst_q", 1 0;
v0x7f9239754280_0 .net8 "inst_w", 1 0, RS_0x7f923a038038;  alias, 8 drivers
v0x7f9239754390_0 .var "load_ready_q", 0 0;
v0x7f9239754420_0 .net/s "mac_out", 15 0, L_0x7f92397b22f0;  1 drivers
v0x7f92397544e0_0 .net "out_e", 3 0, L_0x7f92397b1bc0;  1 drivers
v0x7f9239754570_0 .net "out_s", 15 0, L_0x7f92397b1b50;  1 drivers
v0x7f9239754600_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239753170 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239752d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239752f90 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239752fd0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b22f0 .functor BUFZ 16, L_0x7f92397b21b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239753500_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063680;  1 drivers
v0x7f92397535c0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b20a0;  1 drivers
v0x7f9239753660_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b1dc0;  1 drivers
v0x7f92397536f0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b1ea0;  1 drivers
v0x7f9239753780_0 .net/s "a", 3 0, v0x7f9239753d30_0;  1 drivers
v0x7f9239753850_0 .net/s "a_pad", 4 0, L_0x7f92397b1ce0;  1 drivers
v0x7f9239753900_0 .net/s "b", 3 0, v0x7f9239753dc0_0;  1 drivers
v0x7f92397539b0_0 .net/s "c", 15 0, v0x7f9239753e50_0;  1 drivers
v0x7f9239753a60_0 .net/s "out", 15 0, L_0x7f92397b22f0;  alias, 1 drivers
v0x7f9239753b70_0 .net/s "product", 8 0, L_0x7f92397b1f80;  1 drivers
v0x7f9239753c20_0 .net/s "psum", 15 0, L_0x7f92397b21b0;  1 drivers
L_0x7f92397b1ce0 .concat [ 4 1 0 0], v0x7f9239753d30_0, L_0x7f923a063680;
L_0x7f92397b1dc0 .extend/s 9, L_0x7f92397b1ce0;
L_0x7f92397b1ea0 .extend/s 9, v0x7f9239753dc0_0;
L_0x7f92397b1f80 .arith/mult 9, L_0x7f92397b1dc0, L_0x7f92397b1ea0;
L_0x7f92397b20a0 .extend/s 16, L_0x7f92397b1f80;
L_0x7f92397b21b0 .arith/sum 16, L_0x7f92397b20a0, v0x7f9239753e50_0;
S_0x7f9239754fc0 .scope generate, "row_num[4]" "row_num[4]" 2 29, 2 29 0, S_0x7f923a52bc20;
 .timescale 0 0;
P_0x7f9239746150 .param/l "i" 1 2 29, +C4<0100>;
S_0x7f92397551f0 .scope module, "mac_row_instance" "mac_row" 2 30, 3 5 0, S_0x7f9239754fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 128 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /INPUT 128 "in_n";
    .port_info 4 /OUTPUT 8 "valid";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /INPUT 1 "reset";
P_0x7f92397553b0 .param/l "bw" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x7f92397553f0 .param/l "col" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x7f9239755430 .param/l "psum_bw" 0 3 8, +C4<00000000000000000000000000010000>;
L_0x7f92397b85e0 .functor BUFZ 4, L_0x7f92397b8690, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239763800_0 .net *"_ivl_53", 3 0, L_0x7f92397b85e0;  1 drivers
v0x7f92397638c0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239763960_0 .net "in_n", 127 0, L_0x7f92397b87f0;  1 drivers
v0x7f92397639f0_0 .net "in_w", 3 0, L_0x7f92397b8690;  1 drivers
v0x7f9239763a80_0 .net "inst_w", 1 0, L_0x7f92397b8970;  1 drivers
v0x7f9239763b70_0 .net "out_s", 127 0, L_0x7f92397b7d80;  1 drivers
v0x7f9239763c20_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
v0x7f9239763cb0_0 .net "temp", 35 0, L_0x7f92397b84c0;  1 drivers
RS_0x7f923a03ae88 .resolv tri, v0x7f9239756df0_0, v0x7f9239758ac0_0, v0x7f923975a7b0_0, v0x7f923975c3f0_0, v0x7f923975e190_0, v0x7f923975fc00_0, v0x7f9239761610_0, v0x7f9239763290_0;
v0x7f9239763d60_0 .net8 "temp_inst", 1 0, RS_0x7f923a03ae88;  8 drivers
v0x7f923975e090_0 .net "valid", 7 0, o0x7f923a03d828;  0 drivers
L_0x7f92397b3780 .part L_0x7f92397b84c0, 0, 4;
L_0x7f92397b3820 .part L_0x7f92397b87f0, 0, 16;
L_0x7f92397b4150 .part L_0x7f92397b84c0, 4, 4;
L_0x7f92397b4230 .part L_0x7f92397b87f0, 16, 16;
L_0x7f92397b4b70 .part L_0x7f92397b84c0, 8, 4;
L_0x7f92397b4c10 .part L_0x7f92397b87f0, 32, 16;
L_0x7f92397b5540 .part L_0x7f92397b84c0, 12, 4;
L_0x7f92397b5660 .part L_0x7f92397b87f0, 48, 16;
L_0x7f92397b5fa0 .part L_0x7f92397b84c0, 16, 4;
L_0x7f92397b6090 .part L_0x7f92397b87f0, 64, 16;
L_0x7f92397b6950 .part L_0x7f92397b84c0, 20, 4;
L_0x7f92397b6a50 .part L_0x7f92397b87f0, 80, 16;
L_0x7f92397b7360 .part L_0x7f92397b84c0, 24, 4;
L_0x7f92397b7470 .part L_0x7f92397b87f0, 96, 16;
LS_0x7f92397b7d80_0_0 .concat8 [ 16 16 16 16], L_0x7f92397b2f60, L_0x7f92397b38c0, L_0x7f92397b4310, L_0x7f92397b4cb0;
LS_0x7f92397b7d80_0_4 .concat8 [ 16 16 16 16], L_0x7f92397b5780, L_0x7f92397b6130, L_0x7f92397b6af0, L_0x7f92397b7510;
L_0x7f92397b7d80 .concat8 [ 64 64 0 0], LS_0x7f92397b7d80_0_0, LS_0x7f92397b7d80_0_4;
L_0x7f92397b80f0 .part L_0x7f92397b84c0, 28, 4;
L_0x7f92397b8290 .part L_0x7f92397b87f0, 112, 16;
LS_0x7f92397b84c0_0_0 .concat8 [ 4 4 4 4], L_0x7f92397b85e0, L_0x7f92397b2fd0, L_0x7f92397b3970, L_0x7f92397b43c0;
LS_0x7f92397b84c0_0_4 .concat8 [ 4 4 4 4], L_0x7f92397b4d60, L_0x7f92397b57f0, L_0x7f92397b61a0, L_0x7f92397b6b60;
LS_0x7f92397b84c0_0_8 .concat8 [ 4 0 0 0], L_0x7f92397b7580;
L_0x7f92397b84c0 .concat8 [ 16 16 4 0], LS_0x7f92397b84c0_0_0, LS_0x7f92397b84c0_0_4, LS_0x7f92397b84c0_0_8;
S_0x7f9239755700 .scope generate, "col_num[1]" "col_num[1]" 3 25, 3 25 0, S_0x7f92397551f0;
 .timescale 0 0;
P_0x7f92397558e0 .param/l "i" 1 3 25, +C4<01>;
S_0x7f9239755980 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239755700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239755af0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239755b30 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b2f60 .functor BUFZ 16, L_0x7f92397b36d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b2fd0 .functor BUFZ 4, v0x7f9239756940_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239756940_0 .var "a_q", 3 0;
v0x7f92397569d0_0 .var "b_q", 3 0;
v0x7f9239756a60_0 .var "c_q", 15 0;
v0x7f9239756b30_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239756bc0_0 .net "in_n", 15 0, L_0x7f92397b3820;  1 drivers
v0x7f9239756c90_0 .net "in_w", 3 0, L_0x7f92397b3780;  1 drivers
v0x7f9239756d40_0 .net8 "inst_e", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f9239756df0_0 .var "inst_q", 1 0;
v0x7f9239756ea0_0 .net8 "inst_w", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f9239756fd0_0 .var "load_ready_q", 0 0;
v0x7f9239757060_0 .net/s "mac_out", 15 0, L_0x7f92397b36d0;  1 drivers
v0x7f92397570f0_0 .net "out_e", 3 0, L_0x7f92397b2fd0;  1 drivers
v0x7f9239757180_0 .net "out_s", 15 0, L_0x7f92397b2f60;  1 drivers
v0x7f9239757220_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239755d90 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239755980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239755bb0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239755bf0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b36d0 .functor BUFZ 16, L_0x7f92397b3590, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0636c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239756110_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0636c8;  1 drivers
v0x7f92397561d0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b34b0;  1 drivers
v0x7f9239756270_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b31d0;  1 drivers
v0x7f9239756300_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b32b0;  1 drivers
v0x7f9239756390_0 .net/s "a", 3 0, v0x7f9239756940_0;  1 drivers
v0x7f9239756460_0 .net/s "a_pad", 4 0, L_0x7f92397b30f0;  1 drivers
v0x7f9239756510_0 .net/s "b", 3 0, v0x7f92397569d0_0;  1 drivers
v0x7f92397565c0_0 .net/s "c", 15 0, v0x7f9239756a60_0;  1 drivers
v0x7f9239756670_0 .net/s "out", 15 0, L_0x7f92397b36d0;  alias, 1 drivers
v0x7f9239756780_0 .net/s "product", 8 0, L_0x7f92397b3390;  1 drivers
v0x7f9239756830_0 .net/s "psum", 15 0, L_0x7f92397b3590;  1 drivers
L_0x7f92397b30f0 .concat [ 4 1 0 0], v0x7f9239756940_0, L_0x7f923a0636c8;
L_0x7f92397b31d0 .extend/s 9, L_0x7f92397b30f0;
L_0x7f92397b32b0 .extend/s 9, v0x7f92397569d0_0;
L_0x7f92397b3390 .arith/mult 9, L_0x7f92397b31d0, L_0x7f92397b32b0;
L_0x7f92397b34b0 .extend/s 16, L_0x7f92397b3390;
L_0x7f92397b3590 .arith/sum 16, L_0x7f92397b34b0, v0x7f9239756a60_0;
S_0x7f9239757370 .scope generate, "col_num[2]" "col_num[2]" 3 25, 3 25 0, S_0x7f92397551f0;
 .timescale 0 0;
P_0x7f9239755c90 .param/l "i" 1 3 25, +C4<010>;
S_0x7f92397575a0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239757370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239757760 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f92397577a0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b38c0 .functor BUFZ 16, L_0x7f92397b40a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b3970 .functor BUFZ 4, v0x7f92397585e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397585e0_0 .var "a_q", 3 0;
v0x7f9239758670_0 .var "b_q", 3 0;
v0x7f9239758700_0 .var "c_q", 15 0;
v0x7f92397587d0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239758860_0 .net "in_n", 15 0, L_0x7f92397b4230;  1 drivers
v0x7f9239758930_0 .net "in_w", 3 0, L_0x7f92397b4150;  1 drivers
v0x7f92397589e0_0 .net8 "inst_e", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f9239758ac0_0 .var "inst_q", 1 0;
v0x7f9239758b50_0 .net8 "inst_w", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f9239758c60_0 .var "load_ready_q", 0 0;
v0x7f9239758cf0_0 .net/s "mac_out", 15 0, L_0x7f92397b40a0;  1 drivers
v0x7f9239758db0_0 .net "out_e", 3 0, L_0x7f92397b3970;  1 drivers
v0x7f9239758e40_0 .net "out_s", 15 0, L_0x7f92397b38c0;  1 drivers
v0x7f9239758ed0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239757a20 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f92397575a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239757820 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239757860 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b40a0 .functor BUFZ 16, L_0x7f92397b3f60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239757db0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063710;  1 drivers
v0x7f9239757e70_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b3e50;  1 drivers
v0x7f9239757f10_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b3b70;  1 drivers
v0x7f9239757fa0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b3c50;  1 drivers
v0x7f9239758030_0 .net/s "a", 3 0, v0x7f92397585e0_0;  1 drivers
v0x7f9239758100_0 .net/s "a_pad", 4 0, L_0x7f92397b3a90;  1 drivers
v0x7f92397581b0_0 .net/s "b", 3 0, v0x7f9239758670_0;  1 drivers
v0x7f9239758260_0 .net/s "c", 15 0, v0x7f9239758700_0;  1 drivers
v0x7f9239758310_0 .net/s "out", 15 0, L_0x7f92397b40a0;  alias, 1 drivers
v0x7f9239758420_0 .net/s "product", 8 0, L_0x7f92397b3d30;  1 drivers
v0x7f92397584d0_0 .net/s "psum", 15 0, L_0x7f92397b3f60;  1 drivers
L_0x7f92397b3a90 .concat [ 4 1 0 0], v0x7f92397585e0_0, L_0x7f923a063710;
L_0x7f92397b3b70 .extend/s 9, L_0x7f92397b3a90;
L_0x7f92397b3c50 .extend/s 9, v0x7f9239758670_0;
L_0x7f92397b3d30 .arith/mult 9, L_0x7f92397b3b70, L_0x7f92397b3c50;
L_0x7f92397b3e50 .extend/s 16, L_0x7f92397b3d30;
L_0x7f92397b3f60 .arith/sum 16, L_0x7f92397b3e50, v0x7f9239758700_0;
S_0x7f9239759010 .scope generate, "col_num[3]" "col_num[3]" 3 25, 3 25 0, S_0x7f92397551f0;
 .timescale 0 0;
P_0x7f9239757920 .param/l "i" 1 3 25, +C4<011>;
S_0x7f9239759250 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239759010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239759410 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239759450 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b4310 .functor BUFZ 16, L_0x7f92397b4ac0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b43c0 .functor BUFZ 4, v0x7f923975a290_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923975a290_0 .var "a_q", 3 0;
v0x7f923975a320_0 .var "b_q", 3 0;
v0x7f923975a3b0_0 .var "c_q", 15 0;
v0x7f923975a480_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923975a510_0 .net "in_n", 15 0, L_0x7f92397b4c10;  1 drivers
v0x7f923975a5e0_0 .net "in_w", 3 0, L_0x7f92397b4b70;  1 drivers
v0x7f923975a690_0 .net8 "inst_e", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f923975a7b0_0 .var "inst_q", 1 0;
v0x7f923975a840_0 .net8 "inst_w", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f923975a950_0 .var "load_ready_q", 0 0;
v0x7f923975a9e0_0 .net/s "mac_out", 15 0, L_0x7f92397b4ac0;  1 drivers
v0x7f923975aa90_0 .net "out_e", 3 0, L_0x7f92397b43c0;  1 drivers
v0x7f923975ab20_0 .net "out_s", 15 0, L_0x7f92397b4310;  1 drivers
v0x7f923975abb0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f92397596d0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239759250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f92397594d0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239759510 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b4ac0 .functor BUFZ 16, L_0x7f92397b4980, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239759a60_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063758;  1 drivers
v0x7f9239759b20_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b48a0;  1 drivers
v0x7f9239759bc0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b45c0;  1 drivers
v0x7f9239759c50_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b46a0;  1 drivers
v0x7f9239759ce0_0 .net/s "a", 3 0, v0x7f923975a290_0;  1 drivers
v0x7f9239759db0_0 .net/s "a_pad", 4 0, L_0x7f92397b44e0;  1 drivers
v0x7f9239759e60_0 .net/s "b", 3 0, v0x7f923975a320_0;  1 drivers
v0x7f9239759f10_0 .net/s "c", 15 0, v0x7f923975a3b0_0;  1 drivers
v0x7f9239759fc0_0 .net/s "out", 15 0, L_0x7f92397b4ac0;  alias, 1 drivers
v0x7f923975a0d0_0 .net/s "product", 8 0, L_0x7f92397b4780;  1 drivers
v0x7f923975a180_0 .net/s "psum", 15 0, L_0x7f92397b4980;  1 drivers
L_0x7f92397b44e0 .concat [ 4 1 0 0], v0x7f923975a290_0, L_0x7f923a063758;
L_0x7f92397b45c0 .extend/s 9, L_0x7f92397b44e0;
L_0x7f92397b46a0 .extend/s 9, v0x7f923975a320_0;
L_0x7f92397b4780 .arith/mult 9, L_0x7f92397b45c0, L_0x7f92397b46a0;
L_0x7f92397b48a0 .extend/s 16, L_0x7f92397b4780;
L_0x7f92397b4980 .arith/sum 16, L_0x7f92397b48a0, v0x7f923975a3b0_0;
S_0x7f923975ace0 .scope generate, "col_num[4]" "col_num[4]" 3 25, 3 25 0, S_0x7f92397551f0;
 .timescale 0 0;
P_0x7f92397595d0 .param/l "i" 1 3 25, +C4<0100>;
S_0x7f923975af10 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923975ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923975b0d0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923975b110 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b4cb0 .functor BUFZ 16, L_0x7f92397b5490, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b4d60 .functor BUFZ 4, v0x7f923975bf50_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923975bf50_0 .var "a_q", 3 0;
v0x7f923975bfe0_0 .var "b_q", 3 0;
v0x7f923975c070_0 .var "c_q", 15 0;
v0x7f923975c140_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923975c1d0_0 .net "in_n", 15 0, L_0x7f92397b5660;  1 drivers
v0x7f923975c2a0_0 .net "in_w", 3 0, L_0x7f92397b5540;  1 drivers
v0x7f923975c350_0 .net8 "inst_e", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f923975c3f0_0 .var "inst_q", 1 0;
v0x7f923975c4a0_0 .net8 "inst_w", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f923975c5b0_0 .var "load_ready_q", 0 0;
v0x7f923975c640_0 .net/s "mac_out", 15 0, L_0x7f92397b5490;  1 drivers
v0x7f923975c700_0 .net "out_e", 3 0, L_0x7f92397b4d60;  1 drivers
v0x7f923975c790_0 .net "out_s", 15 0, L_0x7f92397b4cb0;  1 drivers
v0x7f923975c820_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923975b390 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923975af10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923975b190 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923975b1d0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b5490 .functor BUFZ 16, L_0x7f92397b5350, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0637a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923975b720_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0637a0;  1 drivers
v0x7f923975b7e0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b5240;  1 drivers
v0x7f923975b880_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b4f60;  1 drivers
v0x7f923975b910_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b5040;  1 drivers
v0x7f923975b9a0_0 .net/s "a", 3 0, v0x7f923975bf50_0;  1 drivers
v0x7f923975ba70_0 .net/s "a_pad", 4 0, L_0x7f92397b4e80;  1 drivers
v0x7f923975bb20_0 .net/s "b", 3 0, v0x7f923975bfe0_0;  1 drivers
v0x7f923975bbd0_0 .net/s "c", 15 0, v0x7f923975c070_0;  1 drivers
v0x7f923975bc80_0 .net/s "out", 15 0, L_0x7f92397b5490;  alias, 1 drivers
v0x7f923975bd90_0 .net/s "product", 8 0, L_0x7f92397b5120;  1 drivers
v0x7f923975be40_0 .net/s "psum", 15 0, L_0x7f92397b5350;  1 drivers
L_0x7f92397b4e80 .concat [ 4 1 0 0], v0x7f923975bf50_0, L_0x7f923a0637a0;
L_0x7f92397b4f60 .extend/s 9, L_0x7f92397b4e80;
L_0x7f92397b5040 .extend/s 9, v0x7f923975bfe0_0;
L_0x7f92397b5120 .arith/mult 9, L_0x7f92397b4f60, L_0x7f92397b5040;
L_0x7f92397b5240 .extend/s 16, L_0x7f92397b5120;
L_0x7f92397b5350 .arith/sum 16, L_0x7f92397b5240, v0x7f923975c070_0;
S_0x7f923975c960 .scope generate, "col_num[5]" "col_num[5]" 3 25, 3 25 0, S_0x7f92397551f0;
 .timescale 0 0;
P_0x7f923975cb30 .param/l "i" 1 3 25, +C4<0101>;
S_0x7f923975cbd0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923975c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923975cd90 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923975cdd0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b5780 .functor BUFZ 16, L_0x7f92397b5ef0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b57f0 .functor BUFZ 4, v0x7f923975dbf0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923975dbf0_0 .var "a_q", 3 0;
v0x7f923975dc80_0 .var "b_q", 3 0;
v0x7f923975dd10_0 .var "c_q", 15 0;
v0x7f923975dde0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923975de70_0 .net "in_n", 15 0, L_0x7f92397b6090;  1 drivers
v0x7f923975df40_0 .net "in_w", 3 0, L_0x7f92397b5fa0;  1 drivers
v0x7f923975dff0_0 .net8 "inst_e", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f923975e190_0 .var "inst_q", 1 0;
v0x7f923975e220_0 .net8 "inst_w", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f923975e2c0_0 .var "load_ready_q", 0 0;
v0x7f923975e360_0 .net/s "mac_out", 15 0, L_0x7f92397b5ef0;  1 drivers
v0x7f923975e420_0 .net "out_e", 3 0, L_0x7f92397b57f0;  1 drivers
v0x7f923975e4b0_0 .net "out_s", 15 0, L_0x7f92397b5780;  1 drivers
v0x7f923975e540_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923975d030 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923975cbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923975ce50 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923975ce90 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b5ef0 .functor BUFZ 16, L_0x7f92397b5db0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0637e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923975d3c0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0637e8;  1 drivers
v0x7f923975d480_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b5cd0;  1 drivers
v0x7f923975d520_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b59f0;  1 drivers
v0x7f923975d5b0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b5ad0;  1 drivers
v0x7f923975d640_0 .net/s "a", 3 0, v0x7f923975dbf0_0;  1 drivers
v0x7f923975d710_0 .net/s "a_pad", 4 0, L_0x7f92397b5910;  1 drivers
v0x7f923975d7c0_0 .net/s "b", 3 0, v0x7f923975dc80_0;  1 drivers
v0x7f923975d870_0 .net/s "c", 15 0, v0x7f923975dd10_0;  1 drivers
v0x7f923975d920_0 .net/s "out", 15 0, L_0x7f92397b5ef0;  alias, 1 drivers
v0x7f923975da30_0 .net/s "product", 8 0, L_0x7f92397b5bb0;  1 drivers
v0x7f923975dae0_0 .net/s "psum", 15 0, L_0x7f92397b5db0;  1 drivers
L_0x7f92397b5910 .concat [ 4 1 0 0], v0x7f923975dbf0_0, L_0x7f923a0637e8;
L_0x7f92397b59f0 .extend/s 9, L_0x7f92397b5910;
L_0x7f92397b5ad0 .extend/s 9, v0x7f923975dc80_0;
L_0x7f92397b5bb0 .arith/mult 9, L_0x7f92397b59f0, L_0x7f92397b5ad0;
L_0x7f92397b5cd0 .extend/s 16, L_0x7f92397b5bb0;
L_0x7f92397b5db0 .arith/sum 16, L_0x7f92397b5cd0, v0x7f923975dd10_0;
S_0x7f923975e680 .scope generate, "col_num[6]" "col_num[6]" 3 25, 3 25 0, S_0x7f92397551f0;
 .timescale 0 0;
P_0x7f923975cf30 .param/l "i" 1 3 25, +C4<0110>;
S_0x7f923975e8b0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923975e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923975ea70 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923975eab0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b6130 .functor BUFZ 16, L_0x7f92397b68a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b61a0 .functor BUFZ 4, v0x7f923975f8f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923975f8f0_0 .var "a_q", 3 0;
v0x7f923975f980_0 .var "b_q", 3 0;
v0x7f923975fa10_0 .var "c_q", 15 0;
v0x7f923975fae0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397448e0_0 .net "in_n", 15 0, L_0x7f92397b6a50;  1 drivers
v0x7f92397449b0_0 .net "in_w", 3 0, L_0x7f92397b6950;  1 drivers
v0x7f923975fb70_0 .net8 "inst_e", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f923975fc00_0 .var "inst_q", 1 0;
v0x7f923975fc90_0 .net8 "inst_w", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f923975fda0_0 .var "load_ready_q", 0 0;
v0x7f923975fe30_0 .net/s "mac_out", 15 0, L_0x7f92397b68a0;  1 drivers
v0x7f923975fec0_0 .net "out_e", 3 0, L_0x7f92397b61a0;  1 drivers
v0x7f923975ff50_0 .net "out_s", 15 0, L_0x7f92397b6130;  1 drivers
v0x7f923975ffe0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923975ed30 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923975e8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923975eb30 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923975eb70 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b68a0 .functor BUFZ 16, L_0x7f92397b6760, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923975f0c0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063830;  1 drivers
v0x7f923975f180_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b6680;  1 drivers
v0x7f923975f220_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b63a0;  1 drivers
v0x7f923975f2b0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b6480;  1 drivers
v0x7f923975f340_0 .net/s "a", 3 0, v0x7f923975f8f0_0;  1 drivers
v0x7f923975f410_0 .net/s "a_pad", 4 0, L_0x7f92397b62c0;  1 drivers
v0x7f923975f4c0_0 .net/s "b", 3 0, v0x7f923975f980_0;  1 drivers
v0x7f923975f570_0 .net/s "c", 15 0, v0x7f923975fa10_0;  1 drivers
v0x7f923975f620_0 .net/s "out", 15 0, L_0x7f92397b68a0;  alias, 1 drivers
v0x7f923975f730_0 .net/s "product", 8 0, L_0x7f92397b6560;  1 drivers
v0x7f923975f7e0_0 .net/s "psum", 15 0, L_0x7f92397b6760;  1 drivers
L_0x7f92397b62c0 .concat [ 4 1 0 0], v0x7f923975f8f0_0, L_0x7f923a063830;
L_0x7f92397b63a0 .extend/s 9, L_0x7f92397b62c0;
L_0x7f92397b6480 .extend/s 9, v0x7f923975f980_0;
L_0x7f92397b6560 .arith/mult 9, L_0x7f92397b63a0, L_0x7f92397b6480;
L_0x7f92397b6680 .extend/s 16, L_0x7f92397b6560;
L_0x7f92397b6760 .arith/sum 16, L_0x7f92397b6680, v0x7f923975fa10_0;
S_0x7f9239745150 .scope generate, "col_num[7]" "col_num[7]" 3 25, 3 25 0, S_0x7f92397551f0;
 .timescale 0 0;
P_0x7f923975ec30 .param/l "i" 1 3 25, +C4<0111>;
S_0x7f9239760130 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239745150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f92397602f0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239760330 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b6af0 .functor BUFZ 16, L_0x7f92397b72b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b6b60 .functor BUFZ 4, v0x7f9239761170_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239761170_0 .var "a_q", 3 0;
v0x7f9239761200_0 .var "b_q", 3 0;
v0x7f9239761290_0 .var "c_q", 15 0;
v0x7f9239761360_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397613f0_0 .net "in_n", 15 0, L_0x7f92397b7470;  1 drivers
v0x7f92397614c0_0 .net "in_w", 3 0, L_0x7f92397b7360;  1 drivers
v0x7f9239761570_0 .net8 "inst_e", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f9239761610_0 .var "inst_q", 1 0;
v0x7f92397616c0_0 .net8 "inst_w", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f92397617d0_0 .var "load_ready_q", 0 0;
v0x7f9239761860_0 .net/s "mac_out", 15 0, L_0x7f92397b72b0;  1 drivers
v0x7f9239761920_0 .net "out_e", 3 0, L_0x7f92397b6b60;  1 drivers
v0x7f92397619b0_0 .net "out_s", 15 0, L_0x7f92397b6af0;  1 drivers
v0x7f9239761a40_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f92397605b0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239760130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f92397603b0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f92397603f0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b72b0 .functor BUFZ 16, L_0x7f92397b7170, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239760940_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063878;  1 drivers
v0x7f9239760a00_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b7060;  1 drivers
v0x7f9239760aa0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b6d60;  1 drivers
v0x7f9239760b30_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b6e40;  1 drivers
v0x7f9239760bc0_0 .net/s "a", 3 0, v0x7f9239761170_0;  1 drivers
v0x7f9239760c90_0 .net/s "a_pad", 4 0, L_0x7f92397b6c80;  1 drivers
v0x7f9239760d40_0 .net/s "b", 3 0, v0x7f9239761200_0;  1 drivers
v0x7f9239760df0_0 .net/s "c", 15 0, v0x7f9239761290_0;  1 drivers
v0x7f9239760ea0_0 .net/s "out", 15 0, L_0x7f92397b72b0;  alias, 1 drivers
v0x7f9239760fb0_0 .net/s "product", 8 0, L_0x7f92397b6f20;  1 drivers
v0x7f9239761060_0 .net/s "psum", 15 0, L_0x7f92397b7170;  1 drivers
L_0x7f92397b6c80 .concat [ 4 1 0 0], v0x7f9239761170_0, L_0x7f923a063878;
L_0x7f92397b6d60 .extend/s 9, L_0x7f92397b6c80;
L_0x7f92397b6e40 .extend/s 9, v0x7f9239761200_0;
L_0x7f92397b6f20 .arith/mult 9, L_0x7f92397b6d60, L_0x7f92397b6e40;
L_0x7f92397b7060 .extend/s 16, L_0x7f92397b6f20;
L_0x7f92397b7170 .arith/sum 16, L_0x7f92397b7060, v0x7f9239761290_0;
S_0x7f9239761b80 .scope generate, "col_num[8]" "col_num[8]" 3 25, 3 25 0, S_0x7f92397551f0;
 .timescale 0 0;
P_0x7f92397604b0 .param/l "i" 1 3 25, +C4<01000>;
S_0x7f9239761dc0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239761b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239761f90 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239761fd0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b7510 .functor BUFZ 16, L_0x7f92397b7cd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b7580 .functor BUFZ 4, v0x7f9239762df0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239762df0_0 .var "a_q", 3 0;
v0x7f9239762e80_0 .var "b_q", 3 0;
v0x7f9239762f10_0 .var "c_q", 15 0;
v0x7f9239762fe0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239763070_0 .net "in_n", 15 0, L_0x7f92397b8290;  1 drivers
v0x7f9239763140_0 .net "in_w", 3 0, L_0x7f92397b80f0;  1 drivers
v0x7f92397631f0_0 .net8 "inst_e", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f9239763290_0 .var "inst_q", 1 0;
v0x7f9239763340_0 .net8 "inst_w", 1 0, RS_0x7f923a03ae88;  alias, 8 drivers
v0x7f9239763450_0 .var "load_ready_q", 0 0;
v0x7f92397634e0_0 .net/s "mac_out", 15 0, L_0x7f92397b7cd0;  1 drivers
v0x7f92397635a0_0 .net "out_e", 3 0, L_0x7f92397b7580;  1 drivers
v0x7f9239763630_0 .net "out_s", 15 0, L_0x7f92397b7510;  1 drivers
v0x7f92397636c0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239762230 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239761dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239762050 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239762090 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b7cd0 .functor BUFZ 16, L_0x7f92397b7b90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0638c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f92397625c0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0638c0;  1 drivers
v0x7f9239762680_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b7a80;  1 drivers
v0x7f9239762720_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b7780;  1 drivers
v0x7f92397627b0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b7860;  1 drivers
v0x7f9239762840_0 .net/s "a", 3 0, v0x7f9239762df0_0;  1 drivers
v0x7f9239762910_0 .net/s "a_pad", 4 0, L_0x7f92397b76a0;  1 drivers
v0x7f92397629c0_0 .net/s "b", 3 0, v0x7f9239762e80_0;  1 drivers
v0x7f9239762a70_0 .net/s "c", 15 0, v0x7f9239762f10_0;  1 drivers
v0x7f9239762b20_0 .net/s "out", 15 0, L_0x7f92397b7cd0;  alias, 1 drivers
v0x7f9239762c30_0 .net/s "product", 8 0, L_0x7f92397b7940;  1 drivers
v0x7f9239762ce0_0 .net/s "psum", 15 0, L_0x7f92397b7b90;  1 drivers
L_0x7f92397b76a0 .concat [ 4 1 0 0], v0x7f9239762df0_0, L_0x7f923a0638c0;
L_0x7f92397b7780 .extend/s 9, L_0x7f92397b76a0;
L_0x7f92397b7860 .extend/s 9, v0x7f9239762e80_0;
L_0x7f92397b7940 .arith/mult 9, L_0x7f92397b7780, L_0x7f92397b7860;
L_0x7f92397b7a80 .extend/s 16, L_0x7f92397b7940;
L_0x7f92397b7b90 .arith/sum 16, L_0x7f92397b7a80, v0x7f9239762f10_0;
S_0x7f9239764080 .scope generate, "row_num[5]" "row_num[5]" 2 29, 2 29 0, S_0x7f923a52bc20;
 .timescale 0 0;
P_0x7f9239764250 .param/l "i" 1 2 29, +C4<0101>;
S_0x7f92397642f0 .scope module, "mac_row_instance" "mac_row" 2 30, 3 5 0, S_0x7f9239764080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 128 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /INPUT 128 "in_n";
    .port_info 4 /OUTPUT 8 "valid";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /INPUT 1 "reset";
P_0x7f92397644b0 .param/l "bw" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x7f92397644f0 .param/l "col" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x7f9239764530 .param/l "psum_bw" 0 3 8, +C4<00000000000000000000000000010000>;
L_0x7f92397be1a0 .functor BUFZ 4, L_0x7f92397be250, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239772ce0_0 .net *"_ivl_53", 3 0, L_0x7f92397be1a0;  1 drivers
v0x7f9239772da0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239772e40_0 .net "in_n", 127 0, L_0x7f92397be3a0;  1 drivers
v0x7f9239772ed0_0 .net "in_w", 3 0, L_0x7f92397be250;  1 drivers
v0x7f9239772f60_0 .net "inst_w", 1 0, L_0x7f92397be440;  1 drivers
v0x7f9239773050_0 .net "out_s", 127 0, L_0x7f92397bd940;  1 drivers
v0x7f9239773100_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
v0x7f9239773190_0 .net "temp", 35 0, L_0x7f92397be080;  1 drivers
RS_0x7f923a03dcd8 .resolv tri, v0x7f9239765ed0_0, v0x7f9239767ba0_0, v0x7f9239769890_0, v0x7f923976b4d0_0, v0x7f923976d270_0, v0x7f923976ee70_0, v0x7f9239770af0_0, v0x7f9239772770_0;
v0x7f9239773240_0 .net8 "temp_inst", 1 0, RS_0x7f923a03dcd8;  8 drivers
v0x7f923976d170_0 .net "valid", 7 0, o0x7f923a040678;  0 drivers
L_0x7f92397b9340 .part L_0x7f92397be080, 0, 4;
L_0x7f92397b93e0 .part L_0x7f92397be3a0, 0, 16;
L_0x7f92397b9d10 .part L_0x7f92397be080, 4, 4;
L_0x7f92397b9df0 .part L_0x7f92397be3a0, 16, 16;
L_0x7f92397ba730 .part L_0x7f92397be080, 8, 4;
L_0x7f92397ba7d0 .part L_0x7f92397be3a0, 32, 16;
L_0x7f92397bb100 .part L_0x7f92397be080, 12, 4;
L_0x7f92397bb220 .part L_0x7f92397be3a0, 48, 16;
L_0x7f92397bbb60 .part L_0x7f92397be080, 16, 4;
L_0x7f92397bbc50 .part L_0x7f92397be3a0, 64, 16;
L_0x7f92397bc510 .part L_0x7f92397be080, 20, 4;
L_0x7f92397bc610 .part L_0x7f92397be3a0, 80, 16;
L_0x7f92397bcf20 .part L_0x7f92397be080, 24, 4;
L_0x7f92397bd030 .part L_0x7f92397be3a0, 96, 16;
LS_0x7f92397bd940_0_0 .concat8 [ 16 16 16 16], L_0x7f92397b8a90, L_0x7f92397b9480, L_0x7f92397b9ed0, L_0x7f92397ba870;
LS_0x7f92397bd940_0_4 .concat8 [ 16 16 16 16], L_0x7f92397bb340, L_0x7f92397bbcf0, L_0x7f92397bc6b0, L_0x7f92397bd0d0;
L_0x7f92397bd940 .concat8 [ 64 64 0 0], LS_0x7f92397bd940_0_0, LS_0x7f92397bd940_0_4;
L_0x7f92397bdcb0 .part L_0x7f92397be080, 28, 4;
L_0x7f92397bde50 .part L_0x7f92397be3a0, 112, 16;
LS_0x7f92397be080_0_0 .concat8 [ 4 4 4 4], L_0x7f92397be1a0, L_0x7f92397b8b00, L_0x7f92397b9530, L_0x7f92397b9f80;
LS_0x7f92397be080_0_4 .concat8 [ 4 4 4 4], L_0x7f92397ba920, L_0x7f92397bb3b0, L_0x7f92397bbd60, L_0x7f92397bc720;
LS_0x7f92397be080_0_8 .concat8 [ 4 0 0 0], L_0x7f92397bd140;
L_0x7f92397be080 .concat8 [ 16 16 4 0], LS_0x7f92397be080_0_0, LS_0x7f92397be080_0_4, LS_0x7f92397be080_0_8;
S_0x7f92397647e0 .scope generate, "col_num[1]" "col_num[1]" 3 25, 3 25 0, S_0x7f92397642f0;
 .timescale 0 0;
P_0x7f92397649c0 .param/l "i" 1 3 25, +C4<01>;
S_0x7f9239764a60 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f92397647e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239764bd0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239764c10 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b8a90 .functor BUFZ 16, L_0x7f92397b9290, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b8b00 .functor BUFZ 4, v0x7f9239765a20_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239765a20_0 .var "a_q", 3 0;
v0x7f9239765ab0_0 .var "b_q", 3 0;
v0x7f9239765b40_0 .var "c_q", 15 0;
v0x7f9239765c10_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239765ca0_0 .net "in_n", 15 0, L_0x7f92397b93e0;  1 drivers
v0x7f9239765d70_0 .net "in_w", 3 0, L_0x7f92397b9340;  1 drivers
v0x7f9239765e20_0 .net8 "inst_e", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f9239765ed0_0 .var "inst_q", 1 0;
v0x7f9239765f80_0 .net8 "inst_w", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f92397660b0_0 .var "load_ready_q", 0 0;
v0x7f9239766140_0 .net/s "mac_out", 15 0, L_0x7f92397b9290;  1 drivers
v0x7f92397661d0_0 .net "out_e", 3 0, L_0x7f92397b8b00;  1 drivers
v0x7f9239766260_0 .net "out_s", 15 0, L_0x7f92397b8a90;  1 drivers
v0x7f9239766300_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239764e70 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239764a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239764c90 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239764cd0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b9290 .functor BUFZ 16, L_0x7f92397b9150, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f92397651f0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063908;  1 drivers
v0x7f92397652b0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b9040;  1 drivers
v0x7f9239765350_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b8de0;  1 drivers
v0x7f92397653e0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b8e80;  1 drivers
v0x7f9239765470_0 .net/s "a", 3 0, v0x7f9239765a20_0;  1 drivers
v0x7f9239765540_0 .net/s "a_pad", 4 0, L_0x7f92397ad6a0;  1 drivers
v0x7f92397655f0_0 .net/s "b", 3 0, v0x7f9239765ab0_0;  1 drivers
v0x7f92397656a0_0 .net/s "c", 15 0, v0x7f9239765b40_0;  1 drivers
v0x7f9239765750_0 .net/s "out", 15 0, L_0x7f92397b9290;  alias, 1 drivers
v0x7f9239765860_0 .net/s "product", 8 0, L_0x7f92397b8f20;  1 drivers
v0x7f9239765910_0 .net/s "psum", 15 0, L_0x7f92397b9150;  1 drivers
L_0x7f92397ad6a0 .concat [ 4 1 0 0], v0x7f9239765a20_0, L_0x7f923a063908;
L_0x7f92397b8de0 .extend/s 9, L_0x7f92397ad6a0;
L_0x7f92397b8e80 .extend/s 9, v0x7f9239765ab0_0;
L_0x7f92397b8f20 .arith/mult 9, L_0x7f92397b8de0, L_0x7f92397b8e80;
L_0x7f92397b9040 .extend/s 16, L_0x7f92397b8f20;
L_0x7f92397b9150 .arith/sum 16, L_0x7f92397b9040, v0x7f9239765b40_0;
S_0x7f9239766450 .scope generate, "col_num[2]" "col_num[2]" 3 25, 3 25 0, S_0x7f92397642f0;
 .timescale 0 0;
P_0x7f9239764d70 .param/l "i" 1 3 25, +C4<010>;
S_0x7f9239766680 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239766450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239766840 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239766880 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b9480 .functor BUFZ 16, L_0x7f92397b9c60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b9530 .functor BUFZ 4, v0x7f92397676c0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397676c0_0 .var "a_q", 3 0;
v0x7f9239767750_0 .var "b_q", 3 0;
v0x7f92397677e0_0 .var "c_q", 15 0;
v0x7f92397678b0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239767940_0 .net "in_n", 15 0, L_0x7f92397b9df0;  1 drivers
v0x7f9239767a10_0 .net "in_w", 3 0, L_0x7f92397b9d10;  1 drivers
v0x7f9239767ac0_0 .net8 "inst_e", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f9239767ba0_0 .var "inst_q", 1 0;
v0x7f9239767c30_0 .net8 "inst_w", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f9239767d40_0 .var "load_ready_q", 0 0;
v0x7f9239767dd0_0 .net/s "mac_out", 15 0, L_0x7f92397b9c60;  1 drivers
v0x7f9239767e90_0 .net "out_e", 3 0, L_0x7f92397b9530;  1 drivers
v0x7f9239767f20_0 .net "out_s", 15 0, L_0x7f92397b9480;  1 drivers
v0x7f9239767fb0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239766b00 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239766680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239766900 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239766940 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397b9c60 .functor BUFZ 16, L_0x7f92397b9b20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239766e90_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063950;  1 drivers
v0x7f9239766f50_0 .net/s *"_ivl_10", 15 0, L_0x7f92397b9a10;  1 drivers
v0x7f9239766ff0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397b9730;  1 drivers
v0x7f9239767080_0 .net/s *"_ivl_6", 8 0, L_0x7f92397b9810;  1 drivers
v0x7f9239767110_0 .net/s "a", 3 0, v0x7f92397676c0_0;  1 drivers
v0x7f92397671e0_0 .net/s "a_pad", 4 0, L_0x7f92397b9650;  1 drivers
v0x7f9239767290_0 .net/s "b", 3 0, v0x7f9239767750_0;  1 drivers
v0x7f9239767340_0 .net/s "c", 15 0, v0x7f92397677e0_0;  1 drivers
v0x7f92397673f0_0 .net/s "out", 15 0, L_0x7f92397b9c60;  alias, 1 drivers
v0x7f9239767500_0 .net/s "product", 8 0, L_0x7f92397b98f0;  1 drivers
v0x7f92397675b0_0 .net/s "psum", 15 0, L_0x7f92397b9b20;  1 drivers
L_0x7f92397b9650 .concat [ 4 1 0 0], v0x7f92397676c0_0, L_0x7f923a063950;
L_0x7f92397b9730 .extend/s 9, L_0x7f92397b9650;
L_0x7f92397b9810 .extend/s 9, v0x7f9239767750_0;
L_0x7f92397b98f0 .arith/mult 9, L_0x7f92397b9730, L_0x7f92397b9810;
L_0x7f92397b9a10 .extend/s 16, L_0x7f92397b98f0;
L_0x7f92397b9b20 .arith/sum 16, L_0x7f92397b9a10, v0x7f92397677e0_0;
S_0x7f92397680f0 .scope generate, "col_num[3]" "col_num[3]" 3 25, 3 25 0, S_0x7f92397642f0;
 .timescale 0 0;
P_0x7f9239766a00 .param/l "i" 1 3 25, +C4<011>;
S_0x7f9239768330 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f92397680f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f92397684f0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239768530 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397b9ed0 .functor BUFZ 16, L_0x7f92397ba680, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397b9f80 .functor BUFZ 4, v0x7f9239769370_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239769370_0 .var "a_q", 3 0;
v0x7f9239769400_0 .var "b_q", 3 0;
v0x7f9239769490_0 .var "c_q", 15 0;
v0x7f9239769560_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397695f0_0 .net "in_n", 15 0, L_0x7f92397ba7d0;  1 drivers
v0x7f92397696c0_0 .net "in_w", 3 0, L_0x7f92397ba730;  1 drivers
v0x7f9239769770_0 .net8 "inst_e", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f9239769890_0 .var "inst_q", 1 0;
v0x7f9239769920_0 .net8 "inst_w", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f9239769a30_0 .var "load_ready_q", 0 0;
v0x7f9239769ac0_0 .net/s "mac_out", 15 0, L_0x7f92397ba680;  1 drivers
v0x7f9239769b70_0 .net "out_e", 3 0, L_0x7f92397b9f80;  1 drivers
v0x7f9239769c00_0 .net "out_s", 15 0, L_0x7f92397b9ed0;  1 drivers
v0x7f9239769c90_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f92397687b0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239768330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f92397685b0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f92397685f0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397ba680 .functor BUFZ 16, L_0x7f92397ba540, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239768b40_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063998;  1 drivers
v0x7f9239768c00_0 .net/s *"_ivl_10", 15 0, L_0x7f92397ba460;  1 drivers
v0x7f9239768ca0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397ba180;  1 drivers
v0x7f9239768d30_0 .net/s *"_ivl_6", 8 0, L_0x7f92397ba260;  1 drivers
v0x7f9239768dc0_0 .net/s "a", 3 0, v0x7f9239769370_0;  1 drivers
v0x7f9239768e90_0 .net/s "a_pad", 4 0, L_0x7f92397ba0a0;  1 drivers
v0x7f9239768f40_0 .net/s "b", 3 0, v0x7f9239769400_0;  1 drivers
v0x7f9239768ff0_0 .net/s "c", 15 0, v0x7f9239769490_0;  1 drivers
v0x7f92397690a0_0 .net/s "out", 15 0, L_0x7f92397ba680;  alias, 1 drivers
v0x7f92397691b0_0 .net/s "product", 8 0, L_0x7f92397ba340;  1 drivers
v0x7f9239769260_0 .net/s "psum", 15 0, L_0x7f92397ba540;  1 drivers
L_0x7f92397ba0a0 .concat [ 4 1 0 0], v0x7f9239769370_0, L_0x7f923a063998;
L_0x7f92397ba180 .extend/s 9, L_0x7f92397ba0a0;
L_0x7f92397ba260 .extend/s 9, v0x7f9239769400_0;
L_0x7f92397ba340 .arith/mult 9, L_0x7f92397ba180, L_0x7f92397ba260;
L_0x7f92397ba460 .extend/s 16, L_0x7f92397ba340;
L_0x7f92397ba540 .arith/sum 16, L_0x7f92397ba460, v0x7f9239769490_0;
S_0x7f9239769dc0 .scope generate, "col_num[4]" "col_num[4]" 3 25, 3 25 0, S_0x7f92397642f0;
 .timescale 0 0;
P_0x7f92397686b0 .param/l "i" 1 3 25, +C4<0100>;
S_0x7f9239769ff0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239769dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923976a1b0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923976a1f0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397ba870 .functor BUFZ 16, L_0x7f92397bb050, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397ba920 .functor BUFZ 4, v0x7f923976b030_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923976b030_0 .var "a_q", 3 0;
v0x7f923976b0c0_0 .var "b_q", 3 0;
v0x7f923976b150_0 .var "c_q", 15 0;
v0x7f923976b220_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923976b2b0_0 .net "in_n", 15 0, L_0x7f92397bb220;  1 drivers
v0x7f923976b380_0 .net "in_w", 3 0, L_0x7f92397bb100;  1 drivers
v0x7f923976b430_0 .net8 "inst_e", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f923976b4d0_0 .var "inst_q", 1 0;
v0x7f923976b580_0 .net8 "inst_w", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f923976b690_0 .var "load_ready_q", 0 0;
v0x7f923976b720_0 .net/s "mac_out", 15 0, L_0x7f92397bb050;  1 drivers
v0x7f923976b7e0_0 .net "out_e", 3 0, L_0x7f92397ba920;  1 drivers
v0x7f923976b870_0 .net "out_s", 15 0, L_0x7f92397ba870;  1 drivers
v0x7f923976b900_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923976a470 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239769ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923976a270 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923976a2b0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397bb050 .functor BUFZ 16, L_0x7f92397baf10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0639e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923976a800_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0639e0;  1 drivers
v0x7f923976a8c0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397bae00;  1 drivers
v0x7f923976a960_0 .net/s *"_ivl_4", 8 0, L_0x7f92397bab20;  1 drivers
v0x7f923976a9f0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397bac00;  1 drivers
v0x7f923976aa80_0 .net/s "a", 3 0, v0x7f923976b030_0;  1 drivers
v0x7f923976ab50_0 .net/s "a_pad", 4 0, L_0x7f92397baa40;  1 drivers
v0x7f923976ac00_0 .net/s "b", 3 0, v0x7f923976b0c0_0;  1 drivers
v0x7f923976acb0_0 .net/s "c", 15 0, v0x7f923976b150_0;  1 drivers
v0x7f923976ad60_0 .net/s "out", 15 0, L_0x7f92397bb050;  alias, 1 drivers
v0x7f923976ae70_0 .net/s "product", 8 0, L_0x7f92397bace0;  1 drivers
v0x7f923976af20_0 .net/s "psum", 15 0, L_0x7f92397baf10;  1 drivers
L_0x7f92397baa40 .concat [ 4 1 0 0], v0x7f923976b030_0, L_0x7f923a0639e0;
L_0x7f92397bab20 .extend/s 9, L_0x7f92397baa40;
L_0x7f92397bac00 .extend/s 9, v0x7f923976b0c0_0;
L_0x7f92397bace0 .arith/mult 9, L_0x7f92397bab20, L_0x7f92397bac00;
L_0x7f92397bae00 .extend/s 16, L_0x7f92397bace0;
L_0x7f92397baf10 .arith/sum 16, L_0x7f92397bae00, v0x7f923976b150_0;
S_0x7f923976ba40 .scope generate, "col_num[5]" "col_num[5]" 3 25, 3 25 0, S_0x7f92397642f0;
 .timescale 0 0;
P_0x7f923976bc10 .param/l "i" 1 3 25, +C4<0101>;
S_0x7f923976bcb0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923976ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923976be70 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923976beb0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397bb340 .functor BUFZ 16, L_0x7f92397bbab0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397bb3b0 .functor BUFZ 4, v0x7f923976ccd0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923976ccd0_0 .var "a_q", 3 0;
v0x7f923976cd60_0 .var "b_q", 3 0;
v0x7f923976cdf0_0 .var "c_q", 15 0;
v0x7f923976cec0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923976cf50_0 .net "in_n", 15 0, L_0x7f92397bbc50;  1 drivers
v0x7f923976d020_0 .net "in_w", 3 0, L_0x7f92397bbb60;  1 drivers
v0x7f923976d0d0_0 .net8 "inst_e", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f923976d270_0 .var "inst_q", 1 0;
v0x7f923976d300_0 .net8 "inst_w", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f923976d3a0_0 .var "load_ready_q", 0 0;
v0x7f923976d440_0 .net/s "mac_out", 15 0, L_0x7f92397bbab0;  1 drivers
v0x7f923976d500_0 .net "out_e", 3 0, L_0x7f92397bb3b0;  1 drivers
v0x7f923976d590_0 .net "out_s", 15 0, L_0x7f92397bb340;  1 drivers
v0x7f923976d620_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923976c110 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923976bcb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923976bf30 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923976bf70 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397bbab0 .functor BUFZ 16, L_0x7f92397bb970, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923976c4a0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063a28;  1 drivers
v0x7f923976c560_0 .net/s *"_ivl_10", 15 0, L_0x7f92397bb890;  1 drivers
v0x7f923976c600_0 .net/s *"_ivl_4", 8 0, L_0x7f92397bb5b0;  1 drivers
v0x7f923976c690_0 .net/s *"_ivl_6", 8 0, L_0x7f92397bb690;  1 drivers
v0x7f923976c720_0 .net/s "a", 3 0, v0x7f923976ccd0_0;  1 drivers
v0x7f923976c7f0_0 .net/s "a_pad", 4 0, L_0x7f92397bb4d0;  1 drivers
v0x7f923976c8a0_0 .net/s "b", 3 0, v0x7f923976cd60_0;  1 drivers
v0x7f923976c950_0 .net/s "c", 15 0, v0x7f923976cdf0_0;  1 drivers
v0x7f923976ca00_0 .net/s "out", 15 0, L_0x7f92397bbab0;  alias, 1 drivers
v0x7f923976cb10_0 .net/s "product", 8 0, L_0x7f92397bb770;  1 drivers
v0x7f923976cbc0_0 .net/s "psum", 15 0, L_0x7f92397bb970;  1 drivers
L_0x7f92397bb4d0 .concat [ 4 1 0 0], v0x7f923976ccd0_0, L_0x7f923a063a28;
L_0x7f92397bb5b0 .extend/s 9, L_0x7f92397bb4d0;
L_0x7f92397bb690 .extend/s 9, v0x7f923976cd60_0;
L_0x7f92397bb770 .arith/mult 9, L_0x7f92397bb5b0, L_0x7f92397bb690;
L_0x7f92397bb890 .extend/s 16, L_0x7f92397bb770;
L_0x7f92397bb970 .arith/sum 16, L_0x7f92397bb890, v0x7f923976cdf0_0;
S_0x7f923976d760 .scope generate, "col_num[6]" "col_num[6]" 3 25, 3 25 0, S_0x7f92397642f0;
 .timescale 0 0;
P_0x7f923976c010 .param/l "i" 1 3 25, +C4<0110>;
S_0x7f923976d990 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923976d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923976db50 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923976db90 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397bbcf0 .functor BUFZ 16, L_0x7f92397bc460, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397bbd60 .functor BUFZ 4, v0x7f923976e9d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923976e9d0_0 .var "a_q", 3 0;
v0x7f923976ea60_0 .var "b_q", 3 0;
v0x7f923976eaf0_0 .var "c_q", 15 0;
v0x7f923976ebc0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923976ec50_0 .net "in_n", 15 0, L_0x7f92397bc610;  1 drivers
v0x7f923976ed20_0 .net "in_w", 3 0, L_0x7f92397bc510;  1 drivers
v0x7f923976edd0_0 .net8 "inst_e", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f923976ee70_0 .var "inst_q", 1 0;
v0x7f923976ef20_0 .net8 "inst_w", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f923976f030_0 .var "load_ready_q", 0 0;
v0x7f923976f0c0_0 .net/s "mac_out", 15 0, L_0x7f92397bc460;  1 drivers
v0x7f923976f180_0 .net "out_e", 3 0, L_0x7f92397bbd60;  1 drivers
v0x7f923976f210_0 .net "out_s", 15 0, L_0x7f92397bbcf0;  1 drivers
v0x7f923976f2a0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923976de10 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923976d990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923976dc10 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923976dc50 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397bc460 .functor BUFZ 16, L_0x7f92397bc320, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923976e1a0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063a70;  1 drivers
v0x7f923976e260_0 .net/s *"_ivl_10", 15 0, L_0x7f92397bc240;  1 drivers
v0x7f923976e300_0 .net/s *"_ivl_4", 8 0, L_0x7f92397bbf60;  1 drivers
v0x7f923976e390_0 .net/s *"_ivl_6", 8 0, L_0x7f92397bc040;  1 drivers
v0x7f923976e420_0 .net/s "a", 3 0, v0x7f923976e9d0_0;  1 drivers
v0x7f923976e4f0_0 .net/s "a_pad", 4 0, L_0x7f92397bbe80;  1 drivers
v0x7f923976e5a0_0 .net/s "b", 3 0, v0x7f923976ea60_0;  1 drivers
v0x7f923976e650_0 .net/s "c", 15 0, v0x7f923976eaf0_0;  1 drivers
v0x7f923976e700_0 .net/s "out", 15 0, L_0x7f92397bc460;  alias, 1 drivers
v0x7f923976e810_0 .net/s "product", 8 0, L_0x7f92397bc120;  1 drivers
v0x7f923976e8c0_0 .net/s "psum", 15 0, L_0x7f92397bc320;  1 drivers
L_0x7f92397bbe80 .concat [ 4 1 0 0], v0x7f923976e9d0_0, L_0x7f923a063a70;
L_0x7f92397bbf60 .extend/s 9, L_0x7f92397bbe80;
L_0x7f92397bc040 .extend/s 9, v0x7f923976ea60_0;
L_0x7f92397bc120 .arith/mult 9, L_0x7f92397bbf60, L_0x7f92397bc040;
L_0x7f92397bc240 .extend/s 16, L_0x7f92397bc120;
L_0x7f92397bc320 .arith/sum 16, L_0x7f92397bc240, v0x7f923976eaf0_0;
S_0x7f923976f3e0 .scope generate, "col_num[7]" "col_num[7]" 3 25, 3 25 0, S_0x7f92397642f0;
 .timescale 0 0;
P_0x7f923976dd10 .param/l "i" 1 3 25, +C4<0111>;
S_0x7f923976f610 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923976f3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923976f7d0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923976f810 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397bc6b0 .functor BUFZ 16, L_0x7f92397bce70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397bc720 .functor BUFZ 4, v0x7f9239770650_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239770650_0 .var "a_q", 3 0;
v0x7f92397706e0_0 .var "b_q", 3 0;
v0x7f9239770770_0 .var "c_q", 15 0;
v0x7f9239770840_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397708d0_0 .net "in_n", 15 0, L_0x7f92397bd030;  1 drivers
v0x7f92397709a0_0 .net "in_w", 3 0, L_0x7f92397bcf20;  1 drivers
v0x7f9239770a50_0 .net8 "inst_e", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f9239770af0_0 .var "inst_q", 1 0;
v0x7f9239770ba0_0 .net8 "inst_w", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f9239770cb0_0 .var "load_ready_q", 0 0;
v0x7f9239770d40_0 .net/s "mac_out", 15 0, L_0x7f92397bce70;  1 drivers
v0x7f9239770e00_0 .net "out_e", 3 0, L_0x7f92397bc720;  1 drivers
v0x7f9239770e90_0 .net "out_s", 15 0, L_0x7f92397bc6b0;  1 drivers
v0x7f9239770f20_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923976fa90 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923976f610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923976f890 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923976f8d0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397bce70 .functor BUFZ 16, L_0x7f92397bcd30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923976fe20_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063ab8;  1 drivers
v0x7f923976fee0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397bcc20;  1 drivers
v0x7f923976ff80_0 .net/s *"_ivl_4", 8 0, L_0x7f92397bc920;  1 drivers
v0x7f9239770010_0 .net/s *"_ivl_6", 8 0, L_0x7f92397bca00;  1 drivers
v0x7f92397700a0_0 .net/s "a", 3 0, v0x7f9239770650_0;  1 drivers
v0x7f9239770170_0 .net/s "a_pad", 4 0, L_0x7f92397bc840;  1 drivers
v0x7f9239770220_0 .net/s "b", 3 0, v0x7f92397706e0_0;  1 drivers
v0x7f92397702d0_0 .net/s "c", 15 0, v0x7f9239770770_0;  1 drivers
v0x7f9239770380_0 .net/s "out", 15 0, L_0x7f92397bce70;  alias, 1 drivers
v0x7f9239770490_0 .net/s "product", 8 0, L_0x7f92397bcae0;  1 drivers
v0x7f9239770540_0 .net/s "psum", 15 0, L_0x7f92397bcd30;  1 drivers
L_0x7f92397bc840 .concat [ 4 1 0 0], v0x7f9239770650_0, L_0x7f923a063ab8;
L_0x7f92397bc920 .extend/s 9, L_0x7f92397bc840;
L_0x7f92397bca00 .extend/s 9, v0x7f92397706e0_0;
L_0x7f92397bcae0 .arith/mult 9, L_0x7f92397bc920, L_0x7f92397bca00;
L_0x7f92397bcc20 .extend/s 16, L_0x7f92397bcae0;
L_0x7f92397bcd30 .arith/sum 16, L_0x7f92397bcc20, v0x7f9239770770_0;
S_0x7f9239771060 .scope generate, "col_num[8]" "col_num[8]" 3 25, 3 25 0, S_0x7f92397642f0;
 .timescale 0 0;
P_0x7f923976f990 .param/l "i" 1 3 25, +C4<01000>;
S_0x7f92397712a0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239771060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239771470 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f92397714b0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397bd0d0 .functor BUFZ 16, L_0x7f92397bd890, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397bd140 .functor BUFZ 4, v0x7f92397722d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397722d0_0 .var "a_q", 3 0;
v0x7f9239772360_0 .var "b_q", 3 0;
v0x7f92397723f0_0 .var "c_q", 15 0;
v0x7f92397724c0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239772550_0 .net "in_n", 15 0, L_0x7f92397bde50;  1 drivers
v0x7f9239772620_0 .net "in_w", 3 0, L_0x7f92397bdcb0;  1 drivers
v0x7f92397726d0_0 .net8 "inst_e", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f9239772770_0 .var "inst_q", 1 0;
v0x7f9239772820_0 .net8 "inst_w", 1 0, RS_0x7f923a03dcd8;  alias, 8 drivers
v0x7f9239772930_0 .var "load_ready_q", 0 0;
v0x7f92397729c0_0 .net/s "mac_out", 15 0, L_0x7f92397bd890;  1 drivers
v0x7f9239772a80_0 .net "out_e", 3 0, L_0x7f92397bd140;  1 drivers
v0x7f9239772b10_0 .net "out_s", 15 0, L_0x7f92397bd0d0;  1 drivers
v0x7f9239772ba0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239771710 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f92397712a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239771530 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239771570 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397bd890 .functor BUFZ 16, L_0x7f92397bd750, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239771aa0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063b00;  1 drivers
v0x7f9239771b60_0 .net/s *"_ivl_10", 15 0, L_0x7f92397bd640;  1 drivers
v0x7f9239771c00_0 .net/s *"_ivl_4", 8 0, L_0x7f92397bd340;  1 drivers
v0x7f9239771c90_0 .net/s *"_ivl_6", 8 0, L_0x7f92397bd420;  1 drivers
v0x7f9239771d20_0 .net/s "a", 3 0, v0x7f92397722d0_0;  1 drivers
v0x7f9239771df0_0 .net/s "a_pad", 4 0, L_0x7f92397bd260;  1 drivers
v0x7f9239771ea0_0 .net/s "b", 3 0, v0x7f9239772360_0;  1 drivers
v0x7f9239771f50_0 .net/s "c", 15 0, v0x7f92397723f0_0;  1 drivers
v0x7f9239772000_0 .net/s "out", 15 0, L_0x7f92397bd890;  alias, 1 drivers
v0x7f9239772110_0 .net/s "product", 8 0, L_0x7f92397bd500;  1 drivers
v0x7f92397721c0_0 .net/s "psum", 15 0, L_0x7f92397bd750;  1 drivers
L_0x7f92397bd260 .concat [ 4 1 0 0], v0x7f92397722d0_0, L_0x7f923a063b00;
L_0x7f92397bd340 .extend/s 9, L_0x7f92397bd260;
L_0x7f92397bd420 .extend/s 9, v0x7f9239772360_0;
L_0x7f92397bd500 .arith/mult 9, L_0x7f92397bd340, L_0x7f92397bd420;
L_0x7f92397bd640 .extend/s 16, L_0x7f92397bd500;
L_0x7f92397bd750 .arith/sum 16, L_0x7f92397bd640, v0x7f92397723f0_0;
S_0x7f9239773560 .scope generate, "row_num[6]" "row_num[6]" 2 29, 2 29 0, S_0x7f923a52bc20;
 .timescale 0 0;
P_0x7f92397646f0 .param/l "i" 1 2 29, +C4<0110>;
S_0x7f9239773790 .scope module, "mac_row_instance" "mac_row" 2 30, 3 5 0, S_0x7f9239773560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 128 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /INPUT 128 "in_n";
    .port_info 4 /OUTPUT 8 "valid";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /INPUT 1 "reset";
P_0x7f9239773950 .param/l "bw" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x7f9239773990 .param/l "col" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x7f92397739d0 .param/l "psum_bw" 0 3 8, +C4<00000000000000000000000000010000>;
L_0x7f92397c3ba0 .functor BUFZ 4, L_0x7f92397c3c50, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397821a0_0 .net *"_ivl_53", 3 0, L_0x7f92397c3ba0;  1 drivers
v0x7f9239782260_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239782300_0 .net "in_n", 127 0, L_0x7f92397c3d30;  1 drivers
v0x7f9239782390_0 .net "in_w", 3 0, L_0x7f92397c3c50;  1 drivers
v0x7f9239782420_0 .net "inst_w", 1 0, L_0x7f92397c3e60;  1 drivers
v0x7f9239782510_0 .net "out_s", 127 0, L_0x7f92397c3340;  1 drivers
v0x7f92397825c0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
v0x7f9239782650_0 .net "temp", 35 0, L_0x7f92397c3a80;  1 drivers
RS_0x7f923a040b28 .resolv tri, v0x7f9239775390_0, v0x7f9239777060_0, v0x7f9239778d50_0, v0x7f923977a990_0, v0x7f923977c730_0, v0x7f923977e330_0, v0x7f923977ffb0_0, v0x7f9239781c30_0;
v0x7f9239782700_0 .net8 "temp_inst", 1 0, RS_0x7f923a040b28;  8 drivers
v0x7f923977c630_0 .net "valid", 7 0, o0x7f923a0434c8;  0 drivers
L_0x7f92397bed40 .part L_0x7f92397c3a80, 0, 4;
L_0x7f92397bede0 .part L_0x7f92397c3d30, 0, 16;
L_0x7f92397bf710 .part L_0x7f92397c3a80, 4, 4;
L_0x7f92397bf7f0 .part L_0x7f92397c3d30, 16, 16;
L_0x7f92397c0130 .part L_0x7f92397c3a80, 8, 4;
L_0x7f92397c01d0 .part L_0x7f92397c3d30, 32, 16;
L_0x7f92397c0b00 .part L_0x7f92397c3a80, 12, 4;
L_0x7f92397c0c20 .part L_0x7f92397c3d30, 48, 16;
L_0x7f92397c1560 .part L_0x7f92397c3a80, 16, 4;
L_0x7f92397c1650 .part L_0x7f92397c3d30, 64, 16;
L_0x7f92397c1f10 .part L_0x7f92397c3a80, 20, 4;
L_0x7f92397c2010 .part L_0x7f92397c3d30, 80, 16;
L_0x7f92397c2920 .part L_0x7f92397c3a80, 24, 4;
L_0x7f92397c2a30 .part L_0x7f92397c3d30, 96, 16;
LS_0x7f92397c3340_0_0 .concat8 [ 16 16 16 16], L_0x7f92397be330, L_0x7f92397bee80, L_0x7f92397bf8d0, L_0x7f92397c0270;
LS_0x7f92397c3340_0_4 .concat8 [ 16 16 16 16], L_0x7f92397c0d40, L_0x7f92397c16f0, L_0x7f92397c20b0, L_0x7f92397c2ad0;
L_0x7f92397c3340 .concat8 [ 64 64 0 0], LS_0x7f92397c3340_0_0, LS_0x7f92397c3340_0_4;
L_0x7f92397c36b0 .part L_0x7f92397c3a80, 28, 4;
L_0x7f92397c3850 .part L_0x7f92397c3d30, 112, 16;
LS_0x7f92397c3a80_0_0 .concat8 [ 4 4 4 4], L_0x7f92397c3ba0, L_0x7f92397be560, L_0x7f92397bef30, L_0x7f92397bf980;
LS_0x7f92397c3a80_0_4 .concat8 [ 4 4 4 4], L_0x7f92397c0320, L_0x7f92397c0db0, L_0x7f92397c1760, L_0x7f92397c2120;
LS_0x7f92397c3a80_0_8 .concat8 [ 4 0 0 0], L_0x7f92397c2b40;
L_0x7f92397c3a80 .concat8 [ 16 16 4 0], LS_0x7f92397c3a80_0_0, LS_0x7f92397c3a80_0_4, LS_0x7f92397c3a80_0_8;
S_0x7f9239773ca0 .scope generate, "col_num[1]" "col_num[1]" 3 25, 3 25 0, S_0x7f9239773790;
 .timescale 0 0;
P_0x7f9239773e80 .param/l "i" 1 3 25, +C4<01>;
S_0x7f9239773f20 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239773ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239774090 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f92397740d0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397be330 .functor BUFZ 16, L_0x7f92397bec90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397be560 .functor BUFZ 4, v0x7f9239774ee0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239774ee0_0 .var "a_q", 3 0;
v0x7f9239774f70_0 .var "b_q", 3 0;
v0x7f9239775000_0 .var "c_q", 15 0;
v0x7f92397750d0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239775160_0 .net "in_n", 15 0, L_0x7f92397bede0;  1 drivers
v0x7f9239775230_0 .net "in_w", 3 0, L_0x7f92397bed40;  1 drivers
v0x7f92397752e0_0 .net8 "inst_e", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f9239775390_0 .var "inst_q", 1 0;
v0x7f9239775440_0 .net8 "inst_w", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f9239775570_0 .var "load_ready_q", 0 0;
v0x7f9239775600_0 .net/s "mac_out", 15 0, L_0x7f92397bec90;  1 drivers
v0x7f9239775690_0 .net "out_e", 3 0, L_0x7f92397be560;  1 drivers
v0x7f9239775720_0 .net "out_s", 15 0, L_0x7f92397be330;  1 drivers
v0x7f92397757c0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239774330 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239773f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239774150 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239774190 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397bec90 .functor BUFZ 16, L_0x7f92397beb50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f92397746b0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063b48;  1 drivers
v0x7f9239774770_0 .net/s *"_ivl_10", 15 0, L_0x7f92397bea40;  1 drivers
v0x7f9239774810_0 .net/s *"_ivl_4", 8 0, L_0x7f92397be760;  1 drivers
v0x7f92397748a0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397be840;  1 drivers
v0x7f9239774930_0 .net/s "a", 3 0, v0x7f9239774ee0_0;  1 drivers
v0x7f9239774a00_0 .net/s "a_pad", 4 0, L_0x7f92397be680;  1 drivers
v0x7f9239774ab0_0 .net/s "b", 3 0, v0x7f9239774f70_0;  1 drivers
v0x7f9239774b60_0 .net/s "c", 15 0, v0x7f9239775000_0;  1 drivers
v0x7f9239774c10_0 .net/s "out", 15 0, L_0x7f92397bec90;  alias, 1 drivers
v0x7f9239774d20_0 .net/s "product", 8 0, L_0x7f92397be920;  1 drivers
v0x7f9239774dd0_0 .net/s "psum", 15 0, L_0x7f92397beb50;  1 drivers
L_0x7f92397be680 .concat [ 4 1 0 0], v0x7f9239774ee0_0, L_0x7f923a063b48;
L_0x7f92397be760 .extend/s 9, L_0x7f92397be680;
L_0x7f92397be840 .extend/s 9, v0x7f9239774f70_0;
L_0x7f92397be920 .arith/mult 9, L_0x7f92397be760, L_0x7f92397be840;
L_0x7f92397bea40 .extend/s 16, L_0x7f92397be920;
L_0x7f92397beb50 .arith/sum 16, L_0x7f92397bea40, v0x7f9239775000_0;
S_0x7f9239775910 .scope generate, "col_num[2]" "col_num[2]" 3 25, 3 25 0, S_0x7f9239773790;
 .timescale 0 0;
P_0x7f9239774230 .param/l "i" 1 3 25, +C4<010>;
S_0x7f9239775b40 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239775910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239775d00 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239775d40 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397bee80 .functor BUFZ 16, L_0x7f92397bf660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397bef30 .functor BUFZ 4, v0x7f9239776b80_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239776b80_0 .var "a_q", 3 0;
v0x7f9239776c10_0 .var "b_q", 3 0;
v0x7f9239776ca0_0 .var "c_q", 15 0;
v0x7f9239776d70_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239776e00_0 .net "in_n", 15 0, L_0x7f92397bf7f0;  1 drivers
v0x7f9239776ed0_0 .net "in_w", 3 0, L_0x7f92397bf710;  1 drivers
v0x7f9239776f80_0 .net8 "inst_e", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f9239777060_0 .var "inst_q", 1 0;
v0x7f92397770f0_0 .net8 "inst_w", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f9239777200_0 .var "load_ready_q", 0 0;
v0x7f9239777290_0 .net/s "mac_out", 15 0, L_0x7f92397bf660;  1 drivers
v0x7f9239777350_0 .net "out_e", 3 0, L_0x7f92397bef30;  1 drivers
v0x7f92397773e0_0 .net "out_s", 15 0, L_0x7f92397bee80;  1 drivers
v0x7f9239777470_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239775fc0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239775b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239775dc0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239775e00 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397bf660 .functor BUFZ 16, L_0x7f92397bf520, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239776350_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063b90;  1 drivers
v0x7f9239776410_0 .net/s *"_ivl_10", 15 0, L_0x7f92397bf410;  1 drivers
v0x7f92397764b0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397bf130;  1 drivers
v0x7f9239776540_0 .net/s *"_ivl_6", 8 0, L_0x7f92397bf210;  1 drivers
v0x7f92397765d0_0 .net/s "a", 3 0, v0x7f9239776b80_0;  1 drivers
v0x7f92397766a0_0 .net/s "a_pad", 4 0, L_0x7f92397bf050;  1 drivers
v0x7f9239776750_0 .net/s "b", 3 0, v0x7f9239776c10_0;  1 drivers
v0x7f9239776800_0 .net/s "c", 15 0, v0x7f9239776ca0_0;  1 drivers
v0x7f92397768b0_0 .net/s "out", 15 0, L_0x7f92397bf660;  alias, 1 drivers
v0x7f92397769c0_0 .net/s "product", 8 0, L_0x7f92397bf2f0;  1 drivers
v0x7f9239776a70_0 .net/s "psum", 15 0, L_0x7f92397bf520;  1 drivers
L_0x7f92397bf050 .concat [ 4 1 0 0], v0x7f9239776b80_0, L_0x7f923a063b90;
L_0x7f92397bf130 .extend/s 9, L_0x7f92397bf050;
L_0x7f92397bf210 .extend/s 9, v0x7f9239776c10_0;
L_0x7f92397bf2f0 .arith/mult 9, L_0x7f92397bf130, L_0x7f92397bf210;
L_0x7f92397bf410 .extend/s 16, L_0x7f92397bf2f0;
L_0x7f92397bf520 .arith/sum 16, L_0x7f92397bf410, v0x7f9239776ca0_0;
S_0x7f92397775b0 .scope generate, "col_num[3]" "col_num[3]" 3 25, 3 25 0, S_0x7f9239773790;
 .timescale 0 0;
P_0x7f9239775ec0 .param/l "i" 1 3 25, +C4<011>;
S_0x7f92397777f0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f92397775b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f92397779b0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f92397779f0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397bf8d0 .functor BUFZ 16, L_0x7f92397c0080, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397bf980 .functor BUFZ 4, v0x7f9239778830_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239778830_0 .var "a_q", 3 0;
v0x7f92397788c0_0 .var "b_q", 3 0;
v0x7f9239778950_0 .var "c_q", 15 0;
v0x7f9239778a20_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239778ab0_0 .net "in_n", 15 0, L_0x7f92397c01d0;  1 drivers
v0x7f9239778b80_0 .net "in_w", 3 0, L_0x7f92397c0130;  1 drivers
v0x7f9239778c30_0 .net8 "inst_e", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f9239778d50_0 .var "inst_q", 1 0;
v0x7f9239778de0_0 .net8 "inst_w", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f9239778ef0_0 .var "load_ready_q", 0 0;
v0x7f9239778f80_0 .net/s "mac_out", 15 0, L_0x7f92397c0080;  1 drivers
v0x7f9239779030_0 .net "out_e", 3 0, L_0x7f92397bf980;  1 drivers
v0x7f92397790c0_0 .net "out_s", 15 0, L_0x7f92397bf8d0;  1 drivers
v0x7f9239779150_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239777c70 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f92397777f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239777a70 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239777ab0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c0080 .functor BUFZ 16, L_0x7f92397bff40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239778000_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063bd8;  1 drivers
v0x7f92397780c0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397bfe60;  1 drivers
v0x7f9239778160_0 .net/s *"_ivl_4", 8 0, L_0x7f92397bfb80;  1 drivers
v0x7f92397781f0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397bfc60;  1 drivers
v0x7f9239778280_0 .net/s "a", 3 0, v0x7f9239778830_0;  1 drivers
v0x7f9239778350_0 .net/s "a_pad", 4 0, L_0x7f92397bfaa0;  1 drivers
v0x7f9239778400_0 .net/s "b", 3 0, v0x7f92397788c0_0;  1 drivers
v0x7f92397784b0_0 .net/s "c", 15 0, v0x7f9239778950_0;  1 drivers
v0x7f9239778560_0 .net/s "out", 15 0, L_0x7f92397c0080;  alias, 1 drivers
v0x7f9239778670_0 .net/s "product", 8 0, L_0x7f92397bfd40;  1 drivers
v0x7f9239778720_0 .net/s "psum", 15 0, L_0x7f92397bff40;  1 drivers
L_0x7f92397bfaa0 .concat [ 4 1 0 0], v0x7f9239778830_0, L_0x7f923a063bd8;
L_0x7f92397bfb80 .extend/s 9, L_0x7f92397bfaa0;
L_0x7f92397bfc60 .extend/s 9, v0x7f92397788c0_0;
L_0x7f92397bfd40 .arith/mult 9, L_0x7f92397bfb80, L_0x7f92397bfc60;
L_0x7f92397bfe60 .extend/s 16, L_0x7f92397bfd40;
L_0x7f92397bff40 .arith/sum 16, L_0x7f92397bfe60, v0x7f9239778950_0;
S_0x7f9239779280 .scope generate, "col_num[4]" "col_num[4]" 3 25, 3 25 0, S_0x7f9239773790;
 .timescale 0 0;
P_0x7f9239777b70 .param/l "i" 1 3 25, +C4<0100>;
S_0x7f92397794b0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239779280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239779670 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f92397796b0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c0270 .functor BUFZ 16, L_0x7f92397c0a50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c0320 .functor BUFZ 4, v0x7f923977a4f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923977a4f0_0 .var "a_q", 3 0;
v0x7f923977a580_0 .var "b_q", 3 0;
v0x7f923977a610_0 .var "c_q", 15 0;
v0x7f923977a6e0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923977a770_0 .net "in_n", 15 0, L_0x7f92397c0c20;  1 drivers
v0x7f923977a840_0 .net "in_w", 3 0, L_0x7f92397c0b00;  1 drivers
v0x7f923977a8f0_0 .net8 "inst_e", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f923977a990_0 .var "inst_q", 1 0;
v0x7f923977aa40_0 .net8 "inst_w", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f923977ab50_0 .var "load_ready_q", 0 0;
v0x7f923977abe0_0 .net/s "mac_out", 15 0, L_0x7f92397c0a50;  1 drivers
v0x7f923977aca0_0 .net "out_e", 3 0, L_0x7f92397c0320;  1 drivers
v0x7f923977ad30_0 .net "out_s", 15 0, L_0x7f92397c0270;  1 drivers
v0x7f923977adc0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239779930 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f92397794b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239779730 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239779770 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c0a50 .functor BUFZ 16, L_0x7f92397c0910, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239779cc0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063c20;  1 drivers
v0x7f9239779d80_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c0800;  1 drivers
v0x7f9239779e20_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c0520;  1 drivers
v0x7f9239779eb0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c0600;  1 drivers
v0x7f9239779f40_0 .net/s "a", 3 0, v0x7f923977a4f0_0;  1 drivers
v0x7f923977a010_0 .net/s "a_pad", 4 0, L_0x7f92397c0440;  1 drivers
v0x7f923977a0c0_0 .net/s "b", 3 0, v0x7f923977a580_0;  1 drivers
v0x7f923977a170_0 .net/s "c", 15 0, v0x7f923977a610_0;  1 drivers
v0x7f923977a220_0 .net/s "out", 15 0, L_0x7f92397c0a50;  alias, 1 drivers
v0x7f923977a330_0 .net/s "product", 8 0, L_0x7f92397c06e0;  1 drivers
v0x7f923977a3e0_0 .net/s "psum", 15 0, L_0x7f92397c0910;  1 drivers
L_0x7f92397c0440 .concat [ 4 1 0 0], v0x7f923977a4f0_0, L_0x7f923a063c20;
L_0x7f92397c0520 .extend/s 9, L_0x7f92397c0440;
L_0x7f92397c0600 .extend/s 9, v0x7f923977a580_0;
L_0x7f92397c06e0 .arith/mult 9, L_0x7f92397c0520, L_0x7f92397c0600;
L_0x7f92397c0800 .extend/s 16, L_0x7f92397c06e0;
L_0x7f92397c0910 .arith/sum 16, L_0x7f92397c0800, v0x7f923977a610_0;
S_0x7f923977af00 .scope generate, "col_num[5]" "col_num[5]" 3 25, 3 25 0, S_0x7f9239773790;
 .timescale 0 0;
P_0x7f923977b0d0 .param/l "i" 1 3 25, +C4<0101>;
S_0x7f923977b170 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923977af00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923977b330 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923977b370 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c0d40 .functor BUFZ 16, L_0x7f92397c14b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c0db0 .functor BUFZ 4, v0x7f923977c190_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923977c190_0 .var "a_q", 3 0;
v0x7f923977c220_0 .var "b_q", 3 0;
v0x7f923977c2b0_0 .var "c_q", 15 0;
v0x7f923977c380_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923977c410_0 .net "in_n", 15 0, L_0x7f92397c1650;  1 drivers
v0x7f923977c4e0_0 .net "in_w", 3 0, L_0x7f92397c1560;  1 drivers
v0x7f923977c590_0 .net8 "inst_e", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f923977c730_0 .var "inst_q", 1 0;
v0x7f923977c7c0_0 .net8 "inst_w", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f923977c860_0 .var "load_ready_q", 0 0;
v0x7f923977c900_0 .net/s "mac_out", 15 0, L_0x7f92397c14b0;  1 drivers
v0x7f923977c9c0_0 .net "out_e", 3 0, L_0x7f92397c0db0;  1 drivers
v0x7f923977ca50_0 .net "out_s", 15 0, L_0x7f92397c0d40;  1 drivers
v0x7f923977cae0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923977b5d0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923977b170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923977b3f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923977b430 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c14b0 .functor BUFZ 16, L_0x7f92397c1370, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063c68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923977b960_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063c68;  1 drivers
v0x7f923977ba20_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c1290;  1 drivers
v0x7f923977bac0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c0fb0;  1 drivers
v0x7f923977bb50_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c1090;  1 drivers
v0x7f923977bbe0_0 .net/s "a", 3 0, v0x7f923977c190_0;  1 drivers
v0x7f923977bcb0_0 .net/s "a_pad", 4 0, L_0x7f92397c0ed0;  1 drivers
v0x7f923977bd60_0 .net/s "b", 3 0, v0x7f923977c220_0;  1 drivers
v0x7f923977be10_0 .net/s "c", 15 0, v0x7f923977c2b0_0;  1 drivers
v0x7f923977bec0_0 .net/s "out", 15 0, L_0x7f92397c14b0;  alias, 1 drivers
v0x7f923977bfd0_0 .net/s "product", 8 0, L_0x7f92397c1170;  1 drivers
v0x7f923977c080_0 .net/s "psum", 15 0, L_0x7f92397c1370;  1 drivers
L_0x7f92397c0ed0 .concat [ 4 1 0 0], v0x7f923977c190_0, L_0x7f923a063c68;
L_0x7f92397c0fb0 .extend/s 9, L_0x7f92397c0ed0;
L_0x7f92397c1090 .extend/s 9, v0x7f923977c220_0;
L_0x7f92397c1170 .arith/mult 9, L_0x7f92397c0fb0, L_0x7f92397c1090;
L_0x7f92397c1290 .extend/s 16, L_0x7f92397c1170;
L_0x7f92397c1370 .arith/sum 16, L_0x7f92397c1290, v0x7f923977c2b0_0;
S_0x7f923977cc20 .scope generate, "col_num[6]" "col_num[6]" 3 25, 3 25 0, S_0x7f9239773790;
 .timescale 0 0;
P_0x7f923977b4d0 .param/l "i" 1 3 25, +C4<0110>;
S_0x7f923977ce50 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923977cc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923977d010 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923977d050 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c16f0 .functor BUFZ 16, L_0x7f92397c1e60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c1760 .functor BUFZ 4, v0x7f923977de90_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923977de90_0 .var "a_q", 3 0;
v0x7f923977df20_0 .var "b_q", 3 0;
v0x7f923977dfb0_0 .var "c_q", 15 0;
v0x7f923977e080_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923977e110_0 .net "in_n", 15 0, L_0x7f92397c2010;  1 drivers
v0x7f923977e1e0_0 .net "in_w", 3 0, L_0x7f92397c1f10;  1 drivers
v0x7f923977e290_0 .net8 "inst_e", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f923977e330_0 .var "inst_q", 1 0;
v0x7f923977e3e0_0 .net8 "inst_w", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f923977e4f0_0 .var "load_ready_q", 0 0;
v0x7f923977e580_0 .net/s "mac_out", 15 0, L_0x7f92397c1e60;  1 drivers
v0x7f923977e640_0 .net "out_e", 3 0, L_0x7f92397c1760;  1 drivers
v0x7f923977e6d0_0 .net "out_s", 15 0, L_0x7f92397c16f0;  1 drivers
v0x7f923977e760_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923977d2d0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923977ce50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923977d0d0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923977d110 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c1e60 .functor BUFZ 16, L_0x7f92397c1d20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063cb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923977d660_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063cb0;  1 drivers
v0x7f923977d720_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c1c40;  1 drivers
v0x7f923977d7c0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c1960;  1 drivers
v0x7f923977d850_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c1a40;  1 drivers
v0x7f923977d8e0_0 .net/s "a", 3 0, v0x7f923977de90_0;  1 drivers
v0x7f923977d9b0_0 .net/s "a_pad", 4 0, L_0x7f92397c1880;  1 drivers
v0x7f923977da60_0 .net/s "b", 3 0, v0x7f923977df20_0;  1 drivers
v0x7f923977db10_0 .net/s "c", 15 0, v0x7f923977dfb0_0;  1 drivers
v0x7f923977dbc0_0 .net/s "out", 15 0, L_0x7f92397c1e60;  alias, 1 drivers
v0x7f923977dcd0_0 .net/s "product", 8 0, L_0x7f92397c1b20;  1 drivers
v0x7f923977dd80_0 .net/s "psum", 15 0, L_0x7f92397c1d20;  1 drivers
L_0x7f92397c1880 .concat [ 4 1 0 0], v0x7f923977de90_0, L_0x7f923a063cb0;
L_0x7f92397c1960 .extend/s 9, L_0x7f92397c1880;
L_0x7f92397c1a40 .extend/s 9, v0x7f923977df20_0;
L_0x7f92397c1b20 .arith/mult 9, L_0x7f92397c1960, L_0x7f92397c1a40;
L_0x7f92397c1c40 .extend/s 16, L_0x7f92397c1b20;
L_0x7f92397c1d20 .arith/sum 16, L_0x7f92397c1c40, v0x7f923977dfb0_0;
S_0x7f923977e8a0 .scope generate, "col_num[7]" "col_num[7]" 3 25, 3 25 0, S_0x7f9239773790;
 .timescale 0 0;
P_0x7f923977d1d0 .param/l "i" 1 3 25, +C4<0111>;
S_0x7f923977ead0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923977e8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923977ec90 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923977ecd0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c20b0 .functor BUFZ 16, L_0x7f92397c2870, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c2120 .functor BUFZ 4, v0x7f923977fb10_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923977fb10_0 .var "a_q", 3 0;
v0x7f923977fba0_0 .var "b_q", 3 0;
v0x7f923977fc30_0 .var "c_q", 15 0;
v0x7f923977fd00_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923977fd90_0 .net "in_n", 15 0, L_0x7f92397c2a30;  1 drivers
v0x7f923977fe60_0 .net "in_w", 3 0, L_0x7f92397c2920;  1 drivers
v0x7f923977ff10_0 .net8 "inst_e", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f923977ffb0_0 .var "inst_q", 1 0;
v0x7f9239780060_0 .net8 "inst_w", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f9239780170_0 .var "load_ready_q", 0 0;
v0x7f9239780200_0 .net/s "mac_out", 15 0, L_0x7f92397c2870;  1 drivers
v0x7f92397802c0_0 .net "out_e", 3 0, L_0x7f92397c2120;  1 drivers
v0x7f9239780350_0 .net "out_s", 15 0, L_0x7f92397c20b0;  1 drivers
v0x7f92397803e0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923977ef50 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923977ead0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923977ed50 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923977ed90 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c2870 .functor BUFZ 16, L_0x7f92397c2730, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923977f2e0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063cf8;  1 drivers
v0x7f923977f3a0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c2620;  1 drivers
v0x7f923977f440_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c2320;  1 drivers
v0x7f923977f4d0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c2400;  1 drivers
v0x7f923977f560_0 .net/s "a", 3 0, v0x7f923977fb10_0;  1 drivers
v0x7f923977f630_0 .net/s "a_pad", 4 0, L_0x7f92397c2240;  1 drivers
v0x7f923977f6e0_0 .net/s "b", 3 0, v0x7f923977fba0_0;  1 drivers
v0x7f923977f790_0 .net/s "c", 15 0, v0x7f923977fc30_0;  1 drivers
v0x7f923977f840_0 .net/s "out", 15 0, L_0x7f92397c2870;  alias, 1 drivers
v0x7f923977f950_0 .net/s "product", 8 0, L_0x7f92397c24e0;  1 drivers
v0x7f923977fa00_0 .net/s "psum", 15 0, L_0x7f92397c2730;  1 drivers
L_0x7f92397c2240 .concat [ 4 1 0 0], v0x7f923977fb10_0, L_0x7f923a063cf8;
L_0x7f92397c2320 .extend/s 9, L_0x7f92397c2240;
L_0x7f92397c2400 .extend/s 9, v0x7f923977fba0_0;
L_0x7f92397c24e0 .arith/mult 9, L_0x7f92397c2320, L_0x7f92397c2400;
L_0x7f92397c2620 .extend/s 16, L_0x7f92397c24e0;
L_0x7f92397c2730 .arith/sum 16, L_0x7f92397c2620, v0x7f923977fc30_0;
S_0x7f9239780520 .scope generate, "col_num[8]" "col_num[8]" 3 25, 3 25 0, S_0x7f9239773790;
 .timescale 0 0;
P_0x7f923977ee50 .param/l "i" 1 3 25, +C4<01000>;
S_0x7f9239780760 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239780520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239780930 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239780970 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c2ad0 .functor BUFZ 16, L_0x7f92397c3290, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c2b40 .functor BUFZ 4, v0x7f9239781790_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239781790_0 .var "a_q", 3 0;
v0x7f9239781820_0 .var "b_q", 3 0;
v0x7f92397818b0_0 .var "c_q", 15 0;
v0x7f9239781980_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239781a10_0 .net "in_n", 15 0, L_0x7f92397c3850;  1 drivers
v0x7f9239781ae0_0 .net "in_w", 3 0, L_0x7f92397c36b0;  1 drivers
v0x7f9239781b90_0 .net8 "inst_e", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f9239781c30_0 .var "inst_q", 1 0;
v0x7f9239781ce0_0 .net8 "inst_w", 1 0, RS_0x7f923a040b28;  alias, 8 drivers
v0x7f9239781df0_0 .var "load_ready_q", 0 0;
v0x7f9239781e80_0 .net/s "mac_out", 15 0, L_0x7f92397c3290;  1 drivers
v0x7f9239781f40_0 .net "out_e", 3 0, L_0x7f92397c2b40;  1 drivers
v0x7f9239781fd0_0 .net "out_s", 15 0, L_0x7f92397c2ad0;  1 drivers
v0x7f9239782060_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239780bd0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239780760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f92397809f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239780a30 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c3290 .functor BUFZ 16, L_0x7f92397c3150, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063d40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239780f60_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063d40;  1 drivers
v0x7f9239781020_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c3040;  1 drivers
v0x7f92397810c0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c2d40;  1 drivers
v0x7f9239781150_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c2e20;  1 drivers
v0x7f92397811e0_0 .net/s "a", 3 0, v0x7f9239781790_0;  1 drivers
v0x7f92397812b0_0 .net/s "a_pad", 4 0, L_0x7f92397c2c60;  1 drivers
v0x7f9239781360_0 .net/s "b", 3 0, v0x7f9239781820_0;  1 drivers
v0x7f9239781410_0 .net/s "c", 15 0, v0x7f92397818b0_0;  1 drivers
v0x7f92397814c0_0 .net/s "out", 15 0, L_0x7f92397c3290;  alias, 1 drivers
v0x7f92397815d0_0 .net/s "product", 8 0, L_0x7f92397c2f00;  1 drivers
v0x7f9239781680_0 .net/s "psum", 15 0, L_0x7f92397c3150;  1 drivers
L_0x7f92397c2c60 .concat [ 4 1 0 0], v0x7f9239781790_0, L_0x7f923a063d40;
L_0x7f92397c2d40 .extend/s 9, L_0x7f92397c2c60;
L_0x7f92397c2e20 .extend/s 9, v0x7f9239781820_0;
L_0x7f92397c2f00 .arith/mult 9, L_0x7f92397c2d40, L_0x7f92397c2e20;
L_0x7f92397c3040 .extend/s 16, L_0x7f92397c2f00;
L_0x7f92397c3150 .arith/sum 16, L_0x7f92397c3040, v0x7f92397818b0_0;
S_0x7f9239782a20 .scope generate, "row_num[7]" "row_num[7]" 2 29, 2 29 0, S_0x7f923a52bc20;
 .timescale 0 0;
P_0x7f9239773bb0 .param/l "i" 1 2 29, +C4<0111>;
S_0x7f9239782c50 .scope module, "mac_row_instance" "mac_row" 2 30, 3 5 0, S_0x7f9239782a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 128 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /INPUT 128 "in_n";
    .port_info 4 /OUTPUT 8 "valid";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /INPUT 1 "reset";
P_0x7f9239782e10 .param/l "bw" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x7f9239782e50 .param/l "col" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x7f9239782e90 .param/l "psum_bw" 0 3 8, +C4<00000000000000000000000000010000>;
L_0x7f92397c95a0 .functor BUFZ 4, L_0x7f92397c9650, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239791660_0 .net *"_ivl_53", 3 0, L_0x7f92397c95a0;  1 drivers
v0x7f9239791720_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397917c0_0 .net "in_n", 127 0, L_0x7f92397c97d0;  1 drivers
v0x7f9239791850_0 .net "in_w", 3 0, L_0x7f92397c9650;  1 drivers
v0x7f92397918e0_0 .net "inst_w", 1 0, L_0x7f92397c9870;  1 drivers
v0x7f92397919d0_0 .net "out_s", 127 0, L_0x7f92397c8d40;  1 drivers
v0x7f9239791a80_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
v0x7f9239791b10_0 .net "temp", 35 0, L_0x7f92397c9480;  1 drivers
RS_0x7f923a043978 .resolv tri, v0x7f9239784850_0, v0x7f9239786520_0, v0x7f9239788210_0, v0x7f9239789e50_0, v0x7f923978bbf0_0, v0x7f923978d7f0_0, v0x7f923978f470_0, v0x7f92397910f0_0;
v0x7f9239791bc0_0 .net8 "temp_inst", 1 0, RS_0x7f923a043978;  8 drivers
v0x7f923978baf0_0 .net "valid", 7 0, o0x7f923a046318;  0 drivers
L_0x7f92397c4720 .part L_0x7f92397c9480, 0, 4;
L_0x7f92397c47c0 .part L_0x7f92397c97d0, 0, 16;
L_0x7f92397c50f0 .part L_0x7f92397c9480, 4, 4;
L_0x7f92397c51d0 .part L_0x7f92397c97d0, 16, 16;
L_0x7f92397c5b10 .part L_0x7f92397c9480, 8, 4;
L_0x7f92397c5bb0 .part L_0x7f92397c97d0, 32, 16;
L_0x7f92397c64e0 .part L_0x7f92397c9480, 12, 4;
L_0x7f92397c6600 .part L_0x7f92397c97d0, 48, 16;
L_0x7f92397c6f40 .part L_0x7f92397c9480, 16, 4;
L_0x7f92397c7030 .part L_0x7f92397c97d0, 64, 16;
L_0x7f92397c78f0 .part L_0x7f92397c9480, 20, 4;
L_0x7f92397c79f0 .part L_0x7f92397c97d0, 80, 16;
L_0x7f92397c8320 .part L_0x7f92397c9480, 24, 4;
L_0x7f92397c8430 .part L_0x7f92397c97d0, 96, 16;
LS_0x7f92397c8d40_0_0 .concat8 [ 16 16 16 16], L_0x7f92397be4e0, L_0x7f92397c4860, L_0x7f92397c52b0, L_0x7f92397c5c50;
LS_0x7f92397c8d40_0_4 .concat8 [ 16 16 16 16], L_0x7f92397c6720, L_0x7f92397c70d0, L_0x7f92397c7a90, L_0x7f92397c84d0;
L_0x7f92397c8d40 .concat8 [ 64 64 0 0], LS_0x7f92397c8d40_0_0, LS_0x7f92397c8d40_0_4;
L_0x7f92397c90b0 .part L_0x7f92397c9480, 28, 4;
L_0x7f92397c9250 .part L_0x7f92397c97d0, 112, 16;
LS_0x7f92397c9480_0_0 .concat8 [ 4 4 4 4], L_0x7f92397c95a0, L_0x7f92397c3f40, L_0x7f92397c4910, L_0x7f92397c5360;
LS_0x7f92397c9480_0_4 .concat8 [ 4 4 4 4], L_0x7f92397c5d00, L_0x7f92397c6790, L_0x7f92397c7140, L_0x7f92397c7b00;
LS_0x7f92397c9480_0_8 .concat8 [ 4 0 0 0], L_0x7f92397c8540;
L_0x7f92397c9480 .concat8 [ 16 16 4 0], LS_0x7f92397c9480_0_0, LS_0x7f92397c9480_0_4, LS_0x7f92397c9480_0_8;
S_0x7f9239783160 .scope generate, "col_num[1]" "col_num[1]" 3 25, 3 25 0, S_0x7f9239782c50;
 .timescale 0 0;
P_0x7f9239783340 .param/l "i" 1 3 25, +C4<01>;
S_0x7f92397833e0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239783160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239783550 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239783590 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397be4e0 .functor BUFZ 16, L_0x7f92397c4670, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c3f40 .functor BUFZ 4, v0x7f92397843a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397843a0_0 .var "a_q", 3 0;
v0x7f9239784430_0 .var "b_q", 3 0;
v0x7f92397844c0_0 .var "c_q", 15 0;
v0x7f9239784590_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239784620_0 .net "in_n", 15 0, L_0x7f92397c47c0;  1 drivers
v0x7f92397846f0_0 .net "in_w", 3 0, L_0x7f92397c4720;  1 drivers
v0x7f92397847a0_0 .net8 "inst_e", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f9239784850_0 .var "inst_q", 1 0;
v0x7f9239784900_0 .net8 "inst_w", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f9239784a30_0 .var "load_ready_q", 0 0;
v0x7f9239784ac0_0 .net/s "mac_out", 15 0, L_0x7f92397c4670;  1 drivers
v0x7f9239784b50_0 .net "out_e", 3 0, L_0x7f92397c3f40;  1 drivers
v0x7f9239784be0_0 .net "out_s", 15 0, L_0x7f92397be4e0;  1 drivers
v0x7f9239784c80_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f92397837f0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f92397833e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239783610 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239783650 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c4670 .functor BUFZ 16, L_0x7f92397c4530, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239783b70_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063d88;  1 drivers
v0x7f9239783c30_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c4420;  1 drivers
v0x7f9239783cd0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c4140;  1 drivers
v0x7f9239783d60_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c4220;  1 drivers
v0x7f9239783df0_0 .net/s "a", 3 0, v0x7f92397843a0_0;  1 drivers
v0x7f9239783ec0_0 .net/s "a_pad", 4 0, L_0x7f92397c4060;  1 drivers
v0x7f9239783f70_0 .net/s "b", 3 0, v0x7f9239784430_0;  1 drivers
v0x7f9239784020_0 .net/s "c", 15 0, v0x7f92397844c0_0;  1 drivers
v0x7f92397840d0_0 .net/s "out", 15 0, L_0x7f92397c4670;  alias, 1 drivers
v0x7f92397841e0_0 .net/s "product", 8 0, L_0x7f92397c4300;  1 drivers
v0x7f9239784290_0 .net/s "psum", 15 0, L_0x7f92397c4530;  1 drivers
L_0x7f92397c4060 .concat [ 4 1 0 0], v0x7f92397843a0_0, L_0x7f923a063d88;
L_0x7f92397c4140 .extend/s 9, L_0x7f92397c4060;
L_0x7f92397c4220 .extend/s 9, v0x7f9239784430_0;
L_0x7f92397c4300 .arith/mult 9, L_0x7f92397c4140, L_0x7f92397c4220;
L_0x7f92397c4420 .extend/s 16, L_0x7f92397c4300;
L_0x7f92397c4530 .arith/sum 16, L_0x7f92397c4420, v0x7f92397844c0_0;
S_0x7f9239784dd0 .scope generate, "col_num[2]" "col_num[2]" 3 25, 3 25 0, S_0x7f9239782c50;
 .timescale 0 0;
P_0x7f92397836f0 .param/l "i" 1 3 25, +C4<010>;
S_0x7f9239785000 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239784dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f92397851c0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239785200 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c4860 .functor BUFZ 16, L_0x7f92397c5040, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c4910 .functor BUFZ 4, v0x7f9239786040_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239786040_0 .var "a_q", 3 0;
v0x7f92397860d0_0 .var "b_q", 3 0;
v0x7f9239786160_0 .var "c_q", 15 0;
v0x7f9239786230_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397862c0_0 .net "in_n", 15 0, L_0x7f92397c51d0;  1 drivers
v0x7f9239786390_0 .net "in_w", 3 0, L_0x7f92397c50f0;  1 drivers
v0x7f9239786440_0 .net8 "inst_e", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f9239786520_0 .var "inst_q", 1 0;
v0x7f92397865b0_0 .net8 "inst_w", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f92397866c0_0 .var "load_ready_q", 0 0;
v0x7f9239786750_0 .net/s "mac_out", 15 0, L_0x7f92397c5040;  1 drivers
v0x7f9239786810_0 .net "out_e", 3 0, L_0x7f92397c4910;  1 drivers
v0x7f92397868a0_0 .net "out_s", 15 0, L_0x7f92397c4860;  1 drivers
v0x7f9239786930_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239785480 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239785000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239785280 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f92397852c0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c5040 .functor BUFZ 16, L_0x7f92397c4f00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239785810_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063dd0;  1 drivers
v0x7f92397858d0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c4df0;  1 drivers
v0x7f9239785970_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c4b10;  1 drivers
v0x7f9239785a00_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c4bf0;  1 drivers
v0x7f9239785a90_0 .net/s "a", 3 0, v0x7f9239786040_0;  1 drivers
v0x7f9239785b60_0 .net/s "a_pad", 4 0, L_0x7f92397c4a30;  1 drivers
v0x7f9239785c10_0 .net/s "b", 3 0, v0x7f92397860d0_0;  1 drivers
v0x7f9239785cc0_0 .net/s "c", 15 0, v0x7f9239786160_0;  1 drivers
v0x7f9239785d70_0 .net/s "out", 15 0, L_0x7f92397c5040;  alias, 1 drivers
v0x7f9239785e80_0 .net/s "product", 8 0, L_0x7f92397c4cd0;  1 drivers
v0x7f9239785f30_0 .net/s "psum", 15 0, L_0x7f92397c4f00;  1 drivers
L_0x7f92397c4a30 .concat [ 4 1 0 0], v0x7f9239786040_0, L_0x7f923a063dd0;
L_0x7f92397c4b10 .extend/s 9, L_0x7f92397c4a30;
L_0x7f92397c4bf0 .extend/s 9, v0x7f92397860d0_0;
L_0x7f92397c4cd0 .arith/mult 9, L_0x7f92397c4b10, L_0x7f92397c4bf0;
L_0x7f92397c4df0 .extend/s 16, L_0x7f92397c4cd0;
L_0x7f92397c4f00 .arith/sum 16, L_0x7f92397c4df0, v0x7f9239786160_0;
S_0x7f9239786a70 .scope generate, "col_num[3]" "col_num[3]" 3 25, 3 25 0, S_0x7f9239782c50;
 .timescale 0 0;
P_0x7f9239785380 .param/l "i" 1 3 25, +C4<011>;
S_0x7f9239786cb0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239786a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239786e70 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239786eb0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c52b0 .functor BUFZ 16, L_0x7f92397c5a60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c5360 .functor BUFZ 4, v0x7f9239787cf0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239787cf0_0 .var "a_q", 3 0;
v0x7f9239787d80_0 .var "b_q", 3 0;
v0x7f9239787e10_0 .var "c_q", 15 0;
v0x7f9239787ee0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239787f70_0 .net "in_n", 15 0, L_0x7f92397c5bb0;  1 drivers
v0x7f9239788040_0 .net "in_w", 3 0, L_0x7f92397c5b10;  1 drivers
v0x7f92397880f0_0 .net8 "inst_e", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f9239788210_0 .var "inst_q", 1 0;
v0x7f92397882a0_0 .net8 "inst_w", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f92397883b0_0 .var "load_ready_q", 0 0;
v0x7f9239788440_0 .net/s "mac_out", 15 0, L_0x7f92397c5a60;  1 drivers
v0x7f92397884f0_0 .net "out_e", 3 0, L_0x7f92397c5360;  1 drivers
v0x7f9239788580_0 .net "out_s", 15 0, L_0x7f92397c52b0;  1 drivers
v0x7f9239788610_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239787130 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239786cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239786f30 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239786f70 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c5a60 .functor BUFZ 16, L_0x7f92397c5920, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f92397874c0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063e18;  1 drivers
v0x7f9239787580_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c5840;  1 drivers
v0x7f9239787620_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c5560;  1 drivers
v0x7f92397876b0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c5640;  1 drivers
v0x7f9239787740_0 .net/s "a", 3 0, v0x7f9239787cf0_0;  1 drivers
v0x7f9239787810_0 .net/s "a_pad", 4 0, L_0x7f92397c5480;  1 drivers
v0x7f92397878c0_0 .net/s "b", 3 0, v0x7f9239787d80_0;  1 drivers
v0x7f9239787970_0 .net/s "c", 15 0, v0x7f9239787e10_0;  1 drivers
v0x7f9239787a20_0 .net/s "out", 15 0, L_0x7f92397c5a60;  alias, 1 drivers
v0x7f9239787b30_0 .net/s "product", 8 0, L_0x7f92397c5720;  1 drivers
v0x7f9239787be0_0 .net/s "psum", 15 0, L_0x7f92397c5920;  1 drivers
L_0x7f92397c5480 .concat [ 4 1 0 0], v0x7f9239787cf0_0, L_0x7f923a063e18;
L_0x7f92397c5560 .extend/s 9, L_0x7f92397c5480;
L_0x7f92397c5640 .extend/s 9, v0x7f9239787d80_0;
L_0x7f92397c5720 .arith/mult 9, L_0x7f92397c5560, L_0x7f92397c5640;
L_0x7f92397c5840 .extend/s 16, L_0x7f92397c5720;
L_0x7f92397c5920 .arith/sum 16, L_0x7f92397c5840, v0x7f9239787e10_0;
S_0x7f9239788740 .scope generate, "col_num[4]" "col_num[4]" 3 25, 3 25 0, S_0x7f9239782c50;
 .timescale 0 0;
P_0x7f9239787030 .param/l "i" 1 3 25, +C4<0100>;
S_0x7f9239788970 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239788740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239788b30 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239788b70 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c5c50 .functor BUFZ 16, L_0x7f92397c6430, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c5d00 .functor BUFZ 4, v0x7f92397899b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397899b0_0 .var "a_q", 3 0;
v0x7f9239789a40_0 .var "b_q", 3 0;
v0x7f9239789ad0_0 .var "c_q", 15 0;
v0x7f9239789ba0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239789c30_0 .net "in_n", 15 0, L_0x7f92397c6600;  1 drivers
v0x7f9239789d00_0 .net "in_w", 3 0, L_0x7f92397c64e0;  1 drivers
v0x7f9239789db0_0 .net8 "inst_e", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f9239789e50_0 .var "inst_q", 1 0;
v0x7f9239789f00_0 .net8 "inst_w", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f923978a010_0 .var "load_ready_q", 0 0;
v0x7f923978a0a0_0 .net/s "mac_out", 15 0, L_0x7f92397c6430;  1 drivers
v0x7f923978a160_0 .net "out_e", 3 0, L_0x7f92397c5d00;  1 drivers
v0x7f923978a1f0_0 .net "out_s", 15 0, L_0x7f92397c5c50;  1 drivers
v0x7f923978a280_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239788df0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239788970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239788bf0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239788c30 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c6430 .functor BUFZ 16, L_0x7f92397c62f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239789180_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063e60;  1 drivers
v0x7f9239789240_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c61e0;  1 drivers
v0x7f92397892e0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c5f00;  1 drivers
v0x7f9239789370_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c5fe0;  1 drivers
v0x7f9239789400_0 .net/s "a", 3 0, v0x7f92397899b0_0;  1 drivers
v0x7f92397894d0_0 .net/s "a_pad", 4 0, L_0x7f92397c5e20;  1 drivers
v0x7f9239789580_0 .net/s "b", 3 0, v0x7f9239789a40_0;  1 drivers
v0x7f9239789630_0 .net/s "c", 15 0, v0x7f9239789ad0_0;  1 drivers
v0x7f92397896e0_0 .net/s "out", 15 0, L_0x7f92397c6430;  alias, 1 drivers
v0x7f92397897f0_0 .net/s "product", 8 0, L_0x7f92397c60c0;  1 drivers
v0x7f92397898a0_0 .net/s "psum", 15 0, L_0x7f92397c62f0;  1 drivers
L_0x7f92397c5e20 .concat [ 4 1 0 0], v0x7f92397899b0_0, L_0x7f923a063e60;
L_0x7f92397c5f00 .extend/s 9, L_0x7f92397c5e20;
L_0x7f92397c5fe0 .extend/s 9, v0x7f9239789a40_0;
L_0x7f92397c60c0 .arith/mult 9, L_0x7f92397c5f00, L_0x7f92397c5fe0;
L_0x7f92397c61e0 .extend/s 16, L_0x7f92397c60c0;
L_0x7f92397c62f0 .arith/sum 16, L_0x7f92397c61e0, v0x7f9239789ad0_0;
S_0x7f923978a3c0 .scope generate, "col_num[5]" "col_num[5]" 3 25, 3 25 0, S_0x7f9239782c50;
 .timescale 0 0;
P_0x7f923978a590 .param/l "i" 1 3 25, +C4<0101>;
S_0x7f923978a630 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923978a3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923978a7f0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923978a830 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c6720 .functor BUFZ 16, L_0x7f92397c6e90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c6790 .functor BUFZ 4, v0x7f923978b650_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923978b650_0 .var "a_q", 3 0;
v0x7f923978b6e0_0 .var "b_q", 3 0;
v0x7f923978b770_0 .var "c_q", 15 0;
v0x7f923978b840_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923978b8d0_0 .net "in_n", 15 0, L_0x7f92397c7030;  1 drivers
v0x7f923978b9a0_0 .net "in_w", 3 0, L_0x7f92397c6f40;  1 drivers
v0x7f923978ba50_0 .net8 "inst_e", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f923978bbf0_0 .var "inst_q", 1 0;
v0x7f923978bc80_0 .net8 "inst_w", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f923978bd20_0 .var "load_ready_q", 0 0;
v0x7f923978bdc0_0 .net/s "mac_out", 15 0, L_0x7f92397c6e90;  1 drivers
v0x7f923978be80_0 .net "out_e", 3 0, L_0x7f92397c6790;  1 drivers
v0x7f923978bf10_0 .net "out_s", 15 0, L_0x7f92397c6720;  1 drivers
v0x7f923978bfa0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923978aa90 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923978a630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923978a8b0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923978a8f0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c6e90 .functor BUFZ 16, L_0x7f92397c6d50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063ea8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923978ae20_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063ea8;  1 drivers
v0x7f923978aee0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c6c70;  1 drivers
v0x7f923978af80_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c6990;  1 drivers
v0x7f923978b010_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c6a70;  1 drivers
v0x7f923978b0a0_0 .net/s "a", 3 0, v0x7f923978b650_0;  1 drivers
v0x7f923978b170_0 .net/s "a_pad", 4 0, L_0x7f92397c68b0;  1 drivers
v0x7f923978b220_0 .net/s "b", 3 0, v0x7f923978b6e0_0;  1 drivers
v0x7f923978b2d0_0 .net/s "c", 15 0, v0x7f923978b770_0;  1 drivers
v0x7f923978b380_0 .net/s "out", 15 0, L_0x7f92397c6e90;  alias, 1 drivers
v0x7f923978b490_0 .net/s "product", 8 0, L_0x7f92397c6b50;  1 drivers
v0x7f923978b540_0 .net/s "psum", 15 0, L_0x7f92397c6d50;  1 drivers
L_0x7f92397c68b0 .concat [ 4 1 0 0], v0x7f923978b650_0, L_0x7f923a063ea8;
L_0x7f92397c6990 .extend/s 9, L_0x7f92397c68b0;
L_0x7f92397c6a70 .extend/s 9, v0x7f923978b6e0_0;
L_0x7f92397c6b50 .arith/mult 9, L_0x7f92397c6990, L_0x7f92397c6a70;
L_0x7f92397c6c70 .extend/s 16, L_0x7f92397c6b50;
L_0x7f92397c6d50 .arith/sum 16, L_0x7f92397c6c70, v0x7f923978b770_0;
S_0x7f923978c0e0 .scope generate, "col_num[6]" "col_num[6]" 3 25, 3 25 0, S_0x7f9239782c50;
 .timescale 0 0;
P_0x7f923978a990 .param/l "i" 1 3 25, +C4<0110>;
S_0x7f923978c310 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923978c0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923978c4d0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923978c510 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c70d0 .functor BUFZ 16, L_0x7f92397c7840, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c7140 .functor BUFZ 4, v0x7f923978d350_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923978d350_0 .var "a_q", 3 0;
v0x7f923978d3e0_0 .var "b_q", 3 0;
v0x7f923978d470_0 .var "c_q", 15 0;
v0x7f923978d540_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923978d5d0_0 .net "in_n", 15 0, L_0x7f92397c79f0;  1 drivers
v0x7f923978d6a0_0 .net "in_w", 3 0, L_0x7f92397c78f0;  1 drivers
v0x7f923978d750_0 .net8 "inst_e", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f923978d7f0_0 .var "inst_q", 1 0;
v0x7f923978d8a0_0 .net8 "inst_w", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f923978d9b0_0 .var "load_ready_q", 0 0;
v0x7f923978da40_0 .net/s "mac_out", 15 0, L_0x7f92397c7840;  1 drivers
v0x7f923978db00_0 .net "out_e", 3 0, L_0x7f92397c7140;  1 drivers
v0x7f923978db90_0 .net "out_s", 15 0, L_0x7f92397c70d0;  1 drivers
v0x7f923978dc20_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923978c790 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923978c310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923978c590 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923978c5d0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c7840 .functor BUFZ 16, L_0x7f92397c7700, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063ef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923978cb20_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063ef0;  1 drivers
v0x7f923978cbe0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c7620;  1 drivers
v0x7f923978cc80_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c7340;  1 drivers
v0x7f923978cd10_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c7420;  1 drivers
v0x7f923978cda0_0 .net/s "a", 3 0, v0x7f923978d350_0;  1 drivers
v0x7f923978ce70_0 .net/s "a_pad", 4 0, L_0x7f92397c7260;  1 drivers
v0x7f923978cf20_0 .net/s "b", 3 0, v0x7f923978d3e0_0;  1 drivers
v0x7f923978cfd0_0 .net/s "c", 15 0, v0x7f923978d470_0;  1 drivers
v0x7f923978d080_0 .net/s "out", 15 0, L_0x7f92397c7840;  alias, 1 drivers
v0x7f923978d190_0 .net/s "product", 8 0, L_0x7f92397c7500;  1 drivers
v0x7f923978d240_0 .net/s "psum", 15 0, L_0x7f92397c7700;  1 drivers
L_0x7f92397c7260 .concat [ 4 1 0 0], v0x7f923978d350_0, L_0x7f923a063ef0;
L_0x7f92397c7340 .extend/s 9, L_0x7f92397c7260;
L_0x7f92397c7420 .extend/s 9, v0x7f923978d3e0_0;
L_0x7f92397c7500 .arith/mult 9, L_0x7f92397c7340, L_0x7f92397c7420;
L_0x7f92397c7620 .extend/s 16, L_0x7f92397c7500;
L_0x7f92397c7700 .arith/sum 16, L_0x7f92397c7620, v0x7f923978d470_0;
S_0x7f923978dd60 .scope generate, "col_num[7]" "col_num[7]" 3 25, 3 25 0, S_0x7f9239782c50;
 .timescale 0 0;
P_0x7f923978c690 .param/l "i" 1 3 25, +C4<0111>;
S_0x7f923978df90 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923978dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923978e150 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923978e190 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c7a90 .functor BUFZ 16, L_0x7f92397c8270, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c7b00 .functor BUFZ 4, v0x7f923978efd0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923978efd0_0 .var "a_q", 3 0;
v0x7f923978f060_0 .var "b_q", 3 0;
v0x7f923978f0f0_0 .var "c_q", 15 0;
v0x7f923978f1c0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923978f250_0 .net "in_n", 15 0, L_0x7f92397c8430;  1 drivers
v0x7f923978f320_0 .net "in_w", 3 0, L_0x7f92397c8320;  1 drivers
v0x7f923978f3d0_0 .net8 "inst_e", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f923978f470_0 .var "inst_q", 1 0;
v0x7f923978f520_0 .net8 "inst_w", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f923978f630_0 .var "load_ready_q", 0 0;
v0x7f923978f6c0_0 .net/s "mac_out", 15 0, L_0x7f92397c8270;  1 drivers
v0x7f923978f780_0 .net "out_e", 3 0, L_0x7f92397c7b00;  1 drivers
v0x7f923978f810_0 .net "out_s", 15 0, L_0x7f92397c7a90;  1 drivers
v0x7f923978f8a0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923978e410 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923978df90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923978e210 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923978e250 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c8270 .functor BUFZ 16, L_0x7f92397c8130, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923978e7a0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063f38;  1 drivers
v0x7f923978e860_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c8020;  1 drivers
v0x7f923978e900_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c7d20;  1 drivers
v0x7f923978e990_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c7e00;  1 drivers
v0x7f923978ea20_0 .net/s "a", 3 0, v0x7f923978efd0_0;  1 drivers
v0x7f923978eaf0_0 .net/s "a_pad", 4 0, L_0x7f92397c7c20;  1 drivers
v0x7f923978eba0_0 .net/s "b", 3 0, v0x7f923978f060_0;  1 drivers
v0x7f923978ec50_0 .net/s "c", 15 0, v0x7f923978f0f0_0;  1 drivers
v0x7f923978ed00_0 .net/s "out", 15 0, L_0x7f92397c8270;  alias, 1 drivers
v0x7f923978ee10_0 .net/s "product", 8 0, L_0x7f92397c7ee0;  1 drivers
v0x7f923978eec0_0 .net/s "psum", 15 0, L_0x7f92397c8130;  1 drivers
L_0x7f92397c7c20 .concat [ 4 1 0 0], v0x7f923978efd0_0, L_0x7f923a063f38;
L_0x7f92397c7d20 .extend/s 9, L_0x7f92397c7c20;
L_0x7f92397c7e00 .extend/s 9, v0x7f923978f060_0;
L_0x7f92397c7ee0 .arith/mult 9, L_0x7f92397c7d20, L_0x7f92397c7e00;
L_0x7f92397c8020 .extend/s 16, L_0x7f92397c7ee0;
L_0x7f92397c8130 .arith/sum 16, L_0x7f92397c8020, v0x7f923978f0f0_0;
S_0x7f923978f9e0 .scope generate, "col_num[8]" "col_num[8]" 3 25, 3 25 0, S_0x7f9239782c50;
 .timescale 0 0;
P_0x7f923978e310 .param/l "i" 1 3 25, +C4<01000>;
S_0x7f923978fc20 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923978f9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923978fdf0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923978fe30 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c84d0 .functor BUFZ 16, L_0x7f92397c8c90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c8540 .functor BUFZ 4, v0x7f9239790c50_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239790c50_0 .var "a_q", 3 0;
v0x7f9239790ce0_0 .var "b_q", 3 0;
v0x7f9239790d70_0 .var "c_q", 15 0;
v0x7f9239790e40_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239790ed0_0 .net "in_n", 15 0, L_0x7f92397c9250;  1 drivers
v0x7f9239790fa0_0 .net "in_w", 3 0, L_0x7f92397c90b0;  1 drivers
v0x7f9239791050_0 .net8 "inst_e", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f92397910f0_0 .var "inst_q", 1 0;
v0x7f92397911a0_0 .net8 "inst_w", 1 0, RS_0x7f923a043978;  alias, 8 drivers
v0x7f92397912b0_0 .var "load_ready_q", 0 0;
v0x7f9239791340_0 .net/s "mac_out", 15 0, L_0x7f92397c8c90;  1 drivers
v0x7f9239791400_0 .net "out_e", 3 0, L_0x7f92397c8540;  1 drivers
v0x7f9239791490_0 .net "out_s", 15 0, L_0x7f92397c84d0;  1 drivers
v0x7f9239791520_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239790090 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923978fc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923978feb0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923978fef0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397c8c90 .functor BUFZ 16, L_0x7f92397c8b50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239790420_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063f80;  1 drivers
v0x7f92397904e0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c8a40;  1 drivers
v0x7f9239790580_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c8740;  1 drivers
v0x7f9239790610_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c8820;  1 drivers
v0x7f92397906a0_0 .net/s "a", 3 0, v0x7f9239790c50_0;  1 drivers
v0x7f9239790770_0 .net/s "a_pad", 4 0, L_0x7f92397c8660;  1 drivers
v0x7f9239790820_0 .net/s "b", 3 0, v0x7f9239790ce0_0;  1 drivers
v0x7f92397908d0_0 .net/s "c", 15 0, v0x7f9239790d70_0;  1 drivers
v0x7f9239790980_0 .net/s "out", 15 0, L_0x7f92397c8c90;  alias, 1 drivers
v0x7f9239790a90_0 .net/s "product", 8 0, L_0x7f92397c8900;  1 drivers
v0x7f9239790b40_0 .net/s "psum", 15 0, L_0x7f92397c8b50;  1 drivers
L_0x7f92397c8660 .concat [ 4 1 0 0], v0x7f9239790c50_0, L_0x7f923a063f80;
L_0x7f92397c8740 .extend/s 9, L_0x7f92397c8660;
L_0x7f92397c8820 .extend/s 9, v0x7f9239790ce0_0;
L_0x7f92397c8900 .arith/mult 9, L_0x7f92397c8740, L_0x7f92397c8820;
L_0x7f92397c8a40 .extend/s 16, L_0x7f92397c8900;
L_0x7f92397c8b50 .arith/sum 16, L_0x7f92397c8a40, v0x7f9239790d70_0;
S_0x7f9239791ee0 .scope generate, "row_num[8]" "row_num[8]" 2 29, 2 29 0, S_0x7f923a52bc20;
 .timescale 0 0;
P_0x7f9239783070 .param/l "i" 1 2 29, +C4<01000>;
S_0x7f9239792120 .scope module, "mac_row_instance" "mac_row" 2 30, 3 5 0, S_0x7f9239791ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 128 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /INPUT 128 "in_n";
    .port_info 4 /OUTPUT 8 "valid";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /INPUT 1 "reset";
P_0x7f92397922f0 .param/l "bw" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x7f9239792330 .param/l "col" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x7f9239792370 .param/l "psum_bw" 0 3 8, +C4<00000000000000000000000000010000>;
L_0x7f92397cefa0 .functor BUFZ 4, L_0x7f92397cf050, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397a0b20_0 .net *"_ivl_53", 3 0, L_0x7f92397cefa0;  1 drivers
v0x7f92397a0be0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397a0c80_0 .net "in_n", 127 0, L_0x7f92397cf230;  1 drivers
v0x7f92397a0d10_0 .net "in_w", 3 0, L_0x7f92397cf050;  1 drivers
v0x7f92397a0da0_0 .net "inst_w", 1 0, L_0x7f92397c9910;  1 drivers
v0x7f92397a0e90_0 .net "out_s", 127 0, L_0x7f92397ce740;  1 drivers
v0x7f92397a0f40_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
v0x7f92397a0fd0_0 .net "temp", 35 0, L_0x7f92397cee80;  1 drivers
RS_0x7f923a0467c8 .resolv tri, v0x7f9239793d10_0, v0x7f92397959e0_0, v0x7f92397976d0_0, v0x7f9239799310_0, v0x7f923979b0b0_0, v0x7f923979ccb0_0, v0x7f923979e930_0, v0x7f92397a05b0_0;
v0x7f92397a1080_0 .net8 "temp_inst", 1 0, RS_0x7f923a0467c8;  8 drivers
v0x7f923979afb0_0 .net "valid", 7 0, o0x7f923a049168;  0 drivers
L_0x7f92397ca160 .part L_0x7f92397cee80, 0, 4;
L_0x7f92397ca200 .part L_0x7f92397cf230, 0, 16;
L_0x7f92397cab30 .part L_0x7f92397cee80, 4, 4;
L_0x7f92397cac10 .part L_0x7f92397cf230, 16, 16;
L_0x7f92397cb550 .part L_0x7f92397cee80, 8, 4;
L_0x7f92397cb5f0 .part L_0x7f92397cf230, 32, 16;
L_0x7f92397cbf20 .part L_0x7f92397cee80, 12, 4;
L_0x7f92397cc040 .part L_0x7f92397cf230, 48, 16;
L_0x7f92397cc980 .part L_0x7f92397cee80, 16, 4;
L_0x7f92397cca70 .part L_0x7f92397cf230, 64, 16;
L_0x7f92397cd330 .part L_0x7f92397cee80, 20, 4;
L_0x7f92397cd430 .part L_0x7f92397cf230, 80, 16;
L_0x7f92397cdd20 .part L_0x7f92397cee80, 24, 4;
L_0x7f92397cde30 .part L_0x7f92397cf230, 96, 16;
LS_0x7f92397ce740_0_0 .concat8 [ 16 16 16 16], L_0x7f92397c3dd0, L_0x7f92397ca2a0, L_0x7f92397cacf0, L_0x7f92397cb690;
LS_0x7f92397ce740_0_4 .concat8 [ 16 16 16 16], L_0x7f92397cc160, L_0x7f92397ccb10, L_0x7f92397cd4d0, L_0x7f92397cded0;
L_0x7f92397ce740 .concat8 [ 64 64 0 0], LS_0x7f92397ce740_0_0, LS_0x7f92397ce740_0_4;
L_0x7f92397ceab0 .part L_0x7f92397cee80, 28, 4;
L_0x7f92397cec50 .part L_0x7f92397cf230, 112, 16;
LS_0x7f92397cee80_0_0 .concat8 [ 4 4 4 4], L_0x7f92397cefa0, L_0x7f92397c99c0, L_0x7f92397ca350, L_0x7f92397cada0;
LS_0x7f92397cee80_0_4 .concat8 [ 4 4 4 4], L_0x7f92397cb740, L_0x7f92397cc1d0, L_0x7f92397ccb80, L_0x7f92397cd540;
LS_0x7f92397cee80_0_8 .concat8 [ 4 0 0 0], L_0x7f92397cdf40;
L_0x7f92397cee80 .concat8 [ 16 16 4 0], LS_0x7f92397cee80_0_0, LS_0x7f92397cee80_0_4, LS_0x7f92397cee80_0_8;
S_0x7f9239792620 .scope generate, "col_num[1]" "col_num[1]" 3 25, 3 25 0, S_0x7f9239792120;
 .timescale 0 0;
P_0x7f9239792800 .param/l "i" 1 3 25, +C4<01>;
S_0x7f92397928a0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239792620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239792a10 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239792a50 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397c3dd0 .functor BUFZ 16, L_0x7f92397ca0b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397c99c0 .functor BUFZ 4, v0x7f9239793860_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239793860_0 .var "a_q", 3 0;
v0x7f92397938f0_0 .var "b_q", 3 0;
v0x7f9239793980_0 .var "c_q", 15 0;
v0x7f9239793a50_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239793ae0_0 .net "in_n", 15 0, L_0x7f92397ca200;  1 drivers
v0x7f9239793bb0_0 .net "in_w", 3 0, L_0x7f92397ca160;  1 drivers
v0x7f9239793c60_0 .net8 "inst_e", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f9239793d10_0 .var "inst_q", 1 0;
v0x7f9239793dc0_0 .net8 "inst_w", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f9239793ef0_0 .var "load_ready_q", 0 0;
v0x7f9239793f80_0 .net/s "mac_out", 15 0, L_0x7f92397ca0b0;  1 drivers
v0x7f9239794010_0 .net "out_e", 3 0, L_0x7f92397c99c0;  1 drivers
v0x7f92397940a0_0 .net "out_s", 15 0, L_0x7f92397c3dd0;  1 drivers
v0x7f9239794140_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239792cb0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f92397928a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239792ad0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239792b10 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397ca0b0 .functor BUFZ 16, L_0x7f92397c9f70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a063fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239793030_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a063fc8;  1 drivers
v0x7f92397930f0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397c9e60;  1 drivers
v0x7f9239793190_0 .net/s *"_ivl_4", 8 0, L_0x7f92397c9b80;  1 drivers
v0x7f9239793220_0 .net/s *"_ivl_6", 8 0, L_0x7f92397c9c60;  1 drivers
v0x7f92397932b0_0 .net/s "a", 3 0, v0x7f9239793860_0;  1 drivers
v0x7f9239793380_0 .net/s "a_pad", 4 0, L_0x7f92397c9aa0;  1 drivers
v0x7f9239793430_0 .net/s "b", 3 0, v0x7f92397938f0_0;  1 drivers
v0x7f92397934e0_0 .net/s "c", 15 0, v0x7f9239793980_0;  1 drivers
v0x7f9239793590_0 .net/s "out", 15 0, L_0x7f92397ca0b0;  alias, 1 drivers
v0x7f92397936a0_0 .net/s "product", 8 0, L_0x7f92397c9d40;  1 drivers
v0x7f9239793750_0 .net/s "psum", 15 0, L_0x7f92397c9f70;  1 drivers
L_0x7f92397c9aa0 .concat [ 4 1 0 0], v0x7f9239793860_0, L_0x7f923a063fc8;
L_0x7f92397c9b80 .extend/s 9, L_0x7f92397c9aa0;
L_0x7f92397c9c60 .extend/s 9, v0x7f92397938f0_0;
L_0x7f92397c9d40 .arith/mult 9, L_0x7f92397c9b80, L_0x7f92397c9c60;
L_0x7f92397c9e60 .extend/s 16, L_0x7f92397c9d40;
L_0x7f92397c9f70 .arith/sum 16, L_0x7f92397c9e60, v0x7f9239793980_0;
S_0x7f9239794290 .scope generate, "col_num[2]" "col_num[2]" 3 25, 3 25 0, S_0x7f9239792120;
 .timescale 0 0;
P_0x7f9239792bb0 .param/l "i" 1 3 25, +C4<010>;
S_0x7f92397944c0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239794290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239794680 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f92397946c0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397ca2a0 .functor BUFZ 16, L_0x7f92397caa80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397ca350 .functor BUFZ 4, v0x7f9239795500_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239795500_0 .var "a_q", 3 0;
v0x7f9239795590_0 .var "b_q", 3 0;
v0x7f9239795620_0 .var "c_q", 15 0;
v0x7f92397956f0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239795780_0 .net "in_n", 15 0, L_0x7f92397cac10;  1 drivers
v0x7f9239795850_0 .net "in_w", 3 0, L_0x7f92397cab30;  1 drivers
v0x7f9239795900_0 .net8 "inst_e", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f92397959e0_0 .var "inst_q", 1 0;
v0x7f9239795a70_0 .net8 "inst_w", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f9239795b80_0 .var "load_ready_q", 0 0;
v0x7f9239795c10_0 .net/s "mac_out", 15 0, L_0x7f92397caa80;  1 drivers
v0x7f9239795cd0_0 .net "out_e", 3 0, L_0x7f92397ca350;  1 drivers
v0x7f9239795d60_0 .net "out_s", 15 0, L_0x7f92397ca2a0;  1 drivers
v0x7f9239795df0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239794940 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f92397944c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239794740 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239794780 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397caa80 .functor BUFZ 16, L_0x7f92397ca940, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a064010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239794cd0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a064010;  1 drivers
v0x7f9239794d90_0 .net/s *"_ivl_10", 15 0, L_0x7f92397ca830;  1 drivers
v0x7f9239794e30_0 .net/s *"_ivl_4", 8 0, L_0x7f92397ca550;  1 drivers
v0x7f9239794ec0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397ca630;  1 drivers
v0x7f9239794f50_0 .net/s "a", 3 0, v0x7f9239795500_0;  1 drivers
v0x7f9239795020_0 .net/s "a_pad", 4 0, L_0x7f92397ca470;  1 drivers
v0x7f92397950d0_0 .net/s "b", 3 0, v0x7f9239795590_0;  1 drivers
v0x7f9239795180_0 .net/s "c", 15 0, v0x7f9239795620_0;  1 drivers
v0x7f9239795230_0 .net/s "out", 15 0, L_0x7f92397caa80;  alias, 1 drivers
v0x7f9239795340_0 .net/s "product", 8 0, L_0x7f92397ca710;  1 drivers
v0x7f92397953f0_0 .net/s "psum", 15 0, L_0x7f92397ca940;  1 drivers
L_0x7f92397ca470 .concat [ 4 1 0 0], v0x7f9239795500_0, L_0x7f923a064010;
L_0x7f92397ca550 .extend/s 9, L_0x7f92397ca470;
L_0x7f92397ca630 .extend/s 9, v0x7f9239795590_0;
L_0x7f92397ca710 .arith/mult 9, L_0x7f92397ca550, L_0x7f92397ca630;
L_0x7f92397ca830 .extend/s 16, L_0x7f92397ca710;
L_0x7f92397ca940 .arith/sum 16, L_0x7f92397ca830, v0x7f9239795620_0;
S_0x7f9239795f30 .scope generate, "col_num[3]" "col_num[3]" 3 25, 3 25 0, S_0x7f9239792120;
 .timescale 0 0;
P_0x7f9239794840 .param/l "i" 1 3 25, +C4<011>;
S_0x7f9239796170 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239795f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239796330 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239796370 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397cacf0 .functor BUFZ 16, L_0x7f92397cb4a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397cada0 .functor BUFZ 4, v0x7f92397971b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397971b0_0 .var "a_q", 3 0;
v0x7f9239797240_0 .var "b_q", 3 0;
v0x7f92397972d0_0 .var "c_q", 15 0;
v0x7f92397973a0_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f9239797430_0 .net "in_n", 15 0, L_0x7f92397cb5f0;  1 drivers
v0x7f9239797500_0 .net "in_w", 3 0, L_0x7f92397cb550;  1 drivers
v0x7f92397975b0_0 .net8 "inst_e", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f92397976d0_0 .var "inst_q", 1 0;
v0x7f9239797760_0 .net8 "inst_w", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f9239797870_0 .var "load_ready_q", 0 0;
v0x7f9239797900_0 .net/s "mac_out", 15 0, L_0x7f92397cb4a0;  1 drivers
v0x7f92397979b0_0 .net "out_e", 3 0, L_0x7f92397cada0;  1 drivers
v0x7f9239797a40_0 .net "out_s", 15 0, L_0x7f92397cacf0;  1 drivers
v0x7f9239797ad0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f92397965f0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239796170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f92397963f0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239796430 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397cb4a0 .functor BUFZ 16, L_0x7f92397cb360, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a064058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239796980_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a064058;  1 drivers
v0x7f9239796a40_0 .net/s *"_ivl_10", 15 0, L_0x7f92397cb280;  1 drivers
v0x7f9239796ae0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397cafa0;  1 drivers
v0x7f9239796b70_0 .net/s *"_ivl_6", 8 0, L_0x7f92397cb080;  1 drivers
v0x7f9239796c00_0 .net/s "a", 3 0, v0x7f92397971b0_0;  1 drivers
v0x7f9239796cd0_0 .net/s "a_pad", 4 0, L_0x7f92397caec0;  1 drivers
v0x7f9239796d80_0 .net/s "b", 3 0, v0x7f9239797240_0;  1 drivers
v0x7f9239796e30_0 .net/s "c", 15 0, v0x7f92397972d0_0;  1 drivers
v0x7f9239796ee0_0 .net/s "out", 15 0, L_0x7f92397cb4a0;  alias, 1 drivers
v0x7f9239796ff0_0 .net/s "product", 8 0, L_0x7f92397cb160;  1 drivers
v0x7f92397970a0_0 .net/s "psum", 15 0, L_0x7f92397cb360;  1 drivers
L_0x7f92397caec0 .concat [ 4 1 0 0], v0x7f92397971b0_0, L_0x7f923a064058;
L_0x7f92397cafa0 .extend/s 9, L_0x7f92397caec0;
L_0x7f92397cb080 .extend/s 9, v0x7f9239797240_0;
L_0x7f92397cb160 .arith/mult 9, L_0x7f92397cafa0, L_0x7f92397cb080;
L_0x7f92397cb280 .extend/s 16, L_0x7f92397cb160;
L_0x7f92397cb360 .arith/sum 16, L_0x7f92397cb280, v0x7f92397972d0_0;
S_0x7f9239797c00 .scope generate, "col_num[4]" "col_num[4]" 3 25, 3 25 0, S_0x7f9239792120;
 .timescale 0 0;
P_0x7f92397964f0 .param/l "i" 1 3 25, +C4<0100>;
S_0x7f9239797e30 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239797c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239797ff0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239798030 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397cb690 .functor BUFZ 16, L_0x7f92397cbe70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397cb740 .functor BUFZ 4, v0x7f9239798e70_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9239798e70_0 .var "a_q", 3 0;
v0x7f9239798f00_0 .var "b_q", 3 0;
v0x7f9239798f90_0 .var "c_q", 15 0;
v0x7f9239799060_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397990f0_0 .net "in_n", 15 0, L_0x7f92397cc040;  1 drivers
v0x7f92397991c0_0 .net "in_w", 3 0, L_0x7f92397cbf20;  1 drivers
v0x7f9239799270_0 .net8 "inst_e", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f9239799310_0 .var "inst_q", 1 0;
v0x7f92397993c0_0 .net8 "inst_w", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f92397994d0_0 .var "load_ready_q", 0 0;
v0x7f9239799560_0 .net/s "mac_out", 15 0, L_0x7f92397cbe70;  1 drivers
v0x7f9239799620_0 .net "out_e", 3 0, L_0x7f92397cb740;  1 drivers
v0x7f92397996b0_0 .net "out_s", 15 0, L_0x7f92397cb690;  1 drivers
v0x7f9239799740_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f92397982b0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239797e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f92397980b0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f92397980f0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397cbe70 .functor BUFZ 16, L_0x7f92397cbd30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0640a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9239798640_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0640a0;  1 drivers
v0x7f9239798700_0 .net/s *"_ivl_10", 15 0, L_0x7f92397cbc20;  1 drivers
v0x7f92397987a0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397cb940;  1 drivers
v0x7f9239798830_0 .net/s *"_ivl_6", 8 0, L_0x7f92397cba20;  1 drivers
v0x7f92397988c0_0 .net/s "a", 3 0, v0x7f9239798e70_0;  1 drivers
v0x7f9239798990_0 .net/s "a_pad", 4 0, L_0x7f92397cb860;  1 drivers
v0x7f9239798a40_0 .net/s "b", 3 0, v0x7f9239798f00_0;  1 drivers
v0x7f9239798af0_0 .net/s "c", 15 0, v0x7f9239798f90_0;  1 drivers
v0x7f9239798ba0_0 .net/s "out", 15 0, L_0x7f92397cbe70;  alias, 1 drivers
v0x7f9239798cb0_0 .net/s "product", 8 0, L_0x7f92397cbb00;  1 drivers
v0x7f9239798d60_0 .net/s "psum", 15 0, L_0x7f92397cbd30;  1 drivers
L_0x7f92397cb860 .concat [ 4 1 0 0], v0x7f9239798e70_0, L_0x7f923a0640a0;
L_0x7f92397cb940 .extend/s 9, L_0x7f92397cb860;
L_0x7f92397cba20 .extend/s 9, v0x7f9239798f00_0;
L_0x7f92397cbb00 .arith/mult 9, L_0x7f92397cb940, L_0x7f92397cba20;
L_0x7f92397cbc20 .extend/s 16, L_0x7f92397cbb00;
L_0x7f92397cbd30 .arith/sum 16, L_0x7f92397cbc20, v0x7f9239798f90_0;
S_0x7f9239799880 .scope generate, "col_num[5]" "col_num[5]" 3 25, 3 25 0, S_0x7f9239792120;
 .timescale 0 0;
P_0x7f9239799a50 .param/l "i" 1 3 25, +C4<0101>;
S_0x7f9239799af0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f9239799880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f9239799cb0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f9239799cf0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397cc160 .functor BUFZ 16, L_0x7f92397cc8d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397cc1d0 .functor BUFZ 4, v0x7f923979ab10_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923979ab10_0 .var "a_q", 3 0;
v0x7f923979aba0_0 .var "b_q", 3 0;
v0x7f923979ac30_0 .var "c_q", 15 0;
v0x7f923979ad00_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923979ad90_0 .net "in_n", 15 0, L_0x7f92397cca70;  1 drivers
v0x7f923979ae60_0 .net "in_w", 3 0, L_0x7f92397cc980;  1 drivers
v0x7f923979af10_0 .net8 "inst_e", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f923979b0b0_0 .var "inst_q", 1 0;
v0x7f923979b140_0 .net8 "inst_w", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f923979b1e0_0 .var "load_ready_q", 0 0;
v0x7f923979b280_0 .net/s "mac_out", 15 0, L_0x7f92397cc8d0;  1 drivers
v0x7f923979b340_0 .net "out_e", 3 0, L_0x7f92397cc1d0;  1 drivers
v0x7f923979b3d0_0 .net "out_s", 15 0, L_0x7f92397cc160;  1 drivers
v0x7f923979b460_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f9239799f50 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f9239799af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f9239799d70 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f9239799db0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397cc8d0 .functor BUFZ 16, L_0x7f92397cc790, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0640e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923979a2e0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0640e8;  1 drivers
v0x7f923979a3a0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397cc6b0;  1 drivers
v0x7f923979a440_0 .net/s *"_ivl_4", 8 0, L_0x7f92397cc3d0;  1 drivers
v0x7f923979a4d0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397cc4b0;  1 drivers
v0x7f923979a560_0 .net/s "a", 3 0, v0x7f923979ab10_0;  1 drivers
v0x7f923979a630_0 .net/s "a_pad", 4 0, L_0x7f92397cc2f0;  1 drivers
v0x7f923979a6e0_0 .net/s "b", 3 0, v0x7f923979aba0_0;  1 drivers
v0x7f923979a790_0 .net/s "c", 15 0, v0x7f923979ac30_0;  1 drivers
v0x7f923979a840_0 .net/s "out", 15 0, L_0x7f92397cc8d0;  alias, 1 drivers
v0x7f923979a950_0 .net/s "product", 8 0, L_0x7f92397cc590;  1 drivers
v0x7f923979aa00_0 .net/s "psum", 15 0, L_0x7f92397cc790;  1 drivers
L_0x7f92397cc2f0 .concat [ 4 1 0 0], v0x7f923979ab10_0, L_0x7f923a0640e8;
L_0x7f92397cc3d0 .extend/s 9, L_0x7f92397cc2f0;
L_0x7f92397cc4b0 .extend/s 9, v0x7f923979aba0_0;
L_0x7f92397cc590 .arith/mult 9, L_0x7f92397cc3d0, L_0x7f92397cc4b0;
L_0x7f92397cc6b0 .extend/s 16, L_0x7f92397cc590;
L_0x7f92397cc790 .arith/sum 16, L_0x7f92397cc6b0, v0x7f923979ac30_0;
S_0x7f923979b5a0 .scope generate, "col_num[6]" "col_num[6]" 3 25, 3 25 0, S_0x7f9239792120;
 .timescale 0 0;
P_0x7f9239799e50 .param/l "i" 1 3 25, +C4<0110>;
S_0x7f923979b7d0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923979b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923979b990 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923979b9d0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397ccb10 .functor BUFZ 16, L_0x7f92397cd280, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397ccb80 .functor BUFZ 4, v0x7f923979c810_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923979c810_0 .var "a_q", 3 0;
v0x7f923979c8a0_0 .var "b_q", 3 0;
v0x7f923979c930_0 .var "c_q", 15 0;
v0x7f923979ca00_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923979ca90_0 .net "in_n", 15 0, L_0x7f92397cd430;  1 drivers
v0x7f923979cb60_0 .net "in_w", 3 0, L_0x7f92397cd330;  1 drivers
v0x7f923979cc10_0 .net8 "inst_e", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f923979ccb0_0 .var "inst_q", 1 0;
v0x7f923979cd60_0 .net8 "inst_w", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f923979ce70_0 .var "load_ready_q", 0 0;
v0x7f923979cf00_0 .net/s "mac_out", 15 0, L_0x7f92397cd280;  1 drivers
v0x7f923979cfc0_0 .net "out_e", 3 0, L_0x7f92397ccb80;  1 drivers
v0x7f923979d050_0 .net "out_s", 15 0, L_0x7f92397ccb10;  1 drivers
v0x7f923979d0e0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923979bc50 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923979b7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923979ba50 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923979ba90 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397cd280 .functor BUFZ 16, L_0x7f92397cd140, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a064130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923979bfe0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a064130;  1 drivers
v0x7f923979c0a0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397cd060;  1 drivers
v0x7f923979c140_0 .net/s *"_ivl_4", 8 0, L_0x7f92397ccd80;  1 drivers
v0x7f923979c1d0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397cce60;  1 drivers
v0x7f923979c260_0 .net/s "a", 3 0, v0x7f923979c810_0;  1 drivers
v0x7f923979c330_0 .net/s "a_pad", 4 0, L_0x7f92397ccca0;  1 drivers
v0x7f923979c3e0_0 .net/s "b", 3 0, v0x7f923979c8a0_0;  1 drivers
v0x7f923979c490_0 .net/s "c", 15 0, v0x7f923979c930_0;  1 drivers
v0x7f923979c540_0 .net/s "out", 15 0, L_0x7f92397cd280;  alias, 1 drivers
v0x7f923979c650_0 .net/s "product", 8 0, L_0x7f92397ccf40;  1 drivers
v0x7f923979c700_0 .net/s "psum", 15 0, L_0x7f92397cd140;  1 drivers
L_0x7f92397ccca0 .concat [ 4 1 0 0], v0x7f923979c810_0, L_0x7f923a064130;
L_0x7f92397ccd80 .extend/s 9, L_0x7f92397ccca0;
L_0x7f92397cce60 .extend/s 9, v0x7f923979c8a0_0;
L_0x7f92397ccf40 .arith/mult 9, L_0x7f92397ccd80, L_0x7f92397cce60;
L_0x7f92397cd060 .extend/s 16, L_0x7f92397ccf40;
L_0x7f92397cd140 .arith/sum 16, L_0x7f92397cd060, v0x7f923979c930_0;
S_0x7f923979d220 .scope generate, "col_num[7]" "col_num[7]" 3 25, 3 25 0, S_0x7f9239792120;
 .timescale 0 0;
P_0x7f923979bb50 .param/l "i" 1 3 25, +C4<0111>;
S_0x7f923979d450 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923979d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923979d610 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923979d650 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397cd4d0 .functor BUFZ 16, L_0x7f92397cdc70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397cd540 .functor BUFZ 4, v0x7f923979e490_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f923979e490_0 .var "a_q", 3 0;
v0x7f923979e520_0 .var "b_q", 3 0;
v0x7f923979e5b0_0 .var "c_q", 15 0;
v0x7f923979e680_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f923979e710_0 .net "in_n", 15 0, L_0x7f92397cde30;  1 drivers
v0x7f923979e7e0_0 .net "in_w", 3 0, L_0x7f92397cdd20;  1 drivers
v0x7f923979e890_0 .net8 "inst_e", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f923979e930_0 .var "inst_q", 1 0;
v0x7f923979e9e0_0 .net8 "inst_w", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f923979eaf0_0 .var "load_ready_q", 0 0;
v0x7f923979eb80_0 .net/s "mac_out", 15 0, L_0x7f92397cdc70;  1 drivers
v0x7f923979ec40_0 .net "out_e", 3 0, L_0x7f92397cd540;  1 drivers
v0x7f923979ecd0_0 .net "out_s", 15 0, L_0x7f92397cd4d0;  1 drivers
v0x7f923979ed60_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923979d8d0 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923979d450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923979d6d0 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923979d710 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397cdc70 .functor BUFZ 16, L_0x7f92397cdb30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a064178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923979dc60_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a064178;  1 drivers
v0x7f923979dd20_0 .net/s *"_ivl_10", 15 0, L_0x7f92397cda20;  1 drivers
v0x7f923979ddc0_0 .net/s *"_ivl_4", 8 0, L_0x7f92397cd740;  1 drivers
v0x7f923979de50_0 .net/s *"_ivl_6", 8 0, L_0x7f92397cd820;  1 drivers
v0x7f923979dee0_0 .net/s "a", 3 0, v0x7f923979e490_0;  1 drivers
v0x7f923979dfb0_0 .net/s "a_pad", 4 0, L_0x7f92397cd660;  1 drivers
v0x7f923979e060_0 .net/s "b", 3 0, v0x7f923979e520_0;  1 drivers
v0x7f923979e110_0 .net/s "c", 15 0, v0x7f923979e5b0_0;  1 drivers
v0x7f923979e1c0_0 .net/s "out", 15 0, L_0x7f92397cdc70;  alias, 1 drivers
v0x7f923979e2d0_0 .net/s "product", 8 0, L_0x7f92397cd900;  1 drivers
v0x7f923979e380_0 .net/s "psum", 15 0, L_0x7f92397cdb30;  1 drivers
L_0x7f92397cd660 .concat [ 4 1 0 0], v0x7f923979e490_0, L_0x7f923a064178;
L_0x7f92397cd740 .extend/s 9, L_0x7f92397cd660;
L_0x7f92397cd820 .extend/s 9, v0x7f923979e520_0;
L_0x7f92397cd900 .arith/mult 9, L_0x7f92397cd740, L_0x7f92397cd820;
L_0x7f92397cda20 .extend/s 16, L_0x7f92397cd900;
L_0x7f92397cdb30 .arith/sum 16, L_0x7f92397cda20, v0x7f923979e5b0_0;
S_0x7f923979eea0 .scope generate, "col_num[8]" "col_num[8]" 3 25, 3 25 0, S_0x7f9239792120;
 .timescale 0 0;
P_0x7f923979d7d0 .param/l "i" 1 3 25, +C4<01000>;
S_0x7f923979f0e0 .scope module, "mac_tile_instance" "mac_tile" 3 26, 4 6 0, S_0x7f923979eea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "out_s";
    .port_info 2 /INPUT 4 "in_w";
    .port_info 3 /OUTPUT 4 "out_e";
    .port_info 4 /INPUT 16 "in_n";
    .port_info 5 /INPUT 2 "inst_w";
    .port_info 6 /OUTPUT 2 "inst_e";
    .port_info 7 /INPUT 1 "reset";
P_0x7f923979f2b0 .param/l "bw" 0 4 8, +C4<00000000000000000000000000000100>;
P_0x7f923979f2f0 .param/l "psum_bw" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7f92397cded0 .functor BUFZ 16, L_0x7f92397ce690, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f92397cdf40 .functor BUFZ 4, v0x7f92397a0110_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f92397a0110_0 .var "a_q", 3 0;
v0x7f92397a01a0_0 .var "b_q", 3 0;
v0x7f92397a0230_0 .var "c_q", 15 0;
v0x7f92397a0300_0 .net "clk", 0 0, o0x7f923a0322d8;  alias, 0 drivers
v0x7f92397a0390_0 .net "in_n", 15 0, L_0x7f92397cec50;  1 drivers
v0x7f92397a0460_0 .net "in_w", 3 0, L_0x7f92397ceab0;  1 drivers
v0x7f92397a0510_0 .net8 "inst_e", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f92397a05b0_0 .var "inst_q", 1 0;
v0x7f92397a0660_0 .net8 "inst_w", 1 0, RS_0x7f923a0467c8;  alias, 8 drivers
v0x7f92397a0770_0 .var "load_ready_q", 0 0;
v0x7f92397a0800_0 .net/s "mac_out", 15 0, L_0x7f92397ce690;  1 drivers
v0x7f92397a08c0_0 .net "out_e", 3 0, L_0x7f92397cdf40;  1 drivers
v0x7f92397a0950_0 .net "out_s", 15 0, L_0x7f92397cded0;  1 drivers
v0x7f92397a09e0_0 .net "reset", 0 0, o0x7f923a032458;  alias, 0 drivers
S_0x7f923979f550 .scope module, "mac_instance" "mac" 4 55, 5 3 0, S_0x7f923979f0e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "b";
    .port_info 3 /INPUT 16 "c";
P_0x7f923979f370 .param/l "bw" 0 5 5, +C4<00000000000000000000000000000100>;
P_0x7f923979f3b0 .param/l "psum_bw" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x7f92397ce690 .functor BUFZ 16, L_0x7f92397ce550, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f923a0641c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f923979f8e0_0 .net/2u *"_ivl_0", 0 0, L_0x7f923a0641c0;  1 drivers
v0x7f923979f9a0_0 .net/s *"_ivl_10", 15 0, L_0x7f92397ce440;  1 drivers
v0x7f923979fa40_0 .net/s *"_ivl_4", 8 0, L_0x7f92397ce140;  1 drivers
v0x7f923979fad0_0 .net/s *"_ivl_6", 8 0, L_0x7f92397ce220;  1 drivers
v0x7f923979fb60_0 .net/s "a", 3 0, v0x7f92397a0110_0;  1 drivers
v0x7f923979fc30_0 .net/s "a_pad", 4 0, L_0x7f92397ce060;  1 drivers
v0x7f923979fce0_0 .net/s "b", 3 0, v0x7f92397a01a0_0;  1 drivers
v0x7f923979fd90_0 .net/s "c", 15 0, v0x7f92397a0230_0;  1 drivers
v0x7f923979fe40_0 .net/s "out", 15 0, L_0x7f92397ce690;  alias, 1 drivers
v0x7f923979ff50_0 .net/s "product", 8 0, L_0x7f92397ce300;  1 drivers
v0x7f92397a0000_0 .net/s "psum", 15 0, L_0x7f92397ce550;  1 drivers
L_0x7f92397ce060 .concat [ 4 1 0 0], v0x7f92397a0110_0, L_0x7f923a0641c0;
L_0x7f92397ce140 .extend/s 9, L_0x7f92397ce060;
L_0x7f92397ce220 .extend/s 9, v0x7f92397a01a0_0;
L_0x7f92397ce300 .arith/mult 9, L_0x7f92397ce140, L_0x7f92397ce220;
L_0x7f92397ce440 .extend/s 16, L_0x7f92397ce300;
L_0x7f92397ce550 .arith/sum 16, L_0x7f92397ce440, v0x7f92397a0230_0;
    .scope S_0x7f923a55e7f0;
T_0 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923a567220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923a542260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923a566fc0_0, 0;
T_0.0 ;
    %load/vec4 v0x7f923a566eb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0x7f923a566eb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f923a542110_0;
    %assign/vec4 v0x7f923a52bfc0_0, 0;
T_0.2 ;
    %load/vec4 v0x7f923a566eb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923a566fc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0x7f923a542110_0;
    %assign/vec4 v0x7f923a52c050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923a566fc0_0, 0;
T_0.5 ;
    %load/vec4 v0x7f923a566fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x7f923a566eb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923a542260_0, 4, 5;
T_0.7 ;
    %load/vec4 v0x7f923a566eb0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923a542260_0, 4, 5;
    %load/vec4 v0x7f923a542080_0;
    %assign/vec4 v0x7f923a52c0e0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f923a5678b0;
T_1 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f92397308d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239722f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f92397277f0_0, 0;
T_1.0 ;
    %load/vec4 v0x7f9239727760_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_1.4, 8;
    %load/vec4 v0x7f9239727760_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.4;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f9239710a50_0;
    %assign/vec4 v0x7f9239710b30_0, 0;
T_1.2 ;
    %load/vec4 v0x7f9239727760_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f92397277f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0x7f9239710a50_0;
    %assign/vec4 v0x7f9239711130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f92397277f0_0, 0;
T_1.5 ;
    %load/vec4 v0x7f92397277f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0x7f9239727760_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239722f80_0, 4, 5;
T_1.7 ;
    %load/vec4 v0x7f9239727760_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239722f80_0, 4, 5;
    %load/vec4 v0x7f92397109c0_0;
    %assign/vec4 v0x7f923970cb80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9239730380;
T_2 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f92397101d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923971c360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239719920_0, 0;
T_2.0 ;
    %load/vec4 v0x7f923971c3f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_2.4, 8;
    %load/vec4 v0x7f923971c3f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.4;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f9239720bd0_0;
    %assign/vec4 v0x7f9239729d40_0, 0;
T_2.2 ;
    %load/vec4 v0x7f923971c3f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239719920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x7f9239720bd0_0;
    %assign/vec4 v0x7f9239722c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239719920_0, 0;
T_2.5 ;
    %load/vec4 v0x7f9239719920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x7f923971c3f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923971c360_0, 4, 5;
T_2.7 ;
    %load/vec4 v0x7f923971c3f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923971c360_0, 4, 5;
    %load/vec4 v0x7f92397254d0_0;
    %assign/vec4 v0x7f9239722cc0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9239727cd0;
T_3 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923971be40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239724fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f92397206b0_0, 0;
T_3.0 ;
    %load/vec4 v0x7f923971f5c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_3.4, 8;
    %load/vec4 v0x7f923971f5c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.4;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7f9239723ec0_0;
    %assign/vec4 v0x7f92397286a0_0, 0;
T_3.2 ;
    %load/vec4 v0x7f923971f5c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f92397206b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0x7f9239723ec0_0;
    %assign/vec4 v0x7f9239728730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f92397206b0_0, 0;
T_3.5 ;
    %load/vec4 v0x7f92397206b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x7f923971f5c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239724fb0_0, 4, 5;
T_3.7 ;
    %load/vec4 v0x7f923971f5c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239724fb0_0, 4, 5;
    %load/vec4 v0x7f9239723e30_0;
    %assign/vec4 v0x7f9239729790_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9239722a30;
T_4 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923971a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f92397323a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923972dac0_0, 0;
T_4.0 ;
    %load/vec4 v0x7f923972da30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_4.4, 8;
    %load/vec4 v0x7f923972da30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.4;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7f9239731190_0;
    %assign/vec4 v0x7f923970b500_0, 0;
T_4.2 ;
    %load/vec4 v0x7f923972da30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923972dac0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x7f9239731190_0;
    %assign/vec4 v0x7f9239715720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923972dac0_0, 0;
T_4.5 ;
    %load/vec4 v0x7f923972dac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0x7f923972da30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397323a0_0, 4, 5;
T_4.7 ;
    %load/vec4 v0x7f923972da30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397323a0_0, 4, 5;
    %load/vec4 v0x7f923970c4d0_0;
    %assign/vec4 v0x7f92397157b0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f923971e170;
T_5 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239715ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923970c290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923972c9b0_0, 0;
T_5.0 ;
    %load/vec4 v0x7f923972c920_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_5.4, 8;
    %load/vec4 v0x7f923972c920_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.4;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7f923970c170_0;
    %assign/vec4 v0x7f923971efd0_0, 0;
T_5.2 ;
    %load/vec4 v0x7f923972c920_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923972c9b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x7f923970c170_0;
    %assign/vec4 v0x7f923971f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923972c9b0_0, 0;
T_5.5 ;
    %load/vec4 v0x7f923972c9b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x7f923972c920_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923970c290_0, 4, 5;
T_5.7 ;
    %load/vec4 v0x7f923972c920_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923970c290_0, 4, 5;
    %load/vec4 v0x7f92397114b0_0;
    %assign/vec4 v0x7f9239711390_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f92397149f0;
T_6 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923972b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923971df00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239730090_0, 0;
T_6.0 ;
    %load/vec4 v0x7f923972ff80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_6.4, 8;
    %load/vec4 v0x7f923972ff80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7f923971ddc0_0;
    %assign/vec4 v0x7f92397231a0_0, 0;
T_6.2 ;
    %load/vec4 v0x7f923972ff80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239730090_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x7f923971ddc0_0;
    %assign/vec4 v0x7f9239719a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239730090_0, 0;
T_6.5 ;
    %load/vec4 v0x7f9239730090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x7f923972ff80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923971df00_0, 4, 5;
T_6.7 ;
    %load/vec4 v0x7f923972ff80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923971df00_0, 4, 5;
    %load/vec4 v0x7f9239719c00_0;
    %assign/vec4 v0x7f9239719ae0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f923971ebb0;
T_7 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239735920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f92397354f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f92397356b0_0, 0;
T_7.0 ;
    %load/vec4 v0x7f92397355a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_7.4, 8;
    %load/vec4 v0x7f92397355a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.4;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7f92397353a0_0;
    %assign/vec4 v0x7f9239735050_0, 0;
T_7.2 ;
    %load/vec4 v0x7f92397355a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f92397356b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x7f92397353a0_0;
    %assign/vec4 v0x7f92397350e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f92397356b0_0, 0;
T_7.5 ;
    %load/vec4 v0x7f92397356b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x7f92397355a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397354f0_0, 4, 5;
T_7.7 ;
    %load/vec4 v0x7f92397355a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397354f0_0, 4, 5;
    %load/vec4 v0x7f92397352d0_0;
    %assign/vec4 v0x7f9239735170_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f9239736df0;
T_8 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239738690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239738260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239738440_0, 0;
T_8.0 ;
    %load/vec4 v0x7f9239738310_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_8.4, 8;
    %load/vec4 v0x7f9239738310_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.4;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7f9239738100_0;
    %assign/vec4 v0x7f9239737db0_0, 0;
T_8.2 ;
    %load/vec4 v0x7f9239738310_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239738440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x7f9239738100_0;
    %assign/vec4 v0x7f9239737e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239738440_0, 0;
T_8.5 ;
    %load/vec4 v0x7f9239738440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0x7f9239738310_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239738260_0, 4, 5;
T_8.7 ;
    %load/vec4 v0x7f9239738310_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239738260_0, 4, 5;
    %load/vec4 v0x7f9239738030_0;
    %assign/vec4 v0x7f9239737ed0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f9239738a10;
T_9 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923973a340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239739f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923973a0d0_0, 0;
T_9.0 ;
    %load/vec4 v0x7f9239739fc0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_9.4, 8;
    %load/vec4 v0x7f9239739fc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.4;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7f9239739da0_0;
    %assign/vec4 v0x7f9239739a50_0, 0;
T_9.2 ;
    %load/vec4 v0x7f9239739fc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923973a0d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0x7f9239739da0_0;
    %assign/vec4 v0x7f9239739ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923973a0d0_0, 0;
T_9.5 ;
    %load/vec4 v0x7f923973a0d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0x7f9239739fc0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239739f30_0, 4, 5;
T_9.7 ;
    %load/vec4 v0x7f9239739fc0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239739f30_0, 4, 5;
    %load/vec4 v0x7f9239739cd0_0;
    %assign/vec4 v0x7f9239739b70_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f923973a6c0;
T_10 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923973c020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923973bc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923973bdc0_0, 0;
T_10.0 ;
    %load/vec4 v0x7f923973bcb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0x7f923973bcb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f923973ba50_0;
    %assign/vec4 v0x7f923973b700_0, 0;
T_10.2 ;
    %load/vec4 v0x7f923973bcb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923973bdc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %load/vec4 v0x7f923973ba50_0;
    %assign/vec4 v0x7f923973b790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923973bdc0_0, 0;
T_10.5 ;
    %load/vec4 v0x7f923973bdc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %load/vec4 v0x7f923973bcb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923973bc20_0, 4, 5;
T_10.7 ;
    %load/vec4 v0x7f923973bcb0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923973bc20_0, 4, 5;
    %load/vec4 v0x7f923973b980_0;
    %assign/vec4 v0x7f923973b820_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f923973c380;
T_11 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923973dc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923973d860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923973da20_0, 0;
T_11.0 ;
    %load/vec4 v0x7f923973d910_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_11.4, 8;
    %load/vec4 v0x7f923973d910_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.4;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7f923973d710_0;
    %assign/vec4 v0x7f923973d3c0_0, 0;
T_11.2 ;
    %load/vec4 v0x7f923973d910_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923973da20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0x7f923973d710_0;
    %assign/vec4 v0x7f923973d450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923973da20_0, 0;
T_11.5 ;
    %load/vec4 v0x7f923973da20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0x7f923973d910_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923973d860_0, 4, 5;
T_11.7 ;
    %load/vec4 v0x7f923973d910_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923973d860_0, 4, 5;
    %load/vec4 v0x7f923973d640_0;
    %assign/vec4 v0x7f923973d4e0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f923973e040;
T_12 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923973f9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923973f600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923973f730_0, 0;
T_12.0 ;
    %load/vec4 v0x7f923973f690_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_12.4, 8;
    %load/vec4 v0x7f923973f690_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.4;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7f923973f3b0_0;
    %assign/vec4 v0x7f923973f060_0, 0;
T_12.2 ;
    %load/vec4 v0x7f923973f690_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923973f730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v0x7f923973f3b0_0;
    %assign/vec4 v0x7f923973f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923973f730_0, 0;
T_12.5 ;
    %load/vec4 v0x7f923973f730_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v0x7f923973f690_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923973f600_0, 4, 5;
T_12.7 ;
    %load/vec4 v0x7f923973f690_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923973f600_0, 4, 5;
    %load/vec4 v0x7f923973f2e0_0;
    %assign/vec4 v0x7f923973f180_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f923973fd20;
T_13 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239741630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239741200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f92397413c0_0, 0;
T_13.0 ;
    %load/vec4 v0x7f92397412b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_13.4, 8;
    %load/vec4 v0x7f92397412b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.4;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7f92397410b0_0;
    %assign/vec4 v0x7f9239740d60_0, 0;
T_13.2 ;
    %load/vec4 v0x7f92397412b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f92397413c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %load/vec4 v0x7f92397410b0_0;
    %assign/vec4 v0x7f9239740df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f92397413c0_0, 0;
T_13.5 ;
    %load/vec4 v0x7f92397413c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %load/vec4 v0x7f92397412b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239741200_0, 4, 5;
T_13.7 ;
    %load/vec4 v0x7f92397412b0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239741200_0, 4, 5;
    %load/vec4 v0x7f9239740fe0_0;
    %assign/vec4 v0x7f9239740e80_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f92397419a0;
T_14 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f92397432b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239742e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239743040_0, 0;
T_14.0 ;
    %load/vec4 v0x7f9239742f30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_14.4, 8;
    %load/vec4 v0x7f9239742f30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.4;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x7f9239742d30_0;
    %assign/vec4 v0x7f92397429e0_0, 0;
T_14.2 ;
    %load/vec4 v0x7f9239742f30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239743040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %load/vec4 v0x7f9239742d30_0;
    %assign/vec4 v0x7f9239742a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239743040_0, 0;
T_14.5 ;
    %load/vec4 v0x7f9239743040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %load/vec4 v0x7f9239742f30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239742e80_0, 4, 5;
T_14.7 ;
    %load/vec4 v0x7f9239742f30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239742e80_0, 4, 5;
    %load/vec4 v0x7f9239742c60_0;
    %assign/vec4 v0x7f9239742b00_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f9239743630;
T_15 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239745030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239744c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239744dc0_0, 0;
T_15.0 ;
    %load/vec4 v0x7f9239744cb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_15.4, 8;
    %load/vec4 v0x7f9239744cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.4;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7f9239744ae0_0;
    %assign/vec4 v0x7f9239744660_0, 0;
T_15.2 ;
    %load/vec4 v0x7f9239744cb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239744dc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %load/vec4 v0x7f9239744ae0_0;
    %assign/vec4 v0x7f92397446f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239744dc0_0, 0;
T_15.5 ;
    %load/vec4 v0x7f9239744dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %load/vec4 v0x7f9239744cb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239744c00_0, 4, 5;
T_15.7 ;
    %load/vec4 v0x7f9239744cb0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239744c00_0, 4, 5;
    %load/vec4 v0x7f9239735bc0_0;
    %assign/vec4 v0x7f9239744780_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f92397464c0;
T_16 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239747d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239747930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239747b10_0, 0;
T_16.0 ;
    %load/vec4 v0x7f92397479e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_16.4, 8;
    %load/vec4 v0x7f92397479e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_16.4;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7f92397477d0_0;
    %assign/vec4 v0x7f9239747480_0, 0;
T_16.2 ;
    %load/vec4 v0x7f92397479e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239747b10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %load/vec4 v0x7f92397477d0_0;
    %assign/vec4 v0x7f9239747510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239747b10_0, 0;
T_16.5 ;
    %load/vec4 v0x7f9239747b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x7f92397479e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239747930_0, 4, 5;
T_16.7 ;
    %load/vec4 v0x7f92397479e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239747930_0, 4, 5;
    %load/vec4 v0x7f9239747700_0;
    %assign/vec4 v0x7f92397475a0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f92397480e0;
T_17 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239749a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239749600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f92397497a0_0, 0;
T_17.0 ;
    %load/vec4 v0x7f9239749690_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_17.4, 8;
    %load/vec4 v0x7f9239749690_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_17.4;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x7f9239749470_0;
    %assign/vec4 v0x7f9239749120_0, 0;
T_17.2 ;
    %load/vec4 v0x7f9239749690_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f92397497a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v0x7f9239749470_0;
    %assign/vec4 v0x7f92397491b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f92397497a0_0, 0;
T_17.5 ;
    %load/vec4 v0x7f92397497a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %load/vec4 v0x7f9239749690_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239749600_0, 4, 5;
T_17.7 ;
    %load/vec4 v0x7f9239749690_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239749600_0, 4, 5;
    %load/vec4 v0x7f92397493a0_0;
    %assign/vec4 v0x7f9239749240_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f9239749d90;
T_18 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923974b6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923974b2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923974b490_0, 0;
T_18.0 ;
    %load/vec4 v0x7f923974b380_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_18.4, 8;
    %load/vec4 v0x7f923974b380_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_18.4;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7f923974b120_0;
    %assign/vec4 v0x7f923974add0_0, 0;
T_18.2 ;
    %load/vec4 v0x7f923974b380_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923974b490_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.5, 8;
    %load/vec4 v0x7f923974b120_0;
    %assign/vec4 v0x7f923974ae60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923974b490_0, 0;
T_18.5 ;
    %load/vec4 v0x7f923974b490_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.7, 8;
    %load/vec4 v0x7f923974b380_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923974b2f0_0, 4, 5;
T_18.7 ;
    %load/vec4 v0x7f923974b380_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923974b2f0_0, 4, 5;
    %load/vec4 v0x7f923974b050_0;
    %assign/vec4 v0x7f923974aef0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f923974ba50;
T_19 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923974d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923974cf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923974d0f0_0, 0;
T_19.0 ;
    %load/vec4 v0x7f923974cfe0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_19.4, 8;
    %load/vec4 v0x7f923974cfe0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.4;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7f923974cde0_0;
    %assign/vec4 v0x7f923974ca90_0, 0;
T_19.2 ;
    %load/vec4 v0x7f923974cfe0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923974d0f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %load/vec4 v0x7f923974cde0_0;
    %assign/vec4 v0x7f923974cb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923974d0f0_0, 0;
T_19.5 ;
    %load/vec4 v0x7f923974d0f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.7, 8;
    %load/vec4 v0x7f923974cfe0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923974cf30_0, 4, 5;
T_19.7 ;
    %load/vec4 v0x7f923974cfe0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923974cf30_0, 4, 5;
    %load/vec4 v0x7f923974cd10_0;
    %assign/vec4 v0x7f923974cbb0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f923974d710;
T_20 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923974f080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923974ecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923974ee00_0, 0;
T_20.0 ;
    %load/vec4 v0x7f923974ed60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_20.4, 8;
    %load/vec4 v0x7f923974ed60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_20.4;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7f923974ea80_0;
    %assign/vec4 v0x7f923974e730_0, 0;
T_20.2 ;
    %load/vec4 v0x7f923974ed60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923974ee00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.5, 8;
    %load/vec4 v0x7f923974ea80_0;
    %assign/vec4 v0x7f923974e7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923974ee00_0, 0;
T_20.5 ;
    %load/vec4 v0x7f923974ee00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %load/vec4 v0x7f923974ed60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923974ecd0_0, 4, 5;
T_20.7 ;
    %load/vec4 v0x7f923974ed60_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923974ecd0_0, 4, 5;
    %load/vec4 v0x7f923974e9b0_0;
    %assign/vec4 v0x7f923974e850_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f923974f3f0;
T_21 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239750d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f92397508d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239750a90_0, 0;
T_21.0 ;
    %load/vec4 v0x7f9239750980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_21.4, 8;
    %load/vec4 v0x7f9239750980_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.4;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x7f9239750780_0;
    %assign/vec4 v0x7f9239750430_0, 0;
T_21.2 ;
    %load/vec4 v0x7f9239750980_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239750a90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %load/vec4 v0x7f9239750780_0;
    %assign/vec4 v0x7f92397504c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239750a90_0, 0;
T_21.5 ;
    %load/vec4 v0x7f9239750a90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %load/vec4 v0x7f9239750980_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397508d0_0, 4, 5;
T_21.7 ;
    %load/vec4 v0x7f9239750980_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397508d0_0, 4, 5;
    %load/vec4 v0x7f92397506b0_0;
    %assign/vec4 v0x7f9239750550_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f9239751070;
T_22 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239752980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239752550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239752710_0, 0;
T_22.0 ;
    %load/vec4 v0x7f9239752600_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_22.4, 8;
    %load/vec4 v0x7f9239752600_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_22.4;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x7f9239752400_0;
    %assign/vec4 v0x7f92397520b0_0, 0;
T_22.2 ;
    %load/vec4 v0x7f9239752600_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239752710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %load/vec4 v0x7f9239752400_0;
    %assign/vec4 v0x7f9239752140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239752710_0, 0;
T_22.5 ;
    %load/vec4 v0x7f9239752710_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.7, 8;
    %load/vec4 v0x7f9239752600_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239752550_0, 4, 5;
T_22.7 ;
    %load/vec4 v0x7f9239752600_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239752550_0, 4, 5;
    %load/vec4 v0x7f9239752330_0;
    %assign/vec4 v0x7f92397521d0_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f9239752d00;
T_23 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239754600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f92397541d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239754390_0, 0;
T_23.0 ;
    %load/vec4 v0x7f9239754280_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_23.4, 8;
    %load/vec4 v0x7f9239754280_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.4;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x7f9239754080_0;
    %assign/vec4 v0x7f9239753d30_0, 0;
T_23.2 ;
    %load/vec4 v0x7f9239754280_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239754390_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %load/vec4 v0x7f9239754080_0;
    %assign/vec4 v0x7f9239753dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239754390_0, 0;
T_23.5 ;
    %load/vec4 v0x7f9239754390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.7, 8;
    %load/vec4 v0x7f9239754280_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397541d0_0, 4, 5;
T_23.7 ;
    %load/vec4 v0x7f9239754280_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397541d0_0, 4, 5;
    %load/vec4 v0x7f9239753fb0_0;
    %assign/vec4 v0x7f9239753e50_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f9239755980;
T_24 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239757220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239756df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239756fd0_0, 0;
T_24.0 ;
    %load/vec4 v0x7f9239756ea0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_24.4, 8;
    %load/vec4 v0x7f9239756ea0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.4;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7f9239756c90_0;
    %assign/vec4 v0x7f9239756940_0, 0;
T_24.2 ;
    %load/vec4 v0x7f9239756ea0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239756fd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %load/vec4 v0x7f9239756c90_0;
    %assign/vec4 v0x7f92397569d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239756fd0_0, 0;
T_24.5 ;
    %load/vec4 v0x7f9239756fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %load/vec4 v0x7f9239756ea0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239756df0_0, 4, 5;
T_24.7 ;
    %load/vec4 v0x7f9239756ea0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239756df0_0, 4, 5;
    %load/vec4 v0x7f9239756bc0_0;
    %assign/vec4 v0x7f9239756a60_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f92397575a0;
T_25 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239758ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239758ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239758c60_0, 0;
T_25.0 ;
    %load/vec4 v0x7f9239758b50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_25.4, 8;
    %load/vec4 v0x7f9239758b50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_25.4;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x7f9239758930_0;
    %assign/vec4 v0x7f92397585e0_0, 0;
T_25.2 ;
    %load/vec4 v0x7f9239758b50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239758c60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.5, 8;
    %load/vec4 v0x7f9239758930_0;
    %assign/vec4 v0x7f9239758670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239758c60_0, 0;
T_25.5 ;
    %load/vec4 v0x7f9239758c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.7, 8;
    %load/vec4 v0x7f9239758b50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239758ac0_0, 4, 5;
T_25.7 ;
    %load/vec4 v0x7f9239758b50_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239758ac0_0, 4, 5;
    %load/vec4 v0x7f9239758860_0;
    %assign/vec4 v0x7f9239758700_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f9239759250;
T_26 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923975abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923975a7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923975a950_0, 0;
T_26.0 ;
    %load/vec4 v0x7f923975a840_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_26.4, 8;
    %load/vec4 v0x7f923975a840_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.4;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x7f923975a5e0_0;
    %assign/vec4 v0x7f923975a290_0, 0;
T_26.2 ;
    %load/vec4 v0x7f923975a840_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923975a950_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.5, 8;
    %load/vec4 v0x7f923975a5e0_0;
    %assign/vec4 v0x7f923975a320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923975a950_0, 0;
T_26.5 ;
    %load/vec4 v0x7f923975a950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %load/vec4 v0x7f923975a840_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923975a7b0_0, 4, 5;
T_26.7 ;
    %load/vec4 v0x7f923975a840_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923975a7b0_0, 4, 5;
    %load/vec4 v0x7f923975a510_0;
    %assign/vec4 v0x7f923975a3b0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7f923975af10;
T_27 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923975c820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923975c3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923975c5b0_0, 0;
T_27.0 ;
    %load/vec4 v0x7f923975c4a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_27.4, 8;
    %load/vec4 v0x7f923975c4a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_27.4;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x7f923975c2a0_0;
    %assign/vec4 v0x7f923975bf50_0, 0;
T_27.2 ;
    %load/vec4 v0x7f923975c4a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923975c5b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %load/vec4 v0x7f923975c2a0_0;
    %assign/vec4 v0x7f923975bfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923975c5b0_0, 0;
T_27.5 ;
    %load/vec4 v0x7f923975c5b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %load/vec4 v0x7f923975c4a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923975c3f0_0, 4, 5;
T_27.7 ;
    %load/vec4 v0x7f923975c4a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923975c3f0_0, 4, 5;
    %load/vec4 v0x7f923975c1d0_0;
    %assign/vec4 v0x7f923975c070_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7f923975cbd0;
T_28 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923975e540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923975e190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923975e2c0_0, 0;
T_28.0 ;
    %load/vec4 v0x7f923975e220_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_28.4, 8;
    %load/vec4 v0x7f923975e220_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_28.4;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x7f923975df40_0;
    %assign/vec4 v0x7f923975dbf0_0, 0;
T_28.2 ;
    %load/vec4 v0x7f923975e220_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923975e2c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.5, 8;
    %load/vec4 v0x7f923975df40_0;
    %assign/vec4 v0x7f923975dc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923975e2c0_0, 0;
T_28.5 ;
    %load/vec4 v0x7f923975e2c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %load/vec4 v0x7f923975e220_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923975e190_0, 4, 5;
T_28.7 ;
    %load/vec4 v0x7f923975e220_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923975e190_0, 4, 5;
    %load/vec4 v0x7f923975de70_0;
    %assign/vec4 v0x7f923975dd10_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f923975e8b0;
T_29 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923975ffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923975fc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923975fda0_0, 0;
T_29.0 ;
    %load/vec4 v0x7f923975fc90_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_29.4, 8;
    %load/vec4 v0x7f923975fc90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_29.4;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x7f92397449b0_0;
    %assign/vec4 v0x7f923975f8f0_0, 0;
T_29.2 ;
    %load/vec4 v0x7f923975fc90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923975fda0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.5, 8;
    %load/vec4 v0x7f92397449b0_0;
    %assign/vec4 v0x7f923975f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923975fda0_0, 0;
T_29.5 ;
    %load/vec4 v0x7f923975fda0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.7, 8;
    %load/vec4 v0x7f923975fc90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923975fc00_0, 4, 5;
T_29.7 ;
    %load/vec4 v0x7f923975fc90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923975fc00_0, 4, 5;
    %load/vec4 v0x7f92397448e0_0;
    %assign/vec4 v0x7f923975fa10_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7f9239760130;
T_30 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239761a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239761610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f92397617d0_0, 0;
T_30.0 ;
    %load/vec4 v0x7f92397616c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_30.4, 8;
    %load/vec4 v0x7f92397616c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_30.4;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x7f92397614c0_0;
    %assign/vec4 v0x7f9239761170_0, 0;
T_30.2 ;
    %load/vec4 v0x7f92397616c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f92397617d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.5, 8;
    %load/vec4 v0x7f92397614c0_0;
    %assign/vec4 v0x7f9239761200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f92397617d0_0, 0;
T_30.5 ;
    %load/vec4 v0x7f92397617d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %load/vec4 v0x7f92397616c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239761610_0, 4, 5;
T_30.7 ;
    %load/vec4 v0x7f92397616c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239761610_0, 4, 5;
    %load/vec4 v0x7f92397613f0_0;
    %assign/vec4 v0x7f9239761290_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7f9239761dc0;
T_31 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f92397636c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239763290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239763450_0, 0;
T_31.0 ;
    %load/vec4 v0x7f9239763340_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_31.4, 8;
    %load/vec4 v0x7f9239763340_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_31.4;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x7f9239763140_0;
    %assign/vec4 v0x7f9239762df0_0, 0;
T_31.2 ;
    %load/vec4 v0x7f9239763340_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239763450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %load/vec4 v0x7f9239763140_0;
    %assign/vec4 v0x7f9239762e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239763450_0, 0;
T_31.5 ;
    %load/vec4 v0x7f9239763450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.7, 8;
    %load/vec4 v0x7f9239763340_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239763290_0, 4, 5;
T_31.7 ;
    %load/vec4 v0x7f9239763340_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239763290_0, 4, 5;
    %load/vec4 v0x7f9239763070_0;
    %assign/vec4 v0x7f9239762f10_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7f9239764a60;
T_32 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239766300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239765ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f92397660b0_0, 0;
T_32.0 ;
    %load/vec4 v0x7f9239765f80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_32.4, 8;
    %load/vec4 v0x7f9239765f80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_32.4;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x7f9239765d70_0;
    %assign/vec4 v0x7f9239765a20_0, 0;
T_32.2 ;
    %load/vec4 v0x7f9239765f80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f92397660b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.5, 8;
    %load/vec4 v0x7f9239765d70_0;
    %assign/vec4 v0x7f9239765ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f92397660b0_0, 0;
T_32.5 ;
    %load/vec4 v0x7f92397660b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.7, 8;
    %load/vec4 v0x7f9239765f80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239765ed0_0, 4, 5;
T_32.7 ;
    %load/vec4 v0x7f9239765f80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239765ed0_0, 4, 5;
    %load/vec4 v0x7f9239765ca0_0;
    %assign/vec4 v0x7f9239765b40_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7f9239766680;
T_33 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239767fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239767ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239767d40_0, 0;
T_33.0 ;
    %load/vec4 v0x7f9239767c30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_33.4, 8;
    %load/vec4 v0x7f9239767c30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_33.4;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x7f9239767a10_0;
    %assign/vec4 v0x7f92397676c0_0, 0;
T_33.2 ;
    %load/vec4 v0x7f9239767c30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239767d40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.5, 8;
    %load/vec4 v0x7f9239767a10_0;
    %assign/vec4 v0x7f9239767750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239767d40_0, 0;
T_33.5 ;
    %load/vec4 v0x7f9239767d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.7, 8;
    %load/vec4 v0x7f9239767c30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239767ba0_0, 4, 5;
T_33.7 ;
    %load/vec4 v0x7f9239767c30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239767ba0_0, 4, 5;
    %load/vec4 v0x7f9239767940_0;
    %assign/vec4 v0x7f92397677e0_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7f9239768330;
T_34 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239769c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239769890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239769a30_0, 0;
T_34.0 ;
    %load/vec4 v0x7f9239769920_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_34.4, 8;
    %load/vec4 v0x7f9239769920_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_34.4;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x7f92397696c0_0;
    %assign/vec4 v0x7f9239769370_0, 0;
T_34.2 ;
    %load/vec4 v0x7f9239769920_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239769a30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.5, 8;
    %load/vec4 v0x7f92397696c0_0;
    %assign/vec4 v0x7f9239769400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239769a30_0, 0;
T_34.5 ;
    %load/vec4 v0x7f9239769a30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.7, 8;
    %load/vec4 v0x7f9239769920_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239769890_0, 4, 5;
T_34.7 ;
    %load/vec4 v0x7f9239769920_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239769890_0, 4, 5;
    %load/vec4 v0x7f92397695f0_0;
    %assign/vec4 v0x7f9239769490_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7f9239769ff0;
T_35 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923976b900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923976b4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923976b690_0, 0;
T_35.0 ;
    %load/vec4 v0x7f923976b580_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_35.4, 8;
    %load/vec4 v0x7f923976b580_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.4;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x7f923976b380_0;
    %assign/vec4 v0x7f923976b030_0, 0;
T_35.2 ;
    %load/vec4 v0x7f923976b580_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923976b690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.5, 8;
    %load/vec4 v0x7f923976b380_0;
    %assign/vec4 v0x7f923976b0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923976b690_0, 0;
T_35.5 ;
    %load/vec4 v0x7f923976b690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.7, 8;
    %load/vec4 v0x7f923976b580_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923976b4d0_0, 4, 5;
T_35.7 ;
    %load/vec4 v0x7f923976b580_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923976b4d0_0, 4, 5;
    %load/vec4 v0x7f923976b2b0_0;
    %assign/vec4 v0x7f923976b150_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7f923976bcb0;
T_36 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923976d620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923976d270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923976d3a0_0, 0;
T_36.0 ;
    %load/vec4 v0x7f923976d300_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_36.4, 8;
    %load/vec4 v0x7f923976d300_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_36.4;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x7f923976d020_0;
    %assign/vec4 v0x7f923976ccd0_0, 0;
T_36.2 ;
    %load/vec4 v0x7f923976d300_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923976d3a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.5, 8;
    %load/vec4 v0x7f923976d020_0;
    %assign/vec4 v0x7f923976cd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923976d3a0_0, 0;
T_36.5 ;
    %load/vec4 v0x7f923976d3a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.7, 8;
    %load/vec4 v0x7f923976d300_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923976d270_0, 4, 5;
T_36.7 ;
    %load/vec4 v0x7f923976d300_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923976d270_0, 4, 5;
    %load/vec4 v0x7f923976cf50_0;
    %assign/vec4 v0x7f923976cdf0_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7f923976d990;
T_37 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923976f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923976ee70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923976f030_0, 0;
T_37.0 ;
    %load/vec4 v0x7f923976ef20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_37.4, 8;
    %load/vec4 v0x7f923976ef20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_37.4;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x7f923976ed20_0;
    %assign/vec4 v0x7f923976e9d0_0, 0;
T_37.2 ;
    %load/vec4 v0x7f923976ef20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923976f030_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.5, 8;
    %load/vec4 v0x7f923976ed20_0;
    %assign/vec4 v0x7f923976ea60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923976f030_0, 0;
T_37.5 ;
    %load/vec4 v0x7f923976f030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.7, 8;
    %load/vec4 v0x7f923976ef20_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923976ee70_0, 4, 5;
T_37.7 ;
    %load/vec4 v0x7f923976ef20_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923976ee70_0, 4, 5;
    %load/vec4 v0x7f923976ec50_0;
    %assign/vec4 v0x7f923976eaf0_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7f923976f610;
T_38 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239770f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239770af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239770cb0_0, 0;
T_38.0 ;
    %load/vec4 v0x7f9239770ba0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_38.4, 8;
    %load/vec4 v0x7f9239770ba0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_38.4;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x7f92397709a0_0;
    %assign/vec4 v0x7f9239770650_0, 0;
T_38.2 ;
    %load/vec4 v0x7f9239770ba0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239770cb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.5, 8;
    %load/vec4 v0x7f92397709a0_0;
    %assign/vec4 v0x7f92397706e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239770cb0_0, 0;
T_38.5 ;
    %load/vec4 v0x7f9239770cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.7, 8;
    %load/vec4 v0x7f9239770ba0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239770af0_0, 4, 5;
T_38.7 ;
    %load/vec4 v0x7f9239770ba0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239770af0_0, 4, 5;
    %load/vec4 v0x7f92397708d0_0;
    %assign/vec4 v0x7f9239770770_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7f92397712a0;
T_39 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239772ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239772770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239772930_0, 0;
T_39.0 ;
    %load/vec4 v0x7f9239772820_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_39.4, 8;
    %load/vec4 v0x7f9239772820_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_39.4;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x7f9239772620_0;
    %assign/vec4 v0x7f92397722d0_0, 0;
T_39.2 ;
    %load/vec4 v0x7f9239772820_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239772930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.5, 8;
    %load/vec4 v0x7f9239772620_0;
    %assign/vec4 v0x7f9239772360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239772930_0, 0;
T_39.5 ;
    %load/vec4 v0x7f9239772930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.7, 8;
    %load/vec4 v0x7f9239772820_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239772770_0, 4, 5;
T_39.7 ;
    %load/vec4 v0x7f9239772820_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239772770_0, 4, 5;
    %load/vec4 v0x7f9239772550_0;
    %assign/vec4 v0x7f92397723f0_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7f9239773f20;
T_40 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f92397757c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239775390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239775570_0, 0;
T_40.0 ;
    %load/vec4 v0x7f9239775440_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_40.4, 8;
    %load/vec4 v0x7f9239775440_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_40.4;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x7f9239775230_0;
    %assign/vec4 v0x7f9239774ee0_0, 0;
T_40.2 ;
    %load/vec4 v0x7f9239775440_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239775570_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.5, 8;
    %load/vec4 v0x7f9239775230_0;
    %assign/vec4 v0x7f9239774f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239775570_0, 0;
T_40.5 ;
    %load/vec4 v0x7f9239775570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.7, 8;
    %load/vec4 v0x7f9239775440_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239775390_0, 4, 5;
T_40.7 ;
    %load/vec4 v0x7f9239775440_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239775390_0, 4, 5;
    %load/vec4 v0x7f9239775160_0;
    %assign/vec4 v0x7f9239775000_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7f9239775b40;
T_41 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239777470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239777060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239777200_0, 0;
T_41.0 ;
    %load/vec4 v0x7f92397770f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_41.4, 8;
    %load/vec4 v0x7f92397770f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_41.4;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x7f9239776ed0_0;
    %assign/vec4 v0x7f9239776b80_0, 0;
T_41.2 ;
    %load/vec4 v0x7f92397770f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239777200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.5, 8;
    %load/vec4 v0x7f9239776ed0_0;
    %assign/vec4 v0x7f9239776c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239777200_0, 0;
T_41.5 ;
    %load/vec4 v0x7f9239777200_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.7, 8;
    %load/vec4 v0x7f92397770f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239777060_0, 4, 5;
T_41.7 ;
    %load/vec4 v0x7f92397770f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239777060_0, 4, 5;
    %load/vec4 v0x7f9239776e00_0;
    %assign/vec4 v0x7f9239776ca0_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7f92397777f0;
T_42 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239779150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239778d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239778ef0_0, 0;
T_42.0 ;
    %load/vec4 v0x7f9239778de0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_42.4, 8;
    %load/vec4 v0x7f9239778de0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_42.4;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x7f9239778b80_0;
    %assign/vec4 v0x7f9239778830_0, 0;
T_42.2 ;
    %load/vec4 v0x7f9239778de0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239778ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.5, 8;
    %load/vec4 v0x7f9239778b80_0;
    %assign/vec4 v0x7f92397788c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239778ef0_0, 0;
T_42.5 ;
    %load/vec4 v0x7f9239778ef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.7, 8;
    %load/vec4 v0x7f9239778de0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239778d50_0, 4, 5;
T_42.7 ;
    %load/vec4 v0x7f9239778de0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239778d50_0, 4, 5;
    %load/vec4 v0x7f9239778ab0_0;
    %assign/vec4 v0x7f9239778950_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7f92397794b0;
T_43 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923977adc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923977a990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923977ab50_0, 0;
T_43.0 ;
    %load/vec4 v0x7f923977aa40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_43.4, 8;
    %load/vec4 v0x7f923977aa40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_43.4;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x7f923977a840_0;
    %assign/vec4 v0x7f923977a4f0_0, 0;
T_43.2 ;
    %load/vec4 v0x7f923977aa40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923977ab50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.5, 8;
    %load/vec4 v0x7f923977a840_0;
    %assign/vec4 v0x7f923977a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923977ab50_0, 0;
T_43.5 ;
    %load/vec4 v0x7f923977ab50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.7, 8;
    %load/vec4 v0x7f923977aa40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923977a990_0, 4, 5;
T_43.7 ;
    %load/vec4 v0x7f923977aa40_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923977a990_0, 4, 5;
    %load/vec4 v0x7f923977a770_0;
    %assign/vec4 v0x7f923977a610_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7f923977b170;
T_44 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923977cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923977c730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923977c860_0, 0;
T_44.0 ;
    %load/vec4 v0x7f923977c7c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_44.4, 8;
    %load/vec4 v0x7f923977c7c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_44.4;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x7f923977c4e0_0;
    %assign/vec4 v0x7f923977c190_0, 0;
T_44.2 ;
    %load/vec4 v0x7f923977c7c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923977c860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.5, 8;
    %load/vec4 v0x7f923977c4e0_0;
    %assign/vec4 v0x7f923977c220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923977c860_0, 0;
T_44.5 ;
    %load/vec4 v0x7f923977c860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.7, 8;
    %load/vec4 v0x7f923977c7c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923977c730_0, 4, 5;
T_44.7 ;
    %load/vec4 v0x7f923977c7c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923977c730_0, 4, 5;
    %load/vec4 v0x7f923977c410_0;
    %assign/vec4 v0x7f923977c2b0_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7f923977ce50;
T_45 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923977e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923977e330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923977e4f0_0, 0;
T_45.0 ;
    %load/vec4 v0x7f923977e3e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_45.4, 8;
    %load/vec4 v0x7f923977e3e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_45.4;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x7f923977e1e0_0;
    %assign/vec4 v0x7f923977de90_0, 0;
T_45.2 ;
    %load/vec4 v0x7f923977e3e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923977e4f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.5, 8;
    %load/vec4 v0x7f923977e1e0_0;
    %assign/vec4 v0x7f923977df20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923977e4f0_0, 0;
T_45.5 ;
    %load/vec4 v0x7f923977e4f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.7, 8;
    %load/vec4 v0x7f923977e3e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923977e330_0, 4, 5;
T_45.7 ;
    %load/vec4 v0x7f923977e3e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923977e330_0, 4, 5;
    %load/vec4 v0x7f923977e110_0;
    %assign/vec4 v0x7f923977dfb0_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7f923977ead0;
T_46 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f92397803e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923977ffb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239780170_0, 0;
T_46.0 ;
    %load/vec4 v0x7f9239780060_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_46.4, 8;
    %load/vec4 v0x7f9239780060_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_46.4;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x7f923977fe60_0;
    %assign/vec4 v0x7f923977fb10_0, 0;
T_46.2 ;
    %load/vec4 v0x7f9239780060_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239780170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %load/vec4 v0x7f923977fe60_0;
    %assign/vec4 v0x7f923977fba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239780170_0, 0;
T_46.5 ;
    %load/vec4 v0x7f9239780170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.7, 8;
    %load/vec4 v0x7f9239780060_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923977ffb0_0, 4, 5;
T_46.7 ;
    %load/vec4 v0x7f9239780060_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923977ffb0_0, 4, 5;
    %load/vec4 v0x7f923977fd90_0;
    %assign/vec4 v0x7f923977fc30_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7f9239780760;
T_47 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239782060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239781c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239781df0_0, 0;
T_47.0 ;
    %load/vec4 v0x7f9239781ce0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_47.4, 8;
    %load/vec4 v0x7f9239781ce0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_47.4;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x7f9239781ae0_0;
    %assign/vec4 v0x7f9239781790_0, 0;
T_47.2 ;
    %load/vec4 v0x7f9239781ce0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239781df0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.5, 8;
    %load/vec4 v0x7f9239781ae0_0;
    %assign/vec4 v0x7f9239781820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239781df0_0, 0;
T_47.5 ;
    %load/vec4 v0x7f9239781df0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.7, 8;
    %load/vec4 v0x7f9239781ce0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239781c30_0, 4, 5;
T_47.7 ;
    %load/vec4 v0x7f9239781ce0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239781c30_0, 4, 5;
    %load/vec4 v0x7f9239781a10_0;
    %assign/vec4 v0x7f92397818b0_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7f92397833e0;
T_48 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239784c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239784850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239784a30_0, 0;
T_48.0 ;
    %load/vec4 v0x7f9239784900_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_48.4, 8;
    %load/vec4 v0x7f9239784900_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_48.4;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x7f92397846f0_0;
    %assign/vec4 v0x7f92397843a0_0, 0;
T_48.2 ;
    %load/vec4 v0x7f9239784900_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239784a30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0x7f92397846f0_0;
    %assign/vec4 v0x7f9239784430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239784a30_0, 0;
T_48.5 ;
    %load/vec4 v0x7f9239784a30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.7, 8;
    %load/vec4 v0x7f9239784900_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239784850_0, 4, 5;
T_48.7 ;
    %load/vec4 v0x7f9239784900_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239784850_0, 4, 5;
    %load/vec4 v0x7f9239784620_0;
    %assign/vec4 v0x7f92397844c0_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7f9239785000;
T_49 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239786930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239786520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f92397866c0_0, 0;
T_49.0 ;
    %load/vec4 v0x7f92397865b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_49.4, 8;
    %load/vec4 v0x7f92397865b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_49.4;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x7f9239786390_0;
    %assign/vec4 v0x7f9239786040_0, 0;
T_49.2 ;
    %load/vec4 v0x7f92397865b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f92397866c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.5, 8;
    %load/vec4 v0x7f9239786390_0;
    %assign/vec4 v0x7f92397860d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f92397866c0_0, 0;
T_49.5 ;
    %load/vec4 v0x7f92397866c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.7, 8;
    %load/vec4 v0x7f92397865b0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239786520_0, 4, 5;
T_49.7 ;
    %load/vec4 v0x7f92397865b0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239786520_0, 4, 5;
    %load/vec4 v0x7f92397862c0_0;
    %assign/vec4 v0x7f9239786160_0, 0;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7f9239786cb0;
T_50 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239788610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239788210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f92397883b0_0, 0;
T_50.0 ;
    %load/vec4 v0x7f92397882a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_50.4, 8;
    %load/vec4 v0x7f92397882a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_50.4;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x7f9239788040_0;
    %assign/vec4 v0x7f9239787cf0_0, 0;
T_50.2 ;
    %load/vec4 v0x7f92397882a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f92397883b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.5, 8;
    %load/vec4 v0x7f9239788040_0;
    %assign/vec4 v0x7f9239787d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f92397883b0_0, 0;
T_50.5 ;
    %load/vec4 v0x7f92397883b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.7, 8;
    %load/vec4 v0x7f92397882a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239788210_0, 4, 5;
T_50.7 ;
    %load/vec4 v0x7f92397882a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239788210_0, 4, 5;
    %load/vec4 v0x7f9239787f70_0;
    %assign/vec4 v0x7f9239787e10_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7f9239788970;
T_51 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923978a280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239789e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923978a010_0, 0;
T_51.0 ;
    %load/vec4 v0x7f9239789f00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_51.4, 8;
    %load/vec4 v0x7f9239789f00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_51.4;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x7f9239789d00_0;
    %assign/vec4 v0x7f92397899b0_0, 0;
T_51.2 ;
    %load/vec4 v0x7f9239789f00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923978a010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.5, 8;
    %load/vec4 v0x7f9239789d00_0;
    %assign/vec4 v0x7f9239789a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923978a010_0, 0;
T_51.5 ;
    %load/vec4 v0x7f923978a010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.7, 8;
    %load/vec4 v0x7f9239789f00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239789e50_0, 4, 5;
T_51.7 ;
    %load/vec4 v0x7f9239789f00_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239789e50_0, 4, 5;
    %load/vec4 v0x7f9239789c30_0;
    %assign/vec4 v0x7f9239789ad0_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7f923978a630;
T_52 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923978bfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923978bbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923978bd20_0, 0;
T_52.0 ;
    %load/vec4 v0x7f923978bc80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_52.4, 8;
    %load/vec4 v0x7f923978bc80_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_52.4;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x7f923978b9a0_0;
    %assign/vec4 v0x7f923978b650_0, 0;
T_52.2 ;
    %load/vec4 v0x7f923978bc80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923978bd20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.5, 8;
    %load/vec4 v0x7f923978b9a0_0;
    %assign/vec4 v0x7f923978b6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923978bd20_0, 0;
T_52.5 ;
    %load/vec4 v0x7f923978bd20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.7, 8;
    %load/vec4 v0x7f923978bc80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923978bbf0_0, 4, 5;
T_52.7 ;
    %load/vec4 v0x7f923978bc80_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923978bbf0_0, 4, 5;
    %load/vec4 v0x7f923978b8d0_0;
    %assign/vec4 v0x7f923978b770_0, 0;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7f923978c310;
T_53 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923978dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923978d7f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923978d9b0_0, 0;
T_53.0 ;
    %load/vec4 v0x7f923978d8a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_53.4, 8;
    %load/vec4 v0x7f923978d8a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_53.4;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x7f923978d6a0_0;
    %assign/vec4 v0x7f923978d350_0, 0;
T_53.2 ;
    %load/vec4 v0x7f923978d8a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923978d9b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.5, 8;
    %load/vec4 v0x7f923978d6a0_0;
    %assign/vec4 v0x7f923978d3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923978d9b0_0, 0;
T_53.5 ;
    %load/vec4 v0x7f923978d9b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.7, 8;
    %load/vec4 v0x7f923978d8a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923978d7f0_0, 4, 5;
T_53.7 ;
    %load/vec4 v0x7f923978d8a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923978d7f0_0, 4, 5;
    %load/vec4 v0x7f923978d5d0_0;
    %assign/vec4 v0x7f923978d470_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x7f923978df90;
T_54 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923978f8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923978f470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923978f630_0, 0;
T_54.0 ;
    %load/vec4 v0x7f923978f520_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_54.4, 8;
    %load/vec4 v0x7f923978f520_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_54.4;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x7f923978f320_0;
    %assign/vec4 v0x7f923978efd0_0, 0;
T_54.2 ;
    %load/vec4 v0x7f923978f520_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923978f630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.5, 8;
    %load/vec4 v0x7f923978f320_0;
    %assign/vec4 v0x7f923978f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923978f630_0, 0;
T_54.5 ;
    %load/vec4 v0x7f923978f630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.7, 8;
    %load/vec4 v0x7f923978f520_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923978f470_0, 4, 5;
T_54.7 ;
    %load/vec4 v0x7f923978f520_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923978f470_0, 4, 5;
    %load/vec4 v0x7f923978f250_0;
    %assign/vec4 v0x7f923978f0f0_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x7f923978fc20;
T_55 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239791520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f92397910f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f92397912b0_0, 0;
T_55.0 ;
    %load/vec4 v0x7f92397911a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_55.4, 8;
    %load/vec4 v0x7f92397911a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_55.4;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x7f9239790fa0_0;
    %assign/vec4 v0x7f9239790c50_0, 0;
T_55.2 ;
    %load/vec4 v0x7f92397911a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f92397912b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.5, 8;
    %load/vec4 v0x7f9239790fa0_0;
    %assign/vec4 v0x7f9239790ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f92397912b0_0, 0;
T_55.5 ;
    %load/vec4 v0x7f92397912b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.7, 8;
    %load/vec4 v0x7f92397911a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397910f0_0, 4, 5;
T_55.7 ;
    %load/vec4 v0x7f92397911a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397910f0_0, 4, 5;
    %load/vec4 v0x7f9239790ed0_0;
    %assign/vec4 v0x7f9239790d70_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7f92397928a0;
T_56 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239794140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239793d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239793ef0_0, 0;
T_56.0 ;
    %load/vec4 v0x7f9239793dc0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_56.4, 8;
    %load/vec4 v0x7f9239793dc0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_56.4;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x7f9239793bb0_0;
    %assign/vec4 v0x7f9239793860_0, 0;
T_56.2 ;
    %load/vec4 v0x7f9239793dc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239793ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.5, 8;
    %load/vec4 v0x7f9239793bb0_0;
    %assign/vec4 v0x7f92397938f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239793ef0_0, 0;
T_56.5 ;
    %load/vec4 v0x7f9239793ef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.7, 8;
    %load/vec4 v0x7f9239793dc0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239793d10_0, 4, 5;
T_56.7 ;
    %load/vec4 v0x7f9239793dc0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239793d10_0, 4, 5;
    %load/vec4 v0x7f9239793ae0_0;
    %assign/vec4 v0x7f9239793980_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x7f92397944c0;
T_57 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239795df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f92397959e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239795b80_0, 0;
T_57.0 ;
    %load/vec4 v0x7f9239795a70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_57.4, 8;
    %load/vec4 v0x7f9239795a70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_57.4;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x7f9239795850_0;
    %assign/vec4 v0x7f9239795500_0, 0;
T_57.2 ;
    %load/vec4 v0x7f9239795a70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239795b80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.5, 8;
    %load/vec4 v0x7f9239795850_0;
    %assign/vec4 v0x7f9239795590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239795b80_0, 0;
T_57.5 ;
    %load/vec4 v0x7f9239795b80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.7, 8;
    %load/vec4 v0x7f9239795a70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397959e0_0, 4, 5;
T_57.7 ;
    %load/vec4 v0x7f9239795a70_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397959e0_0, 4, 5;
    %load/vec4 v0x7f9239795780_0;
    %assign/vec4 v0x7f9239795620_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7f9239796170;
T_58 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239797ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f92397976d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9239797870_0, 0;
T_58.0 ;
    %load/vec4 v0x7f9239797760_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_58.4, 8;
    %load/vec4 v0x7f9239797760_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_58.4;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x7f9239797500_0;
    %assign/vec4 v0x7f92397971b0_0, 0;
T_58.2 ;
    %load/vec4 v0x7f9239797760_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f9239797870_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.5, 8;
    %load/vec4 v0x7f9239797500_0;
    %assign/vec4 v0x7f9239797240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9239797870_0, 0;
T_58.5 ;
    %load/vec4 v0x7f9239797870_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.7, 8;
    %load/vec4 v0x7f9239797760_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397976d0_0, 4, 5;
T_58.7 ;
    %load/vec4 v0x7f9239797760_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397976d0_0, 4, 5;
    %load/vec4 v0x7f9239797430_0;
    %assign/vec4 v0x7f92397972d0_0, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_0x7f9239797e30;
T_59 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f9239799740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9239799310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f92397994d0_0, 0;
T_59.0 ;
    %load/vec4 v0x7f92397993c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_59.4, 8;
    %load/vec4 v0x7f92397993c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_59.4;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x7f92397991c0_0;
    %assign/vec4 v0x7f9239798e70_0, 0;
T_59.2 ;
    %load/vec4 v0x7f92397993c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f92397994d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.5, 8;
    %load/vec4 v0x7f92397991c0_0;
    %assign/vec4 v0x7f9239798f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f92397994d0_0, 0;
T_59.5 ;
    %load/vec4 v0x7f92397994d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.7, 8;
    %load/vec4 v0x7f92397993c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239799310_0, 4, 5;
T_59.7 ;
    %load/vec4 v0x7f92397993c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9239799310_0, 4, 5;
    %load/vec4 v0x7f92397990f0_0;
    %assign/vec4 v0x7f9239798f90_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x7f9239799af0;
T_60 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923979b460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923979b0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923979b1e0_0, 0;
T_60.0 ;
    %load/vec4 v0x7f923979b140_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_60.4, 8;
    %load/vec4 v0x7f923979b140_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_60.4;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x7f923979ae60_0;
    %assign/vec4 v0x7f923979ab10_0, 0;
T_60.2 ;
    %load/vec4 v0x7f923979b140_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923979b1e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.5, 8;
    %load/vec4 v0x7f923979ae60_0;
    %assign/vec4 v0x7f923979aba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923979b1e0_0, 0;
T_60.5 ;
    %load/vec4 v0x7f923979b1e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.7, 8;
    %load/vec4 v0x7f923979b140_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923979b0b0_0, 4, 5;
T_60.7 ;
    %load/vec4 v0x7f923979b140_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923979b0b0_0, 4, 5;
    %load/vec4 v0x7f923979ad90_0;
    %assign/vec4 v0x7f923979ac30_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7f923979b7d0;
T_61 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923979d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923979ccb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923979ce70_0, 0;
T_61.0 ;
    %load/vec4 v0x7f923979cd60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_61.4, 8;
    %load/vec4 v0x7f923979cd60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_61.4;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x7f923979cb60_0;
    %assign/vec4 v0x7f923979c810_0, 0;
T_61.2 ;
    %load/vec4 v0x7f923979cd60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923979ce70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.5, 8;
    %load/vec4 v0x7f923979cb60_0;
    %assign/vec4 v0x7f923979c8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923979ce70_0, 0;
T_61.5 ;
    %load/vec4 v0x7f923979ce70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.7, 8;
    %load/vec4 v0x7f923979cd60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923979ccb0_0, 4, 5;
T_61.7 ;
    %load/vec4 v0x7f923979cd60_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923979ccb0_0, 4, 5;
    %load/vec4 v0x7f923979ca90_0;
    %assign/vec4 v0x7f923979c930_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x7f923979d450;
T_62 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f923979ed60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f923979e930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f923979eaf0_0, 0;
T_62.0 ;
    %load/vec4 v0x7f923979e9e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_62.4, 8;
    %load/vec4 v0x7f923979e9e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_62.4;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x7f923979e7e0_0;
    %assign/vec4 v0x7f923979e490_0, 0;
T_62.2 ;
    %load/vec4 v0x7f923979e9e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f923979eaf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.5, 8;
    %load/vec4 v0x7f923979e7e0_0;
    %assign/vec4 v0x7f923979e520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f923979eaf0_0, 0;
T_62.5 ;
    %load/vec4 v0x7f923979eaf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.7, 8;
    %load/vec4 v0x7f923979e9e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923979e930_0, 4, 5;
T_62.7 ;
    %load/vec4 v0x7f923979e9e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f923979e930_0, 4, 5;
    %load/vec4 v0x7f923979e710_0;
    %assign/vec4 v0x7f923979e5b0_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x7f923979f0e0;
T_63 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f92397a09e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f92397a05b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f92397a0770_0, 0;
T_63.0 ;
    %load/vec4 v0x7f92397a0660_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_63.4, 8;
    %load/vec4 v0x7f92397a0660_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_63.4;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x7f92397a0460_0;
    %assign/vec4 v0x7f92397a0110_0, 0;
T_63.2 ;
    %load/vec4 v0x7f92397a0660_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f92397a0770_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.5, 8;
    %load/vec4 v0x7f92397a0460_0;
    %assign/vec4 v0x7f92397a01a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f92397a0770_0, 0;
T_63.5 ;
    %load/vec4 v0x7f92397a0770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.7, 8;
    %load/vec4 v0x7f92397a0660_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397a05b0_0, 4, 5;
T_63.7 ;
    %load/vec4 v0x7f92397a0660_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397a05b0_0, 4, 5;
    %load/vec4 v0x7f92397a0390_0;
    %assign/vec4 v0x7f92397a0230_0, 0;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7f923a52bc20;
T_64 ;
    %wait E_0x7f923a5667e0;
    %load/vec4 v0x7f92397a1620_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397a1710_0, 4, 5;
    %load/vec4 v0x7f92397a1710_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397a1710_0, 4, 5;
    %load/vec4 v0x7f92397a1710_0;
    %parti/s 2, 2, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397a1710_0, 4, 5;
    %load/vec4 v0x7f92397a1710_0;
    %parti/s 2, 4, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397a1710_0, 4, 5;
    %load/vec4 v0x7f92397a1710_0;
    %parti/s 2, 6, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397a1710_0, 4, 5;
    %load/vec4 v0x7f92397a1710_0;
    %parti/s 2, 8, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397a1710_0, 4, 5;
    %load/vec4 v0x7f92397a1710_0;
    %parti/s 2, 10, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397a1710_0, 4, 5;
    %load/vec4 v0x7f92397a1710_0;
    %parti/s 2, 12, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f92397a1710_0, 4, 5;
    %jmp T_64;
    .thread T_64;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "mac_array.v";
    "./mac_row.v";
    "./mac_tile.v";
    "./mac.v";
