{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716408605568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716408605569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 17:10:05 2024 " "Processing started: Wed May 22 17:10:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716408605569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716408605569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716408605569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716408605740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716408605740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716408610341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716408610341 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(103) " "Verilog HDL Module Instantiation warning at top.v(103): ignored dangling comma in List of Port Connections" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 103 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716408610342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716408610343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716408610343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../timer.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716408610345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716408610345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" { { "Info" "ISGN_ENTITY_NAME" "1 placar " "Found entity 1: placar" {  } { { "../placar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716408610346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716408610346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_bar " "Found entity 1: move_bar" {  } { { "../move_bar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716408610348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716408610348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_ball " "Found entity 1: move_ball" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716408610350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716408610350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/cb7s.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/cb7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cb7s " "Found entity 1: cb7s" {  } { { "../cb7s.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/cb7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716408610352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716408610352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/button.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "../button.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716408610354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716408610354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../bcd.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716408610356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716408610356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_center move_ball.v(46) " "Verilog HDL Implicit Net warning at move_ball.v(46): created implicit net for \"hit_center\"" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716408610356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_left move_ball.v(47) " "Verilog HDL Implicit Net warning at move_ball.v(47): created implicit net for \"hit_left\"" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716408610356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_right move_ball.v(48) " "Verilog HDL Implicit Net warning at move_ball.v(48): created implicit net for \"hit_right\"" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716408610356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716408610381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(148) " "Verilog HDL assignment warning at top.v(148): truncated value with size 32 to match size of target (8)" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610383 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(149) " "Verilog HDL assignment warning at top.v(149): truncated value with size 32 to match size of target (8)" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610383 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top.v(150) " "Verilog HDL assignment warning at top.v(150): truncated value with size 32 to match size of target (8)" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610383 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "placar placar:p " "Elaborating entity \"placar\" for hierarchy \"placar:p\"" {  } { { "../top.v" "p" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716408610391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 placar.v(68) " "Verilog HDL assignment warning at placar.v(68): truncated value with size 32 to match size of target (9)" {  } { { "../placar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610392 "|top|placar:p"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd placar:p\|bcd:b1 " "Elaborating entity \"bcd\" for hierarchy \"placar:p\|bcd:b1\"" {  } { { "../placar.v" "b1" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716408610393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cb7s placar:p\|cb7s:c0_max " "Elaborating entity \"cb7s\" for hierarchy \"placar:p\|cb7s:c0_max\"" {  } { { "../placar.v" "c0_max" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/placar.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716408610394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:v " "Elaborating entity \"vga\" for hierarchy \"vga:v\"" {  } { { "../top.v" "v" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716408610396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(38) " "Verilog HDL assignment warning at vga.v(38): truncated value with size 32 to match size of target (10)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610396 "|top|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(41) " "Verilog HDL assignment warning at vga.v(41): truncated value with size 32 to match size of target (10)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610396 "|top|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(49) " "Verilog HDL assignment warning at vga.v(49): truncated value with size 32 to match size of target (1)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610396 "|top|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(50) " "Verilog HDL assignment warning at vga.v(50): truncated value with size 32 to match size of target (1)" {  } { { "../vga.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/vga.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610396 "|top|vga:v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_bar move_bar:m " "Elaborating entity \"move_bar\" for hierarchy \"move_bar:m\"" {  } { { "../top.v" "m" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716408610397 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "move_bar.v(38) " "Verilog HDL Case Statement information at move_bar.v(38): all case item expressions in this case statement are onehot" {  } { { "../move_bar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v" 38 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1716408610397 "|top|move_bar:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_bar.v(48) " "Verilog HDL assignment warning at move_bar.v(48): truncated value with size 32 to match size of target (10)" {  } { { "../move_bar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610397 "|top|move_bar:m"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_bar.v(63) " "Verilog HDL assignment warning at move_bar.v(63): truncated value with size 32 to match size of target (10)" {  } { { "../move_bar.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610397 "|top|move_bar:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer move_bar:m\|timer:t " "Elaborating entity \"timer\" for hierarchy \"move_bar:m\|timer:t\"" {  } { { "../move_bar.v" "t" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_bar.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716408610403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 timer.v(20) " "Verilog HDL assignment warning at timer.v(20): truncated value with size 32 to match size of target (31)" {  } { { "../timer.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/timer.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610404 "|top|move_bar:m|timer:t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_ball move_ball:b " "Elaborating entity \"move_ball\" for hierarchy \"move_ball:b\"" {  } { { "../top.v" "b" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716408610404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(58) " "Verilog HDL assignment warning at move_ball.v(58): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610406 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(82) " "Verilog HDL assignment warning at move_ball.v(82): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610406 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(86) " "Verilog HDL assignment warning at move_ball.v(86): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610406 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(90) " "Verilog HDL assignment warning at move_ball.v(90): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610406 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(94) " "Verilog HDL assignment warning at move_ball.v(94): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610406 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(98) " "Verilog HDL assignment warning at move_ball.v(98): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610406 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(100) " "Verilog HDL assignment warning at move_ball.v(100): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610406 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(101) " "Verilog HDL assignment warning at move_ball.v(101): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610406 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(104) " "Verilog HDL assignment warning at move_ball.v(104): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610406 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(105) " "Verilog HDL assignment warning at move_ball.v(105): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610406 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(108) " "Verilog HDL assignment warning at move_ball.v(108): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610406 "|top|move_ball:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 move_ball.v(109) " "Verilog HDL assignment warning at move_ball.v(109): truncated value with size 32 to match size of target (10)" {  } { { "../move_ball.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/move_ball.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716408610406 "|top|move_ball:b"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716408610882 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716408611545 "|top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716408611545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716408611606 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716408612001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716408612128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716408612128 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716408612194 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716408612194 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716408612194 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716408612194 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716408612194 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716408612194 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716408612194 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716408612194 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716408612194 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra184423/MC613/2024s1-mc613-projeto-elektras/top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716408612194 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716408612194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716408612196 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716408612196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "481 " "Implemented 481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716408612196 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716408612196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716408612196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1313 " "Peak virtual memory: 1313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716408612210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 17:10:12 2024 " "Processing ended: Wed May 22 17:10:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716408612210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716408612210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716408612210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716408612210 ""}
