// Seed: 3750995719
module module_0 (
    input  wor  id_0,
    input  wand id_1,
    input  tri0 id_2,
    output tri  id_3,
    output wand id_4
);
  assign id_4 = 1;
  wire id_6;
  tri  id_7 = id_1;
endmodule
module module_1 (
    input wire  id_0,
    input uwire id_1,
    input tri1  id_2
);
  wire id_4;
  always @(negedge 1) id_4 = 1 - id_1;
  assign id_4 = id_0;
  wire id_5;
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_4, id_4
  );
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
