INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krushna_dev/vivado_codes/rom/rom.sim/sim_1/synth/timing/xsim/tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/krushna_dev/vivado_codes/rom/rom.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
