<!DOCTYPE Board_Memory_Definition_File>
<Root name="MKL36Z256xxx4">
  <MemorySegment size="0x40000" access="ReadOnly" start="0x00000000" name="FLASH"/>
  <MemorySegment size="0x8000/4" access="Read/Write" start="0x20000000-0x8000/4" name="MTB_SRAM"/>
  <MemorySegment size="0x8000/4*3" access="Read/Write" start="0x20000000" name="SRAM"/>
  <MemorySegment size="0x100000" access="Read/Write" start="0x40000000" name="PERIPHERALS"/>
  <RegisterGroup name="FTFA_FlashConfig" start="0x400">
    <Register start="+0" size="1" name="NV_BACKKEY3" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x1" size="1" name="NV_BACKKEY2" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x2" size="1" name="NV_BACKKEY1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x3" size="1" name="NV_BACKKEY0" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x4" size="1" name="NV_BACKKEY7" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x5" size="1" name="NV_BACKKEY6" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x6" size="1" name="NV_BACKKEY5" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x7" size="1" name="NV_BACKKEY4" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="KEY"/>
    </Register>
    <Register start="+0x8" size="1" name="NV_FPROT3" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT"/>
    </Register>
    <Register start="+0x9" size="1" name="NV_FPROT2" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT"/>
    </Register>
    <Register start="+0xA" size="1" name="NV_FPROT1" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT"/>
    </Register>
    <Register start="+0xB" size="1" name="NV_FPROT0" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="8" name="PROT"/>
    </Register>
    <Register start="+0xC" size="1" name="NV_FSEC" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="2" name="SEC"/>
      <BitField start="2" size="2" name="FSLACC"/>
      <BitField start="4" size="2" name="MEEN"/>
      <BitField start="6" size="2" name="KEYEN"/>
    </Register>
    <Register start="+0xD" size="1" name="NV_FOPT" access="ReadOnly" reset_value="0xFF" reset_mask="0xFF">
      <BitField start="0" size="1" name="LPBOOT0"/>
      <BitField start="2" size="1" name="NMI_DIS"/>
      <BitField start="3" size="1" name="RESET_PIN_CFG"/>
      <BitField start="4" size="1" name="LPBOOT1"/>
      <BitField start="5" size="1" name="FAST_INIT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMA" start="0x40008000">
    <Register start="+0x100+0" size="4" name="DMA_SAR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR"/>
    </Register>
    <Register start="+0x100+16" size="4" name="DMA_SAR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR"/>
    </Register>
    <Register start="+0x100+32" size="4" name="DMA_SAR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR"/>
    </Register>
    <Register start="+0x100+48" size="4" name="DMA_SAR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SAR"/>
    </Register>
    <Register start="+0x104+0" size="4" name="DMA_DAR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR"/>
    </Register>
    <Register start="+0x104+16" size="4" name="DMA_DAR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR"/>
    </Register>
    <Register start="+0x104+32" size="4" name="DMA_DAR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR"/>
    </Register>
    <Register start="+0x104+48" size="4" name="DMA_DAR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DAR"/>
    </Register>
    <Register start="+0x108+0" size="4" name="DMA_DSR_BCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="BCR"/>
      <BitField start="24" size="1" name="DONE">
        <Enum name="0" start="0b0" description="DMA transfer is not yet complete. Writing a 0 has no effect."/>
        <Enum name="1" start="0b1" description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits."/>
      </BitField>
      <BitField start="25" size="1" name="BSY">
        <Enum name="0" start="0b0" description="DMA channel is inactive. Cleared when the DMA has finished the last transaction."/>
        <Enum name="1" start="0b1" description="BSY is set the first time the channel is enabled after a transfer is initiated."/>
      </BitField>
      <BitField start="26" size="1" name="REQ">
        <Enum name="0" start="0b0" description="No request is pending or the channel is currently active. Cleared when the channel is selected."/>
        <Enum name="1" start="0b1" description="The DMA channel has a transfer remaining and the channel is not selected."/>
      </BitField>
      <BitField start="28" size="1" name="BED">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the write portion of a transfer."/>
      </BitField>
      <BitField start="29" size="1" name="BES">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the read portion of a transfer."/>
      </BitField>
      <BitField start="30" size="1" name="CE">
        <Enum name="0" start="0b0" description="No configuration error exists."/>
        <Enum name="1" start="0b1" description="A configuration error has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x108+16" size="4" name="DMA_DSR_BCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="BCR"/>
      <BitField start="24" size="1" name="DONE">
        <Enum name="0" start="0b0" description="DMA transfer is not yet complete. Writing a 0 has no effect."/>
        <Enum name="1" start="0b1" description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits."/>
      </BitField>
      <BitField start="25" size="1" name="BSY">
        <Enum name="0" start="0b0" description="DMA channel is inactive. Cleared when the DMA has finished the last transaction."/>
        <Enum name="1" start="0b1" description="BSY is set the first time the channel is enabled after a transfer is initiated."/>
      </BitField>
      <BitField start="26" size="1" name="REQ">
        <Enum name="0" start="0b0" description="No request is pending or the channel is currently active. Cleared when the channel is selected."/>
        <Enum name="1" start="0b1" description="The DMA channel has a transfer remaining and the channel is not selected."/>
      </BitField>
      <BitField start="28" size="1" name="BED">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the write portion of a transfer."/>
      </BitField>
      <BitField start="29" size="1" name="BES">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the read portion of a transfer."/>
      </BitField>
      <BitField start="30" size="1" name="CE">
        <Enum name="0" start="0b0" description="No configuration error exists."/>
        <Enum name="1" start="0b1" description="A configuration error has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x108+32" size="4" name="DMA_DSR_BCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="BCR"/>
      <BitField start="24" size="1" name="DONE">
        <Enum name="0" start="0b0" description="DMA transfer is not yet complete. Writing a 0 has no effect."/>
        <Enum name="1" start="0b1" description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits."/>
      </BitField>
      <BitField start="25" size="1" name="BSY">
        <Enum name="0" start="0b0" description="DMA channel is inactive. Cleared when the DMA has finished the last transaction."/>
        <Enum name="1" start="0b1" description="BSY is set the first time the channel is enabled after a transfer is initiated."/>
      </BitField>
      <BitField start="26" size="1" name="REQ">
        <Enum name="0" start="0b0" description="No request is pending or the channel is currently active. Cleared when the channel is selected."/>
        <Enum name="1" start="0b1" description="The DMA channel has a transfer remaining and the channel is not selected."/>
      </BitField>
      <BitField start="28" size="1" name="BED">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the write portion of a transfer."/>
      </BitField>
      <BitField start="29" size="1" name="BES">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the read portion of a transfer."/>
      </BitField>
      <BitField start="30" size="1" name="CE">
        <Enum name="0" start="0b0" description="No configuration error exists."/>
        <Enum name="1" start="0b1" description="A configuration error has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x108+48" size="4" name="DMA_DSR_BCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="24" name="BCR"/>
      <BitField start="24" size="1" name="DONE">
        <Enum name="0" start="0b0" description="DMA transfer is not yet complete. Writing a 0 has no effect."/>
        <Enum name="1" start="0b1" description="DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits."/>
      </BitField>
      <BitField start="25" size="1" name="BSY">
        <Enum name="0" start="0b0" description="DMA channel is inactive. Cleared when the DMA has finished the last transaction."/>
        <Enum name="1" start="0b1" description="BSY is set the first time the channel is enabled after a transfer is initiated."/>
      </BitField>
      <BitField start="26" size="1" name="REQ">
        <Enum name="0" start="0b0" description="No request is pending or the channel is currently active. Cleared when the channel is selected."/>
        <Enum name="1" start="0b1" description="The DMA channel has a transfer remaining and the channel is not selected."/>
      </BitField>
      <BitField start="28" size="1" name="BED">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the write portion of a transfer."/>
      </BitField>
      <BitField start="29" size="1" name="BES">
        <Enum name="0" start="0b0" description="No bus error occurred."/>
        <Enum name="1" start="0b1" description="The DMA channel terminated with a bus error during the read portion of a transfer."/>
      </BitField>
      <BitField start="30" size="1" name="CE">
        <Enum name="0" start="0b0" description="No configuration error exists."/>
        <Enum name="1" start="0b1" description="A configuration error has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10B" size="1" name="DMA_DSR0" access="Read/Write" reset_value="0" reset_mask="0xFF"/>
    <Register start="+0x10C+0" size="4" name="DMA_DCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LCH2">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="2" size="2" name="LCH1">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="4" size="2" name="LINKCC">
        <Enum name="00" start="0b00" description="No channel-to-channel linking"/>
        <Enum name="01" start="0b01" description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to zero"/>
        <Enum name="10" start="0b10" description="Perform a link to channel LCH1 after each cycle-steal transfer"/>
        <Enum name="11" start="0b11" description="Perform a link to channel LCH1 after the BCR decrements to zero"/>
      </BitField>
      <BitField start="7" size="1" name="D_REQ">
        <Enum name="0" start="0b0" description="ERQ bit is not affected."/>
        <Enum name="1" start="0b1" description="ERQ bit is cleared when the BCR is exhausted."/>
      </BitField>
      <BitField start="8" size="4" name="DMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="12" size="4" name="SMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="16" size="1" name="START">
        <Enum name="0" start="0b0" description="DMA inactive"/>
        <Enum name="1" start="0b1" description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0."/>
      </BitField>
      <BitField start="17" size="2" name="DSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="19" size="1" name="DINC">
        <Enum name="0" start="0b0" description="No change to the DAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The DAR increments by 1, 2, 4 depending upon the size of the transfer."/>
      </BitField>
      <BitField start="20" size="2" name="SSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="22" size="1" name="SINC">
        <Enum name="0" start="0b0" description="No change to SAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The SAR increments by 1, 2, 4 as determined by the transfer size."/>
      </BitField>
      <BitField start="23" size="1" name="EADREQ">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="28" size="1" name="AA">
        <Enum name="0" start="0b0" description="Auto-align disabled"/>
        <Enum name="1" start="0b1" description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC."/>
      </BitField>
      <BitField start="29" size="1" name="CS">
        <Enum name="0" start="0b0" description="DMA continuously makes read/write transfers until the BCR decrements to 0."/>
        <Enum name="1" start="0b1" description="Forces a single read/write transfer per request."/>
      </BitField>
      <BitField start="30" size="1" name="ERQ">
        <Enum name="0" start="0b0" description="Peripheral request is ignored."/>
        <Enum name="1" start="0b1" description="Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is always enabled."/>
      </BitField>
      <BitField start="31" size="1" name="EINT">
        <Enum name="0" start="0b0" description="No interrupt is generated."/>
        <Enum name="1" start="0b1" description="Interrupt signal is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10C+16" size="4" name="DMA_DCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LCH2">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="2" size="2" name="LCH1">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="4" size="2" name="LINKCC">
        <Enum name="00" start="0b00" description="No channel-to-channel linking"/>
        <Enum name="01" start="0b01" description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to zero"/>
        <Enum name="10" start="0b10" description="Perform a link to channel LCH1 after each cycle-steal transfer"/>
        <Enum name="11" start="0b11" description="Perform a link to channel LCH1 after the BCR decrements to zero"/>
      </BitField>
      <BitField start="7" size="1" name="D_REQ">
        <Enum name="0" start="0b0" description="ERQ bit is not affected."/>
        <Enum name="1" start="0b1" description="ERQ bit is cleared when the BCR is exhausted."/>
      </BitField>
      <BitField start="8" size="4" name="DMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="12" size="4" name="SMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="16" size="1" name="START">
        <Enum name="0" start="0b0" description="DMA inactive"/>
        <Enum name="1" start="0b1" description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0."/>
      </BitField>
      <BitField start="17" size="2" name="DSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="19" size="1" name="DINC">
        <Enum name="0" start="0b0" description="No change to the DAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The DAR increments by 1, 2, 4 depending upon the size of the transfer."/>
      </BitField>
      <BitField start="20" size="2" name="SSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="22" size="1" name="SINC">
        <Enum name="0" start="0b0" description="No change to SAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The SAR increments by 1, 2, 4 as determined by the transfer size."/>
      </BitField>
      <BitField start="23" size="1" name="EADREQ">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="28" size="1" name="AA">
        <Enum name="0" start="0b0" description="Auto-align disabled"/>
        <Enum name="1" start="0b1" description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC."/>
      </BitField>
      <BitField start="29" size="1" name="CS">
        <Enum name="0" start="0b0" description="DMA continuously makes read/write transfers until the BCR decrements to 0."/>
        <Enum name="1" start="0b1" description="Forces a single read/write transfer per request."/>
      </BitField>
      <BitField start="30" size="1" name="ERQ">
        <Enum name="0" start="0b0" description="Peripheral request is ignored."/>
        <Enum name="1" start="0b1" description="Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is always enabled."/>
      </BitField>
      <BitField start="31" size="1" name="EINT">
        <Enum name="0" start="0b0" description="No interrupt is generated."/>
        <Enum name="1" start="0b1" description="Interrupt signal is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10C+32" size="4" name="DMA_DCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LCH2">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="2" size="2" name="LCH1">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="4" size="2" name="LINKCC">
        <Enum name="00" start="0b00" description="No channel-to-channel linking"/>
        <Enum name="01" start="0b01" description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to zero"/>
        <Enum name="10" start="0b10" description="Perform a link to channel LCH1 after each cycle-steal transfer"/>
        <Enum name="11" start="0b11" description="Perform a link to channel LCH1 after the BCR decrements to zero"/>
      </BitField>
      <BitField start="7" size="1" name="D_REQ">
        <Enum name="0" start="0b0" description="ERQ bit is not affected."/>
        <Enum name="1" start="0b1" description="ERQ bit is cleared when the BCR is exhausted."/>
      </BitField>
      <BitField start="8" size="4" name="DMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="12" size="4" name="SMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="16" size="1" name="START">
        <Enum name="0" start="0b0" description="DMA inactive"/>
        <Enum name="1" start="0b1" description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0."/>
      </BitField>
      <BitField start="17" size="2" name="DSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="19" size="1" name="DINC">
        <Enum name="0" start="0b0" description="No change to the DAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The DAR increments by 1, 2, 4 depending upon the size of the transfer."/>
      </BitField>
      <BitField start="20" size="2" name="SSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="22" size="1" name="SINC">
        <Enum name="0" start="0b0" description="No change to SAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The SAR increments by 1, 2, 4 as determined by the transfer size."/>
      </BitField>
      <BitField start="23" size="1" name="EADREQ">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="28" size="1" name="AA">
        <Enum name="0" start="0b0" description="Auto-align disabled"/>
        <Enum name="1" start="0b1" description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC."/>
      </BitField>
      <BitField start="29" size="1" name="CS">
        <Enum name="0" start="0b0" description="DMA continuously makes read/write transfers until the BCR decrements to 0."/>
        <Enum name="1" start="0b1" description="Forces a single read/write transfer per request."/>
      </BitField>
      <BitField start="30" size="1" name="ERQ">
        <Enum name="0" start="0b0" description="Peripheral request is ignored."/>
        <Enum name="1" start="0b1" description="Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is always enabled."/>
      </BitField>
      <BitField start="31" size="1" name="EINT">
        <Enum name="0" start="0b0" description="No interrupt is generated."/>
        <Enum name="1" start="0b1" description="Interrupt signal is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10C+48" size="4" name="DMA_DCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="LCH2">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="2" size="2" name="LCH1">
        <Enum name="00" start="0b00" description="DMA Channel 0"/>
        <Enum name="01" start="0b01" description="DMA Channel 1"/>
        <Enum name="10" start="0b10" description="DMA Channel 2"/>
        <Enum name="11" start="0b11" description="DMA Channel 3"/>
      </BitField>
      <BitField start="4" size="2" name="LINKCC">
        <Enum name="00" start="0b00" description="No channel-to-channel linking"/>
        <Enum name="01" start="0b01" description="Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to zero"/>
        <Enum name="10" start="0b10" description="Perform a link to channel LCH1 after each cycle-steal transfer"/>
        <Enum name="11" start="0b11" description="Perform a link to channel LCH1 after the BCR decrements to zero"/>
      </BitField>
      <BitField start="7" size="1" name="D_REQ">
        <Enum name="0" start="0b0" description="ERQ bit is not affected."/>
        <Enum name="1" start="0b1" description="ERQ bit is cleared when the BCR is exhausted."/>
      </BitField>
      <BitField start="8" size="4" name="DMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="12" size="4" name="SMOD">
        <Enum name="0000" start="0b0000" description="Buffer disabled"/>
        <Enum name="0001" start="0b0001" description="Circular buffer size is 16 bytes"/>
        <Enum name="0010" start="0b0010" description="Circular buffer size is 32 bytes"/>
        <Enum name="0011" start="0b0011" description="Circular buffer size is 64 bytes"/>
        <Enum name="0100" start="0b0100" description="Circular buffer size is 128 bytes"/>
        <Enum name="0101" start="0b0101" description="Circular buffer size is 256 bytes"/>
        <Enum name="0110" start="0b0110" description="Circular buffer size is 512 bytes"/>
        <Enum name="0111" start="0b0111" description="Circular buffer size is 1 KB"/>
        <Enum name="1000" start="0b1000" description="Circular buffer size is 2 KB"/>
        <Enum name="1001" start="0b1001" description="Circular buffer size is 4 KB"/>
        <Enum name="1010" start="0b1010" description="Circular buffer size is 8 KB"/>
        <Enum name="1011" start="0b1011" description="Circular buffer size is 16 KB"/>
        <Enum name="1100" start="0b1100" description="Circular buffer size is 32 KB"/>
        <Enum name="1101" start="0b1101" description="Circular buffer size is 64 KB"/>
        <Enum name="1110" start="0b1110" description="Circular buffer size is 128 KB"/>
        <Enum name="1111" start="0b1111" description="Circular buffer size is 256 KB"/>
      </BitField>
      <BitField start="16" size="1" name="START">
        <Enum name="0" start="0b0" description="DMA inactive"/>
        <Enum name="1" start="0b1" description="The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0."/>
      </BitField>
      <BitField start="17" size="2" name="DSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="19" size="1" name="DINC">
        <Enum name="0" start="0b0" description="No change to the DAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The DAR increments by 1, 2, 4 depending upon the size of the transfer."/>
      </BitField>
      <BitField start="20" size="2" name="SSIZE">
        <Enum name="00" start="0b00" description="32-bit"/>
        <Enum name="01" start="0b01" description="8-bit"/>
        <Enum name="10" start="0b10" description="16-bit"/>
        <Enum name="11" start="0b11" description="Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)"/>
      </BitField>
      <BitField start="22" size="1" name="SINC">
        <Enum name="0" start="0b0" description="No change to SAR after a successful transfer."/>
        <Enum name="1" start="0b1" description="The SAR increments by 1, 2, 4 as determined by the transfer size."/>
      </BitField>
      <BitField start="23" size="1" name="EADREQ">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="28" size="1" name="AA">
        <Enum name="0" start="0b0" description="Auto-align disabled"/>
        <Enum name="1" start="0b1" description="If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC."/>
      </BitField>
      <BitField start="29" size="1" name="CS">
        <Enum name="0" start="0b0" description="DMA continuously makes read/write transfers until the BCR decrements to 0."/>
        <Enum name="1" start="0b1" description="Forces a single read/write transfer per request."/>
      </BitField>
      <BitField start="30" size="1" name="ERQ">
        <Enum name="0" start="0b0" description="Peripheral request is ignored."/>
        <Enum name="1" start="0b1" description="Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is always enabled."/>
      </BitField>
      <BitField start="31" size="1" name="EINT">
        <Enum name="0" start="0b0" description="No interrupt is generated."/>
        <Enum name="1" start="0b1" description="Interrupt signal is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x11B" size="1" name="DMA_DSR1" access="Read/Write" reset_value="0" reset_mask="0xFF"/>
    <Register start="+0x12B" size="1" name="DMA_DSR2" access="Read/Write" reset_value="0" reset_mask="0xFF"/>
    <Register start="+0x13B" size="1" name="DMA_DSR3" access="Read/Write" reset_value="0" reset_mask="0xFF"/>
  </RegisterGroup>
  <RegisterGroup name="FTFA" start="0x40020000">
    <Register start="+0" size="1" name="FTFA_FSTAT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MGSTAT0"/>
      <BitField start="4" size="1" name="FPVIOL">
        <Enum name="0" start="0b0" description="No protection violation detected"/>
        <Enum name="1" start="0b1" description="Protection violation detected"/>
      </BitField>
      <BitField start="5" size="1" name="ACCERR">
        <Enum name="0" start="0b0" description="No access error detected"/>
        <Enum name="1" start="0b1" description="Access error detected"/>
      </BitField>
      <BitField start="6" size="1" name="RDCOLERR">
        <Enum name="0" start="0b0" description="No collision error detected"/>
        <Enum name="1" start="0b1" description="Collision error detected"/>
      </BitField>
      <BitField start="7" size="1" name="CCIF">
        <Enum name="0" start="0b0" description="Flash command in progress"/>
        <Enum name="1" start="0b1" description="Flash command has completed"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="FTFA_FCNFG" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="4" size="1" name="ERSSUSP">
        <Enum name="0" start="0b0" description="No suspend requested"/>
        <Enum name="1" start="0b1" description="Suspend the current Erase Flash Sector command execution."/>
      </BitField>
      <BitField start="5" size="1" name="ERSAREQ">
        <Enum name="0" start="0b0" description="No request or request complete"/>
        <Enum name="1" start="0b1" description="Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state."/>
      </BitField>
      <BitField start="6" size="1" name="RDCOLLIE">
        <Enum name="0" start="0b0" description="Read collision error interrupt disabled"/>
        <Enum name="1" start="0b1" description="Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory read collision error is detected (see the description of FSTAT[RDCOLERR])."/>
      </BitField>
      <BitField start="7" size="1" name="CCIE">
        <Enum name="0" start="0b0" description="Command complete interrupt disabled"/>
        <Enum name="1" start="0b1" description="Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="FTFA_FSEC" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="2" name="SEC">
        <Enum name="00" start="0b00" description="MCU security status is secure"/>
        <Enum name="01" start="0b01" description="MCU security status is secure"/>
        <Enum name="10" start="0b10" description="MCU security status is unsecure (The standard shipping condition of the flash memory module is unsecure.)"/>
        <Enum name="11" start="0b11" description="MCU security status is secure"/>
      </BitField>
      <BitField start="2" size="2" name="FSLACC">
        <Enum name="00" start="0b00" description="Freescale factory access granted"/>
        <Enum name="01" start="0b01" description="Freescale factory access denied"/>
        <Enum name="10" start="0b10" description="Freescale factory access denied"/>
        <Enum name="11" start="0b11" description="Freescale factory access granted"/>
      </BitField>
      <BitField start="4" size="2" name="MEEN">
        <Enum name="00" start="0b00" description="Mass erase is enabled"/>
        <Enum name="01" start="0b01" description="Mass erase is enabled"/>
        <Enum name="10" start="0b10" description="Mass erase is disabled"/>
        <Enum name="11" start="0b11" description="Mass erase is enabled"/>
      </BitField>
      <BitField start="6" size="2" name="KEYEN">
        <Enum name="00" start="0b00" description="Backdoor key access disabled"/>
        <Enum name="01" start="0b01" description="Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)"/>
        <Enum name="10" start="0b10" description="Backdoor key access enabled"/>
        <Enum name="11" start="0b11" description="Backdoor key access disabled"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="FTFA_FOPT" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="OPT"/>
    </Register>
    <Register start="+0x4+0" size="1" name="FTFA_FCCOB3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+1" size="1" name="FTFA_FCCOB2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+2" size="1" name="FTFA_FCCOB1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+3" size="1" name="FTFA_FCCOB0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+4" size="1" name="FTFA_FCCOB7" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+5" size="1" name="FTFA_FCCOB6" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+6" size="1" name="FTFA_FCCOB5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+7" size="1" name="FTFA_FCCOB4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+8" size="1" name="FTFA_FCCOBB" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+9" size="1" name="FTFA_FCCOBA" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+10" size="1" name="FTFA_FCCOB9" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x4+11" size="1" name="FTFA_FCCOB8" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="CCOBn"/>
    </Register>
    <Register start="+0x10+0" size="1" name="FTFA_FPROT3" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT">
        <Enum name="0" start="0b0" description="Program flash region is protected."/>
        <Enum name="1" start="0b1" description="Program flash region is not protected"/>
      </BitField>
    </Register>
    <Register start="+0x10+1" size="1" name="FTFA_FPROT2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT">
        <Enum name="0" start="0b0" description="Program flash region is protected."/>
        <Enum name="1" start="0b1" description="Program flash region is not protected"/>
      </BitField>
    </Register>
    <Register start="+0x10+2" size="1" name="FTFA_FPROT1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT">
        <Enum name="0" start="0b0" description="Program flash region is protected."/>
        <Enum name="1" start="0b1" description="Program flash region is not protected"/>
      </BitField>
    </Register>
    <Register start="+0x10+3" size="1" name="FTFA_FPROT0" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="PROT">
        <Enum name="0" start="0b0" description="Program flash region is protected."/>
        <Enum name="1" start="0b1" description="Program flash region is not protected"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DMAMUX0" start="0x40021000">
    <Register start="+0+0" size="1" name="DMAMUX0_CHCFG0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+1" size="1" name="DMAMUX0_CHCFG1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+2" size="1" name="DMAMUX0_CHCFG2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
    <Register start="+0+3" size="1" name="DMAMUX0_CHCFG3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="SOURCE"/>
      <BitField start="6" size="1" name="TRIG">
        <Enum name="0" start="0b0" description="Triggering is disabled. If triggering is disabled, and the ENBL bit is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)"/>
        <Enum name="1" start="0b1" description="Triggering is enabled. If triggering is enabled, and the ENBL bit is set, the DMAMUX is in Periodic Trigger mode."/>
      </BitField>
      <BitField start="7" size="1" name="ENBL">
        <Enum name="0" start="0b0" description="DMA channel is disabled. This mode is primarily used during configuration of the DMA Mux. The DMA has separate channel enables/disables, which should be used to disable or re-configure a DMA channel."/>
        <Enum name="1" start="0b1" description="DMA channel is enabled"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2S0" start="0x4002F000">
    <Register start="+0" size="4" name="I2S0_TCSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="FWDE">
        <Enum name="0" start="0b0" description="Disables the DMA request."/>
        <Enum name="1" start="0b1" description="Enables the DMA request."/>
      </BitField>
      <BitField start="9" size="1" name="FWIE">
        <Enum name="0" start="0b0" description="Disables the interrupt."/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="10" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="Disables the interrupt."/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="11" size="1" name="SEIE">
        <Enum name="0" start="0b0" description="Disables interrupt."/>
        <Enum name="1" start="0b1" description="Enables interrupt."/>
      </BitField>
      <BitField start="12" size="1" name="WSIE">
        <Enum name="0" start="0b0" description="Disables interrupt."/>
        <Enum name="1" start="0b1" description="Enables interrupt."/>
      </BitField>
      <BitField start="17" size="1" name="FWF">
        <Enum name="0" start="0b0" description="No enabled transmit FIFO is empty."/>
        <Enum name="1" start="0b1" description="Enabled transmit FIFO is empty."/>
      </BitField>
      <BitField start="18" size="1" name="FEF">
        <Enum name="0" start="0b0" description="Transmit underrun not detected."/>
        <Enum name="1" start="0b1" description="Transmit underrun detected."/>
      </BitField>
      <BitField start="19" size="1" name="SEF">
        <Enum name="0" start="0b0" description="Sync error not detected."/>
        <Enum name="1" start="0b1" description="Frame sync error detected."/>
      </BitField>
      <BitField start="20" size="1" name="WSF">
        <Enum name="0" start="0b0" description="Start of word not detected."/>
        <Enum name="1" start="0b1" description="Start of word detected."/>
      </BitField>
      <BitField start="24" size="1" name="SR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="Software reset."/>
      </BitField>
      <BitField start="25" size="1" name="FR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="FIFO reset."/>
      </BitField>
      <BitField start="28" size="1" name="BCE">
        <Enum name="0" start="0b0" description="Transmit bit clock is disabled."/>
        <Enum name="1" start="0b1" description="Transmit bit clock is enabled."/>
      </BitField>
      <BitField start="29" size="1" name="DBGE">
        <Enum name="0" start="0b0" description="Transmitter is disabled in Debug mode, after completing the current frame."/>
        <Enum name="1" start="0b1" description="Transmitter is enabled in Debug mode."/>
      </BitField>
      <BitField start="30" size="1" name="STOPE">
        <Enum name="0" start="0b0" description="Transmitter disabled in Stop mode."/>
        <Enum name="1" start="0b1" description="Transmitter enabled in Stop mode."/>
      </BitField>
      <BitField start="31" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter is disabled."/>
        <Enum name="1" start="0b1" description="Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="I2S0_TCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV"/>
      <BitField start="24" size="1" name="BCD">
        <Enum name="0" start="0b0" description="Bit clock is generated externally in Slave mode."/>
        <Enum name="1" start="0b1" description="Bit clock is generated internally in Master mode."/>
      </BitField>
      <BitField start="25" size="1" name="BCP">
        <Enum name="0" start="0b0" description="Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge."/>
        <Enum name="1" start="0b1" description="Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge."/>
      </BitField>
      <BitField start="26" size="2" name="CLKMODE">
        <Enum name="00" start="0b00" description="Asynchronous mode (external bit clock) or Bus Clock selected (internal bit clock)."/>
        <Enum name="01" start="0b01" description="Synchronous with receiver (external bit clock) or Master Clock 1 selected (internal bit clock)."/>
        <Enum name="10" start="0b10" description="Synchronous with another SAI transmitter (external bit clock) or Master Clock 2 selected (internal bit clock)."/>
        <Enum name="11" start="0b11" description="Synchronous with another SAI receiver (external bit clock) or Master Clock 3 selected (internal bit clock)."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="I2S0_TCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WDFL"/>
      <BitField start="16" size="1" name="TCE">
        <Enum name="0" start="0b0" description="Transmit data channel N is disabled."/>
        <Enum name="1" start="0b1" description="Transmit data channel N is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="I2S0_TCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD">
        <Enum name="0" start="0b0" description="Frame sync is generated externally in Slave mode."/>
        <Enum name="1" start="0b1" description="Frame sync is generated internally in Master mode."/>
      </BitField>
      <BitField start="1" size="1" name="FSP">
        <Enum name="0" start="0b0" description="Frame sync is active high."/>
        <Enum name="1" start="0b1" description="Frame sync is active low."/>
      </BitField>
      <BitField start="3" size="1" name="FSE">
        <Enum name="0" start="0b0" description="Frame sync asserts with the first bit of the frame."/>
        <Enum name="1" start="0b1" description="Frame sync asserts one bit before the first bit of the frame."/>
      </BitField>
      <BitField start="4" size="1" name="MF">
        <Enum name="0" start="0b0" description="LSB is transmitted first."/>
        <Enum name="1" start="0b1" description="MSB is transmitted first."/>
      </BitField>
      <BitField start="8" size="5" name="SYWD"/>
      <BitField start="16" size="1" name="FRSZ"/>
    </Register>
    <Register start="+0x14" size="4" name="I2S0_TCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT"/>
      <BitField start="16" size="5" name="W0W"/>
      <BitField start="24" size="5" name="WNW"/>
    </Register>
    <Register start="+0x20" size="4" name="I2S0_TDR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TDR"/>
    </Register>
    <Register start="+0x60" size="4" name="I2S0_TMR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="TWM">
        <Enum name="0" start="0b0" description="Word N is enabled."/>
        <Enum name="1" start="0b1" description="Word N is masked. The transmit data pins are tri-stated when masked."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="I2S0_RCSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="FWDE">
        <Enum name="0" start="0b0" description="Disables the DMA request."/>
        <Enum name="1" start="0b1" description="Enables the DMA request."/>
      </BitField>
      <BitField start="9" size="1" name="FWIE">
        <Enum name="0" start="0b0" description="Disables the interrupt."/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="10" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="Disables the interrupt."/>
        <Enum name="1" start="0b1" description="Enables the interrupt."/>
      </BitField>
      <BitField start="11" size="1" name="SEIE">
        <Enum name="0" start="0b0" description="Disables interrupt."/>
        <Enum name="1" start="0b1" description="Enables interrupt."/>
      </BitField>
      <BitField start="12" size="1" name="WSIE">
        <Enum name="0" start="0b0" description="Disables interrupt."/>
        <Enum name="1" start="0b1" description="Enables interrupt."/>
      </BitField>
      <BitField start="17" size="1" name="FWF">
        <Enum name="0" start="0b0" description="No enabled receive FIFO is full."/>
        <Enum name="1" start="0b1" description="Enabled receive FIFO is full."/>
      </BitField>
      <BitField start="18" size="1" name="FEF">
        <Enum name="0" start="0b0" description="Receive overflow not detected."/>
        <Enum name="1" start="0b1" description="Receive overflow detected."/>
      </BitField>
      <BitField start="19" size="1" name="SEF">
        <Enum name="0" start="0b0" description="Sync error not detected."/>
        <Enum name="1" start="0b1" description="Frame sync error detected."/>
      </BitField>
      <BitField start="20" size="1" name="WSF">
        <Enum name="0" start="0b0" description="Start of word not detected."/>
        <Enum name="1" start="0b1" description="Start of word detected."/>
      </BitField>
      <BitField start="24" size="1" name="SR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="Software reset."/>
      </BitField>
      <BitField start="25" size="1" name="FR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="FIFO reset."/>
      </BitField>
      <BitField start="28" size="1" name="BCE">
        <Enum name="0" start="0b0" description="Receive bit clock is disabled."/>
        <Enum name="1" start="0b1" description="Receive bit clock is enabled."/>
      </BitField>
      <BitField start="29" size="1" name="DBGE">
        <Enum name="0" start="0b0" description="Receiver is disabled in Debug mode, after completing the current frame."/>
        <Enum name="1" start="0b1" description="Receiver is enabled in Debug mode."/>
      </BitField>
      <BitField start="30" size="1" name="STOPE">
        <Enum name="0" start="0b0" description="Receiver disabled in Stop mode."/>
        <Enum name="1" start="0b1" description="Receiver enabled in Stop mode."/>
      </BitField>
      <BitField start="31" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver is disabled."/>
        <Enum name="1" start="0b1" description="Receiver is enabled, or receiver has been disabled and has not yet reached end of frame."/>
      </BitField>
    </Register>
    <Register start="+0x88" size="4" name="I2S0_RCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="DIV"/>
      <BitField start="24" size="1" name="BCD">
        <Enum name="0" start="0b0" description="Bit clock is generated externally in Slave mode."/>
        <Enum name="1" start="0b1" description="Bit clock is generated internally in Master mode."/>
      </BitField>
      <BitField start="25" size="1" name="BCP">
        <Enum name="0" start="0b0" description="Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge."/>
        <Enum name="1" start="0b1" description="Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge."/>
      </BitField>
      <BitField start="26" size="2" name="CLKMODE">
        <Enum name="00" start="0b00" description="Asynchronous mode (external bit clock) or Bus Clock selected (internal bit clock)."/>
        <Enum name="01" start="0b01" description="Synchronous with transmitter (external bit clock) or Master Clock 1 selected (internal bit clock)."/>
        <Enum name="10" start="0b10" description="Synchronous with another SAI receiver (external bit clock) or Master Clock 2 selected (internal bit clock)."/>
        <Enum name="11" start="0b11" description="Synchronous with another SAI transmitter (external bit clock) or Master Clock 3 selected (internal bit clock)."/>
      </BitField>
    </Register>
    <Register start="+0x8C" size="4" name="I2S0_RCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="WDFL"/>
      <BitField start="16" size="1" name="RCE">
        <Enum name="0" start="0b0" description="Receive data channel N is disabled."/>
        <Enum name="1" start="0b1" description="Receive data channel N is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x90" size="4" name="I2S0_RCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FSD">
        <Enum name="0" start="0b0" description="Frame Sync is generated externally in Slave mode."/>
        <Enum name="1" start="0b1" description="Frame Sync is generated internally in Master mode."/>
      </BitField>
      <BitField start="1" size="1" name="FSP">
        <Enum name="0" start="0b0" description="Frame sync is active high."/>
        <Enum name="1" start="0b1" description="Frame sync is active low."/>
      </BitField>
      <BitField start="3" size="1" name="FSE">
        <Enum name="0" start="0b0" description="Frame sync asserts with the first bit of the frame."/>
        <Enum name="1" start="0b1" description="Frame sync asserts one bit before the first bit of the frame."/>
      </BitField>
      <BitField start="4" size="1" name="MF">
        <Enum name="0" start="0b0" description="LSB is received first."/>
        <Enum name="1" start="0b1" description="MSB is received first."/>
      </BitField>
      <BitField start="8" size="5" name="SYWD"/>
      <BitField start="16" size="1" name="FRSZ"/>
    </Register>
    <Register start="+0x94" size="4" name="I2S0_RCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="5" name="FBT"/>
      <BitField start="16" size="5" name="W0W"/>
      <BitField start="24" size="5" name="WNW"/>
    </Register>
    <Register start="+0xA0" size="4" name="I2S0_RDR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="RDR"/>
    </Register>
    <Register start="+0xE0" size="4" name="I2S0_RMR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="RWM">
        <Enum name="0" start="0b0" description="Word N is enabled."/>
        <Enum name="1" start="0b1" description="Word N is masked."/>
      </BitField>
    </Register>
    <Register start="+0x100" size="4" name="I2S0_MCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="2" name="MICS">
        <Enum name="00" start="0b00" description="MCLK divider input clock 0 selected."/>
        <Enum name="01" start="0b01" description="MCLK divider input clock 1 selected."/>
        <Enum name="10" start="0b10" description="MCLK divider input clock 2 selected."/>
        <Enum name="11" start="0b11" description="MCLK divider input clock 3 selected."/>
      </BitField>
      <BitField start="30" size="1" name="MOE">
        <Enum name="0" start="0b0" description="MCLK signal pin is configured as an input that bypasses the MCLK divider."/>
        <Enum name="1" start="0b1" description="MCLK signal pin is configured as an output from the MCLK divider and the MCLK divider is enabled."/>
      </BitField>
      <BitField start="31" size="1" name="DUF">
        <Enum name="0" start="0b0" description="MCLK divider ratio is not being updated currently."/>
        <Enum name="1" start="0b1" description="MCLK divider ratio is updating on-the-fly. Further updates to the MCLK divider ratio are blocked while this flag remains set."/>
      </BitField>
    </Register>
    <Register start="+0x104" size="4" name="I2S0_MDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="12" name="DIVIDE"/>
      <BitField start="12" size="8" name="FRACT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PIT" start="0x40037000">
    <Register start="+0" size="4" name="PIT_MCR" access="Read/Write" reset_value="0x2" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FRZ">
        <Enum name="0" start="0b0" description="Timers continue to run in Debug mode."/>
        <Enum name="1" start="0b1" description="Timers are stopped in Debug mode."/>
      </BitField>
      <BitField start="1" size="1" name="MDIS">
        <Enum name="0" start="0b0" description="Clock for standard PIT timers is enabled."/>
        <Enum name="1" start="0b1" description="Clock for standard PIT timers is disabled."/>
      </BitField>
    </Register>
    <Register start="+0xE0" size="4" name="PIT_LTMR64H" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTH"/>
    </Register>
    <Register start="+0xE4" size="4" name="PIT_LTMR64L" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LTL"/>
    </Register>
    <Register start="+0x100+0" size="4" name="PIT_LDVAL0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV"/>
    </Register>
    <Register start="+0x100+16" size="4" name="PIT_LDVAL1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSV"/>
    </Register>
    <Register start="+0x104+0" size="4" name="PIT_CVAL0" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL"/>
    </Register>
    <Register start="+0x104+16" size="4" name="PIT_CVAL1" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TVL"/>
    </Register>
    <Register start="+0x108+0" size="4" name="PIT_TCTRL0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="Timer n is disabled."/>
        <Enum name="1" start="0b1" description="Timer n is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled."/>
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set."/>
      </BitField>
      <BitField start="2" size="1" name="CHN">
        <Enum name="0" start="0b0" description="Timer is not chained."/>
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1."/>
      </BitField>
    </Register>
    <Register start="+0x108+16" size="4" name="PIT_TCTRL1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="Timer n is disabled."/>
        <Enum name="1" start="0b1" description="Timer n is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Interrupt requests from Timer n are disabled."/>
        <Enum name="1" start="0b1" description="Interrupt will be requested whenever TIF is set."/>
      </BitField>
      <BitField start="2" size="1" name="CHN">
        <Enum name="0" start="0b0" description="Timer is not chained."/>
        <Enum name="1" start="0b1" description="Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1."/>
      </BitField>
    </Register>
    <Register start="+0x10C+0" size="4" name="PIT_TFLG0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred."/>
        <Enum name="1" start="0b1" description="Timeout has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10C+16" size="4" name="PIT_TFLG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF">
        <Enum name="0" start="0b0" description="Timeout has not yet occurred."/>
        <Enum name="1" start="0b1" description="Timeout has occurred."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM0" start="0x40038000">
    <Register start="+0" size="4" name="TPM0_SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS">
        <Enum name="000" start="0b000" description="Divide by 1"/>
        <Enum name="001" start="0b001" description="Divide by 2"/>
        <Enum name="010" start="0b010" description="Divide by 4"/>
        <Enum name="011" start="0b011" description="Divide by 8"/>
        <Enum name="100" start="0b100" description="Divide by 16"/>
        <Enum name="101" start="0b101" description="Divide by 32"/>
        <Enum name="110" start="0b110" description="Divide by 64"/>
        <Enum name="111" start="0b111" description="Divide by 128"/>
      </BitField>
      <BitField start="3" size="2" name="CMOD">
        <Enum name="00" start="0b00" description="LPTPM counter is disabled"/>
        <Enum name="01" start="0b01" description="LPTPM counter increments on every LPTPM counter clock"/>
        <Enum name="10" start="0b10" description="LPTPM counter increments on rising edge of LPTPM_EXTCLK synchronized to the LPTPM counter clock"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="5" size="1" name="CPWMS">
        <Enum name="0" start="0b0" description="LPTPM counter operates in up counting mode."/>
        <Enum name="1" start="0b1" description="LPTPM counter operates in up-down counting mode."/>
      </BitField>
      <BitField start="6" size="1" name="TOIE">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request."/>
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one."/>
      </BitField>
      <BitField start="7" size="1" name="TOF">
        <Enum name="0" start="0b0" description="LPTPM counter has not overflowed."/>
        <Enum name="1" start="0b1" description="LPTPM counter has overflowed."/>
      </BitField>
      <BitField start="8" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disables DMA transfers."/>
        <Enum name="1" start="0b1" description="Enables DMA transfers."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TPM0_CNT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT"/>
    </Register>
    <Register start="+0x8" size="4" name="TPM0_MOD" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD"/>
    </Register>
    <Register start="+0xC+0" size="4" name="TPM0_C0SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="TPM0_C1SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+16" size="4" name="TPM0_C2SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+24" size="4" name="TPM0_C3SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+32" size="4" name="TPM0_C4SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+40" size="4" name="TPM0_C5SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="TPM0_C0V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+8" size="4" name="TPM0_C1V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+16" size="4" name="TPM0_C2V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+24" size="4" name="TPM0_C3V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+32" size="4" name="TPM0_C4V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+40" size="4" name="TPM0_C5V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x50" size="4" name="TPM0_STATUS" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="1" size="1" name="CH1F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CH2F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="CH3F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="4" size="1" name="CH4F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="5" size="1" name="CH5F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="8" size="1" name="TOF">
        <Enum name="0" start="0b0" description="LPTPM counter has not overflowed."/>
        <Enum name="1" start="0b1" description="LPTPM counter has overflowed."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="TPM0_CONF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN">
        <Enum name="0" start="0b0" description="Internal LPTPM counter continues in Doze mode."/>
        <Enum name="1" start="0b1" description="Internal LPTPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored."/>
      </BitField>
      <BitField start="6" size="2" name="DBGMODE">
        <Enum name="00" start="0b00" description="LPTPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored."/>
        <Enum name="11" start="0b11" description="LPTPM counter continues in debug mode."/>
      </BitField>
      <BitField start="9" size="1" name="GTBEEN">
        <Enum name="0" start="0b0" description="All channels use the internally generated LPTPM counter as their timebase"/>
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase"/>
      </BitField>
      <BitField start="16" size="1" name="CSOT">
        <Enum name="0" start="0b0" description="LPTPM counter starts to increment immediately, once it is enabled."/>
        <Enum name="1" start="0b1" description="LPTPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow."/>
      </BitField>
      <BitField start="17" size="1" name="CSOO">
        <Enum name="0" start="0b0" description="LPTPM counter continues incrementing or decrementing after overflow"/>
        <Enum name="1" start="0b1" description="LPTPM counter stops incrementing or decrementing after overflow."/>
      </BitField>
      <BitField start="18" size="1" name="CROT">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger"/>
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger"/>
      </BitField>
      <BitField start="24" size="4" name="TRGSEL"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM1" start="0x40039000">
    <Register start="+0" size="4" name="TPM1_SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS">
        <Enum name="000" start="0b000" description="Divide by 1"/>
        <Enum name="001" start="0b001" description="Divide by 2"/>
        <Enum name="010" start="0b010" description="Divide by 4"/>
        <Enum name="011" start="0b011" description="Divide by 8"/>
        <Enum name="100" start="0b100" description="Divide by 16"/>
        <Enum name="101" start="0b101" description="Divide by 32"/>
        <Enum name="110" start="0b110" description="Divide by 64"/>
        <Enum name="111" start="0b111" description="Divide by 128"/>
      </BitField>
      <BitField start="3" size="2" name="CMOD">
        <Enum name="00" start="0b00" description="LPTPM counter is disabled"/>
        <Enum name="01" start="0b01" description="LPTPM counter increments on every LPTPM counter clock"/>
        <Enum name="10" start="0b10" description="LPTPM counter increments on rising edge of LPTPM_EXTCLK synchronized to the LPTPM counter clock"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="5" size="1" name="CPWMS">
        <Enum name="0" start="0b0" description="LPTPM counter operates in up counting mode."/>
        <Enum name="1" start="0b1" description="LPTPM counter operates in up-down counting mode."/>
      </BitField>
      <BitField start="6" size="1" name="TOIE">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request."/>
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one."/>
      </BitField>
      <BitField start="7" size="1" name="TOF">
        <Enum name="0" start="0b0" description="LPTPM counter has not overflowed."/>
        <Enum name="1" start="0b1" description="LPTPM counter has overflowed."/>
      </BitField>
      <BitField start="8" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disables DMA transfers."/>
        <Enum name="1" start="0b1" description="Enables DMA transfers."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TPM1_CNT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT"/>
    </Register>
    <Register start="+0x8" size="4" name="TPM1_MOD" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD"/>
    </Register>
    <Register start="+0xC+0" size="4" name="TPM1_C0SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="TPM1_C1SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="TPM1_C0V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+8" size="4" name="TPM1_C1V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x50" size="4" name="TPM1_STATUS" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="1" size="1" name="CH1F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CH2F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="CH3F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="4" size="1" name="CH4F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="5" size="1" name="CH5F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="8" size="1" name="TOF">
        <Enum name="0" start="0b0" description="LPTPM counter has not overflowed."/>
        <Enum name="1" start="0b1" description="LPTPM counter has overflowed."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="TPM1_CONF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN">
        <Enum name="0" start="0b0" description="Internal LPTPM counter continues in Doze mode."/>
        <Enum name="1" start="0b1" description="Internal LPTPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored."/>
      </BitField>
      <BitField start="6" size="2" name="DBGMODE">
        <Enum name="00" start="0b00" description="LPTPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored."/>
        <Enum name="11" start="0b11" description="LPTPM counter continues in debug mode."/>
      </BitField>
      <BitField start="9" size="1" name="GTBEEN">
        <Enum name="0" start="0b0" description="All channels use the internally generated LPTPM counter as their timebase"/>
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase"/>
      </BitField>
      <BitField start="16" size="1" name="CSOT">
        <Enum name="0" start="0b0" description="LPTPM counter starts to increment immediately, once it is enabled."/>
        <Enum name="1" start="0b1" description="LPTPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow."/>
      </BitField>
      <BitField start="17" size="1" name="CSOO">
        <Enum name="0" start="0b0" description="LPTPM counter continues incrementing or decrementing after overflow"/>
        <Enum name="1" start="0b1" description="LPTPM counter stops incrementing or decrementing after overflow."/>
      </BitField>
      <BitField start="18" size="1" name="CROT">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger"/>
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger"/>
      </BitField>
      <BitField start="24" size="4" name="TRGSEL"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TPM2" start="0x4003A000">
    <Register start="+0" size="4" name="TPM2_SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="PS">
        <Enum name="000" start="0b000" description="Divide by 1"/>
        <Enum name="001" start="0b001" description="Divide by 2"/>
        <Enum name="010" start="0b010" description="Divide by 4"/>
        <Enum name="011" start="0b011" description="Divide by 8"/>
        <Enum name="100" start="0b100" description="Divide by 16"/>
        <Enum name="101" start="0b101" description="Divide by 32"/>
        <Enum name="110" start="0b110" description="Divide by 64"/>
        <Enum name="111" start="0b111" description="Divide by 128"/>
      </BitField>
      <BitField start="3" size="2" name="CMOD">
        <Enum name="00" start="0b00" description="LPTPM counter is disabled"/>
        <Enum name="01" start="0b01" description="LPTPM counter increments on every LPTPM counter clock"/>
        <Enum name="10" start="0b10" description="LPTPM counter increments on rising edge of LPTPM_EXTCLK synchronized to the LPTPM counter clock"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="5" size="1" name="CPWMS">
        <Enum name="0" start="0b0" description="LPTPM counter operates in up counting mode."/>
        <Enum name="1" start="0b1" description="LPTPM counter operates in up-down counting mode."/>
      </BitField>
      <BitField start="6" size="1" name="TOIE">
        <Enum name="0" start="0b0" description="Disable TOF interrupts. Use software polling or DMA request."/>
        <Enum name="1" start="0b1" description="Enable TOF interrupts. An interrupt is generated when TOF equals one."/>
      </BitField>
      <BitField start="7" size="1" name="TOF">
        <Enum name="0" start="0b0" description="LPTPM counter has not overflowed."/>
        <Enum name="1" start="0b1" description="LPTPM counter has overflowed."/>
      </BitField>
      <BitField start="8" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disables DMA transfers."/>
        <Enum name="1" start="0b1" description="Enables DMA transfers."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="TPM2_CNT" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNT"/>
    </Register>
    <Register start="+0x8" size="4" name="TPM2_MOD" access="Read/Write" reset_value="0xFFFF" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MOD"/>
    </Register>
    <Register start="+0xC+0" size="4" name="TPM2_C0SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0xC+8" size="4" name="TPM2_C1SC" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Disable DMA transfers."/>
        <Enum name="1" start="0b1" description="Enable DMA transfers."/>
      </BitField>
      <BitField start="2" size="1" name="ELSA"/>
      <BitField start="3" size="1" name="ELSB"/>
      <BitField start="4" size="1" name="MSA"/>
      <BitField start="5" size="1" name="MSB"/>
      <BitField start="6" size="1" name="CHIE">
        <Enum name="0" start="0b0" description="Disable channel interrupts."/>
        <Enum name="1" start="0b1" description="Enable channel interrupts."/>
      </BitField>
      <BitField start="7" size="1" name="CHF">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="TPM2_C0V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x10+8" size="4" name="TPM2_C1V" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="VAL"/>
    </Register>
    <Register start="+0x50" size="4" name="TPM2_STATUS" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CH0F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="1" size="1" name="CH1F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CH2F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="CH3F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="4" size="1" name="CH4F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="5" size="1" name="CH5F">
        <Enum name="0" start="0b0" description="No channel event has occurred."/>
        <Enum name="1" start="0b1" description="A channel event has occurred."/>
      </BitField>
      <BitField start="8" size="1" name="TOF">
        <Enum name="0" start="0b0" description="LPTPM counter has not overflowed."/>
        <Enum name="1" start="0b1" description="LPTPM counter has overflowed."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="TPM2_CONF" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="5" size="1" name="DOZEEN">
        <Enum name="0" start="0b0" description="Internal LPTPM counter continues in Doze mode."/>
        <Enum name="1" start="0b1" description="Internal LPTPM counter is paused and does not increment during Doze mode. Trigger inputs and input capture events are also ignored."/>
      </BitField>
      <BitField start="6" size="2" name="DBGMODE">
        <Enum name="00" start="0b00" description="LPTPM counter is paused and does not increment during debug mode. Trigger inputs and input capture events are also ignored."/>
        <Enum name="11" start="0b11" description="LPTPM counter continues in debug mode."/>
      </BitField>
      <BitField start="9" size="1" name="GTBEEN">
        <Enum name="0" start="0b0" description="All channels use the internally generated LPTPM counter as their timebase"/>
        <Enum name="1" start="0b1" description="All channels use an externally generated global timebase as their timebase"/>
      </BitField>
      <BitField start="16" size="1" name="CSOT">
        <Enum name="0" start="0b0" description="LPTPM counter starts to increment immediately, once it is enabled."/>
        <Enum name="1" start="0b1" description="LPTPM counter only starts to increment when it a rising edge on the selected input trigger is detected, after it has been enabled or after it has stopped due to overflow."/>
      </BitField>
      <BitField start="17" size="1" name="CSOO">
        <Enum name="0" start="0b0" description="LPTPM counter continues incrementing or decrementing after overflow"/>
        <Enum name="1" start="0b1" description="LPTPM counter stops incrementing or decrementing after overflow."/>
      </BitField>
      <BitField start="18" size="1" name="CROT">
        <Enum name="0" start="0b0" description="Counter is not reloaded due to a rising edge on the selected input trigger"/>
        <Enum name="1" start="0b1" description="Counter is reloaded when a rising edge is detected on the selected input trigger"/>
      </BitField>
      <BitField start="24" size="4" name="TRGSEL"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ADC0" start="0x4003B000">
    <Register start="+0+0" size="4" name="ADC0_SC1A" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input."/>
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]."/>
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]."/>
        <Enum name="11111" start="0b11111" description="Module is disabled."/>
      </BitField>
      <BitField start="5" size="1" name="DIFF">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected."/>
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion is not completed."/>
        <Enum name="1" start="0b1" description="Conversion is completed."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="ADC0_SC1B" access="Read/Write" reset_value="0x1F" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="ADCH">
        <Enum name="00000" start="0b00000" description="When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input."/>
        <Enum name="00001" start="0b00001" description="When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input."/>
        <Enum name="00010" start="0b00010" description="When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input."/>
        <Enum name="00011" start="0b00011" description="When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input."/>
        <Enum name="00100" start="0b00100" description="When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00101" start="0b00101" description="When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00110" start="0b00110" description="When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="00111" start="0b00111" description="When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01000" start="0b01000" description="When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01001" start="0b01001" description="When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01010" start="0b01010" description="When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01011" start="0b01011" description="When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01100" start="0b01100" description="When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01101" start="0b01101" description="When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01110" start="0b01110" description="When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="01111" start="0b01111" description="When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10000" start="0b10000" description="When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10001" start="0b10001" description="When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10010" start="0b10010" description="When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10011" start="0b10011" description="When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10100" start="0b10100" description="When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10101" start="0b10101" description="When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10110" start="0b10110" description="When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="10111" start="0b10111" description="When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved."/>
        <Enum name="11000" start="0b11000" description="Reserved."/>
        <Enum name="11001" start="0b11001" description="Reserved."/>
        <Enum name="11010" start="0b11010" description="When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input."/>
        <Enum name="11011" start="0b11011" description="When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input."/>
        <Enum name="11100" start="0b11100" description="Reserved."/>
        <Enum name="11101" start="0b11101" description="When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL]."/>
        <Enum name="11110" start="0b11110" description="When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL]."/>
        <Enum name="11111" start="0b11111" description="Module is disabled."/>
      </BitField>
      <BitField start="5" size="1" name="DIFF">
        <Enum name="0" start="0b0" description="Single-ended conversions and input channels are selected."/>
        <Enum name="1" start="0b1" description="Differential conversions and input channels are selected."/>
      </BitField>
      <BitField start="6" size="1" name="AIEN">
        <Enum name="0" start="0b0" description="Conversion complete interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Conversion complete interrupt is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="COCO">
        <Enum name="0" start="0b0" description="Conversion is not completed."/>
        <Enum name="1" start="0b1" description="Conversion is completed."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="ADC0_CFG1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADICLK">
        <Enum name="00" start="0b00" description="Bus clock"/>
        <Enum name="01" start="0b01" description="(Bus clock)/2"/>
        <Enum name="10" start="0b10" description="Alternate clock (ALTCLK)"/>
        <Enum name="11" start="0b11" description="Asynchronous clock (ADACK)"/>
      </BitField>
      <BitField start="2" size="2" name="MODE">
        <Enum name="00" start="0b00" description="When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output."/>
        <Enum name="01" start="0b01" description="When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output."/>
        <Enum name="10" start="0b10" description="When DIFF=0:It is single-ended 10-bit conversion ; when DIFF=1, it is differential 11-bit conversion with 2's complement output."/>
        <Enum name="11" start="0b11" description="When DIFF=0:It is single-ended 16-bit conversion; when DIFF=1, it is differential 16-bit conversion with 2's complement output."/>
      </BitField>
      <BitField start="4" size="1" name="ADLSMP">
        <Enum name="0" start="0b0" description="Short sample time."/>
        <Enum name="1" start="0b1" description="Long sample time."/>
      </BitField>
      <BitField start="5" size="2" name="ADIV">
        <Enum name="00" start="0b00" description="The divide ratio is 1 and the clock rate is input clock."/>
        <Enum name="01" start="0b01" description="The divide ratio is 2 and the clock rate is (input clock)/2."/>
        <Enum name="10" start="0b10" description="The divide ratio is 4 and the clock rate is (input clock)/4."/>
        <Enum name="11" start="0b11" description="The divide ratio is 8 and the clock rate is (input clock)/8."/>
      </BitField>
      <BitField start="7" size="1" name="ADLPC">
        <Enum name="0" start="0b0" description="Normal power configuration."/>
        <Enum name="1" start="0b1" description="Low-power configuration. The power is reduced at the expense of maximum clock speed."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="ADC0_CFG2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="ADLSTS">
        <Enum name="00" start="0b00" description="Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total."/>
        <Enum name="01" start="0b01" description="12 extra ADCK cycles; 16 ADCK cycles total sample time."/>
        <Enum name="10" start="0b10" description="6 extra ADCK cycles; 10 ADCK cycles total sample time."/>
        <Enum name="11" start="0b11" description="2 extra ADCK cycles; 6 ADCK cycles total sample time."/>
      </BitField>
      <BitField start="2" size="1" name="ADHSC">
        <Enum name="0" start="0b0" description="Normal conversion sequence selected."/>
        <Enum name="1" start="0b1" description="High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time."/>
      </BitField>
      <BitField start="3" size="1" name="ADACKEN">
        <Enum name="0" start="0b0" description="Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active."/>
        <Enum name="1" start="0b1" description="Asynchronous clock and clock output is enabled regardless of the state of the ADC."/>
      </BitField>
      <BitField start="4" size="1" name="MUXSEL">
        <Enum name="0" start="0b0" description="ADxxa channels are selected."/>
        <Enum name="1" start="0b1" description="ADxxb channels are selected."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="ADC0_RA" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x10+4" size="4" name="ADC0_RB" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="D"/>
    </Register>
    <Register start="+0x18+0" size="4" name="ADC0_CV1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV"/>
    </Register>
    <Register start="+0x18+4" size="4" name="ADC0_CV2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="CV"/>
    </Register>
    <Register start="+0x20" size="4" name="ADC0_SC2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="REFSEL">
        <Enum name="00" start="0b00" description="Default voltage reference pin pair, that is, external pins VREFH and VREFL"/>
        <Enum name="01" start="0b01" description="Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA is disabled."/>
        <Enum name="1" start="0b1" description="DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted."/>
      </BitField>
      <BitField start="3" size="1" name="ACREN">
        <Enum name="0" start="0b0" description="Range function disabled. Only CV1 is compared."/>
        <Enum name="1" start="0b1" description="Range function enabled. Both CV1 and CV2 are compared."/>
      </BitField>
      <BitField start="4" size="1" name="ACFGT">
        <Enum name="0" start="0b0" description="Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2."/>
        <Enum name="1" start="0b1" description="Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2."/>
      </BitField>
      <BitField start="5" size="1" name="ACFE">
        <Enum name="0" start="0b0" description="Compare function disabled."/>
        <Enum name="1" start="0b1" description="Compare function enabled."/>
      </BitField>
      <BitField start="6" size="1" name="ADTRG">
        <Enum name="0" start="0b0" description="Software trigger selected."/>
        <Enum name="1" start="0b1" description="Hardware trigger selected."/>
      </BitField>
      <BitField start="7" size="1" name="ADACT">
        <Enum name="0" start="0b0" description="Conversion not in progress."/>
        <Enum name="1" start="0b1" description="Conversion in progress."/>
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="ADC0_SC3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="AVGS">
        <Enum name="00" start="0b00" description="4 samples averaged."/>
        <Enum name="01" start="0b01" description="8 samples averaged."/>
        <Enum name="10" start="0b10" description="16 samples averaged."/>
        <Enum name="11" start="0b11" description="32 samples averaged."/>
      </BitField>
      <BitField start="2" size="1" name="AVGE">
        <Enum name="0" start="0b0" description="Hardware average function disabled."/>
        <Enum name="1" start="0b1" description="Hardware average function enabled."/>
      </BitField>
      <BitField start="3" size="1" name="ADCO">
        <Enum name="0" start="0b0" description="One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion."/>
        <Enum name="1" start="0b1" description="Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion."/>
      </BitField>
      <BitField start="6" size="1" name="CALF">
        <Enum name="0" start="0b0" description="Calibration completed normally."/>
        <Enum name="1" start="0b1" description="Calibration failed. ADC accuracy specifications are not guaranteed."/>
      </BitField>
      <BitField start="7" size="1" name="CAL"/>
    </Register>
    <Register start="+0x28" size="4" name="ADC0_OFS" access="Read/Write" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="OFS"/>
    </Register>
    <Register start="+0x2C" size="4" name="ADC0_PG" access="Read/Write" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="PG"/>
    </Register>
    <Register start="+0x30" size="4" name="ADC0_MG" access="Read/Write" reset_value="0x8200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="MG"/>
    </Register>
    <Register start="+0x34" size="4" name="ADC0_CLPD" access="Read/Write" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPD"/>
    </Register>
    <Register start="+0x38" size="4" name="ADC0_CLPS" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLPS"/>
    </Register>
    <Register start="+0x3C" size="4" name="ADC0_CLP4" access="Read/Write" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLP4"/>
    </Register>
    <Register start="+0x40" size="4" name="ADC0_CLP3" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLP3"/>
    </Register>
    <Register start="+0x44" size="4" name="ADC0_CLP2" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLP2"/>
    </Register>
    <Register start="+0x48" size="4" name="ADC0_CLP1" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLP1"/>
    </Register>
    <Register start="+0x4C" size="4" name="ADC0_CLP0" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLP0"/>
    </Register>
    <Register start="+0x54" size="4" name="ADC0_CLMD" access="Read/Write" reset_value="0xA" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMD"/>
    </Register>
    <Register start="+0x58" size="4" name="ADC0_CLMS" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLMS"/>
    </Register>
    <Register start="+0x5C" size="4" name="ADC0_CLM4" access="Read/Write" reset_value="0x200" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="10" name="CLM4"/>
    </Register>
    <Register start="+0x60" size="4" name="ADC0_CLM3" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="9" name="CLM3"/>
    </Register>
    <Register start="+0x64" size="4" name="ADC0_CLM2" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="CLM2"/>
    </Register>
    <Register start="+0x68" size="4" name="ADC0_CLM1" access="Read/Write" reset_value="0x40" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="7" name="CLM1"/>
    </Register>
    <Register start="+0x6C" size="4" name="ADC0_CLM0" access="Read/Write" reset_value="0x20" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="CLM0"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RTC" start="0x4003D000">
    <Register start="+0" size="4" name="RTC_TSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TSR"/>
    </Register>
    <Register start="+0x4" size="4" name="RTC_TPR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TPR"/>
    </Register>
    <Register start="+0x8" size="4" name="RTC_TAR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAR"/>
    </Register>
    <Register start="+0xC" size="4" name="RTC_TCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="TCR">
        <Enum name="10000000" start="0b10000000" description="Time Prescaler Register overflows every 32896 clock cycles."/>
        <Enum name="11111111" start="0b11111111" description="Time Prescaler Register overflows every 32769 clock cycles."/>
        <Enum name="0" start="0b0" description="Time Prescaler Register overflows every 32768 clock cycles."/>
        <Enum name="1" start="0b1" description="Time Prescaler Register overflows every 32767 clock cycles."/>
        <Enum name="1111111" start="0b1111111" description="Time Prescaler Register overflows every 32641 clock cycles."/>
      </BitField>
      <BitField start="8" size="8" name="CIR"/>
      <BitField start="16" size="8" name="TCV"/>
      <BitField start="24" size="8" name="CIC"/>
    </Register>
    <Register start="+0x10" size="4" name="RTC_CR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="SWR">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="Resets all RTC registers except for the SWR bit . The SWR bit is cleared by POR and by software explicitly clearing it."/>
      </BitField>
      <BitField start="1" size="1" name="WPE">
        <Enum name="0" start="0b0" description="Wakeup pin is disabled."/>
        <Enum name="1" start="0b1" description="Wakeup pin is enabled and wakeup pin asserts if the RTC interrupt asserts or the wakeup pin is turned on."/>
      </BitField>
      <BitField start="2" size="1" name="SUP">
        <Enum name="0" start="0b0" description="Non-supervisor mode write accesses are not supported and generate a bus error."/>
        <Enum name="1" start="0b1" description="Non-supervisor mode write accesses are supported."/>
      </BitField>
      <BitField start="3" size="1" name="UM">
        <Enum name="0" start="0b0" description="Registers cannot be written when locked."/>
        <Enum name="1" start="0b1" description="Registers can be written when locked under limited conditions."/>
      </BitField>
      <BitField start="8" size="1" name="OSCE">
        <Enum name="0" start="0b0" description="32.768 kHz oscillator is disabled."/>
        <Enum name="1" start="0b1" description="32.768 kHz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.768 kHz clock time to stabilize."/>
      </BitField>
      <BitField start="9" size="1" name="CLKO">
        <Enum name="0" start="0b0" description="The 32 kHz clock is output to other peripherals."/>
        <Enum name="1" start="0b1" description="The 32 kHz clock is not output to other peripherals."/>
      </BitField>
      <BitField start="10" size="1" name="SC16P">
        <Enum name="0" start="0b0" description="Disable the load."/>
        <Enum name="1" start="0b1" description="Enable the additional load."/>
      </BitField>
      <BitField start="11" size="1" name="SC8P">
        <Enum name="0" start="0b0" description="Disable the load."/>
        <Enum name="1" start="0b1" description="Enable the additional load."/>
      </BitField>
      <BitField start="12" size="1" name="SC4P">
        <Enum name="0" start="0b0" description="Disable the load."/>
        <Enum name="1" start="0b1" description="Enable the additional load."/>
      </BitField>
      <BitField start="13" size="1" name="SC2P">
        <Enum name="0" start="0b0" description="Disable the load."/>
        <Enum name="1" start="0b1" description="Enable the additional load."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="RTC_SR" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIF">
        <Enum name="0" start="0b0" description="Time is valid."/>
        <Enum name="1" start="0b1" description="Time is invalid and time counter is read as zero."/>
      </BitField>
      <BitField start="1" size="1" name="TOF">
        <Enum name="0" start="0b0" description="Time overflow has not occurred."/>
        <Enum name="1" start="0b1" description="Time overflow has occurred and time counter is read as zero."/>
      </BitField>
      <BitField start="2" size="1" name="TAF">
        <Enum name="0" start="0b0" description="Time alarm has not occurred."/>
        <Enum name="1" start="0b1" description="Time alarm has occurred."/>
      </BitField>
      <BitField start="4" size="1" name="TCE">
        <Enum name="0" start="0b0" description="Time counter is disabled."/>
        <Enum name="1" start="0b1" description="Time counter is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x18" size="4" name="RTC_LR" access="Read/Write" reset_value="0xFF" reset_mask="0xFFFFFFFF">
      <BitField start="3" size="1" name="TCL">
        <Enum name="0" start="0b0" description="Time Compensation Register is locked and writes are ignored."/>
        <Enum name="1" start="0b1" description="Time Compensation Register is not locked and writes complete as normal."/>
      </BitField>
      <BitField start="4" size="1" name="CRL">
        <Enum name="0" start="0b0" description="Control Register is locked and writes are ignored."/>
        <Enum name="1" start="0b1" description="Control Register is not locked and writes complete as normal."/>
      </BitField>
      <BitField start="5" size="1" name="SRL">
        <Enum name="0" start="0b0" description="Status Register is locked and writes are ignored."/>
        <Enum name="1" start="0b1" description="Status Register is not locked and writes complete as normal."/>
      </BitField>
      <BitField start="6" size="1" name="LRL">
        <Enum name="0" start="0b0" description="Lock Register is locked and writes are ignored."/>
        <Enum name="1" start="0b1" description="Lock Register is not locked and writes complete as normal."/>
      </BitField>
    </Register>
    <Register start="+0x1C" size="4" name="RTC_IER" access="Read/Write" reset_value="0x7" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TIIE">
        <Enum name="0" start="0b0" description="Time invalid flag does not generate an interrupt."/>
        <Enum name="1" start="0b1" description="Time invalid flag does generate an interrupt."/>
      </BitField>
      <BitField start="1" size="1" name="TOIE">
        <Enum name="0" start="0b0" description="Time overflow flag does not generate an interrupt."/>
        <Enum name="1" start="0b1" description="Time overflow flag does generate an interrupt."/>
      </BitField>
      <BitField start="2" size="1" name="TAIE">
        <Enum name="0" start="0b0" description="Time alarm flag does not generate an interrupt."/>
        <Enum name="1" start="0b1" description="Time alarm flag does generate an interrupt."/>
      </BitField>
      <BitField start="4" size="1" name="TSIE">
        <Enum name="0" start="0b0" description="Seconds interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Seconds interrupt is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="WPON">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="If the wakeup pin is enabled, then the wakeup pin will assert."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="DAC0" start="0x4003F000">
    <Register start="+0+0" size="1" name="DAC0_DAT0L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0"/>
    </Register>
    <Register start="+0+2" size="1" name="DAC0_DAT1L" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA0"/>
    </Register>
    <Register start="+0x1+0" size="1" name="DAC0_DAT0H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1"/>
    </Register>
    <Register start="+0x1+2" size="1" name="DAC0_DAT1H" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="DATA1"/>
    </Register>
    <Register start="+0x20" size="1" name="DAC0_SR" access="Read/Write" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFRPBF">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not equal to C2[DACBFUP]."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is equal to C2[DACBFUP]."/>
      </BitField>
      <BitField start="1" size="1" name="DACBFRPTF">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer is not zero."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer is zero."/>
      </BitField>
    </Register>
    <Register start="+0x21" size="1" name="DAC0_C0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBBIEN">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer bottom flag interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer bottom flag interrupt is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="DACBTIEN">
        <Enum name="0" start="0b0" description="The DAC buffer read pointer top flag interrupt is disabled."/>
        <Enum name="1" start="0b1" description="The DAC buffer read pointer top flag interrupt is enabled."/>
      </BitField>
      <BitField start="3" size="1" name="LPEN">
        <Enum name="0" start="0b0" description="High-Power mode"/>
        <Enum name="1" start="0b1" description="Low-Power mode"/>
      </BitField>
      <BitField start="4" size="1" name="DACSWTRG">
        <Enum name="0" start="0b0" description="The DAC soft trigger is not valid."/>
        <Enum name="1" start="0b1" description="The DAC soft trigger is valid."/>
      </BitField>
      <BitField start="5" size="1" name="DACTRGSEL">
        <Enum name="0" start="0b0" description="The DAC hardware trigger is selected."/>
        <Enum name="1" start="0b1" description="The DAC software trigger is selected."/>
      </BitField>
      <BitField start="6" size="1" name="DACRFS">
        <Enum name="0" start="0b0" description="The DAC selects DACREF_1 as the reference voltage."/>
        <Enum name="1" start="0b1" description="The DAC selects DACREF_2 as the reference voltage."/>
      </BitField>
      <BitField start="7" size="1" name="DACEN">
        <Enum name="0" start="0b0" description="The DAC system is disabled."/>
        <Enum name="1" start="0b1" description="The DAC system is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="DAC0_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFEN">
        <Enum name="0" start="0b0" description="Buffer read pointer is disabled. The converted data is always the first word of the buffer."/>
        <Enum name="1" start="0b1" description="Buffer read pointer is enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer."/>
      </BitField>
      <BitField start="2" size="1" name="DACBFMD">
        <Enum name="0" start="0b0" description="Normal mode"/>
        <Enum name="1" start="0b1" description="One-Time Scan mode"/>
      </BitField>
      <BitField start="7" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA is disabled."/>
        <Enum name="1" start="0b1" description="DMA is enabled. When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time."/>
      </BitField>
    </Register>
    <Register start="+0x23" size="1" name="DAC0_C2" access="Read/Write" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="1" name="DACBFUP"/>
      <BitField start="4" size="1" name="DACBFRP"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LPTMR0" start="0x40040000">
    <Register start="+0" size="4" name="LPTMR0_CSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="TEN">
        <Enum name="0" start="0b0" description="LPTMR is disabled and internal logic is reset."/>
        <Enum name="1" start="0b1" description="LPTMR is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="TMS">
        <Enum name="0" start="0b0" description="Time Counter mode."/>
        <Enum name="1" start="0b1" description="Pulse Counter mode."/>
      </BitField>
      <BitField start="2" size="1" name="TFC">
        <Enum name="0" start="0b0" description="CNR is reset whenever TCF is set."/>
        <Enum name="1" start="0b1" description="CNR is reset on overflow."/>
      </BitField>
      <BitField start="3" size="1" name="TPP">
        <Enum name="0" start="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge."/>
        <Enum name="1" start="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge."/>
      </BitField>
      <BitField start="4" size="2" name="TPS">
        <Enum name="00" start="0b00" description="Pulse counter input 0 is selected."/>
        <Enum name="01" start="0b01" description="Pulse counter input 1 is selected."/>
        <Enum name="10" start="0b10" description="Pulse counter input 2 is selected."/>
        <Enum name="11" start="0b11" description="Pulse counter input 3 is selected."/>
      </BitField>
      <BitField start="6" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Timer interrupt disabled."/>
        <Enum name="1" start="0b1" description="Timer interrupt enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TCF">
        <Enum name="0" start="0b0" description="The value of CNR is not equal to CMR and increments."/>
        <Enum name="1" start="0b1" description="The value of CNR is equal to CMR and increments."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LPTMR0_PSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="PCS">
        <Enum name="00" start="0b00" description="Prescaler/glitch filter clock 0 selected."/>
        <Enum name="01" start="0b01" description="Prescaler/glitch filter clock 1 selected."/>
        <Enum name="10" start="0b10" description="Prescaler/glitch filter clock 2 selected."/>
        <Enum name="11" start="0b11" description="Prescaler/glitch filter clock 3 selected."/>
      </BitField>
      <BitField start="2" size="1" name="PBYP">
        <Enum name="0" start="0b0" description="Prescaler/glitch filter is enabled."/>
        <Enum name="1" start="0b1" description="Prescaler/glitch filter is bypassed."/>
      </BitField>
      <BitField start="3" size="4" name="PRESCALE">
        <Enum name="0000" start="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration."/>
        <Enum name="0001" start="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges."/>
        <Enum name="0010" start="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges."/>
        <Enum name="0011" start="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges."/>
        <Enum name="0100" start="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges."/>
        <Enum name="0101" start="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges."/>
        <Enum name="0110" start="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges."/>
        <Enum name="0111" start="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges."/>
        <Enum name="1000" start="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges."/>
        <Enum name="1001" start="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges."/>
        <Enum name="1010" start="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges."/>
        <Enum name="1011" start="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges."/>
        <Enum name="1100" start="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges."/>
        <Enum name="1101" start="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges."/>
        <Enum name="1110" start="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges."/>
        <Enum name="1111" start="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LPTMR0_CMR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COMPARE"/>
    </Register>
    <Register start="+0xC" size="4" name="LPTMR0_CNR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="COUNTER"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="TSI0" start="0x40045000">
    <Register start="+0" size="4" name="TSI0_GENCS" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="1" size="1" name="CURSW">
        <Enum name="0" start="0b0" description="The current source pair are not swapped."/>
        <Enum name="1" start="0b1" description="The current source pair are swapped."/>
      </BitField>
      <BitField start="2" size="1" name="EOSF">
        <Enum name="0" start="0b0" description="Scan not complete."/>
        <Enum name="1" start="0b1" description="Scan complete."/>
      </BitField>
      <BitField start="3" size="1" name="SCNIP">
        <Enum name="0" start="0b0" description="No scan in progress."/>
        <Enum name="1" start="0b1" description="Scan in progress."/>
      </BitField>
      <BitField start="4" size="1" name="STM">
        <Enum name="0" start="0b0" description="Software trigger scan."/>
        <Enum name="1" start="0b1" description="Hardware trigger scan."/>
      </BitField>
      <BitField start="5" size="1" name="STPE">
        <Enum name="0" start="0b0" description="TSI is disabled when MCU goes into low power mode."/>
        <Enum name="1" start="0b1" description="Allows TSI to continue running in all low power modes."/>
      </BitField>
      <BitField start="6" size="1" name="TSIIEN">
        <Enum name="0" start="0b0" description="TSI interrupt is disabled."/>
        <Enum name="1" start="0b1" description="TSI interrupt is enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TSIEN">
        <Enum name="0" start="0b0" description="TSI module disabled."/>
        <Enum name="1" start="0b1" description="TSI module enabled."/>
      </BitField>
      <BitField start="8" size="5" name="NSCN">
        <Enum name="00000" start="0b00000" description="Once per electrode"/>
        <Enum name="00001" start="0b00001" description="Twice per electrode"/>
        <Enum name="00010" start="0b00010" description="3 times per electrode"/>
        <Enum name="00011" start="0b00011" description="4 times per electrode"/>
        <Enum name="00100" start="0b00100" description="5 times per electrode"/>
        <Enum name="00101" start="0b00101" description="6 times per electrode"/>
        <Enum name="00110" start="0b00110" description="7 times per electrode"/>
        <Enum name="00111" start="0b00111" description="8 times per electrode"/>
        <Enum name="01000" start="0b01000" description="9 times per electrode"/>
        <Enum name="01001" start="0b01001" description="10 times per electrode"/>
        <Enum name="01010" start="0b01010" description="11 times per electrode"/>
        <Enum name="01011" start="0b01011" description="12 times per electrode"/>
        <Enum name="01100" start="0b01100" description="13 times per electrode"/>
        <Enum name="01101" start="0b01101" description="14 times per electrode"/>
        <Enum name="01110" start="0b01110" description="15 times per electrode"/>
        <Enum name="01111" start="0b01111" description="16 times per electrode"/>
        <Enum name="10000" start="0b10000" description="17 times per electrode"/>
        <Enum name="10001" start="0b10001" description="18 times per electrode"/>
        <Enum name="10010" start="0b10010" description="19 times per electrode"/>
        <Enum name="10011" start="0b10011" description="20 times per electrode"/>
        <Enum name="10100" start="0b10100" description="21 times per electrode"/>
        <Enum name="10101" start="0b10101" description="22 times per electrode"/>
        <Enum name="10110" start="0b10110" description="23 times per electrode"/>
        <Enum name="10111" start="0b10111" description="24 times per electrode"/>
        <Enum name="11000" start="0b11000" description="25 times per electrode"/>
        <Enum name="11001" start="0b11001" description="26 times per electrode"/>
        <Enum name="11010" start="0b11010" description="27 times per electrode"/>
        <Enum name="11011" start="0b11011" description="28 times per electrode"/>
        <Enum name="11100" start="0b11100" description="29 times per electrode"/>
        <Enum name="11101" start="0b11101" description="30 times per electrode"/>
        <Enum name="11110" start="0b11110" description="31 times per electrode"/>
        <Enum name="11111" start="0b11111" description="32 times per electrode"/>
      </BitField>
      <BitField start="13" size="3" name="PS">
        <Enum name="000" start="0b000" description="Electrode Oscillator Frequency divided by 1"/>
        <Enum name="001" start="0b001" description="Electrode Oscillator Frequency divided by 2"/>
        <Enum name="010" start="0b010" description="Electrode Oscillator Frequency divided by 4"/>
        <Enum name="011" start="0b011" description="Electrode Oscillator Frequency divided by 8"/>
        <Enum name="100" start="0b100" description="Electrode Oscillator Frequency divided by 16"/>
        <Enum name="101" start="0b101" description="Electrode Oscillator Frequency divided by 32"/>
        <Enum name="110" start="0b110" description="Electrode Oscillator Frequency divided by 64"/>
        <Enum name="111" start="0b111" description="Electrode Oscillator Frequency divided by 128"/>
      </BitField>
      <BitField start="16" size="3" name="EXTCHRG">
        <Enum name="000" start="0b000" description="500 nA."/>
        <Enum name="001" start="0b001" description="1 &#xce;&#xbc;A."/>
        <Enum name="010" start="0b010" description="2 &#xce;&#xbc;A."/>
        <Enum name="011" start="0b011" description="4 &#xce;&#xbc;A."/>
        <Enum name="100" start="0b100" description="8 &#xce;&#xbc;A."/>
        <Enum name="101" start="0b101" description="16 &#xce;&#xbc;A."/>
        <Enum name="110" start="0b110" description="32 &#xce;&#xbc;A."/>
        <Enum name="111" start="0b111" description="64 &#xce;&#xbc;A."/>
      </BitField>
      <BitField start="19" size="2" name="DVOLT">
        <Enum name="00" start="0b00" description="DV = 1.03 V; VP = 1.33 V; Vm = 0.30 V."/>
        <Enum name="01" start="0b01" description="DV = 0.73 V; VP = 1.18 V; Vm = 0.45 V."/>
        <Enum name="10" start="0b10" description="DV = 0.43 V; VP = 1.03 V; Vm = 0.60 V."/>
        <Enum name="11" start="0b11" description="DV = 0.29 V; VP = 0.95 V; Vm = 0.67 V."/>
      </BitField>
      <BitField start="21" size="3" name="REFCHRG">
        <Enum name="000" start="0b000" description="500 nA."/>
        <Enum name="001" start="0b001" description="1 &#xce;&#xbc;A."/>
        <Enum name="010" start="0b010" description="2 &#xce;&#xbc;A."/>
        <Enum name="011" start="0b011" description="4 &#xce;&#xbc;A."/>
        <Enum name="100" start="0b100" description="8 &#xce;&#xbc;A."/>
        <Enum name="101" start="0b101" description="16 &#xce;&#xbc;A."/>
        <Enum name="110" start="0b110" description="32 &#xce;&#xbc;A."/>
        <Enum name="111" start="0b111" description="64 &#xce;&#xbc;A."/>
      </BitField>
      <BitField start="24" size="4" name="MODE">
        <Enum name="0000" start="0b0000" description="Set TSI in capacitive sensing(non-noise detection) mode."/>
        <Enum name="0100" start="0b0100" description="Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is disabled."/>
        <Enum name="1000" start="0b1000" description="Set TSI analog to work in single threshold noise detection mode and the frequency limitation circuit is enabled to work in higher frequencies operations."/>
        <Enum name="1100" start="0b1100" description="Set TSI analog to work in automatic noise detection mode."/>
      </BitField>
      <BitField start="28" size="1" name="ESOR">
        <Enum name="0" start="0b0" description="Out-of-range interrupt is allowed."/>
        <Enum name="1" start="0b1" description="End-of-scan interrupt is allowed."/>
      </BitField>
      <BitField start="31" size="1" name="OUTRGF"/>
    </Register>
    <Register start="+0x4" size="4" name="TSI0_DATA" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="TSICNT"/>
      <BitField start="22" size="1" name="SWTS">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="Start a scan to determine which channel is specified by TSI_DATA[TSICH]."/>
      </BitField>
      <BitField start="23" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="Interrupt is selected when the interrupt enable bit is set and the corresponding TSI events assert."/>
        <Enum name="1" start="0b1" description="DMA transfer request is selected when the interrupt enable bit is set and the corresponding TSI events assert."/>
      </BitField>
      <BitField start="28" size="4" name="TSICH">
        <Enum name="0000" start="0b0000" description="Channel 0."/>
        <Enum name="0001" start="0b0001" description="Channel 1."/>
        <Enum name="0010" start="0b0010" description="Channel 2."/>
        <Enum name="0011" start="0b0011" description="Channel 3."/>
        <Enum name="0100" start="0b0100" description="Channel 4."/>
        <Enum name="0101" start="0b0101" description="Channel 5."/>
        <Enum name="0110" start="0b0110" description="Channel 6."/>
        <Enum name="0111" start="0b0111" description="Channel 7."/>
        <Enum name="1000" start="0b1000" description="Channel 8."/>
        <Enum name="1001" start="0b1001" description="Channel 9."/>
        <Enum name="1010" start="0b1010" description="Channel 10."/>
        <Enum name="1011" start="0b1011" description="Channel 11."/>
        <Enum name="1100" start="0b1100" description="Channel 12."/>
        <Enum name="1101" start="0b1101" description="Channel 13."/>
        <Enum name="1110" start="0b1110" description="Channel 14."/>
        <Enum name="1111" start="0b1111" description="Channel 15."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="TSI0_TSHD" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="THRESL"/>
      <BitField start="16" size="16" name="THRESH"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SIM" start="0x40047000">
    <Register start="+0" size="4" name="SIM_SOPT1" access="Read/Write" reset_value="0x80000000" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="2" name="OSC32KSEL">
        <Enum name="00" start="0b00" description="System oscillator (OSC32KCLK)"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="RTC_CLKIN"/>
        <Enum name="11" start="0b11" description="LPO 1kHz"/>
      </BitField>
      <BitField start="29" size="1" name="USBVSTBY">
        <Enum name="0" start="0b0" description="USB voltage regulator not in standby during VLPR and VLPW modes."/>
        <Enum name="1" start="0b1" description="USB voltage regulator in standby during VLPR and VLPW modes."/>
      </BitField>
      <BitField start="30" size="1" name="USBSSTBY">
        <Enum name="0" start="0b0" description="USB voltage regulator not in standby during Stop, VLPS, LLS and VLLS modes."/>
        <Enum name="1" start="0b1" description="USB voltage regulator in standby during Stop, VLPS, LLS and VLLS modes."/>
      </BitField>
      <BitField start="31" size="1" name="USBREGEN">
        <Enum name="0" start="0b0" description="USB voltage regulator is disabled."/>
        <Enum name="1" start="0b1" description="USB voltage regulator is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="SIM_SOPT1CFG" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="24" size="1" name="URWE">
        <Enum name="0" start="0b0" description="SOPT1 USBREGEN cannot be written."/>
        <Enum name="1" start="0b1" description="SOPT1 USBREGEN can be written."/>
      </BitField>
      <BitField start="25" size="1" name="UVSWE">
        <Enum name="0" start="0b0" description="SOPT1 USBVSTB cannot be written."/>
        <Enum name="1" start="0b1" description="SOPT1 USBVSTB can be written."/>
      </BitField>
      <BitField start="26" size="1" name="USSWE">
        <Enum name="0" start="0b0" description="SOPT1 USBSSTB cannot be written."/>
        <Enum name="1" start="0b1" description="SOPT1 USBSSTB can be written."/>
      </BitField>
    </Register>
    <Register start="+0x1004" size="4" name="SIM_SOPT2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="4" size="1" name="RTCCLKOUTSEL">
        <Enum name="0" start="0b0" description="RTC 1 Hz clock is output on the RTC_CLKOUT pin."/>
        <Enum name="1" start="0b1" description="OSCERCLK clock is output on the RTC_CLKOUT pin."/>
      </BitField>
      <BitField start="5" size="3" name="CLKOUTSEL">
        <Enum name="000" start="0b000" description="Reserved"/>
        <Enum name="001" start="0b001" description="Reserved"/>
        <Enum name="010" start="0b010" description="Bus clock"/>
        <Enum name="011" start="0b011" description="LPO clock (1 kHz)"/>
        <Enum name="100" start="0b100" description="MCGIRCLK"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="OSCERCLK"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="16" size="1" name="PLLFLLSEL">
        <Enum name="0" start="0b0" description="MCGFLLCLK clock"/>
        <Enum name="1" start="0b1" description="MCGPLLCLK clock with fixed divide by two"/>
      </BitField>
      <BitField start="18" size="1" name="USBSRC">
        <Enum name="0" start="0b0" description="External bypass clock (USB_CLKIN)."/>
        <Enum name="1" start="0b1" description="MCGPLLCLK/2 or MCGFLLCLK clock"/>
      </BitField>
      <BitField start="24" size="2" name="TPMSRC">
        <Enum name="00" start="0b00" description="Clock disabled"/>
        <Enum name="01" start="0b01" description="MCGFLLCLK clock or MCGPLLCLK/2"/>
        <Enum name="10" start="0b10" description="OSCERCLK clock"/>
        <Enum name="11" start="0b11" description="MCGIRCLK clock"/>
      </BitField>
      <BitField start="26" size="2" name="UART0SRC">
        <Enum name="00" start="0b00" description="Clock disabled"/>
        <Enum name="01" start="0b01" description="MCGFLLCLK clock or MCGPLLCLK/2 clock"/>
        <Enum name="10" start="0b10" description="OSCERCLK clock"/>
        <Enum name="11" start="0b11" description="MCGIRCLK clock"/>
      </BitField>
    </Register>
    <Register start="+0x100C" size="4" name="SIM_SOPT4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="18" size="2" name="TPM1CH0SRC">
        <Enum name="00" start="0b00" description="TPM1_CH0 signal"/>
        <Enum name="01" start="0b01" description="CMP0 output"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="USB start of frame pulse"/>
      </BitField>
      <BitField start="20" size="1" name="TPM2CH0SRC">
        <Enum name="0" start="0b0" description="TPM2_CH0 signal"/>
        <Enum name="1" start="0b1" description="CMP0 output"/>
      </BitField>
      <BitField start="24" size="1" name="TPM0CLKSEL">
        <Enum name="0" start="0b0" description="TPM0 external clock driven by TPM_CLKIN0 pin."/>
        <Enum name="1" start="0b1" description="TPM0 external clock driven by TPM_CLKIN1 pin."/>
      </BitField>
      <BitField start="25" size="1" name="TPM1CLKSEL">
        <Enum name="0" start="0b0" description="TPM1 external clock driven by TPM_CLKIN0 pin."/>
        <Enum name="1" start="0b1" description="TPM1 external clock driven by TPM_CLKIN1 pin."/>
      </BitField>
      <BitField start="26" size="1" name="TPM2CLKSEL">
        <Enum name="0" start="0b0" description="TPM2 external clock driven by TPM_CLKIN0 pin."/>
        <Enum name="1" start="0b1" description="TPM2 external clock driven by TPM_CLKIN1 pin."/>
      </BitField>
    </Register>
    <Register start="+0x1010" size="4" name="SIM_SOPT5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="2" name="UART0TXSRC">
        <Enum name="00" start="0b00" description="UART0_TX pin"/>
        <Enum name="01" start="0b01" description="UART0_TX pin modulated with TPM1 channel 0 output"/>
        <Enum name="10" start="0b10" description="UART0_TX pin modulated with TPM2 channel 0 output"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="1" name="UART0RXSRC">
        <Enum name="0" start="0b0" description="UART0_RX pin"/>
        <Enum name="1" start="0b1" description="CMP0 output"/>
      </BitField>
      <BitField start="4" size="2" name="UART1TXSRC">
        <Enum name="00" start="0b00" description="UART1_TX pin"/>
        <Enum name="01" start="0b01" description="UART1_TX pin modulated with TPM1 channel 0 output"/>
        <Enum name="10" start="0b10" description="UART1_TX pin modulated with TPM2 channel 0 output"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="6" size="1" name="UART1RXSRC">
        <Enum name="0" start="0b0" description="UART1_RX pin"/>
        <Enum name="1" start="0b1" description="CMP0 output"/>
      </BitField>
      <BitField start="16" size="1" name="UART0ODE">
        <Enum name="0" start="0b0" description="Open drain is disabled on UART0"/>
        <Enum name="1" start="0b1" description="Open drain is enabled on UART0"/>
      </BitField>
      <BitField start="17" size="1" name="UART1ODE">
        <Enum name="0" start="0b0" description="Open drain is disabled on UART1"/>
        <Enum name="1" start="0b1" description="Open drain is enabled on UART1"/>
      </BitField>
      <BitField start="18" size="1" name="UART2ODE">
        <Enum name="0" start="0b0" description="Open drain is disabled on UART2"/>
        <Enum name="1" start="0b1" description="Open drain is enabled on UART2"/>
      </BitField>
    </Register>
    <Register start="+0x1018" size="4" name="SIM_SOPT7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="ADC0TRGSEL">
        <Enum name="0000" start="0b0000" description="External trigger pin input (EXTRG_IN)"/>
        <Enum name="0001" start="0b0001" description="CMP0 output"/>
        <Enum name="0010" start="0b0010" description="Reserved"/>
        <Enum name="0011" start="0b0011" description="Reserved"/>
        <Enum name="0100" start="0b0100" description="PIT trigger 0"/>
        <Enum name="0101" start="0b0101" description="PIT trigger 1"/>
        <Enum name="0110" start="0b0110" description="Reserved"/>
        <Enum name="0111" start="0b0111" description="Reserved"/>
        <Enum name="1000" start="0b1000" description="TPM0 overflow"/>
        <Enum name="1001" start="0b1001" description="TPM1 overflow"/>
        <Enum name="1010" start="0b1010" description="TPM2 overflow"/>
        <Enum name="1011" start="0b1011" description="Reserved"/>
        <Enum name="1100" start="0b1100" description="RTC alarm"/>
        <Enum name="1101" start="0b1101" description="RTC seconds"/>
        <Enum name="1110" start="0b1110" description="LPTMR0 trigger"/>
        <Enum name="1111" start="0b1111" description="Reserved"/>
      </BitField>
      <BitField start="4" size="1" name="ADC0PRETRGSEL">
        <Enum name="0" start="0b0" description="Pre-trigger A"/>
        <Enum name="1" start="0b1" description="Pre-trigger B"/>
      </BitField>
      <BitField start="7" size="1" name="ADC0ALTTRGEN">
        <Enum name="0" start="0b0" description="TPM1 channel 0 (A) and channel 1 (B) triggers selected for ADC0."/>
        <Enum name="1" start="0b1" description="Alternate trigger selected for ADC0."/>
      </BitField>
    </Register>
    <Register start="+0x1024" size="4" name="SIM_SDID" access="ReadOnly" reset_value="0x100580" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="PINID">
        <Enum name="0000" start="0b0000" description="16-pin"/>
        <Enum name="0001" start="0b0001" description="24-pin"/>
        <Enum name="0010" start="0b0010" description="32-pin"/>
        <Enum name="0011" start="0b0011" description="Reserved"/>
        <Enum name="0100" start="0b0100" description="48-pin"/>
        <Enum name="0101" start="0b0101" description="64-pin"/>
        <Enum name="0110" start="0b0110" description="80-pin"/>
        <Enum name="0111" start="0b0111" description="Reserved"/>
        <Enum name="1000" start="0b1000" description="100-pin"/>
        <Enum name="1001" start="0b1001" description="Reserved"/>
        <Enum name="1010" start="0b1010" description="Reserved"/>
        <Enum name="1011" start="0b1011" description="Reserved"/>
        <Enum name="1100" start="0b1100" description="Reserved"/>
        <Enum name="1101" start="0b1101" description="Reserved"/>
        <Enum name="1110" start="0b1110" description="Reserved"/>
        <Enum name="1111" start="0b1111" description="Reserved"/>
      </BitField>
      <BitField start="7" size="5" name="DIEID"/>
      <BitField start="12" size="4" name="REVID"/>
      <BitField start="16" size="4" name="SRAMSIZE">
        <Enum name="0000" start="0b0000" description="0.5 KB"/>
        <Enum name="0001" start="0b0001" description="1 KB"/>
        <Enum name="0010" start="0b0010" description="2 KB"/>
        <Enum name="0011" start="0b0011" description="4 KB"/>
        <Enum name="0100" start="0b0100" description="8 KB"/>
        <Enum name="0101" start="0b0101" description="16 KB"/>
        <Enum name="0110" start="0b0110" description="32 KB"/>
        <Enum name="0111" start="0b0111" description="64 KB"/>
      </BitField>
      <BitField start="20" size="4" name="SERIESID">
        <Enum name="0001" start="0b0001" description="KL family"/>
      </BitField>
      <BitField start="24" size="4" name="SUBFAMID">
        <Enum name="0010" start="0b0010" description="KLx2 Subfamily (low end)"/>
        <Enum name="0100" start="0b0100" description="KLx4 Subfamily (basic analog)"/>
        <Enum name="0101" start="0b0101" description="KLx5 Subfamily (advanced analog)"/>
        <Enum name="0110" start="0b0110" description="KLx6 Subfamily (advanced analog with I2S)"/>
      </BitField>
      <BitField start="28" size="4" name="FAMID">
        <Enum name="0000" start="0b0000" description="KL0x Family (low end)"/>
        <Enum name="0001" start="0b0001" description="KL1x Family (basic)"/>
        <Enum name="0010" start="0b0010" description="KL2x Family (USB)"/>
        <Enum name="0011" start="0b0011" description="KL3x Family (Segment LCD)"/>
        <Enum name="0100" start="0b0100" description="KL4x Family (USB and Segment LCD)"/>
      </BitField>
    </Register>
    <Register start="+0x1034" size="4" name="SIM_SCGC4" access="Read/Write" reset_value="0xF0000030" reset_mask="0xFFFFFFFF">
      <BitField start="6" size="1" name="I2C0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="7" size="1" name="I2C1">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="10" size="1" name="UART0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="11" size="1" name="UART1">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="12" size="1" name="UART2">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="18" size="1" name="USBOTG">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="19" size="1" name="CMP">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="22" size="1" name="SPI0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="23" size="1" name="SPI1">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1038" size="4" name="SIM_SCGC5" access="Read/Write" reset_value="0x182" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="LPTMR">
        <Enum name="0" start="0b0" description="Access disabled"/>
        <Enum name="1" start="0b1" description="Access enabled"/>
      </BitField>
      <BitField start="5" size="1" name="TSI">
        <Enum name="0" start="0b0" description="Access disabled"/>
        <Enum name="1" start="0b1" description="Access enabled"/>
      </BitField>
      <BitField start="9" size="1" name="PORTA">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="10" size="1" name="PORTB">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="11" size="1" name="PORTC">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="12" size="1" name="PORTD">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="13" size="1" name="PORTE">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="19" size="1" name="SLCD">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
    </Register>
    <Register start="+0x103C" size="4" name="SIM_SCGC6" access="Read/Write" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FTF">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="1" size="1" name="DMAMUX">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="15" size="1" name="I2S">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="23" size="1" name="PIT">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="24" size="1" name="TPM0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="25" size="1" name="TPM1">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="26" size="1" name="TPM2">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="27" size="1" name="ADC0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
      <BitField start="29" size="1" name="RTC">
        <Enum name="0" start="0b0" description="Access and interrupts disabled"/>
        <Enum name="1" start="0b1" description="Access and interrupts enabled"/>
      </BitField>
      <BitField start="31" size="1" name="DAC0">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1040" size="4" name="SIM_SCGC7" access="Read/Write" reset_value="0x100" reset_mask="0xFFFFFFFF">
      <BitField start="8" size="1" name="DMA">
        <Enum name="0" start="0b0" description="Clock disabled"/>
        <Enum name="1" start="0b1" description="Clock enabled"/>
      </BitField>
    </Register>
    <Register start="+0x1044" size="4" name="SIM_CLKDIV1" access="Read/Write" reset_value="0x10000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="3" name="OUTDIV4">
        <Enum name="000" start="0b000" description="Divide-by-1."/>
        <Enum name="001" start="0b001" description="Divide-by-2."/>
        <Enum name="010" start="0b010" description="Divide-by-3."/>
        <Enum name="011" start="0b011" description="Divide-by-4."/>
        <Enum name="100" start="0b100" description="Divide-by-5."/>
        <Enum name="101" start="0b101" description="Divide-by-6."/>
        <Enum name="110" start="0b110" description="Divide-by-7."/>
        <Enum name="111" start="0b111" description="Divide-by-8."/>
      </BitField>
      <BitField start="28" size="4" name="OUTDIV1">
        <Enum name="0000" start="0b0000" description="Divide-by-1."/>
        <Enum name="0001" start="0b0001" description="Divide-by-2."/>
        <Enum name="0010" start="0b0010" description="Divide-by-3."/>
        <Enum name="0011" start="0b0011" description="Divide-by-4."/>
        <Enum name="0100" start="0b0100" description="Divide-by-5."/>
        <Enum name="0101" start="0b0101" description="Divide-by-6."/>
        <Enum name="0110" start="0b0110" description="Divide-by-7."/>
        <Enum name="0111" start="0b0111" description="Divide-by-8."/>
        <Enum name="1000" start="0b1000" description="Divide-by-9."/>
        <Enum name="1001" start="0b1001" description="Divide-by-10."/>
        <Enum name="1010" start="0b1010" description="Divide-by-11."/>
        <Enum name="1011" start="0b1011" description="Divide-by-12."/>
        <Enum name="1100" start="0b1100" description="Divide-by-13."/>
        <Enum name="1101" start="0b1101" description="Divide-by-14."/>
        <Enum name="1110" start="0b1110" description="Divide-by-15."/>
        <Enum name="1111" start="0b1111" description="Divide-by-16."/>
      </BitField>
    </Register>
    <Register start="+0x104C" size="4" name="SIM_FCFG1" access="Read/Write" reset_value="0xF000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="FLASHDIS">
        <Enum name="0" start="0b0" description="Flash is enabled"/>
        <Enum name="1" start="0b1" description="Flash is disabled"/>
      </BitField>
      <BitField start="1" size="1" name="FLASHDOZE">
        <Enum name="0" start="0b0" description="Flash remains enabled during Doze mode"/>
        <Enum name="1" start="0b1" description="Flash is disabled for the duration of Doze mode"/>
      </BitField>
      <BitField start="24" size="4" name="PFSIZE">
        <Enum name="0000" start="0b0000" description="8 KB of program flash memory, 0.25 KB protection region"/>
        <Enum name="0001" start="0b0001" description="16 KB of program flash memory, 0.5 KB protection region"/>
        <Enum name="0011" start="0b0011" description="32 KB of program flash memory, 1 KB protection region"/>
        <Enum name="0101" start="0b0101" description="64 KB of program flash memory, 2 KB protection region"/>
        <Enum name="0111" start="0b0111" description="128 KB of program flash memory, 4 KB protection region"/>
        <Enum name="1001" start="0b1001" description="256 KB of program flash memory, 8 KB protection region"/>
        <Enum name="1111" start="0b1111" description="256 KB of program flash memory, 8 KB protection region"/>
      </BitField>
    </Register>
    <Register start="+0x1050" size="4" name="SIM_FCFG2" access="ReadOnly" reset_value="0x7FFF0000" reset_mask="0xFFFFFFFF">
      <BitField start="16" size="7" name="MAXADDR1"/>
      <BitField start="24" size="7" name="MAXADDR0"/>
    </Register>
    <Register start="+0x1058" size="4" name="SIM_UIDMH" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="UID"/>
    </Register>
    <Register start="+0x105C" size="4" name="SIM_UIDML" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID"/>
    </Register>
    <Register start="+0x1060" size="4" name="SIM_UIDL" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="UID"/>
    </Register>
    <Register start="+0x1100" size="4" name="SIM_COPC" access="Read/Write" reset_value="0xC" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="COPW">
        <Enum name="0" start="0b0" description="Normal mode"/>
        <Enum name="1" start="0b1" description="Windowed mode"/>
      </BitField>
      <BitField start="1" size="1" name="COPCLKS">
        <Enum name="0" start="0b0" description="Internal 1 kHz clock is source to COP"/>
        <Enum name="1" start="0b1" description="Bus clock is source to COP"/>
      </BitField>
      <BitField start="2" size="2" name="COPT">
        <Enum name="00" start="0b00" description="COP disabled"/>
        <Enum name="01" start="0b01" description="COP timeout after 25 LPO cycles or 213 bus clock cycles"/>
        <Enum name="10" start="0b10" description="COP timeout after 28 LPO cycles or 216 bus clock cycles"/>
        <Enum name="11" start="0b11" description="COP timeout after 210 LPO cycles or 218 bus clock cycles"/>
      </BitField>
    </Register>
    <Register start="+0x1104" size="4" name="SIM_SRVCOP" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="SRVCOP"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTA" start="0x40049000">
    <Register start="+0+0" size="4" name="PORTA_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTA_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTA_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTA_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTA_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTA_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTA_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTA_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTA_PCR8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTA_PCR9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTA_PCR10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTA_PCR11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTA_PCR12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTA_PCR13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTA_PCR14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTA_PCR15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTA_PCR16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTA_PCR17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTA_PCR18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTA_PCR19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTA_PCR20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTA_PCR21" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTA_PCR22" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTA_PCR23" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTA_PCR24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTA_PCR25" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTA_PCR26" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTA_PCR27" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTA_PCR28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTA_PCR29" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTA_PCR30" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTA_PCR31" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTA_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTA_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTA_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTB" start="0x4004A000">
    <Register start="+0+0" size="4" name="PORTB_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTB_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTB_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTB_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTB_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTB_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTB_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTB_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTB_PCR8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTB_PCR9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTB_PCR10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTB_PCR11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTB_PCR12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTB_PCR13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTB_PCR14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTB_PCR15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTB_PCR16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTB_PCR17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTB_PCR18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTB_PCR19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTB_PCR20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTB_PCR21" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTB_PCR22" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTB_PCR23" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTB_PCR24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTB_PCR25" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTB_PCR26" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTB_PCR27" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTB_PCR28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTB_PCR29" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTB_PCR30" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTB_PCR31" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTB_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTB_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTB_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTC" start="0x4004B000">
    <Register start="+0+0" size="4" name="PORTC_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTC_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTC_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTC_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTC_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTC_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTC_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTC_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTC_PCR8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTC_PCR9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTC_PCR10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTC_PCR11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTC_PCR12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTC_PCR13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTC_PCR14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTC_PCR15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTC_PCR16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTC_PCR17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTC_PCR18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTC_PCR19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTC_PCR20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTC_PCR21" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTC_PCR22" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTC_PCR23" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTC_PCR24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTC_PCR25" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTC_PCR26" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTC_PCR27" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTC_PCR28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTC_PCR29" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTC_PCR30" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTC_PCR31" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTC_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTC_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTC_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTD" start="0x4004C000">
    <Register start="+0+0" size="4" name="PORTD_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTD_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTD_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTD_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTD_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTD_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTD_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTD_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTD_PCR8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTD_PCR9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTD_PCR10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTD_PCR11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTD_PCR12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTD_PCR13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTD_PCR14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTD_PCR15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTD_PCR16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTD_PCR17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTD_PCR18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTD_PCR19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTD_PCR20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTD_PCR21" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTD_PCR22" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTD_PCR23" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTD_PCR24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTD_PCR25" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTD_PCR26" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTD_PCR27" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTD_PCR28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTD_PCR29" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTD_PCR30" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTD_PCR31" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTD_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTD_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTD_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PORTE" start="0x4004D000">
    <Register start="+0+0" size="4" name="PORTE_PCR0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+4" size="4" name="PORTE_PCR1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+8" size="4" name="PORTE_PCR2" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+12" size="4" name="PORTE_PCR3" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+16" size="4" name="PORTE_PCR4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+20" size="4" name="PORTE_PCR5" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+24" size="4" name="PORTE_PCR6" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+28" size="4" name="PORTE_PCR7" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+32" size="4" name="PORTE_PCR8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+36" size="4" name="PORTE_PCR9" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+40" size="4" name="PORTE_PCR10" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+44" size="4" name="PORTE_PCR11" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+48" size="4" name="PORTE_PCR12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+52" size="4" name="PORTE_PCR13" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+56" size="4" name="PORTE_PCR14" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+60" size="4" name="PORTE_PCR15" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+64" size="4" name="PORTE_PCR16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+68" size="4" name="PORTE_PCR17" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+72" size="4" name="PORTE_PCR18" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+76" size="4" name="PORTE_PCR19" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+80" size="4" name="PORTE_PCR20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+84" size="4" name="PORTE_PCR21" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+88" size="4" name="PORTE_PCR22" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+92" size="4" name="PORTE_PCR23" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+96" size="4" name="PORTE_PCR24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+100" size="4" name="PORTE_PCR25" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+104" size="4" name="PORTE_PCR26" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+108" size="4" name="PORTE_PCR27" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+112" size="4" name="PORTE_PCR28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+116" size="4" name="PORTE_PCR29" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+120" size="4" name="PORTE_PCR30" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0+124" size="4" name="PORTE_PCR31" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="PS">
        <Enum name="0" start="0b0" description="Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
        <Enum name="1" start="0b1" description="Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field is set."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="Internal pullup or pulldown resistor is not enabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input."/>
      </BitField>
      <BitField start="2" size="1" name="SRE">
        <Enum name="0" start="0b0" description="Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output."/>
      </BitField>
      <BitField start="4" size="1" name="PFE">
        <Enum name="0" start="0b0" description="Passive input filter is disabled on the corresponding pin."/>
        <Enum name="1" start="0b1" description="Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics."/>
      </BitField>
      <BitField start="6" size="1" name="DSE">
        <Enum name="0" start="0b0" description="Low drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
        <Enum name="1" start="0b1" description="High drive strength is configured on the corresponding pin, if pin is configured as a digital output."/>
      </BitField>
      <BitField start="8" size="3" name="MUX">
        <Enum name="000" start="0b000" description="Pin disabled (analog)."/>
        <Enum name="001" start="0b001" description="Alternative 1 (GPIO)."/>
        <Enum name="010" start="0b010" description="Alternative 2 (chip-specific)."/>
        <Enum name="011" start="0b011" description="Alternative 3 (chip-specific)."/>
        <Enum name="100" start="0b100" description="Alternative 4 (chip-specific)."/>
        <Enum name="101" start="0b101" description="Alternative 5 (chip-specific)."/>
        <Enum name="110" start="0b110" description="Alternative 6 (chip-specific)."/>
        <Enum name="111" start="0b111" description="Alternative 7 (chip-specific)."/>
      </BitField>
      <BitField start="16" size="4" name="IRQC">
        <Enum name="0000" start="0b0000" description="Interrupt/DMA request disabled."/>
        <Enum name="0001" start="0b0001" description="DMA request on rising edge."/>
        <Enum name="0010" start="0b0010" description="DMA request on falling edge."/>
        <Enum name="0011" start="0b0011" description="DMA request on either edge."/>
        <Enum name="1000" start="0b1000" description="Interrupt when logic zero."/>
        <Enum name="1001" start="0b1001" description="Interrupt on rising edge."/>
        <Enum name="1010" start="0b1010" description="Interrupt on falling edge."/>
        <Enum name="1011" start="0b1011" description="Interrupt on either edge."/>
        <Enum name="1100" start="0b1100" description="Interrupt when logic one."/>
      </BitField>
      <BitField start="24" size="1" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
    <Register start="+0x80" size="4" name="PORTE_GPCLR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0x84" size="4" name="PORTE_GPCHR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="16" name="GPWD"/>
      <BitField start="16" size="16" name="GPWE">
        <Enum name="0" start="0b0" description="Corresponding Pin Control Register is not updated with the value in GPWD."/>
        <Enum name="1" start="0b1" description="Corresponding Pin Control Register is updated with the value in GPWD."/>
      </BitField>
    </Register>
    <Register start="+0xA0" size="4" name="PORTE_ISFR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="ISF">
        <Enum name="0" start="0b0" description="Configured interrupt is not detected."/>
        <Enum name="1" start="0b1" description="Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LCD" start="0x40053000">
    <Register start="+0" size="4" name="LCD_GCR" access="Read/Write" reset_value="0x8310003" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="DUTY">
        <Enum name="000" start="0b000" description="Use 1 BP (1/1 duty cycle)."/>
        <Enum name="001" start="0b001" description="Use 2 BP (1/2 duty cycle)."/>
        <Enum name="010" start="0b010" description="Use 3 BP (1/3 duty cycle)."/>
        <Enum name="011" start="0b011" description="Use 4 BP (1/4 duty cycle). (Default)"/>
        <Enum name="111" start="0b111" description="Use 8 BP (1/8 duty cycle)."/>
      </BitField>
      <BitField start="3" size="3" name="LCLK"/>
      <BitField start="6" size="1" name="SOURCE">
        <Enum name="0" start="0b0" description="Selects the default clock as the LCD clock source."/>
        <Enum name="1" start="0b1" description="Selects output of the alternate clock source selection (see ALTSOURCE) as the LCD clock source."/>
      </BitField>
      <BitField start="7" size="1" name="LCDEN">
        <Enum name="0" start="0b0" description="All front plane and back plane pins are disabled. The LCD controller system is also disabled, and all LCD waveform generation clocks are stopped. V LL3 is connected to V DD internally. All LCD pins, LCD_Pn, enabled using the LCD Pin Enable register, output a low value."/>
        <Enum name="1" start="0b1" description="LCD controller driver system is enabled, and front plane and back plane waveforms are generated. All LCD pins, LCD_Pn, enabled if PAD_SAFE is clearusing the LCD Pin Enable register, output an LCD driver waveform. The back plane pins output an LCD driver back plane waveform based on the settings of DUTY[2:0]. Charge pump or resistor bias is enabled."/>
      </BitField>
      <BitField start="8" size="1" name="LCDSTP">
        <Enum name="0" start="0b0" description="Allows the LCD driver, charge pump, resistor bias network, and voltage regulator to continue running during Stop mode."/>
        <Enum name="1" start="0b1" description="Disables the LCD driver, charge pump, resistor bias network, and voltage regulator when MCU enters Stop mode."/>
      </BitField>
      <BitField start="9" size="1" name="LCDDOZE">
        <Enum name="0" start="0b0" description="Allows the LCD driver, charge pump, resistor bias network, and voltage regulator to continue running during Doze mode."/>
        <Enum name="1" start="0b1" description="Disables the LCD driver, charge pump, resistor bias network, and voltage regulator when MCU enters Doze mode."/>
      </BitField>
      <BitField start="10" size="1" name="FFR">
        <Enum name="0" start="0b0" description="Standard Frame Rate"/>
        <Enum name="1" start="0b1" description="Fast Frame Rate (Standard Frame Rate x2)"/>
      </BitField>
      <BitField start="11" size="1" name="ALTSOURCE">
        <Enum name="0" start="0b0" description="Select Alternate Clock Source 1 (default)"/>
        <Enum name="1" start="0b1" description="Select Alternate Clock Source 2"/>
      </BitField>
      <BitField start="12" size="2" name="ALTDIV">
        <Enum name="0" start="0b0" description="Divide factor = 1 (No divide)"/>
        <Enum name="1" start="0b1" description="Divide factor = 8"/>
      </BitField>
      <BitField start="14" size="1" name="FDCIEN">
        <Enum name="0" start="0b0" description="No interrupt request is generated by this event."/>
        <Enum name="1" start="0b1" description="When a fault is detected and FDCF bit is set, this event causes an interrupt request."/>
      </BitField>
      <BitField start="15" size="1" name="PADSAFE">
        <Enum name="0" start="0b0" description="LCD frontplane and backplane functions enabled according to other LCD control bits"/>
        <Enum name="1" start="0b1" description="LCD frontplane and backplane functions disabled"/>
      </BitField>
      <BitField start="17" size="1" name="VSUPPLY">
        <Enum name="0" start="0b0" description="Drive VLL3internally from VDD"/>
        <Enum name="1" start="0b1" description="Drive VLL3externally from VDD or drive VLL internally from vIREG"/>
      </BitField>
      <BitField start="20" size="2" name="LADJ"/>
      <BitField start="23" size="1" name="CPSEL">
        <Enum name="0" start="0b0" description="LCD charge pump is disabled. Resistor network selected. (The internal 1/3-bias is forced.)"/>
        <Enum name="1" start="0b1" description="LCD charge pump is selected. Resistor network disabled. (The internal 1/3-bias is forced.)"/>
      </BitField>
      <BitField start="24" size="4" name="RVTRIM"/>
      <BitField start="31" size="1" name="RVEN">
        <Enum name="0" start="0b0" description="Regulated voltage disabled."/>
        <Enum name="1" start="0b1" description="Regulated voltage enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="LCD_AR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="3" name="BRATE"/>
      <BitField start="3" size="1" name="BMODE">
        <Enum name="0" start="0b0" description="Display blank during the blink period."/>
        <Enum name="1" start="0b1" description="Display alternate display during blink period (Ignored if duty is 5 or greater)."/>
      </BitField>
      <BitField start="5" size="1" name="BLANK">
        <Enum name="0" start="0b0" description="Normal or alternate display mode."/>
        <Enum name="1" start="0b1" description="Blank display mode."/>
      </BitField>
      <BitField start="6" size="1" name="ALT">
        <Enum name="0" start="0b0" description="Normal display mode."/>
        <Enum name="1" start="0b1" description="Alternate display mode."/>
      </BitField>
      <BitField start="7" size="1" name="BLINK">
        <Enum name="0" start="0b0" description="Disables blinking."/>
        <Enum name="1" start="0b1" description="Starts blinking at blinking frequency specified by LCD blink rate calculation."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="LCD_FDCR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="6" name="FDPINID">
        <Enum name="0" start="0b0" description="Fault detection for LCD_P0 pin."/>
        <Enum name="1" start="0b1" description="Fault detection for LCD_P1 pin."/>
      </BitField>
      <BitField start="6" size="1" name="FDBPEN">
        <Enum name="0" start="0b0" description="Type of the selected pin under fault detect test is front plane."/>
        <Enum name="1" start="0b1" description="Type of the selected pin under fault detect test is back plane."/>
      </BitField>
      <BitField start="7" size="1" name="FDEN">
        <Enum name="0" start="0b0" description="Disable fault detection."/>
        <Enum name="1" start="0b1" description="Enable fault detection."/>
      </BitField>
      <BitField start="9" size="3" name="FDSWW">
        <Enum name="0" start="0b0" description="Sample window width is 4 sample clock cycles."/>
        <Enum name="1" start="0b1" description="Sample window width is 8 sample clock cycles."/>
      </BitField>
      <BitField start="12" size="3" name="FDPRS">
        <Enum name="0" start="0b0" description="1/1 bus clock."/>
        <Enum name="1" start="0b1" description="1/2 bus clock."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="LCD_FDSR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="FDCNT">
        <Enum name="0" start="0b0" description="No &quot;one&quot; samples."/>
        <Enum name="1" start="0b1" description="1 &quot;one&quot; samples."/>
      </BitField>
      <BitField start="15" size="1" name="FDCF">
        <Enum name="0" start="0b0" description="Fault detection is not completed."/>
        <Enum name="1" start="0b1" description="Fault detection is completed."/>
      </BitField>
    </Register>
    <Register start="+0x10+0" size="4" name="LCD_PENL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PEN">
        <Enum name="0" start="0b0" description="LCD operation disabled on LCD_Pn."/>
        <Enum name="1" start="0b1" description="LCD operation enabled on LCD_Pn."/>
      </BitField>
    </Register>
    <Register start="+0x10+4" size="4" name="LCD_PENH" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PEN">
        <Enum name="0" start="0b0" description="LCD operation disabled on LCD_Pn."/>
        <Enum name="1" start="0b1" description="LCD operation enabled on LCD_Pn."/>
      </BitField>
    </Register>
    <Register start="+0x18+0" size="4" name="LCD_BPENL" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BPEN">
        <Enum name="0" start="0b0" description="Front plane operation enabled on LCD_Pn."/>
        <Enum name="1" start="0b1" description="Back plane operation enabled on LCD_Pn."/>
      </BitField>
    </Register>
    <Register start="+0x18+4" size="4" name="LCD_BPENH" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="BPEN">
        <Enum name="0" start="0b0" description="Front plane operation enabled on LCD_Pn."/>
        <Enum name="1" start="0b1" description="Back plane operation enabled on LCD_Pn."/>
      </BitField>
    </Register>
    <Register start="+0x20" size="4" name="LCD_WF3TO0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF0"/>
      <BitField start="8" size="8" name="WF1"/>
      <BitField start="16" size="8" name="WF2"/>
      <BitField start="24" size="8" name="WF3"/>
    </Register>
    <Register start="+0x20" size="1" name="LCD_WF0" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD0">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD0">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD0">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD0">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD0">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD0">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD0">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD0">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x21" size="1" name="LCD_WF1" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD1">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD1">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD1">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD1">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD1">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD1">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD1">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD1">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x22" size="1" name="LCD_WF2" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD2">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD2">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD2">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD2">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD2">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD2">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD2">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD2">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x23" size="1" name="LCD_WF3" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD3">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD3">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD3">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD3">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD3">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD3">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD3">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD3">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x24" size="1" name="LCD_WF4" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD4">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD4">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD4">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD4">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD4">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD4">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD4">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD4">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x24" size="4" name="LCD_WF7TO4" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF4"/>
      <BitField start="8" size="8" name="WF5"/>
      <BitField start="16" size="8" name="WF6"/>
      <BitField start="24" size="8" name="WF7"/>
    </Register>
    <Register start="+0x25" size="1" name="LCD_WF5" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD5">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD5">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD5">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD5">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD5">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD5">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD5">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD5">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x26" size="1" name="LCD_WF6" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD6">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD6">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD6">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD6">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD6">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD6">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD6">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD6">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x27" size="1" name="LCD_WF7" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD7">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD7">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD7">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD7">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD7">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD7">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD7">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD7">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x28" size="4" name="LCD_WF11TO8" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF8"/>
      <BitField start="8" size="8" name="WF9"/>
      <BitField start="16" size="8" name="WF10"/>
      <BitField start="24" size="8" name="WF11"/>
    </Register>
    <Register start="+0x28" size="1" name="LCD_WF8" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD8">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD8">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD8">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD8">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD8">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD8">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD8">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD8">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x29" size="1" name="LCD_WF9" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD9">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD9">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD9">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD9">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD9">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD9">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD9">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD9">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x2A" size="1" name="LCD_WF10" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD10">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD10">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD10">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD10">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD10">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD10">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD10">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD10">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x2B" size="1" name="LCD_WF11" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD11">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD11">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD11">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD11">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD11">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD11">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD11">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD11">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x2C" size="4" name="LCD_WF15TO12" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF12"/>
      <BitField start="8" size="8" name="WF13"/>
      <BitField start="16" size="8" name="WF14"/>
      <BitField start="24" size="8" name="WF15"/>
    </Register>
    <Register start="+0x2C" size="1" name="LCD_WF12" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD12">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD12">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD12">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD12">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD12">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD12">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD12">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD12">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x2D" size="1" name="LCD_WF13" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD13">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD13">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD13">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD13">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD13">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD13">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD13">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD13">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x2E" size="1" name="LCD_WF14" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD14">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD14">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD14">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD14">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD14">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD14">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD14">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD14">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x2F" size="1" name="LCD_WF15" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD15">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD15">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD15">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD15">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD15">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD15">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD15">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD15">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x30" size="1" name="LCD_WF16" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD16">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD16">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD16">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD16">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD16">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD16">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD16">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD16">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x30" size="4" name="LCD_WF19TO16" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF16"/>
      <BitField start="8" size="8" name="WF17"/>
      <BitField start="16" size="8" name="WF18"/>
      <BitField start="24" size="8" name="WF19"/>
    </Register>
    <Register start="+0x31" size="1" name="LCD_WF17" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD17">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD17">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD17">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD17">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD17">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD17">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD17">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD17">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x32" size="1" name="LCD_WF18" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD18">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD18">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD18">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD18">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD18">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD18">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD18">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD18">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x33" size="1" name="LCD_WF19" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD19">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD19">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD19">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD19">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD19">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD19">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD19">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD19">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x34" size="1" name="LCD_WF20" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD20">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD20">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD20">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD20">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD20">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD20">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD20">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD20">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x34" size="4" name="LCD_WF23TO20" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF20"/>
      <BitField start="8" size="8" name="WF21"/>
      <BitField start="16" size="8" name="WF22"/>
      <BitField start="24" size="8" name="WF23"/>
    </Register>
    <Register start="+0x35" size="1" name="LCD_WF21" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD21">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD21">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD21">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD21">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD21">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD21">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD21">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD21">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x36" size="1" name="LCD_WF22" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD22">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD22">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD22">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD22">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD22">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD22">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD22">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD22">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x37" size="1" name="LCD_WF23" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD23">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD23">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD23">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD23">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD23">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD23">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD23">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD23">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="LCD_WF27TO24" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF24"/>
      <BitField start="8" size="8" name="WF25"/>
      <BitField start="16" size="8" name="WF26"/>
      <BitField start="24" size="8" name="WF27"/>
    </Register>
    <Register start="+0x38" size="1" name="LCD_WF24" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD24">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD24">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD24">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD24">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD24">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD24">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD24">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD24">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x39" size="1" name="LCD_WF25" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD25">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD25">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD25">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD25">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD25">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD25">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD25">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD25">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x3A" size="1" name="LCD_WF26" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD26">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD26">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD26">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD26">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD26">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD26">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD26">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD26">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x3B" size="1" name="LCD_WF27" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD27">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD27">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD27">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD27">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD27">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD27">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD27">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD27">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x3C" size="4" name="LCD_WF31TO28" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF28"/>
      <BitField start="8" size="8" name="WF29"/>
      <BitField start="16" size="8" name="WF30"/>
      <BitField start="24" size="8" name="WF31"/>
    </Register>
    <Register start="+0x3C" size="1" name="LCD_WF28" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD28">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD28">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD28">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD28">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD28">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD28">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD28">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD28">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x3D" size="1" name="LCD_WF29" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD29">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD29">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD29">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD29">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD29">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD29">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD29">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD29">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x3E" size="1" name="LCD_WF30" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD30">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD30">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD30">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD30">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD30">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD30">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD30">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD30">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x3F" size="1" name="LCD_WF31" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD31">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD31">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD31">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD31">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD31">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD31">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD31">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD31">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x40" size="1" name="LCD_WF32" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD32">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD32">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD32">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD32">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD32">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD32">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD32">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD32">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="LCD_WF35TO32" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF32"/>
      <BitField start="8" size="8" name="WF33"/>
      <BitField start="16" size="8" name="WF34"/>
      <BitField start="24" size="8" name="WF35"/>
    </Register>
    <Register start="+0x41" size="1" name="LCD_WF33" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD33">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD33">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD33">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD33">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD33">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD33">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD33">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD33">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x42" size="1" name="LCD_WF34" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD34">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD34">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD34">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD34">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD34">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD34">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD34">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD34">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x43" size="1" name="LCD_WF35" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD35">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD35">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD35">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD35">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD35">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD35">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD35">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD35">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x44" size="4" name="LCD_WF39TO36" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF36"/>
      <BitField start="8" size="8" name="WF37"/>
      <BitField start="16" size="8" name="WF38"/>
      <BitField start="24" size="8" name="WF39"/>
    </Register>
    <Register start="+0x44" size="1" name="LCD_WF36" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD36">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD36">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD36">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD36">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD36">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD36">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD36">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD36">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x45" size="1" name="LCD_WF37" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD37">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD37">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD37">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD37">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD37">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD37">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD37">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD37">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x46" size="1" name="LCD_WF38" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD38">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD38">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD38">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD38">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD38">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD38">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD38">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD38">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x47" size="1" name="LCD_WF39" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD39">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD39">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD39">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD39">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD39">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD39">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD39">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD39">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x48" size="4" name="LCD_WF43TO40" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF40"/>
      <BitField start="8" size="8" name="WF41"/>
      <BitField start="16" size="8" name="WF42"/>
      <BitField start="24" size="8" name="WF43"/>
    </Register>
    <Register start="+0x48" size="1" name="LCD_WF40" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD40">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD40">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD40">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD40">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD40">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD40">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD40">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD40">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x49" size="1" name="LCD_WF41" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD41">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD41">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD41">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD41">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD41">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD41">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD41">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD41">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x4A" size="1" name="LCD_WF42" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD42">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD42">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD42">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD42">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD42">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD42">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD42">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD42">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x4B" size="1" name="LCD_WF43" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD43">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD43">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD43">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD43">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD43">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD43">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD43">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD43">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x4C" size="1" name="LCD_WF44" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD44">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD44">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD44">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD44">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD44">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD44">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD44">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD44">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x4C" size="4" name="LCD_WF47TO44" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF44"/>
      <BitField start="8" size="8" name="WF45"/>
      <BitField start="16" size="8" name="WF46"/>
      <BitField start="24" size="8" name="WF47"/>
    </Register>
    <Register start="+0x4D" size="1" name="LCD_WF45" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD45">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD45">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD45">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD45">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD45">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD45">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD45">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD45">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x4E" size="1" name="LCD_WF46" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD46">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD46">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD46">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD46">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD46">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD46">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD46">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD46">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x4F" size="1" name="LCD_WF47" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD47">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD47">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD47">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD47">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD47">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD47">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD47">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD47">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x50" size="1" name="LCD_WF48" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD48">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD48">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD48">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD48">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD48">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD48">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD48">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD48">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x50" size="4" name="LCD_WF51TO48" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF48"/>
      <BitField start="8" size="8" name="WF49"/>
      <BitField start="16" size="8" name="WF50"/>
      <BitField start="24" size="8" name="WF51"/>
    </Register>
    <Register start="+0x51" size="1" name="LCD_WF49" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD49">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD49">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD49">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD49">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD49">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD49">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD49">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD49">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x52" size="1" name="LCD_WF50" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD50">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD50">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD50">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD50">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD50">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD50">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD50">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD50">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x53" size="1" name="LCD_WF51" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD51">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD51">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD51">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD51">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD51">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD51">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD51">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD51">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x54" size="4" name="LCD_WF55TO52" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF52"/>
      <BitField start="8" size="8" name="WF53"/>
      <BitField start="16" size="8" name="WF54"/>
      <BitField start="24" size="8" name="WF55"/>
    </Register>
    <Register start="+0x54" size="1" name="LCD_WF52" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD52">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD52">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD52">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD52">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD52">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD52">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD52">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD52">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x55" size="1" name="LCD_WF53" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD53">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD53">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD53">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD53">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD53">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD53">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD53">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD53">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x56" size="1" name="LCD_WF54" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD54">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD54">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD54">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD54">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD54">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD54">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD54">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD54">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x57" size="1" name="LCD_WF55" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD55">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD55">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD55">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD55">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD55">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD55">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD55">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD55">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x58" size="1" name="LCD_WF56" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD56">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD56">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD56">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD56">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD56">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD56">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD56">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD56">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x58" size="4" name="LCD_WF59TO56" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF56"/>
      <BitField start="8" size="8" name="WF57"/>
      <BitField start="16" size="8" name="WF58"/>
      <BitField start="24" size="8" name="WF59"/>
    </Register>
    <Register start="+0x59" size="1" name="LCD_WF57" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD57">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD57">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD57">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD57">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD57">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD57">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD57">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD57">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x5A" size="1" name="LCD_WF58" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD58">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD58">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD58">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD58">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD58">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD58">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD58">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD58">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x5B" size="1" name="LCD_WF59" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD59">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD59">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD59">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD59">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD59">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD59">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD59">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD59">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x5C" size="1" name="LCD_WF60" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD60">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD60">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD60">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD60">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD60">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD60">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD60">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD60">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x5C" size="4" name="LCD_WF63TO60" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="8" name="WF60"/>
      <BitField start="8" size="8" name="WF61"/>
      <BitField start="16" size="8" name="WF62"/>
      <BitField start="24" size="8" name="WF63"/>
    </Register>
    <Register start="+0x5D" size="1" name="LCD_WF61" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD61">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD61">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD61">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD61">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD61">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD61">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD61">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD61">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x5E" size="1" name="LCD_WF62" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD62">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD62">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD62">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD62">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD62">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD62">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD62">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD62">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
    <Register start="+0x5F" size="1" name="LCD_WF63" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="1" name="BPALCD63">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase A"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase A"/>
      </BitField>
      <BitField start="1" size="1" name="BPBLCD63">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase B"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase B"/>
      </BitField>
      <BitField start="2" size="1" name="BPCLCD63">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase C"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase C"/>
      </BitField>
      <BitField start="3" size="1" name="BPDLCD63">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase D"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase D"/>
      </BitField>
      <BitField start="4" size="1" name="BPELCD63">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase E"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase E"/>
      </BitField>
      <BitField start="5" size="1" name="BPFLCD63">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase F"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase F"/>
      </BitField>
      <BitField start="6" size="1" name="BPGLCD63">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase G"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase G"/>
      </BitField>
      <BitField start="7" size="1" name="BPHLCD63">
        <Enum name="0" start="0b0" description="LCD segment off or LCD backplane inactive for phase H"/>
        <Enum name="1" start="0b1" description="LCD segment on or LCD backplane active for phase H"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCG" start="0x40064000">
    <Register start="+0" size="1" name="MCG_C1" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="IREFSTEN">
        <Enum name="0" start="0b0" description="Internal reference clock is disabled in Stop mode."/>
        <Enum name="1" start="0b1" description="Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI modes before entering Stop mode."/>
      </BitField>
      <BitField start="1" size="1" name="IRCLKEN">
        <Enum name="0" start="0b0" description="MCGIRCLK inactive."/>
        <Enum name="1" start="0b1" description="MCGIRCLK active."/>
      </BitField>
      <BitField start="2" size="1" name="IREFS">
        <Enum name="0" start="0b0" description="External reference clock is selected."/>
        <Enum name="1" start="0b1" description="The slow internal reference clock is selected."/>
      </BitField>
      <BitField start="3" size="3" name="FRDIV">
        <Enum name="000" start="0b000" description="If RANGE 0 = 0 , Divide Factor is 1; for all other RANGE 0 values, Divide Factor is 32."/>
        <Enum name="001" start="0b001" description="If RANGE 0 = 0 , Divide Factor is 2; for all other RANGE 0 values, Divide Factor is 64."/>
        <Enum name="010" start="0b010" description="If RANGE 0 = 0 , Divide Factor is 4; for all other RANGE 0 values, Divide Factor is 128."/>
        <Enum name="011" start="0b011" description="If RANGE 0 = 0 , Divide Factor is 8; for all other RANGE 0 values, Divide Factor is 256."/>
        <Enum name="100" start="0b100" description="If RANGE 0 = 0 , Divide Factor is 16; for all other RANGE 0 values, Divide Factor is 512."/>
        <Enum name="101" start="0b101" description="If RANGE 0 = 0 , Divide Factor is 32; for all other RANGE 0 values, Divide Factor is 1024."/>
        <Enum name="110" start="0b110" description="If RANGE 0 = 0 , Divide Factor is 64; for all other RANGE 0 values, Divide Factor is 1280 ."/>
        <Enum name="111" start="0b111" description="If RANGE 0 = 0 , Divide Factor is 128; for all other RANGE 0 values, Divide Factor is 1536 ."/>
      </BitField>
      <BitField start="6" size="2" name="CLKS">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of FLL or PLL is selected (depends on PLLS control bit)."/>
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected."/>
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected."/>
        <Enum name="11" start="0b11" description="Encoding 3 - Reserved."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="MCG_C2" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCS">
        <Enum name="0" start="0b0" description="Slow internal reference clock selected."/>
        <Enum name="1" start="0b1" description="Fast internal reference clock selected."/>
      </BitField>
      <BitField start="1" size="1" name="LP">
        <Enum name="0" start="0b0" description="FLL or PLL is not disabled in bypass modes."/>
        <Enum name="1" start="0b1" description="FLL or PLL is disabled in bypass modes (lower power)"/>
      </BitField>
      <BitField start="2" size="1" name="EREFS0">
        <Enum name="0" start="0b0" description="External reference clock requested."/>
        <Enum name="1" start="0b1" description="Oscillator requested."/>
      </BitField>
      <BitField start="3" size="1" name="HGO0">
        <Enum name="0" start="0b0" description="Configure crystal oscillator for low-power operation."/>
        <Enum name="1" start="0b1" description="Configure crystal oscillator for high-gain operation."/>
      </BitField>
      <BitField start="4" size="2" name="RANGE0">
        <Enum name="00" start="0b00" description="Encoding 0 - Low frequency range selected for the crystal oscillator ."/>
        <Enum name="01" start="0b01" description="Encoding 1 - High frequency range selected for the crystal oscillator ."/>
      </BitField>
      <BitField start="6" size="1" name="FCFTRIM"/>
      <BitField start="7" size="1" name="LOCRE0">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a loss of OSC0 external reference clock."/>
        <Enum name="1" start="0b1" description="Generate a reset request on a loss of OSC0 external reference clock."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="MCG_C3" access="Read/Write" reset_value="0" reset_mask="0">
      <BitField start="0" size="8" name="SCTRIM"/>
    </Register>
    <Register start="+0x3" size="1" name="MCG_C4" access="Read/Write" reset_value="0" reset_mask="0xE0">
      <BitField start="0" size="1" name="SCFTRIM"/>
      <BitField start="1" size="4" name="FCTRIM"/>
      <BitField start="5" size="2" name="DRST_DRS">
        <Enum name="00" start="0b00" description="Encoding 0 - Low range (reset default)."/>
        <Enum name="01" start="0b01" description="Encoding 1 - Mid range."/>
        <Enum name="10" start="0b10" description="Encoding 2 - Mid-high range."/>
        <Enum name="11" start="0b11" description="Encoding 3 - High range."/>
      </BitField>
      <BitField start="7" size="1" name="DMX32">
        <Enum name="0" start="0b0" description="DCO has a default range of 25%."/>
        <Enum name="1" start="0b1" description="DCO is fine-tuned for maximum frequency with 32.768 kHz reference."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="MCG_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="PRDIV0"/>
      <BitField start="5" size="1" name="PLLSTEN0">
        <Enum name="0" start="0b0" description="MCGPLLCLK is disabled in any of the Stop modes."/>
        <Enum name="1" start="0b1" description="MCGPLLCLK is enabled if system is in Normal Stop mode."/>
      </BitField>
      <BitField start="6" size="1" name="PLLCLKEN0">
        <Enum name="0" start="0b0" description="MCGPLLCLK is inactive."/>
        <Enum name="1" start="0b1" description="MCGPLLCLK is active."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="MCG_C6" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="VDIV0"/>
      <BitField start="5" size="1" name="CME0">
        <Enum name="0" start="0b0" description="External clock monitor is disabled for OSC0."/>
        <Enum name="1" start="0b1" description="External clock monitor is enabled for OSC0."/>
      </BitField>
      <BitField start="6" size="1" name="PLLS">
        <Enum name="0" start="0b0" description="FLL is selected."/>
        <Enum name="1" start="0b1" description="PLL is selected (PRDIV 0 need to be programmed to the correct divider to generate a PLL reference clock in the range of 2-4 MHz prior to setting the PLLS bit)."/>
      </BitField>
      <BitField start="7" size="1" name="LOLIE0">
        <Enum name="0" start="0b0" description="No interrupt request is generated on loss of lock."/>
        <Enum name="1" start="0b1" description="Generate an interrupt request on loss of lock."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="MCG_S" access="ReadOnly" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="1" name="IRCST">
        <Enum name="0" start="0b0" description="Source of internal reference clock is the slow clock (32 kHz IRC)."/>
        <Enum name="1" start="0b1" description="Source of internal reference clock is the fast clock (4 MHz IRC)."/>
      </BitField>
      <BitField start="1" size="1" name="OSCINIT0"/>
      <BitField start="2" size="2" name="CLKST">
        <Enum name="00" start="0b00" description="Encoding 0 - Output of the FLL is selected (reset default)."/>
        <Enum name="01" start="0b01" description="Encoding 1 - Internal reference clock is selected."/>
        <Enum name="10" start="0b10" description="Encoding 2 - External reference clock is selected."/>
        <Enum name="11" start="0b11" description="Encoding 3 - Output of the PLL is selected."/>
      </BitField>
      <BitField start="4" size="1" name="IREFST">
        <Enum name="0" start="0b0" description="Source of FLL reference clock is the external reference clock."/>
        <Enum name="1" start="0b1" description="Source of FLL reference clock is the internal reference clock."/>
      </BitField>
      <BitField start="5" size="1" name="PLLST">
        <Enum name="0" start="0b0" description="Source of PLLS clock is FLL clock."/>
        <Enum name="1" start="0b1" description="Source of PLLS clock is PLL output clock."/>
      </BitField>
      <BitField start="6" size="1" name="LOCK0">
        <Enum name="0" start="0b0" description="PLL is currently unlocked."/>
        <Enum name="1" start="0b1" description="PLL is currently locked."/>
      </BitField>
      <BitField start="7" size="1" name="LOLS">
        <Enum name="0" start="0b0" description="PLL has not lost lock since LOLS 0 was last cleared."/>
        <Enum name="1" start="0b1" description="PLL has lost lock since LOLS 0 was last cleared."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="MCG_SC" access="Read/Write" reset_value="0x2" reset_mask="0xFF">
      <BitField start="0" size="1" name="LOCS0">
        <Enum name="0" start="0b0" description="Loss of OSC0 has not occurred."/>
        <Enum name="1" start="0b1" description="Loss of OSC0 has occurred."/>
      </BitField>
      <BitField start="1" size="3" name="FCRDIV">
        <Enum name="000" start="0b000" description="Divide Factor is 1"/>
        <Enum name="001" start="0b001" description="Divide Factor is 2."/>
        <Enum name="010" start="0b010" description="Divide Factor is 4."/>
        <Enum name="011" start="0b011" description="Divide Factor is 8."/>
        <Enum name="100" start="0b100" description="Divide Factor is 16"/>
        <Enum name="101" start="0b101" description="Divide Factor is 32"/>
        <Enum name="110" start="0b110" description="Divide Factor is 64"/>
        <Enum name="111" start="0b111" description="Divide Factor is 128."/>
      </BitField>
      <BitField start="4" size="1" name="FLTPRSRV">
        <Enum name="0" start="0b0" description="FLL filter and FLL frequency will reset on changes to currect clock mode."/>
        <Enum name="1" start="0b1" description="Fll filter and FLL frequency retain their previous values during new clock mode change."/>
      </BitField>
      <BitField start="5" size="1" name="ATMF">
        <Enum name="0" start="0b0" description="Automatic Trim Machine completed normally."/>
        <Enum name="1" start="0b1" description="Automatic Trim Machine failed."/>
      </BitField>
      <BitField start="6" size="1" name="ATMS">
        <Enum name="0" start="0b0" description="32 kHz Internal Reference Clock selected."/>
        <Enum name="1" start="0b1" description="4 MHz Internal Reference Clock selected."/>
      </BitField>
      <BitField start="7" size="1" name="ATME">
        <Enum name="0" start="0b0" description="Auto Trim Machine disabled."/>
        <Enum name="1" start="0b1" description="Auto Trim Machine enabled."/>
      </BitField>
    </Register>
    <Register start="+0xA" size="1" name="MCG_ATCVH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVH"/>
    </Register>
    <Register start="+0xB" size="1" name="MCG_ATCVL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="ATCVL"/>
    </Register>
    <Register start="+0xC" size="1" name="MCG_C7" access="ReadOnly" reset_value="0" reset_mask="0xFF"/>
    <Register start="+0xD" size="1" name="MCG_C8" access="Read/Write" reset_value="0x80" reset_mask="0xFF">
      <BitField start="6" size="1" name="LOLRE">
        <Enum name="0" start="0b0" description="Interrupt request is generated on a PLL loss of lock indication. The PLL loss of lock interrupt enable bit must also be set to generate the interrupt request."/>
        <Enum name="1" start="0b1" description="Generate a reset request on a PLL loss of lock indication."/>
      </BitField>
    </Register>
    <Register start="+0xE" size="1" name="MCG_C9" access="ReadOnly" reset_value="0" reset_mask="0xFF"/>
    <Register start="+0xF" size="1" name="MCG_C10" access="ReadOnly" reset_value="0" reset_mask="0xFF"/>
  </RegisterGroup>
  <RegisterGroup name="OSC0" start="0x40065000">
    <Register start="+0" size="1" name="OSC0_CR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SC16P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 16 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="1" size="1" name="SC8P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 8 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="2" size="1" name="SC4P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 4 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="3" size="1" name="SC2P">
        <Enum name="0" start="0b0" description="Disable the selection."/>
        <Enum name="1" start="0b1" description="Add 2 pF capacitor to the oscillator load."/>
      </BitField>
      <BitField start="5" size="1" name="EREFSTEN">
        <Enum name="0" start="0b0" description="External reference clock is disabled in Stop mode."/>
        <Enum name="1" start="0b1" description="External reference clock stays enabled in Stop mode if ERCLKEN is set before entering Stop mode."/>
      </BitField>
      <BitField start="7" size="1" name="ERCLKEN">
        <Enum name="0" start="0b0" description="External reference clock is inactive."/>
        <Enum name="1" start="0b1" description="External reference clock is enabled."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C0" start="0x40066000">
    <Register start="+0" size="1" name="I2C0_A1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD"/>
    </Register>
    <Register start="+0x1" size="1" name="I2C0_F" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR"/>
      <BitField start="6" size="2" name="MULT">
        <Enum name="00" start="0b00" description="mul = 1"/>
        <Enum name="01" start="0b01" description="mul = 2"/>
        <Enum name="10" start="0b10" description="mul = 4"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C0_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="All DMA signalling disabled."/>
        <Enum name="1" start="0b1" description="DMA transfer is enabled and the following conditions trigger the DMA request: While FACK = 0, a data byte is received, either address or data is transmitted. (ACK/NACK automatic) While FACK = 0, the first byte received matches the A1 register or is general call address. If any address matching occurs, IAAS and TCF are set. If the direction of transfer is known from master to slave, then it is not required to check the SRW. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted."/>
      </BitField>
      <BitField start="1" size="1" name="WUEN">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode."/>
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode."/>
      </BitField>
      <BitField start="2" size="1" name="RSTA"/>
      <BitField start="3" size="1" name="TXAK">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)."/>
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)."/>
      </BitField>
      <BitField start="4" size="1" name="TX">
        <Enum name="0" start="0b0" description="Receive"/>
        <Enum name="1" start="0b1" description="Transmit"/>
      </BitField>
      <BitField start="5" size="1" name="MST">
        <Enum name="0" start="0b0" description="Slave mode"/>
        <Enum name="1" start="0b1" description="Master mode"/>
      </BitField>
      <BitField start="6" size="1" name="IICIE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="7" size="1" name="IICEN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C0_S" access="Read/Write" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus"/>
        <Enum name="1" start="0b1" description="No acknowledge signal detected"/>
      </BitField>
      <BitField start="1" size="1" name="IICIF">
        <Enum name="0" start="0b0" description="No interrupt pending"/>
        <Enum name="1" start="0b1" description="Interrupt pending"/>
      </BitField>
      <BitField start="2" size="1" name="SRW">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave"/>
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave"/>
      </BitField>
      <BitField start="3" size="1" name="RAM">
        <Enum name="0" start="0b0" description="Not addressed"/>
        <Enum name="1" start="0b1" description="Addressed as a slave"/>
      </BitField>
      <BitField start="4" size="1" name="ARBL">
        <Enum name="0" start="0b0" description="Standard bus operation."/>
        <Enum name="1" start="0b1" description="Loss of arbitration."/>
      </BitField>
      <BitField start="5" size="1" name="BUSY">
        <Enum name="0" start="0b0" description="Bus is idle"/>
        <Enum name="1" start="0b1" description="Bus is busy"/>
      </BitField>
      <BitField start="6" size="1" name="IAAS">
        <Enum name="0" start="0b0" description="Not addressed"/>
        <Enum name="1" start="0b1" description="Addressed as a slave"/>
      </BitField>
      <BitField start="7" size="1" name="TCF">
        <Enum name="0" start="0b0" description="Transfer in progress"/>
        <Enum name="1" start="0b1" description="Transfer complete"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C0_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0x5" size="1" name="I2C0_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD"/>
      <BitField start="3" size="1" name="RMEN">
        <Enum name="0" start="0b0" description="Range mode disabled. No address match occurs for an address within the range of values of the A1 and RA registers."/>
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers."/>
      </BitField>
      <BitField start="4" size="1" name="SBRC">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur"/>
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate"/>
      </BitField>
      <BitField start="5" size="1" name="HDRS">
        <Enum name="0" start="0b0" description="Normal drive mode"/>
        <Enum name="1" start="0b1" description="High drive mode"/>
      </BitField>
      <BitField start="6" size="1" name="ADEXT">
        <Enum name="0" start="0b0" description="7-bit address scheme"/>
        <Enum name="1" start="0b1" description="10-bit address scheme"/>
      </BitField>
      <BitField start="7" size="1" name="GCAEN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C0_FLT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FLT">
        <Enum name="0" start="0b0" description="No filter/bypass"/>
      </BitField>
      <BitField start="5" size="1" name="STOPIE">
        <Enum name="0" start="0b0" description="Stop detection interrupt is disabled"/>
        <Enum name="1" start="0b1" description="Stop detection interrupt is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="STOPF">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus"/>
        <Enum name="1" start="0b1" description="Stop detected on I2C bus"/>
      </BitField>
      <BitField start="7" size="1" name="SHEN">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated."/>
        <Enum name="1" start="0b1" description="Stop holdoff is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C0_RA" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD"/>
    </Register>
    <Register start="+0x8" size="1" name="I2C0_SMB" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled"/>
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled"/>
      </BitField>
      <BitField start="1" size="1" name="SHTF2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs"/>
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs"/>
      </BitField>
      <BitField start="2" size="1" name="SHTF1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs"/>
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs"/>
      </BitField>
      <BitField start="3" size="1" name="SLTF">
        <Enum name="0" start="0b0" description="No low timeout occurs"/>
        <Enum name="1" start="0b1" description="Low timeout occurs"/>
      </BitField>
      <BitField start="4" size="1" name="TCKSEL">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the bus clock / 64"/>
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the bus clock"/>
      </BitField>
      <BitField start="5" size="1" name="SIICAEN">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled"/>
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ALERTEN">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled"/>
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled"/>
      </BitField>
      <BitField start="7" size="1" name="FACK">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte"/>
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK."/>
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C0_A2" access="Read/Write" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD"/>
    </Register>
    <Register start="+0xA" size="1" name="I2C0_SLTH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT"/>
    </Register>
    <Register start="+0xB" size="1" name="I2C0_SLTL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="I2C1" start="0x40067000">
    <Register start="+0" size="1" name="I2C1_A1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="AD"/>
    </Register>
    <Register start="+0x1" size="1" name="I2C1_F" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="ICR"/>
      <BitField start="6" size="2" name="MULT">
        <Enum name="00" start="0b00" description="mul = 1"/>
        <Enum name="01" start="0b01" description="mul = 2"/>
        <Enum name="10" start="0b10" description="mul = 4"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="I2C1_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="All DMA signalling disabled."/>
        <Enum name="1" start="0b1" description="DMA transfer is enabled and the following conditions trigger the DMA request: While FACK = 0, a data byte is received, either address or data is transmitted. (ACK/NACK automatic) While FACK = 0, the first byte received matches the A1 register or is general call address. If any address matching occurs, IAAS and TCF are set. If the direction of transfer is known from master to slave, then it is not required to check the SRW. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted."/>
      </BitField>
      <BitField start="1" size="1" name="WUEN">
        <Enum name="0" start="0b0" description="Normal operation. No interrupt generated when address matching in low power mode."/>
        <Enum name="1" start="0b1" description="Enables the wakeup function in low power mode."/>
      </BitField>
      <BitField start="2" size="1" name="RSTA"/>
      <BitField start="3" size="1" name="TXAK">
        <Enum name="0" start="0b0" description="An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set)."/>
        <Enum name="1" start="0b1" description="No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set)."/>
      </BitField>
      <BitField start="4" size="1" name="TX">
        <Enum name="0" start="0b0" description="Receive"/>
        <Enum name="1" start="0b1" description="Transmit"/>
      </BitField>
      <BitField start="5" size="1" name="MST">
        <Enum name="0" start="0b0" description="Slave mode"/>
        <Enum name="1" start="0b1" description="Master mode"/>
      </BitField>
      <BitField start="6" size="1" name="IICIE">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
      <BitField start="7" size="1" name="IICEN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="I2C1_S" access="Read/Write" reset_value="0x80" reset_mask="0xFF">
      <BitField start="0" size="1" name="RXAK">
        <Enum name="0" start="0b0" description="Acknowledge signal was received after the completion of one byte of data transmission on the bus"/>
        <Enum name="1" start="0b1" description="No acknowledge signal detected"/>
      </BitField>
      <BitField start="1" size="1" name="IICIF">
        <Enum name="0" start="0b0" description="No interrupt pending"/>
        <Enum name="1" start="0b1" description="Interrupt pending"/>
      </BitField>
      <BitField start="2" size="1" name="SRW">
        <Enum name="0" start="0b0" description="Slave receive, master writing to slave"/>
        <Enum name="1" start="0b1" description="Slave transmit, master reading from slave"/>
      </BitField>
      <BitField start="3" size="1" name="RAM">
        <Enum name="0" start="0b0" description="Not addressed"/>
        <Enum name="1" start="0b1" description="Addressed as a slave"/>
      </BitField>
      <BitField start="4" size="1" name="ARBL">
        <Enum name="0" start="0b0" description="Standard bus operation."/>
        <Enum name="1" start="0b1" description="Loss of arbitration."/>
      </BitField>
      <BitField start="5" size="1" name="BUSY">
        <Enum name="0" start="0b0" description="Bus is idle"/>
        <Enum name="1" start="0b1" description="Bus is busy"/>
      </BitField>
      <BitField start="6" size="1" name="IAAS">
        <Enum name="0" start="0b0" description="Not addressed"/>
        <Enum name="1" start="0b1" description="Addressed as a slave"/>
      </BitField>
      <BitField start="7" size="1" name="TCF">
        <Enum name="0" start="0b0" description="Transfer in progress"/>
        <Enum name="1" start="0b1" description="Transfer complete"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="I2C1_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="DATA"/>
    </Register>
    <Register start="+0x5" size="1" name="I2C1_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="AD"/>
      <BitField start="3" size="1" name="RMEN">
        <Enum name="0" start="0b0" description="Range mode disabled. No address match occurs for an address within the range of values of the A1 and RA registers."/>
        <Enum name="1" start="0b1" description="Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers."/>
      </BitField>
      <BitField start="4" size="1" name="SBRC">
        <Enum name="0" start="0b0" description="The slave baud rate follows the master baud rate and clock stretching may occur"/>
        <Enum name="1" start="0b1" description="Slave baud rate is independent of the master baud rate"/>
      </BitField>
      <BitField start="5" size="1" name="HDRS">
        <Enum name="0" start="0b0" description="Normal drive mode"/>
        <Enum name="1" start="0b1" description="High drive mode"/>
      </BitField>
      <BitField start="6" size="1" name="ADEXT">
        <Enum name="0" start="0b0" description="7-bit address scheme"/>
        <Enum name="1" start="0b1" description="10-bit address scheme"/>
      </BitField>
      <BitField start="7" size="1" name="GCAEN">
        <Enum name="0" start="0b0" description="Disabled"/>
        <Enum name="1" start="0b1" description="Enabled"/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="I2C1_FLT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="FLT">
        <Enum name="0" start="0b0" description="No filter/bypass"/>
      </BitField>
      <BitField start="5" size="1" name="STOPIE">
        <Enum name="0" start="0b0" description="Stop detection interrupt is disabled"/>
        <Enum name="1" start="0b1" description="Stop detection interrupt is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="STOPF">
        <Enum name="0" start="0b0" description="No stop happens on I2C bus"/>
        <Enum name="1" start="0b1" description="Stop detected on I2C bus"/>
      </BitField>
      <BitField start="7" size="1" name="SHEN">
        <Enum name="0" start="0b0" description="Stop holdoff is disabled. The MCU's entry to stop mode is not gated."/>
        <Enum name="1" start="0b1" description="Stop holdoff is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="I2C1_RA" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="7" name="RAD"/>
    </Register>
    <Register start="+0x8" size="1" name="I2C1_SMB" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SHTF2IE">
        <Enum name="0" start="0b0" description="SHTF2 interrupt is disabled"/>
        <Enum name="1" start="0b1" description="SHTF2 interrupt is enabled"/>
      </BitField>
      <BitField start="1" size="1" name="SHTF2">
        <Enum name="0" start="0b0" description="No SCL high and SDA low timeout occurs"/>
        <Enum name="1" start="0b1" description="SCL high and SDA low timeout occurs"/>
      </BitField>
      <BitField start="2" size="1" name="SHTF1">
        <Enum name="0" start="0b0" description="No SCL high and SDA high timeout occurs"/>
        <Enum name="1" start="0b1" description="SCL high and SDA high timeout occurs"/>
      </BitField>
      <BitField start="3" size="1" name="SLTF">
        <Enum name="0" start="0b0" description="No low timeout occurs"/>
        <Enum name="1" start="0b1" description="Low timeout occurs"/>
      </BitField>
      <BitField start="4" size="1" name="TCKSEL">
        <Enum name="0" start="0b0" description="Timeout counter counts at the frequency of the bus clock / 64"/>
        <Enum name="1" start="0b1" description="Timeout counter counts at the frequency of the bus clock"/>
      </BitField>
      <BitField start="5" size="1" name="SIICAEN">
        <Enum name="0" start="0b0" description="I2C address register 2 matching is disabled"/>
        <Enum name="1" start="0b1" description="I2C address register 2 matching is enabled"/>
      </BitField>
      <BitField start="6" size="1" name="ALERTEN">
        <Enum name="0" start="0b0" description="SMBus alert response address matching is disabled"/>
        <Enum name="1" start="0b1" description="SMBus alert response address matching is enabled"/>
      </BitField>
      <BitField start="7" size="1" name="FACK">
        <Enum name="0" start="0b0" description="An ACK or NACK is sent on the following receiving data byte"/>
        <Enum name="1" start="0b1" description="Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK."/>
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="I2C1_A2" access="Read/Write" reset_value="0xC2" reset_mask="0xFF">
      <BitField start="1" size="7" name="SAD"/>
    </Register>
    <Register start="+0xA" size="1" name="I2C1_SLTH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT"/>
    </Register>
    <Register start="+0xB" size="1" name="I2C1_SLTL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="SSLT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART0" start="0x4006A000">
    <Register start="+0" size="1" name="UART0_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="5" size="1" name="SBNS">
        <Enum name="0" start="0b0" description="One stop bit."/>
        <Enum name="1" start="0b1" description="Two stop bit."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from UART _S2[RXEDGIF] disabled (use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when UART _S2[RXEDGIF] flag is 1."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from UART _S2[LBKDIF] disabled (use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when UART _S2[LBKDIF] flag is 1."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART0_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART0_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking."/>
        <Enum name="1" start="0b1" description="Parity enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle-line wakeup."/>
        <Enum name="1" start="0b1" description="Address-mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit data characters."/>
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the UART does not use the UART _RX pins."/>
        <Enum name="1" start="0b1" description="Single-wire UART mode where the UART _TX pin is connected to the transmitter output and receiver input."/>
      </BitField>
      <BitField start="6" size="1" name="DOZEEN">
        <Enum name="0" start="0b0" description="UART is enabled in Wait mode."/>
        <Enum name="1" start="0b1" description="UART is disabled in Wait mode."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation - UART _RX and UART _TX use separate pins."/>
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input. (See RSRC bit.) UART _RX pin is not used by UART ."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART0_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal UART receiver operation."/>
        <Enum name="1" start="0b1" description="UART receiver in standby waiting for wakeup condition."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver disabled."/>
        <Enum name="1" start="0b1" description="Receiver enabled."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter disabled."/>
        <Enum name="1" start="0b1" description="Transmitter enabled."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART0_S1" access="Read/Write" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error."/>
        <Enum name="1" start="0b1" description="Parity error."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected."/>
        <Enum name="1" start="0b1" description="Noise detected in the received character in UART _D."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun."/>
        <Enum name="1" start="0b1" description="Receive overrun (new UART data lost)."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="No idle line detected."/>
        <Enum name="1" start="0b1" description="Idle line was detected."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="Receive data buffer empty."/>
        <Enum name="1" start="0b1" description="Receive data buffer full."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="Transmit data buffer full."/>
        <Enum name="1" start="0b1" description="Transmit data buffer empty."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART0_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active ( UART _RXD input not idle)."/>
      </BitField>
      <BitField start="1" size="1" name="LBKDE">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)."/>
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 14 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 15 (if M10 = 1, SNBS = 1)."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 13 (if M10 = 1, SNBS = 1)."/>
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1 or M10 = 1, SNBS = 0) or 16 (if M10 = 1, SNBS = 1)."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data not inverted."/>
        <Enum name="1" start="0b1" description="Receive data inverted."/>
      </BitField>
      <BitField start="5" size="1" name="MSBF">
        <Enum name="0" start="0b0" description="LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0."/>
        <Enum name="1" start="0b1" description="MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of C1[M], C1[PE] and C4[M10]. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of C1[M] and C1[PE]."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIF">
        <Enum name="0" start="0b0" description="No LIN break character has been detected."/>
        <Enum name="1" start="0b1" description="LIN break character has been detected."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART0_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="UART _TXD pin is an input in single-wire mode."/>
        <Enum name="1" start="0b1" description="UART _TXD pin is an output in single-wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="R9T8"/>
      <BitField start="7" size="1" name="R8T9"/>
    </Register>
    <Register start="+0x7" size="1" name="UART0_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="R0T0"/>
      <BitField start="1" size="1" name="R1T1"/>
      <BitField start="2" size="1" name="R2T2"/>
      <BitField start="3" size="1" name="R3T3"/>
      <BitField start="4" size="1" name="R4T4"/>
      <BitField start="5" size="1" name="R5T5"/>
      <BitField start="6" size="1" name="R6T6"/>
      <BitField start="7" size="1" name="R7T7"/>
    </Register>
    <Register start="+0x8" size="1" name="UART0_MA1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0x9" size="1" name="UART0_MA2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="MA"/>
    </Register>
    <Register start="+0xA" size="1" name="UART0_C4" access="Read/Write" reset_value="0xF" reset_mask="0xFF">
      <BitField start="0" size="5" name="OSR"/>
      <BitField start="5" size="1" name="M10">
        <Enum name="0" start="0b0" description="Receiver and transmitter use 8-bit or 9-bit data characters."/>
        <Enum name="1" start="0b1" description="Receiver and transmitter use 10-bit data characters."/>
      </BitField>
      <BitField start="6" size="1" name="MAEN2">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN1 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer."/>
      </BitField>
      <BitField start="7" size="1" name="MAEN1">
        <Enum name="0" start="0b0" description="All data received is transferred to the data buffer if MAEN2 is cleared."/>
        <Enum name="1" start="0b1" description="All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer."/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="UART0_C5" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RESYNCDIS">
        <Enum name="0" start="0b0" description="Resynchronization during received data word is supported"/>
        <Enum name="1" start="0b1" description="Resynchronization during received data word is disabled"/>
      </BitField>
      <BitField start="1" size="1" name="BOTHEDGE">
        <Enum name="0" start="0b0" description="Receiver samples input data using the rising edge of the baud rate clock."/>
        <Enum name="1" start="0b1" description="Receiver samples input data using the rising and falling edge of the baud rate clock."/>
      </BitField>
      <BitField start="5" size="1" name="RDMAE">
        <Enum name="0" start="0b0" description="DMA request disabled."/>
        <Enum name="1" start="0b1" description="DMA request enabled."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAE">
        <Enum name="0" start="0b0" description="DMA request disabled."/>
        <Enum name="1" start="0b1" description="DMA request enabled."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART1" start="0x4006B000">
    <Register start="+0" size="1" name="UART1_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="5" size="1" name="SBNS">
        <Enum name="0" start="0b0" description="One stop bit."/>
        <Enum name="1" start="0b1" description="Two stop bit."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from UART_S2[RXEDGIF] disabled (use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when UART_S2[RXEDGIF] flag is 1."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from UART_S2[LBKDIF] disabled (use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when UART_S2[LBKDIF] flag is 1."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART1_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART1_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking."/>
        <Enum name="1" start="0b1" description="Parity enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle-line wakeup."/>
        <Enum name="1" start="0b1" description="Address-mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Normal - start + 8 data bits (lsb first) + stop."/>
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters start + 8 data bits (lsb first) + 9th data bit + stop."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the UART does not use the RxD pins."/>
        <Enum name="1" start="0b1" description="Single-wire UART mode where the TxD pin is connected to the transmitter output and receiver input."/>
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI">
        <Enum name="0" start="0b0" description="UART clocks continue to run in wait mode so the UART can be the source of an interrupt that wakes up the CPU."/>
        <Enum name="1" start="0b1" description="UART clocks freeze while CPU is in wait mode."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation - RxD and TxD use separate pins."/>
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input. (See RSRC bit.) RxD pin is not used by UART."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART1_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal UART receiver operation."/>
        <Enum name="1" start="0b1" description="UART receiver in standby waiting for wakeup condition."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver off."/>
        <Enum name="1" start="0b1" description="Receiver on."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter off."/>
        <Enum name="1" start="0b1" description="Transmitter on."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART1_S1" access="ReadOnly" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error."/>
        <Enum name="1" start="0b1" description="Parity error."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected."/>
        <Enum name="1" start="0b1" description="Noise detected in the received character in UART_D."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun."/>
        <Enum name="1" start="0b1" description="Receive overrun (new UART data lost)."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="No idle line detected."/>
        <Enum name="1" start="0b1" description="Idle line was detected."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="Receive data register empty."/>
        <Enum name="1" start="0b1" description="Receive data register full."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="Transmit data register (buffer) full."/>
        <Enum name="1" start="0b1" description="Transmit data register (buffer) empty."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART1_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active (RxD input not idle)."/>
      </BitField>
      <BitField start="1" size="1" name="LBKDE">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1)."/>
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 13 (if M = 1, SBNS = 1)."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1)."/>
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1)."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data not inverted."/>
        <Enum name="1" start="0b1" description="Receive data inverted."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIF">
        <Enum name="0" start="0b0" description="No LIN break character has been detected."/>
        <Enum name="1" start="0b1" description="LIN break character has been detected."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART1_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="TxD pin is an input in single-wire mode."/>
        <Enum name="1" start="0b1" description="TxD pin is an output in single-wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="T8"/>
      <BitField start="7" size="1" name="R8"/>
    </Register>
    <Register start="+0x7" size="1" name="UART1_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="R0T0"/>
      <BitField start="1" size="1" name="R1T1"/>
      <BitField start="2" size="1" name="R2T2"/>
      <BitField start="3" size="1" name="R3T3"/>
      <BitField start="4" size="1" name="R4T4"/>
      <BitField start="5" size="1" name="R5T5"/>
      <BitField start="6" size="1" name="R6T6"/>
      <BitField start="7" size="1" name="R7T7"/>
    </Register>
    <Register start="+0x8" size="1" name="UART1_C4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS">
        <Enum name="0" start="0b0" description="If RIE is set and the RDRF flag is set, the RDRF interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If RIE is set and the RDRF flag is set, the RDRF DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAS">
        <Enum name="0" start="0b0" description="If TIE is set and the TDRE flag is set, the TDRE interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If TIE is set and the TDRE flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="UART2" start="0x4006C000">
    <Register start="+0" size="1" name="UART2_BDH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="SBR"/>
      <BitField start="5" size="1" name="SBNS">
        <Enum name="0" start="0b0" description="One stop bit."/>
        <Enum name="1" start="0b1" description="Two stop bit."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from UART_S2[RXEDGIF] disabled (use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when UART_S2[RXEDGIF] flag is 1."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from UART_S2[LBKDIF] disabled (use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when UART_S2[LBKDIF] flag is 1."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="UART2_BDL" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="8" name="SBR"/>
    </Register>
    <Register start="+0x2" size="1" name="UART2_C1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PT">
        <Enum name="0" start="0b0" description="Even parity."/>
        <Enum name="1" start="0b1" description="Odd parity."/>
      </BitField>
      <BitField start="1" size="1" name="PE">
        <Enum name="0" start="0b0" description="No hardware parity generation or checking."/>
        <Enum name="1" start="0b1" description="Parity enabled."/>
      </BitField>
      <BitField start="2" size="1" name="ILT">
        <Enum name="0" start="0b0" description="Idle character bit count starts after start bit."/>
        <Enum name="1" start="0b1" description="Idle character bit count starts after stop bit."/>
      </BitField>
      <BitField start="3" size="1" name="WAKE">
        <Enum name="0" start="0b0" description="Idle-line wakeup."/>
        <Enum name="1" start="0b1" description="Address-mark wakeup."/>
      </BitField>
      <BitField start="4" size="1" name="M">
        <Enum name="0" start="0b0" description="Normal - start + 8 data bits (lsb first) + stop."/>
        <Enum name="1" start="0b1" description="Receiver and transmitter use 9-bit data characters start + 8 data bits (lsb first) + 9th data bit + stop."/>
      </BitField>
      <BitField start="5" size="1" name="RSRC">
        <Enum name="0" start="0b0" description="Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the UART does not use the RxD pins."/>
        <Enum name="1" start="0b1" description="Single-wire UART mode where the TxD pin is connected to the transmitter output and receiver input."/>
      </BitField>
      <BitField start="6" size="1" name="UARTSWAI">
        <Enum name="0" start="0b0" description="UART clocks continue to run in wait mode so the UART can be the source of an interrupt that wakes up the CPU."/>
        <Enum name="1" start="0b1" description="UART clocks freeze while CPU is in wait mode."/>
      </BitField>
      <BitField start="7" size="1" name="LOOPS">
        <Enum name="0" start="0b0" description="Normal operation - RxD and TxD use separate pins."/>
        <Enum name="1" start="0b1" description="Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input. (See RSRC bit.) RxD pin is not used by UART."/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="UART2_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SBK">
        <Enum name="0" start="0b0" description="Normal transmitter operation."/>
        <Enum name="1" start="0b1" description="Queue break character(s) to be sent."/>
      </BitField>
      <BitField start="1" size="1" name="RWU">
        <Enum name="0" start="0b0" description="Normal UART receiver operation."/>
        <Enum name="1" start="0b1" description="UART receiver in standby waiting for wakeup condition."/>
      </BitField>
      <BitField start="2" size="1" name="RE">
        <Enum name="0" start="0b0" description="Receiver off."/>
        <Enum name="1" start="0b1" description="Receiver on."/>
      </BitField>
      <BitField start="3" size="1" name="TE">
        <Enum name="0" start="0b0" description="Transmitter off."/>
        <Enum name="1" start="0b1" description="Transmitter on."/>
      </BitField>
      <BitField start="4" size="1" name="ILIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from IDLE disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when IDLE flag is 1."/>
      </BitField>
      <BitField start="5" size="1" name="RIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from RDRF disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when RDRF flag is 1."/>
      </BitField>
      <BitField start="6" size="1" name="TCIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from TC disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TC flag is 1."/>
      </BitField>
      <BitField start="7" size="1" name="TIE">
        <Enum name="0" start="0b0" description="Hardware interrupts from TDRE disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when TDRE flag is 1."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="UART2_S1" access="ReadOnly" reset_value="0xC0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PF">
        <Enum name="0" start="0b0" description="No parity error."/>
        <Enum name="1" start="0b1" description="Parity error."/>
      </BitField>
      <BitField start="1" size="1" name="FE">
        <Enum name="0" start="0b0" description="No framing error detected. This does not guarantee the framing is correct."/>
        <Enum name="1" start="0b1" description="Framing error."/>
      </BitField>
      <BitField start="2" size="1" name="NF">
        <Enum name="0" start="0b0" description="No noise detected."/>
        <Enum name="1" start="0b1" description="Noise detected in the received character in UART_D."/>
      </BitField>
      <BitField start="3" size="1" name="OR">
        <Enum name="0" start="0b0" description="No overrun."/>
        <Enum name="1" start="0b1" description="Receive overrun (new UART data lost)."/>
      </BitField>
      <BitField start="4" size="1" name="IDLE">
        <Enum name="0" start="0b0" description="No idle line detected."/>
        <Enum name="1" start="0b1" description="Idle line was detected."/>
      </BitField>
      <BitField start="5" size="1" name="RDRF">
        <Enum name="0" start="0b0" description="Receive data register empty."/>
        <Enum name="1" start="0b1" description="Receive data register full."/>
      </BitField>
      <BitField start="6" size="1" name="TC">
        <Enum name="0" start="0b0" description="Transmitter active (sending data, a preamble, or a break)."/>
        <Enum name="1" start="0b1" description="Transmitter idle (transmission activity complete)."/>
      </BitField>
      <BitField start="7" size="1" name="TDRE">
        <Enum name="0" start="0b0" description="Transmit data register (buffer) full."/>
        <Enum name="1" start="0b1" description="Transmit data register (buffer) empty."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="UART2_S2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="RAF">
        <Enum name="0" start="0b0" description="UART receiver idle waiting for a start bit."/>
        <Enum name="1" start="0b1" description="UART receiver active (RxD input not idle)."/>
      </BitField>
      <BitField start="1" size="1" name="LBKDE">
        <Enum name="0" start="0b0" description="Break character is detected at length 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1)."/>
        <Enum name="1" start="0b1" description="Break character is detected at length of 11 bit times (if M = 0, SBNS = 0) or 12 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 13 (if M = 1, SBNS = 1)."/>
      </BitField>
      <BitField start="2" size="1" name="BRK13">
        <Enum name="0" start="0b0" description="Break character is transmitted with length of 10 bit times (if M = 0, SBNS = 0) or 11 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 12 (if M = 1, SBNS = 1)."/>
        <Enum name="1" start="0b1" description="Break character is transmitted with length of 13 bit times (if M = 0, SBNS = 0) or 14 (if M = 1, SBNS = 0 or M = 0, SBNS = 1) or 15 (if M = 1, SBNS = 1)."/>
      </BitField>
      <BitField start="3" size="1" name="RWUID">
        <Enum name="0" start="0b0" description="During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character."/>
        <Enum name="1" start="0b1" description="During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character."/>
      </BitField>
      <BitField start="4" size="1" name="RXINV">
        <Enum name="0" start="0b0" description="Receive data not inverted."/>
        <Enum name="1" start="0b1" description="Receive data inverted."/>
      </BitField>
      <BitField start="6" size="1" name="RXEDGIF">
        <Enum name="0" start="0b0" description="No active edge on the receive pin has occurred."/>
        <Enum name="1" start="0b1" description="An active edge on the receive pin has occurred."/>
      </BitField>
      <BitField start="7" size="1" name="LBKDIF">
        <Enum name="0" start="0b0" description="No LIN break character has been detected."/>
        <Enum name="1" start="0b1" description="LIN break character has been detected."/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="UART2_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="PEIE">
        <Enum name="0" start="0b0" description="PF interrupts disabled; use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when PF is set."/>
      </BitField>
      <BitField start="1" size="1" name="FEIE">
        <Enum name="0" start="0b0" description="FE interrupts disabled; use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when FE is set."/>
      </BitField>
      <BitField start="2" size="1" name="NEIE">
        <Enum name="0" start="0b0" description="NF interrupts disabled; use polling)."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when NF is set."/>
      </BitField>
      <BitField start="3" size="1" name="ORIE">
        <Enum name="0" start="0b0" description="OR interrupts disabled; use polling."/>
        <Enum name="1" start="0b1" description="Hardware interrupt requested when OR is set."/>
      </BitField>
      <BitField start="4" size="1" name="TXINV">
        <Enum name="0" start="0b0" description="Transmit data not inverted."/>
        <Enum name="1" start="0b1" description="Transmit data inverted."/>
      </BitField>
      <BitField start="5" size="1" name="TXDIR">
        <Enum name="0" start="0b0" description="TxD pin is an input in single-wire mode."/>
        <Enum name="1" start="0b1" description="TxD pin is an output in single-wire mode."/>
      </BitField>
      <BitField start="6" size="1" name="T8"/>
      <BitField start="7" size="1" name="R8"/>
    </Register>
    <Register start="+0x7" size="1" name="UART2_D" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="R0T0"/>
      <BitField start="1" size="1" name="R1T1"/>
      <BitField start="2" size="1" name="R2T2"/>
      <BitField start="3" size="1" name="R3T3"/>
      <BitField start="4" size="1" name="R4T4"/>
      <BitField start="5" size="1" name="R5T5"/>
      <BitField start="6" size="1" name="R6T6"/>
      <BitField start="7" size="1" name="R7T7"/>
    </Register>
    <Register start="+0x8" size="1" name="UART2_C4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="5" size="1" name="RDMAS">
        <Enum name="0" start="0b0" description="If RIE is set and the RDRF flag is set, the RDRF interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If RIE is set and the RDRF flag is set, the RDRF DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
      <BitField start="7" size="1" name="TDMAS">
        <Enum name="0" start="0b0" description="If TIE is set and the TDRE flag is set, the TDRE interrupt request signal is asserted to request interrupt service."/>
        <Enum name="1" start="0b1" description="If TIE is set and the TDRE flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="CMP0" start="0x40073000">
    <Register start="+0" size="1" name="CMP0_CR0" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="HYSTCTR">
        <Enum name="00" start="0b00" description="Level 0"/>
        <Enum name="01" start="0b01" description="Level 1"/>
        <Enum name="10" start="0b10" description="Level 2"/>
        <Enum name="11" start="0b11" description="Level 3"/>
      </BitField>
      <BitField start="4" size="3" name="FILTER_CNT">
        <Enum name="000" start="0b000" description="Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA."/>
        <Enum name="001" start="0b001" description="One sample must agree. The comparator output is simply sampled."/>
        <Enum name="010" start="0b010" description="2 consecutive samples must agree."/>
        <Enum name="011" start="0b011" description="3 consecutive samples must agree."/>
        <Enum name="100" start="0b100" description="4 consecutive samples must agree."/>
        <Enum name="101" start="0b101" description="5 consecutive samples must agree."/>
        <Enum name="110" start="0b110" description="6 consecutive samples must agree."/>
        <Enum name="111" start="0b111" description="7 consecutive samples must agree."/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="CMP0_CR1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="EN">
        <Enum name="0" start="0b0" description="Analog Comparator is disabled."/>
        <Enum name="1" start="0b1" description="Analog Comparator is enabled."/>
      </BitField>
      <BitField start="1" size="1" name="OPE">
        <Enum name="0" start="0b0" description="CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect."/>
        <Enum name="1" start="0b1" description="CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect."/>
      </BitField>
      <BitField start="2" size="1" name="COS">
        <Enum name="0" start="0b0" description="Set the filtered comparator output (CMPO) to equal COUT."/>
        <Enum name="1" start="0b1" description="Set the unfiltered comparator output (CMPO) to equal COUTA."/>
      </BitField>
      <BitField start="3" size="1" name="INV">
        <Enum name="0" start="0b0" description="Does not invert the comparator output."/>
        <Enum name="1" start="0b1" description="Inverts the comparator output."/>
      </BitField>
      <BitField start="4" size="1" name="PMODE">
        <Enum name="0" start="0b0" description="Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption."/>
        <Enum name="1" start="0b1" description="High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption."/>
      </BitField>
      <BitField start="5" size="1" name="TRIGM">
        <Enum name="0" start="0b0" description="Trigger mode is disabled."/>
        <Enum name="1" start="0b1" description="Trigger mode is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="WE">
        <Enum name="0" start="0b0" description="Windowing mode is not selected."/>
        <Enum name="1" start="0b1" description="Windowing mode is selected."/>
      </BitField>
      <BitField start="7" size="1" name="SE">
        <Enum name="0" start="0b0" description="Sampling mode is not selected."/>
        <Enum name="1" start="0b1" description="Sampling mode is selected."/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="CMP0_FPR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="FILT_PER"/>
    </Register>
    <Register start="+0x3" size="1" name="CMP0_SCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="COUT"/>
      <BitField start="1" size="1" name="CFF">
        <Enum name="0" start="0b0" description="Falling-edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Falling-edge on COUT has occurred."/>
      </BitField>
      <BitField start="2" size="1" name="CFR">
        <Enum name="0" start="0b0" description="Rising-edge on COUT has not been detected."/>
        <Enum name="1" start="0b1" description="Rising-edge on COUT has occurred."/>
      </BitField>
      <BitField start="3" size="1" name="IEF">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="4" size="1" name="IER">
        <Enum name="0" start="0b0" description="Interrupt is disabled."/>
        <Enum name="1" start="0b1" description="Interrupt is enabled."/>
      </BitField>
      <BitField start="6" size="1" name="DMAEN">
        <Enum name="0" start="0b0" description="DMA is disabled."/>
        <Enum name="1" start="0b1" description="DMA is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="CMP0_DACCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="6" name="VOSEL"/>
      <BitField start="6" size="1" name="VRSEL">
        <Enum name="0" start="0b0" description="V is selected as resistor ladder network supply reference V. in1 in"/>
        <Enum name="1" start="0b1" description="V is selected as resistor ladder network supply reference V. in2 in"/>
      </BitField>
      <BitField start="7" size="1" name="DACEN">
        <Enum name="0" start="0b0" description="DAC is disabled."/>
        <Enum name="1" start="0b1" description="DAC is enabled."/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="CMP0_MUXCR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="MSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
      <BitField start="3" size="3" name="PSEL">
        <Enum name="000" start="0b000" description="IN0"/>
        <Enum name="001" start="0b001" description="IN1"/>
        <Enum name="010" start="0b010" description="IN2"/>
        <Enum name="011" start="0b011" description="IN3"/>
        <Enum name="100" start="0b100" description="IN4"/>
        <Enum name="101" start="0b101" description="IN5"/>
        <Enum name="110" start="0b110" description="IN6"/>
        <Enum name="111" start="0b111" description="IN7"/>
      </BitField>
      <BitField start="7" size="1" name="PSTM">
        <Enum name="0" start="0b0" description="Pass Through Mode is disabled."/>
        <Enum name="1" start="0b1" description="Pass Through Mode is enabled."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI0" start="0x40076000">
    <Register start="+0" size="1" name="SPI0_S" access="ReadOnly" reset_value="0x20" reset_mask="0xFF">
      <BitField start="4" size="1" name="MODF">
        <Enum name="0" start="0b0" description="No mode fault error"/>
        <Enum name="1" start="0b1" description="Mode fault error detected"/>
      </BitField>
      <BitField start="5" size="1" name="SPTEF">
        <Enum name="0" start="0b0" description="SPI transmit buffer not empty (when FIFOMODE is not present or is 0) or SPI FIFO not empty (when FIFOMODE is 1)"/>
        <Enum name="1" start="0b1" description="SPI transmit buffer empty (when FIFOMODE is not present or is 0) or SPI FIFO empty (when FIFOMODE is 1)"/>
      </BitField>
      <BitField start="6" size="1" name="SPMF">
        <Enum name="0" start="0b0" description="Value in the receive data buffer does not match the value in the MH:ML registers"/>
        <Enum name="1" start="0b1" description="Value in the receive data buffer matches the value in the MH:ML registers"/>
      </BitField>
      <BitField start="7" size="1" name="SPRF">
        <Enum name="0" start="0b0" description="No data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is not full (when FIFOMODE is 1)"/>
        <Enum name="1" start="0b1" description="Data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is full (when FIFOMODE is 1)"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SPI0_BR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SPR">
        <Enum name="0000" start="0b0000" description="Baud rate divisor is 2"/>
        <Enum name="0001" start="0b0001" description="Baud rate divisor is 4"/>
        <Enum name="0010" start="0b0010" description="Baud rate divisor is 8"/>
        <Enum name="0011" start="0b0011" description="Baud rate divisor is 16"/>
        <Enum name="0100" start="0b0100" description="Baud rate divisor is 32"/>
        <Enum name="0101" start="0b0101" description="Baud rate divisor is 64"/>
        <Enum name="0110" start="0b0110" description="Baud rate divisor is 128"/>
        <Enum name="0111" start="0b0111" description="Baud rate divisor is 256"/>
        <Enum name="1000" start="0b1000" description="Baud rate divisor is 512"/>
      </BitField>
      <BitField start="4" size="3" name="SPPR">
        <Enum name="000" start="0b000" description="Baud rate prescaler divisor is 1"/>
        <Enum name="001" start="0b001" description="Baud rate prescaler divisor is 2"/>
        <Enum name="010" start="0b010" description="Baud rate prescaler divisor is 3"/>
        <Enum name="011" start="0b011" description="Baud rate prescaler divisor is 4"/>
        <Enum name="100" start="0b100" description="Baud rate prescaler divisor is 5"/>
        <Enum name="101" start="0b101" description="Baud rate prescaler divisor is 6"/>
        <Enum name="110" start="0b110" description="Baud rate prescaler divisor is 7"/>
        <Enum name="111" start="0b111" description="Baud rate prescaler divisor is 8"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SPI0_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SPC0">
        <Enum name="0" start="0b0" description="SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in."/>
        <Enum name="1" start="0b1" description="SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI."/>
      </BitField>
      <BitField start="1" size="1" name="SPISWAI">
        <Enum name="0" start="0b0" description="SPI clocks continue to operate in wait mode"/>
        <Enum name="1" start="0b1" description="SPI clocks stop when the MCU enters wait mode"/>
      </BitField>
      <BitField start="2" size="1" name="RXDMAE">
        <Enum name="0" start="0b0" description="DMA request for receive is disabled and interrupt from SPRF is allowed"/>
        <Enum name="1" start="0b1" description="DMA request for receive is enabled and interrupt from SPRF is disabled"/>
      </BitField>
      <BitField start="3" size="1" name="BIDIROE">
        <Enum name="0" start="0b0" description="Output driver disabled so SPI data I/O pin acts as an input"/>
        <Enum name="1" start="0b1" description="SPI I/O pin enabled as an output"/>
      </BitField>
      <BitField start="4" size="1" name="MODFEN">
        <Enum name="0" start="0b0" description="Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI"/>
        <Enum name="1" start="0b1" description="Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output"/>
      </BitField>
      <BitField start="5" size="1" name="TXDMAE">
        <Enum name="0" start="0b0" description="DMA request for transmit is disabled and interrupt from SPTEF is allowed"/>
        <Enum name="1" start="0b1" description="DMA request for transmit is enabled and interrupt from SPTEF is disabled"/>
      </BitField>
      <BitField start="6" size="1" name="SPIMODE">
        <Enum name="0" start="0b0" description="8-bit SPI shift register, match register, and buffers"/>
        <Enum name="1" start="0b1" description="16-bit SPI shift register, match register, and buffers"/>
      </BitField>
      <BitField start="7" size="1" name="SPMIE">
        <Enum name="0" start="0b0" description="Interrupts from SPMF inhibited (use polling)"/>
        <Enum name="1" start="0b1" description="When SPMF is 1, requests a hardware interrupt"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SPI0_C1" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="LSBFE">
        <Enum name="0" start="0b0" description="SPI serial data transfers start with most significant bit"/>
        <Enum name="1" start="0b1" description="SPI serial data transfers start with least significant bit"/>
      </BitField>
      <BitField start="1" size="1" name="SSOE">
        <Enum name="0" start="0b0" description="When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When MODFEN is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS pin function is slave select input."/>
        <Enum name="1" start="0b1" description="When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When MODFEN is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin function is slave select input."/>
      </BitField>
      <BitField start="2" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="First edge on SPSCK occurs at the middle of the first cycle of a data transfer"/>
        <Enum name="1" start="0b1" description="First edge on SPSCK occurs at the start of the first cycle of a data transfer"/>
      </BitField>
      <BitField start="3" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="Active-high SPI clock (idles low)"/>
        <Enum name="1" start="0b1" description="Active-low SPI clock (idles high)"/>
      </BitField>
      <BitField start="4" size="1" name="MSTR">
        <Enum name="0" start="0b0" description="SPI module configured as a slave SPI device"/>
        <Enum name="1" start="0b1" description="SPI module configured as a master SPI device"/>
      </BitField>
      <BitField start="5" size="1" name="SPTIE">
        <Enum name="0" start="0b0" description="Interrupts from SPTEF inhibited (use polling)"/>
        <Enum name="1" start="0b1" description="When SPTEF is 1, hardware interrupt requested"/>
      </BitField>
      <BitField start="6" size="1" name="SPE">
        <Enum name="0" start="0b0" description="SPI system inactive"/>
        <Enum name="1" start="0b1" description="SPI system enabled"/>
      </BitField>
      <BitField start="7" size="1" name="SPIE">
        <Enum name="0" start="0b0" description="Interrupts from SPRF and MODF are inhibited-use polling (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are disabled (when FIFOMODE is 1)"/>
        <Enum name="1" start="0b1" description="Request a hardware interrupt when SPRF or MODF is 1 (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are enabled (when FIFOMODE is 1)"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="SPI0_ML" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0x5" size="1" name="SPI0_MH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0x6" size="1" name="SPI0_DL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0x7" size="1" name="SPI0_DH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SPI1" start="0x40077000">
    <Register start="+0" size="1" name="SPI1_S" access="ReadOnly" reset_value="0x20" reset_mask="0xFF">
      <BitField start="0" size="1" name="RFIFOEF">
        <Enum name="0" start="0b0" description="Read FIFO has data. Reads of the DH:DL registers in 16-bit mode or the DL register in 8-bit mode will empty the read FIFO."/>
        <Enum name="1" start="0b1" description="Read FIFO is empty."/>
      </BitField>
      <BitField start="1" size="1" name="TXFULLF">
        <Enum name="0" start="0b0" description="Transmit FIFO has less than 8 bytes"/>
        <Enum name="1" start="0b1" description="Transmit FIFO has 8 bytes of data"/>
      </BitField>
      <BitField start="2" size="1" name="TNEAREF">
        <Enum name="0" start="0b0" description="Transmit FIFO has more than 16 bits (when C3[5] is 0) or more than 32 bits (when C3[5] is 1) remaining to transmit"/>
        <Enum name="1" start="0b1" description="Transmit FIFO has an amount of data equal to or less than 16 bits (when C3[5] is 0) or 32 bits (when C3[5] is 1) remaining to transmit"/>
      </BitField>
      <BitField start="3" size="1" name="RNFULLF">
        <Enum name="0" start="0b0" description="Receive FIFO has received less than 48 bits (when C3[4] is 0) or less than 32 bits (when C3[4] is 1)"/>
        <Enum name="1" start="0b1" description="Receive FIFO has received data of an amount equal to or greater than 48 bits (when C3[4] is 0) or 32 bits (when C3[4] is 1)"/>
      </BitField>
      <BitField start="4" size="1" name="MODF">
        <Enum name="0" start="0b0" description="No mode fault error"/>
        <Enum name="1" start="0b1" description="Mode fault error detected"/>
      </BitField>
      <BitField start="5" size="1" name="SPTEF">
        <Enum name="0" start="0b0" description="SPI transmit buffer not empty (when FIFOMODE is not present or is 0) or SPI FIFO not empty (when FIFOMODE is 1)"/>
        <Enum name="1" start="0b1" description="SPI transmit buffer empty (when FIFOMODE is not present or is 0) or SPI FIFO empty (when FIFOMODE is 1)"/>
      </BitField>
      <BitField start="6" size="1" name="SPMF">
        <Enum name="0" start="0b0" description="Value in the receive data buffer does not match the value in the MH:ML registers"/>
        <Enum name="1" start="0b1" description="Value in the receive data buffer matches the value in the MH:ML registers"/>
      </BitField>
      <BitField start="7" size="1" name="SPRF">
        <Enum name="0" start="0b0" description="No data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is not full (when FIFOMODE is 1)"/>
        <Enum name="1" start="0b1" description="Data available in the receive data buffer (when FIFOMODE is not present or is 0) or Read FIFO is full (when FIFOMODE is 1)"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SPI1_BR" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="SPR">
        <Enum name="0000" start="0b0000" description="Baud rate divisor is 2"/>
        <Enum name="0001" start="0b0001" description="Baud rate divisor is 4"/>
        <Enum name="0010" start="0b0010" description="Baud rate divisor is 8"/>
        <Enum name="0011" start="0b0011" description="Baud rate divisor is 16"/>
        <Enum name="0100" start="0b0100" description="Baud rate divisor is 32"/>
        <Enum name="0101" start="0b0101" description="Baud rate divisor is 64"/>
        <Enum name="0110" start="0b0110" description="Baud rate divisor is 128"/>
        <Enum name="0111" start="0b0111" description="Baud rate divisor is 256"/>
        <Enum name="1000" start="0b1000" description="Baud rate divisor is 512"/>
      </BitField>
      <BitField start="4" size="3" name="SPPR">
        <Enum name="000" start="0b000" description="Baud rate prescaler divisor is 1"/>
        <Enum name="001" start="0b001" description="Baud rate prescaler divisor is 2"/>
        <Enum name="010" start="0b010" description="Baud rate prescaler divisor is 3"/>
        <Enum name="011" start="0b011" description="Baud rate prescaler divisor is 4"/>
        <Enum name="100" start="0b100" description="Baud rate prescaler divisor is 5"/>
        <Enum name="101" start="0b101" description="Baud rate prescaler divisor is 6"/>
        <Enum name="110" start="0b110" description="Baud rate prescaler divisor is 7"/>
        <Enum name="111" start="0b111" description="Baud rate prescaler divisor is 8"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SPI1_C2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SPC0">
        <Enum name="0" start="0b0" description="SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in."/>
        <Enum name="1" start="0b1" description="SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI."/>
      </BitField>
      <BitField start="1" size="1" name="SPISWAI">
        <Enum name="0" start="0b0" description="SPI clocks continue to operate in wait mode"/>
        <Enum name="1" start="0b1" description="SPI clocks stop when the MCU enters wait mode"/>
      </BitField>
      <BitField start="2" size="1" name="RXDMAE">
        <Enum name="0" start="0b0" description="DMA request for receive is disabled and interrupt from SPRF is allowed"/>
        <Enum name="1" start="0b1" description="DMA request for receive is enabled and interrupt from SPRF is disabled"/>
      </BitField>
      <BitField start="3" size="1" name="BIDIROE">
        <Enum name="0" start="0b0" description="Output driver disabled so SPI data I/O pin acts as an input"/>
        <Enum name="1" start="0b1" description="SPI I/O pin enabled as an output"/>
      </BitField>
      <BitField start="4" size="1" name="MODFEN">
        <Enum name="0" start="0b0" description="Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI"/>
        <Enum name="1" start="0b1" description="Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output"/>
      </BitField>
      <BitField start="5" size="1" name="TXDMAE">
        <Enum name="0" start="0b0" description="DMA request for transmit is disabled and interrupt from SPTEF is allowed"/>
        <Enum name="1" start="0b1" description="DMA request for transmit is enabled and interrupt from SPTEF is disabled"/>
      </BitField>
      <BitField start="6" size="1" name="SPIMODE">
        <Enum name="0" start="0b0" description="8-bit SPI shift register, match register, and buffers"/>
        <Enum name="1" start="0b1" description="16-bit SPI shift register, match register, and buffers"/>
      </BitField>
      <BitField start="7" size="1" name="SPMIE">
        <Enum name="0" start="0b0" description="Interrupts from SPMF inhibited (use polling)"/>
        <Enum name="1" start="0b1" description="When SPMF is 1, requests a hardware interrupt"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SPI1_C1" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="LSBFE">
        <Enum name="0" start="0b0" description="SPI serial data transfers start with most significant bit"/>
        <Enum name="1" start="0b1" description="SPI serial data transfers start with least significant bit"/>
      </BitField>
      <BitField start="1" size="1" name="SSOE">
        <Enum name="0" start="0b0" description="When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When MODFEN is 1: In master mode, SS pin function is SS input for mode fault. In slave mode, SS pin function is slave select input."/>
        <Enum name="1" start="0b1" description="When MODFEN is 0: In master mode, SS pin function is general-purpose I/O (not SPI). In slave mode, SS pin function is slave select input. When MODFEN is 1: In master mode, SS pin function is automatic SS output. In slave mode: SS pin function is slave select input."/>
      </BitField>
      <BitField start="2" size="1" name="CPHA">
        <Enum name="0" start="0b0" description="First edge on SPSCK occurs at the middle of the first cycle of a data transfer"/>
        <Enum name="1" start="0b1" description="First edge on SPSCK occurs at the start of the first cycle of a data transfer"/>
      </BitField>
      <BitField start="3" size="1" name="CPOL">
        <Enum name="0" start="0b0" description="Active-high SPI clock (idles low)"/>
        <Enum name="1" start="0b1" description="Active-low SPI clock (idles high)"/>
      </BitField>
      <BitField start="4" size="1" name="MSTR">
        <Enum name="0" start="0b0" description="SPI module configured as a slave SPI device"/>
        <Enum name="1" start="0b1" description="SPI module configured as a master SPI device"/>
      </BitField>
      <BitField start="5" size="1" name="SPTIE">
        <Enum name="0" start="0b0" description="Interrupts from SPTEF inhibited (use polling)"/>
        <Enum name="1" start="0b1" description="When SPTEF is 1, hardware interrupt requested"/>
      </BitField>
      <BitField start="6" size="1" name="SPE">
        <Enum name="0" start="0b0" description="SPI system inactive"/>
        <Enum name="1" start="0b1" description="SPI system enabled"/>
      </BitField>
      <BitField start="7" size="1" name="SPIE">
        <Enum name="0" start="0b0" description="Interrupts from SPRF and MODF are inhibited-use polling (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are disabled (when FIFOMODE is 1)"/>
        <Enum name="1" start="0b1" description="Request a hardware interrupt when SPRF or MODF is 1 (when FIFOMODE is not present or is 0) or Read FIFO Full Interrupts are enabled (when FIFOMODE is 1)"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="SPI1_ML" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0x5" size="1" name="SPI1_MH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0x6" size="1" name="SPI1_DL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0x7" size="1" name="SPI1_DH" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="8" name="Bits"/>
    </Register>
    <Register start="+0xA" size="1" name="SPI1_CI" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="SPRFCI"/>
      <BitField start="1" size="1" name="SPTEFCI"/>
      <BitField start="2" size="1" name="RNFULLFCI"/>
      <BitField start="3" size="1" name="TNEAREFCI"/>
      <BitField start="4" size="1" name="RXFOF">
        <Enum name="0" start="0b0" description="Receive FIFO overflow condition has not occurred"/>
        <Enum name="1" start="0b1" description="Receive FIFO overflow condition occurred"/>
      </BitField>
      <BitField start="5" size="1" name="TXFOF">
        <Enum name="0" start="0b0" description="Transmit FIFO overflow condition has not occurred"/>
        <Enum name="1" start="0b1" description="Transmit FIFO overflow condition occurred"/>
      </BitField>
      <BitField start="6" size="1" name="RXFERR">
        <Enum name="0" start="0b0" description="No receive FIFO error occurred"/>
        <Enum name="1" start="0b1" description="A receive FIFO error occurred"/>
      </BitField>
      <BitField start="7" size="1" name="TXFERR">
        <Enum name="0" start="0b0" description="No transmit FIFO error occurred"/>
        <Enum name="1" start="0b1" description="A transmit FIFO error occurred"/>
      </BitField>
    </Register>
    <Register start="+0xB" size="1" name="SPI1_C3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="FIFOMODE">
        <Enum name="0" start="0b0" description="Buffer mode disabled"/>
        <Enum name="1" start="0b1" description="Data available in the receive data buffer"/>
      </BitField>
      <BitField start="1" size="1" name="RNFULLIEN">
        <Enum name="0" start="0b0" description="No interrupt upon RNFULLF being set"/>
        <Enum name="1" start="0b1" description="Enable interrupts upon RNFULLF being set"/>
      </BitField>
      <BitField start="2" size="1" name="TNEARIEN">
        <Enum name="0" start="0b0" description="No interrupt upon TNEAREF being set"/>
        <Enum name="1" start="0b1" description="Enable interrupts upon TNEAREF being set"/>
      </BitField>
      <BitField start="3" size="1" name="INTCLR">
        <Enum name="0" start="0b0" description="These interrupts are cleared when the corresponding flags are cleared depending on the state of the FIFOs"/>
        <Enum name="1" start="0b1" description="These interrupts are cleared by writing the corresponding bits in the CI register"/>
      </BitField>
      <BitField start="4" size="1" name="RNFULLF_MARK">
        <Enum name="0" start="0b0" description="RNFULLF is set when the receive FIFO has 48 bits or more"/>
        <Enum name="1" start="0b1" description="RNFULLF is set when the receive FIFO has 32 bits or more"/>
      </BitField>
      <BitField start="5" size="1" name="TNEAREF_MARK">
        <Enum name="0" start="0b0" description="TNEAREF is set when the transmit FIFO has 16 bits or less"/>
        <Enum name="1" start="0b1" description="TNEAREF is set when the transmit FIFO has 32 bits or less"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="LLWU" start="0x4007C000">
    <Register start="+0" size="1" name="LLWU_PE1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE0">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="2" size="2" name="WUPE1">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="4" size="2" name="WUPE2">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="6" size="2" name="WUPE3">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="LLWU_PE2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE4">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="2" size="2" name="WUPE5">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="4" size="2" name="WUPE6">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="6" size="2" name="WUPE7">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="LLWU_PE3" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE8">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="2" size="2" name="WUPE9">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="4" size="2" name="WUPE10">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="6" size="2" name="WUPE11">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="LLWU_PE4" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="WUPE12">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="2" size="2" name="WUPE13">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="4" size="2" name="WUPE14">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
      <BitField start="6" size="2" name="WUPE15">
        <Enum name="00" start="0b00" description="External input pin disabled as wakeup input"/>
        <Enum name="01" start="0b01" description="External input pin enabled with rising edge detection"/>
        <Enum name="10" start="0b10" description="External input pin enabled with falling edge detection"/>
        <Enum name="11" start="0b11" description="External input pin enabled with any change detection"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="LLWU_ME" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUME0">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="WUME1">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="2" size="1" name="WUME2">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="3" size="1" name="WUME3">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="4" size="1" name="WUME4">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="5" size="1" name="WUME5">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="6" size="1" name="WUME6">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
      <BitField start="7" size="1" name="WUME7">
        <Enum name="0" start="0b0" description="Internal module flag not used as wakeup source"/>
        <Enum name="1" start="0b1" description="Internal module flag used as wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="LLWU_F1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF0">
        <Enum name="0" start="0b0" description="LLWU_P0 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P0 input was a wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="WUF1">
        <Enum name="0" start="0b0" description="LLWU_P1 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P1 input was a wakeup source"/>
      </BitField>
      <BitField start="2" size="1" name="WUF2">
        <Enum name="0" start="0b0" description="LLWU_P2 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P2 input was a wakeup source"/>
      </BitField>
      <BitField start="3" size="1" name="WUF3">
        <Enum name="0" start="0b0" description="LLWU_P3 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P3 input was a wakeup source"/>
      </BitField>
      <BitField start="4" size="1" name="WUF4">
        <Enum name="0" start="0b0" description="LLWU_P4 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P4 input was a wakeup source"/>
      </BitField>
      <BitField start="5" size="1" name="WUF5">
        <Enum name="0" start="0b0" description="LLWU_P5 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P5 input was a wakeup source"/>
      </BitField>
      <BitField start="6" size="1" name="WUF6">
        <Enum name="0" start="0b0" description="LLWU_P6 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P6 input was a wakeup source"/>
      </BitField>
      <BitField start="7" size="1" name="WUF7">
        <Enum name="0" start="0b0" description="LLWU_P7 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P7 input was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x6" size="1" name="LLWU_F2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="WUF8">
        <Enum name="0" start="0b0" description="LLWU_P8 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P8 input was a wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="WUF9">
        <Enum name="0" start="0b0" description="LLWU_P9 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P9 input was a wakeup source"/>
      </BitField>
      <BitField start="2" size="1" name="WUF10">
        <Enum name="0" start="0b0" description="LLWU_P10 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P10 input was a wakeup source"/>
      </BitField>
      <BitField start="3" size="1" name="WUF11">
        <Enum name="0" start="0b0" description="LLWU_P11 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P11 input was a wakeup source"/>
      </BitField>
      <BitField start="4" size="1" name="WUF12">
        <Enum name="0" start="0b0" description="LLWU_P12 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P12 input was a wakeup source"/>
      </BitField>
      <BitField start="5" size="1" name="WUF13">
        <Enum name="0" start="0b0" description="LLWU_P13 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P13 input was a wakeup source"/>
      </BitField>
      <BitField start="6" size="1" name="WUF14">
        <Enum name="0" start="0b0" description="LLWU_P14 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P14 input was a wakeup source"/>
      </BitField>
      <BitField start="7" size="1" name="WUF15">
        <Enum name="0" start="0b0" description="LLWU_P15 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="LLWU_P15 input was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x7" size="1" name="LLWU_F3" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="1" name="MWUF0">
        <Enum name="0" start="0b0" description="Module 0 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 0 input was a wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="MWUF1">
        <Enum name="0" start="0b0" description="Module 1 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 1 input was a wakeup source"/>
      </BitField>
      <BitField start="2" size="1" name="MWUF2">
        <Enum name="0" start="0b0" description="Module 2 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 2 input was a wakeup source"/>
      </BitField>
      <BitField start="3" size="1" name="MWUF3">
        <Enum name="0" start="0b0" description="Module 3 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 3 input was a wakeup source"/>
      </BitField>
      <BitField start="4" size="1" name="MWUF4">
        <Enum name="0" start="0b0" description="Module 4 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 4 input was a wakeup source"/>
      </BitField>
      <BitField start="5" size="1" name="MWUF5">
        <Enum name="0" start="0b0" description="Module 5 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 5 input was a wakeup source"/>
      </BitField>
      <BitField start="6" size="1" name="MWUF6">
        <Enum name="0" start="0b0" description="Module 6 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 6 input was a wakeup source"/>
      </BitField>
      <BitField start="7" size="1" name="MWUF7">
        <Enum name="0" start="0b0" description="Module 7 input was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Module 7 input was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x8" size="1" name="LLWU_FILT1" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FILTSEL">
        <Enum name="0000" start="0b0000" description="Select LLWU_P0 for filter"/>
        <Enum name="1111" start="0b1111" description="Select LLWU_P15 for filter"/>
      </BitField>
      <BitField start="5" size="2" name="FILTE">
        <Enum name="00" start="0b00" description="Filter disabled"/>
        <Enum name="01" start="0b01" description="Filter posedge detect enabled"/>
        <Enum name="10" start="0b10" description="Filter negedge detect enabled"/>
        <Enum name="11" start="0b11" description="Filter any edge detect enabled"/>
      </BitField>
      <BitField start="7" size="1" name="FILTF">
        <Enum name="0" start="0b0" description="Pin Filter 1 was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Pin Filter 1 was a wakeup source"/>
      </BitField>
    </Register>
    <Register start="+0x9" size="1" name="LLWU_FILT2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="4" name="FILTSEL">
        <Enum name="0000" start="0b0000" description="Select LLWU_P0 for filter"/>
        <Enum name="1111" start="0b1111" description="Select LLWU_P15 for filter"/>
      </BitField>
      <BitField start="5" size="2" name="FILTE">
        <Enum name="00" start="0b00" description="Filter disabled"/>
        <Enum name="01" start="0b01" description="Filter posedge detect enabled"/>
        <Enum name="10" start="0b10" description="Filter negedge detect enabled"/>
        <Enum name="11" start="0b11" description="Filter any edge detect enabled"/>
      </BitField>
      <BitField start="7" size="1" name="FILTF">
        <Enum name="0" start="0b0" description="Pin Filter 2 was not a wakeup source"/>
        <Enum name="1" start="0b1" description="Pin Filter 2 was a wakeup source"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PMC" start="0x4007D000">
    <Register start="+0" size="1" name="PMC_LVDSC1" access="Read/Write" reset_value="0x10" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVDV">
        <Enum name="00" start="0b00" description="Low trip point selected (V LVD = V LVDL )"/>
        <Enum name="01" start="0b01" description="High trip point selected (V LVD = V LVDH )"/>
        <Enum name="10" start="0b10" description="Reserved"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="4" size="1" name="LVDRE">
        <Enum name="0" start="0b0" description="LVDF does not generate hardware resets"/>
        <Enum name="1" start="0b1" description="Force an MCU reset when LVDF = 1"/>
      </BitField>
      <BitField start="5" size="1" name="LVDIE">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)"/>
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVDF = 1"/>
      </BitField>
      <BitField start="6" size="1" name="LVDACK"/>
      <BitField start="7" size="1" name="LVDF">
        <Enum name="0" start="0b0" description="Low-voltage event not detected"/>
        <Enum name="1" start="0b1" description="Low-voltage event detected"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="PMC_LVDSC2" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="LVWV">
        <Enum name="00" start="0b00" description="Low trip point selected (VLVW = VLVW1)"/>
        <Enum name="01" start="0b01" description="Mid 1 trip point selected (VLVW = VLVW2)"/>
        <Enum name="10" start="0b10" description="Mid 2 trip point selected (VLVW = VLVW3)"/>
        <Enum name="11" start="0b11" description="High trip point selected (VLVW = VLVW4)"/>
      </BitField>
      <BitField start="5" size="1" name="LVWIE">
        <Enum name="0" start="0b0" description="Hardware interrupt disabled (use polling)"/>
        <Enum name="1" start="0b1" description="Request a hardware interrupt when LVWF = 1"/>
      </BitField>
      <BitField start="6" size="1" name="LVWACK"/>
      <BitField start="7" size="1" name="LVWF">
        <Enum name="0" start="0b0" description="Low-voltage warning event not detected"/>
        <Enum name="1" start="0b1" description="Low-voltage warning event detected"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="PMC_REGSC" access="Read/Write" reset_value="0x4" reset_mask="0xFF">
      <BitField start="0" size="1" name="BGBE">
        <Enum name="0" start="0b0" description="Bandgap buffer not enabled"/>
        <Enum name="1" start="0b1" description="Bandgap buffer enabled"/>
      </BitField>
      <BitField start="2" size="1" name="REGONS">
        <Enum name="0" start="0b0" description="Regulator is in stop regulation or in transition to/from it"/>
        <Enum name="1" start="0b1" description="Regulator is in run regulation"/>
      </BitField>
      <BitField start="3" size="1" name="ACKISO">
        <Enum name="0" start="0b0" description="Peripherals and I/O pads are in normal run state"/>
        <Enum name="1" start="0b1" description="Certain peripherals and I/O pads are in an isolated and latched state"/>
      </BitField>
      <BitField start="4" size="1" name="BGEN">
        <Enum name="0" start="0b0" description="Bandgap voltage reference is disabled in VLPx , LLS , and VLLSx modes"/>
        <Enum name="1" start="0b1" description="Bandgap voltage reference is enabled in VLPx , LLS , and VLLSx modes"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="SMC" start="0x4007E000">
    <Register start="+0" size="1" name="SMC_PMPROT" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="AVLLS">
        <Enum name="0" start="0b0" description="Any VLLSx mode is not allowed"/>
        <Enum name="1" start="0b1" description="Any VLLSx mode is allowed"/>
      </BitField>
      <BitField start="3" size="1" name="ALLS">
        <Enum name="0" start="0b0" description="LLS is not allowed"/>
        <Enum name="1" start="0b1" description="LLS is allowed"/>
      </BitField>
      <BitField start="5" size="1" name="AVLP">
        <Enum name="0" start="0b0" description="VLPR, VLPW and VLPS are not allowed"/>
        <Enum name="1" start="0b1" description="VLPR, VLPW and VLPS are allowed"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="SMC_PMCTRL" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="3" name="STOPM">
        <Enum name="000" start="0b000" description="Normal Stop (STOP)"/>
        <Enum name="001" start="0b001" description="Reserved"/>
        <Enum name="010" start="0b010" description="Very-Low-Power Stop (VLPS)"/>
        <Enum name="011" start="0b011" description="Low-Leakage Stop (LLS)"/>
        <Enum name="100" start="0b100" description="Very-Low-Leakage Stop (VLLSx)"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reseved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="3" size="1" name="STOPA">
        <Enum name="0" start="0b0" description="The previous stop mode entry was successsful."/>
        <Enum name="1" start="0b1" description="The previous stop mode entry was aborted."/>
      </BitField>
      <BitField start="5" size="2" name="RUNM">
        <Enum name="00" start="0b00" description="Normal Run mode (RUN)"/>
        <Enum name="01" start="0b01" description="Reserved"/>
        <Enum name="10" start="0b10" description="Very-Low-Power Run mode (VLPR)"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x2" size="1" name="SMC_STOPCTRL" access="Read/Write" reset_value="0x3" reset_mask="0xFF">
      <BitField start="0" size="3" name="VLLSM">
        <Enum name="000" start="0b000" description="VLLS0"/>
        <Enum name="001" start="0b001" description="VLLS1"/>
        <Enum name="010" start="0b010" description="Reserved"/>
        <Enum name="011" start="0b011" description="VLLS3"/>
        <Enum name="100" start="0b100" description="Reserved"/>
        <Enum name="101" start="0b101" description="Reserved"/>
        <Enum name="110" start="0b110" description="Reserved"/>
        <Enum name="111" start="0b111" description="Reserved"/>
      </BitField>
      <BitField start="5" size="1" name="PORPO">
        <Enum name="0" start="0b0" description="POR detect circuit is enabled in VLLS0"/>
        <Enum name="1" start="0b1" description="POR detect circuit is disabled in VLLS0"/>
      </BitField>
      <BitField start="6" size="2" name="PSTOPO">
        <Enum name="00" start="0b00" description="STOP - Normal Stop mode"/>
        <Enum name="01" start="0b01" description="PSTOP1 - Partial Stop with both system and bus clocks disabled"/>
        <Enum name="10" start="0b10" description="PSTOP2 - Partial Stop with system clock disabled and bus clock enabled"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
    </Register>
    <Register start="+0x3" size="1" name="SMC_PMSTAT" access="ReadOnly" reset_value="0x1" reset_mask="0xFF">
      <BitField start="0" size="7" name="PMSTAT"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="RCM" start="0x4007F000">
    <Register start="+0" size="1" name="RCM_SRS0" access="ReadOnly" reset_value="0x82" reset_mask="0xFF">
      <BitField start="0" size="1" name="WAKEUP">
        <Enum name="0" start="0b0" description="Reset not caused by LLWU module wakeup source"/>
        <Enum name="1" start="0b1" description="Reset caused by LLWU module wakeup source"/>
      </BitField>
      <BitField start="1" size="1" name="LVD">
        <Enum name="0" start="0b0" description="Reset not caused by LVD trip or POR"/>
        <Enum name="1" start="0b1" description="Reset caused by LVD trip or POR"/>
      </BitField>
      <BitField start="2" size="1" name="LOC">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of external clock."/>
        <Enum name="1" start="0b1" description="Reset caused by a loss of external clock."/>
      </BitField>
      <BitField start="3" size="1" name="LOL">
        <Enum name="0" start="0b0" description="Reset not caused by a loss of lock in the PLL"/>
        <Enum name="1" start="0b1" description="Reset caused by a loss of lock in the PLL"/>
      </BitField>
      <BitField start="5" size="1" name="WDOG">
        <Enum name="0" start="0b0" description="Reset not caused by watchdog timeout"/>
        <Enum name="1" start="0b1" description="Reset caused by watchdog timeout"/>
      </BitField>
      <BitField start="6" size="1" name="PIN">
        <Enum name="0" start="0b0" description="Reset not caused by external reset pin"/>
        <Enum name="1" start="0b1" description="Reset caused by external reset pin"/>
      </BitField>
      <BitField start="7" size="1" name="POR">
        <Enum name="0" start="0b0" description="Reset not caused by POR"/>
        <Enum name="1" start="0b1" description="Reset caused by POR"/>
      </BitField>
    </Register>
    <Register start="+0x1" size="1" name="RCM_SRS1" access="ReadOnly" reset_value="0" reset_mask="0xFF">
      <BitField start="1" size="1" name="LOCKUP">
        <Enum name="0" start="0b0" description="Reset not caused by core LOCKUP event"/>
        <Enum name="1" start="0b1" description="Reset caused by core LOCKUP event"/>
      </BitField>
      <BitField start="2" size="1" name="SW">
        <Enum name="0" start="0b0" description="Reset not caused by software setting of SYSRESETREQ bit"/>
        <Enum name="1" start="0b1" description="Reset caused by software setting of SYSRESETREQ bit"/>
      </BitField>
      <BitField start="3" size="1" name="MDM_AP">
        <Enum name="0" start="0b0" description="Reset not caused by host debugger system setting of the System Reset Request bit"/>
        <Enum name="1" start="0b1" description="Reset caused by host debugger system setting of the System Reset Request bit"/>
      </BitField>
      <BitField start="5" size="1" name="SACKERR">
        <Enum name="0" start="0b0" description="Reset not caused by peripheral failure to acknowledge attempt to enter stop mode"/>
        <Enum name="1" start="0b1" description="Reset caused by peripheral failure to acknowledge attempt to enter stop mode"/>
      </BitField>
    </Register>
    <Register start="+0x4" size="1" name="RCM_RPFC" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="2" name="RSTFLTSRW">
        <Enum name="00" start="0b00" description="All filtering disabled"/>
        <Enum name="01" start="0b01" description="Bus clock filter enabled for normal operation"/>
        <Enum name="10" start="0b10" description="LPO clock filter enabled for normal operation"/>
        <Enum name="11" start="0b11" description="Reserved"/>
      </BitField>
      <BitField start="2" size="1" name="RSTFLTSS">
        <Enum name="0" start="0b0" description="All filtering disabled"/>
        <Enum name="1" start="0b1" description="LPO clock filter enabled"/>
      </BitField>
    </Register>
    <Register start="+0x5" size="1" name="RCM_RPFW" access="Read/Write" reset_value="0" reset_mask="0xFF">
      <BitField start="0" size="5" name="RSTFLTSEL">
        <Enum name="00000" start="0b00000" description="Bus clock filter count is 1"/>
        <Enum name="00001" start="0b00001" description="Bus clock filter count is 2"/>
        <Enum name="00010" start="0b00010" description="Bus clock filter count is 3"/>
        <Enum name="00011" start="0b00011" description="Bus clock filter count is 4"/>
        <Enum name="00100" start="0b00100" description="Bus clock filter count is 5"/>
        <Enum name="00101" start="0b00101" description="Bus clock filter count is 6"/>
        <Enum name="00110" start="0b00110" description="Bus clock filter count is 7"/>
        <Enum name="00111" start="0b00111" description="Bus clock filter count is 8"/>
        <Enum name="01000" start="0b01000" description="Bus clock filter count is 9"/>
        <Enum name="01001" start="0b01001" description="Bus clock filter count is 10"/>
        <Enum name="01010" start="0b01010" description="Bus clock filter count is 11"/>
        <Enum name="01011" start="0b01011" description="Bus clock filter count is 12"/>
        <Enum name="01100" start="0b01100" description="Bus clock filter count is 13"/>
        <Enum name="01101" start="0b01101" description="Bus clock filter count is 14"/>
        <Enum name="01110" start="0b01110" description="Bus clock filter count is 15"/>
        <Enum name="01111" start="0b01111" description="Bus clock filter count is 16"/>
        <Enum name="10000" start="0b10000" description="Bus clock filter count is 17"/>
        <Enum name="10001" start="0b10001" description="Bus clock filter count is 18"/>
        <Enum name="10010" start="0b10010" description="Bus clock filter count is 19"/>
        <Enum name="10011" start="0b10011" description="Bus clock filter count is 20"/>
        <Enum name="10100" start="0b10100" description="Bus clock filter count is 21"/>
        <Enum name="10101" start="0b10101" description="Bus clock filter count is 22"/>
        <Enum name="10110" start="0b10110" description="Bus clock filter count is 23"/>
        <Enum name="10111" start="0b10111" description="Bus clock filter count is 24"/>
        <Enum name="11000" start="0b11000" description="Bus clock filter count is 25"/>
        <Enum name="11001" start="0b11001" description="Bus clock filter count is 26"/>
        <Enum name="11010" start="0b11010" description="Bus clock filter count is 27"/>
        <Enum name="11011" start="0b11011" description="Bus clock filter count is 28"/>
        <Enum name="11100" start="0b11100" description="Bus clock filter count is 29"/>
        <Enum name="11101" start="0b11101" description="Bus clock filter count is 30"/>
        <Enum name="11110" start="0b11110" description="Bus clock filter count is 31"/>
        <Enum name="11111" start="0b11111" description="Bus clock filter count is 32"/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PTA" start="0x400FF000">
    <Register start="+0" size="4" name="GPIOA_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOA_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOA_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOA_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOA_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOA_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PTB" start="0x400FF040">
    <Register start="+0" size="4" name="GPIOB_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOB_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOB_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOB_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOB_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOB_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PTC" start="0x400FF080">
    <Register start="+0" size="4" name="GPIOC_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOC_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOC_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOC_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOC_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOC_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PTD" start="0x400FF0C0">
    <Register start="+0" size="4" name="GPIOD_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOD_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOD_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOD_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOD_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOD_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="PTE" start="0x400FF100">
    <Register start="+0" size="4" name="GPIOE_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="GPIOE_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="GPIOE_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="GPIOE_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="GPIOE_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="GPIOE_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTB" start="0xF0000000">
    <Register start="+0" size="4" name="MTB_POSITION" access="Read/Write" reset_value="0" reset_mask="0x3">
      <BitField start="2" size="1" name="WRAP"/>
      <BitField start="3" size="29" name="POINTER"/>
    </Register>
    <Register start="+0x4" size="4" name="MTB_MASTER" access="Read/Write" reset_value="0x80" reset_mask="0xFFFFFFE0">
      <BitField start="0" size="5" name="MASK"/>
      <BitField start="5" size="1" name="TSTARTEN"/>
      <BitField start="6" size="1" name="TSTOPEN"/>
      <BitField start="7" size="1" name="SFRWPRIV"/>
      <BitField start="8" size="1" name="RAMPRIV"/>
      <BitField start="9" size="1" name="HALTREQ"/>
      <BitField start="31" size="1" name="EN"/>
    </Register>
    <Register start="+0x8" size="4" name="MTB_FLOW" access="Read/Write" reset_value="0" reset_mask="0x4">
      <BitField start="0" size="1" name="AUTOSTOP"/>
      <BitField start="1" size="1" name="AUTOHALT"/>
      <BitField start="3" size="29" name="WATERMARK"/>
    </Register>
    <Register start="+0xC" size="4" name="MTB_BASE" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="BASEADDR"/>
    </Register>
    <Register start="+0xF00" size="4" name="MTB_MODECTRL" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MODECTRL"/>
    </Register>
    <Register start="+0xFA0" size="4" name="MTB_TAGSET" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGSET"/>
    </Register>
    <Register start="+0xFA4" size="4" name="MTB_TAGCLEAR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="TAGCLEAR"/>
    </Register>
    <Register start="+0xFB0" size="4" name="MTB_LOCKACCESS" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKACCESS"/>
    </Register>
    <Register start="+0xFB4" size="4" name="MTB_LOCKSTAT" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="LOCKSTAT"/>
    </Register>
    <Register start="+0xFB8" size="4" name="MTB_AUTHSTAT" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="BIT0"/>
      <BitField start="1" size="1" name="BIT1"/>
      <BitField start="2" size="1" name="BIT2"/>
      <BitField start="3" size="1" name="BIT3"/>
    </Register>
    <Register start="+0xFBC" size="4" name="MTB_DEVICEARCH" access="ReadOnly" reset_value="0x47700A31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICEARCH"/>
    </Register>
    <Register start="+0xFC8" size="4" name="MTB_DEVICECFG" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG"/>
    </Register>
    <Register start="+0xFCC" size="4" name="MTB_DEVICETYPID" access="ReadOnly" reset_value="0x31" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID"/>
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTB_PERIPHID4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTB_PERIPHID5" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTB_PERIPHID6" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTB_PERIPHID7" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTB_PERIPHID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTB_PERIPHID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTB_PERIPHID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTB_PERIPHID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTB_COMPID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTB_COMPID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTB_COMPID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTB_COMPID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MTBDWT" start="0xF0001000">
    <Register start="+0" size="4" name="MTBDWT_CTRL" access="ReadOnly" reset_value="0x2F000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="28" name="DWTCFGCTRL"/>
      <BitField start="28" size="4" name="NUMCMP"/>
    </Register>
    <Register start="+0x20+0" size="4" name="MTBDWT_COMP0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP"/>
    </Register>
    <Register start="+0x20+16" size="4" name="MTBDWT_COMP1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="COMP"/>
    </Register>
    <Register start="+0x24+0" size="4" name="MTBDWT_MASK0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK"/>
    </Register>
    <Register start="+0x24+16" size="4" name="MTBDWT_MASK1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="5" name="MASK"/>
    </Register>
    <Register start="+0x28" size="4" name="MTBDWT_FCT0" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION">
        <Enum name="0000" start="0b0000" description="Disabled."/>
        <Enum name="0100" start="0b0100" description="Instruction fetch."/>
        <Enum name="0101" start="0b0101" description="Data operand read."/>
        <Enum name="0110" start="0b0110" description="Data operand write."/>
        <Enum name="0111" start="0b0111" description="Data operand (read + write)."/>
      </BitField>
      <BitField start="8" size="1" name="DATAVMATCH">
        <Enum name="0" start="0b0" description="Perform address comparison."/>
        <Enum name="1" start="0b1" description="Perform data value comparison."/>
      </BitField>
      <BitField start="10" size="2" name="DATAVSIZE">
        <Enum name="00" start="0b00" description="Byte."/>
        <Enum name="01" start="0b01" description="Halfword."/>
        <Enum name="10" start="0b10" description="Word."/>
        <Enum name="11" start="0b11" description="Reserved. Any attempts to use this value results in UNPREDICTABLE behavior."/>
      </BitField>
      <BitField start="12" size="4" name="DATAVADDR0"/>
      <BitField start="24" size="1" name="MATCHED">
        <Enum name="0" start="0b0" description="No match."/>
        <Enum name="1" start="0b1" description="Match occurred."/>
      </BitField>
    </Register>
    <Register start="+0x38" size="4" name="MTBDWT_FCT1" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="4" name="FUNCTION">
        <Enum name="0000" start="0b0000" description="Disabled."/>
        <Enum name="0100" start="0b0100" description="Instruction fetch."/>
        <Enum name="0101" start="0b0101" description="Data operand read."/>
        <Enum name="0110" start="0b0110" description="Data operand write."/>
        <Enum name="0111" start="0b0111" description="Data operand (read + write)."/>
      </BitField>
      <BitField start="24" size="1" name="MATCHED">
        <Enum name="0" start="0b0" description="No match."/>
        <Enum name="1" start="0b1" description="Match occurred."/>
      </BitField>
    </Register>
    <Register start="+0x200" size="4" name="MTBDWT_TBCTRL" access="Read/Write" reset_value="0x20000000" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="ACOMP0">
        <Enum name="0" start="0b0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT0[MATCHED]."/>
        <Enum name="1" start="0b1" description="Trigger TSTART based on the assertion of MTBDWT_FCT0[MATCHED]."/>
      </BitField>
      <BitField start="1" size="1" name="ACOMP1">
        <Enum name="0" start="0b0" description="Trigger TSTOP based on the assertion of MTBDWT_FCT1[MATCHED]."/>
        <Enum name="1" start="0b1" description="Trigger TSTART based on the assertion of MTBDWT_FCT1[MATCHED]."/>
      </BitField>
      <BitField start="28" size="4" name="NUMCOMP"/>
    </Register>
    <Register start="+0xFC8" size="4" name="MTBDWT_DEVICECFG" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICECFG"/>
    </Register>
    <Register start="+0xFCC" size="4" name="MTBDWT_DEVICETYPID" access="ReadOnly" reset_value="0x4" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="DEVICETYPID"/>
    </Register>
    <Register start="+0xFD0+0" size="4" name="MTBDWT_PERIPHID4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+4" size="4" name="MTBDWT_PERIPHID5" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+8" size="4" name="MTBDWT_PERIPHID6" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+12" size="4" name="MTBDWT_PERIPHID7" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+16" size="4" name="MTBDWT_PERIPHID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+20" size="4" name="MTBDWT_PERIPHID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+24" size="4" name="MTBDWT_PERIPHID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+28" size="4" name="MTBDWT_PERIPHID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFF0+0" size="4" name="MTBDWT_COMPID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+4" size="4" name="MTBDWT_COMPID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+8" size="4" name="MTBDWT_COMPID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+12" size="4" name="MTBDWT_COMPID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="ROM" start="0xF0002000">
    <Register start="+0+0" size="4" name="ROM_ENTRY0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY"/>
    </Register>
    <Register start="+0+4" size="4" name="ROM_ENTRY1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY"/>
    </Register>
    <Register start="+0+8" size="4" name="ROM_ENTRY2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="ENTRY"/>
    </Register>
    <Register start="+0xC" size="4" name="ROM_TABLEMARK" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="MARK"/>
    </Register>
    <Register start="+0xFCC" size="4" name="ROM_SYSACCESS" access="ReadOnly" reset_value="0x1" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="SYSACCESS"/>
    </Register>
    <Register start="+0xFD0+0" size="4" name="ROM_PERIPHID4" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+4" size="4" name="ROM_PERIPHID5" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+8" size="4" name="ROM_PERIPHID6" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+12" size="4" name="ROM_PERIPHID7" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+16" size="4" name="ROM_PERIPHID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+20" size="4" name="ROM_PERIPHID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+24" size="4" name="ROM_PERIPHID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFD0+28" size="4" name="ROM_PERIPHID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="PERIPHID"/>
    </Register>
    <Register start="+0xFF0+0" size="4" name="ROM_COMPID0" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+4" size="4" name="ROM_COMPID1" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+8" size="4" name="ROM_COMPID2" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
    <Register start="+0xFF0+12" size="4" name="ROM_COMPID3" access="ReadOnly" reset_value="0" reset_mask="0">
      <BitField start="0" size="32" name="COMPID"/>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="MCM" start="0xF0003000">
    <Register start="+0x8" size="2" name="MCM_PLASC" access="ReadOnly" reset_value="0x7" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="ASC">
        <Enum name="0" start="0b0" description="A bus slave connection to AXBS input port n is absent"/>
        <Enum name="1" start="0b1" description="A bus slave connection to AXBS input port n is present"/>
      </BitField>
    </Register>
    <Register start="+0xA" size="2" name="MCM_PLAMC" access="ReadOnly" reset_value="0xD" reset_mask="0xFFFF">
      <BitField start="0" size="8" name="AMC">
        <Enum name="0" start="0b0" description="A bus master connection to AXBS input port n is absent"/>
        <Enum name="1" start="0b1" description="A bus master connection to AXBS input port n is present"/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="MCM_PLACR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="9" size="1" name="ARB">
        <Enum name="0" start="0b0" description="Fixed-priority arbitration for the crossbar masters"/>
        <Enum name="1" start="0b1" description="Round-robin arbitration for the crossbar masters"/>
      </BitField>
      <BitField start="10" size="1" name="CFCC"/>
      <BitField start="11" size="1" name="DFCDA">
        <Enum name="0" start="0b0" description="Enable flash controller data caching"/>
        <Enum name="1" start="0b1" description="Disable flash controller data caching."/>
      </BitField>
      <BitField start="12" size="1" name="DFCIC">
        <Enum name="0" start="0b0" description="Enable flash controller instruction caching."/>
        <Enum name="1" start="0b1" description="Disable flash controller instruction caching."/>
      </BitField>
      <BitField start="13" size="1" name="DFCC">
        <Enum name="0" start="0b0" description="Enable flash controller cache."/>
        <Enum name="1" start="0b1" description="Disable flash controller cache."/>
      </BitField>
      <BitField start="14" size="1" name="EFDS">
        <Enum name="0" start="0b0" description="Disable flash data speculation."/>
        <Enum name="1" start="0b1" description="Enable flash data speculation."/>
      </BitField>
      <BitField start="15" size="1" name="DFCS">
        <Enum name="0" start="0b0" description="Enable flash controller speculation."/>
        <Enum name="1" start="0b1" description="Disable flash controller speculation."/>
      </BitField>
      <BitField start="16" size="1" name="ESFC">
        <Enum name="0" start="0b0" description="Disable stalling flash controller when flash is busy."/>
        <Enum name="1" start="0b1" description="Enable stalling flash controller when flash is busy."/>
      </BitField>
    </Register>
    <Register start="+0x40" size="4" name="MCM_CPO" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="1" name="CPOREQ">
        <Enum name="0" start="0b0" description="Request is cleared."/>
        <Enum name="1" start="0b1" description="Request Compute Operation."/>
      </BitField>
      <BitField start="1" size="1" name="CPOACK">
        <Enum name="0" start="0b0" description="Compute operation entry has not completed or compute operation exit has completed."/>
        <Enum name="1" start="0b1" description="Compute operation entry has completed or compute operation exit has not completed."/>
      </BitField>
      <BitField start="2" size="1" name="CPOWOI">
        <Enum name="0" start="0b0" description="No effect."/>
        <Enum name="1" start="0b1" description="When set, the CPOREQ is cleared on any interrupt or exception vector fetch."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPTA" start="0xF80FF000">
    <Register start="+0" size="4" name="FGPIOA_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOA_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOA_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOA_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOA_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOA_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPTB" start="0xF80FF040">
    <Register start="+0" size="4" name="FGPIOB_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOB_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOB_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOB_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOB_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOB_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPTC" start="0xF80FF080">
    <Register start="+0" size="4" name="FGPIOC_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOC_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOC_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOC_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOC_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOC_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPTD" start="0xF80FF0C0">
    <Register start="+0" size="4" name="FGPIOD_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOD_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOD_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOD_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOD_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOD_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="FPTE" start="0xF80FF100">
    <Register start="+0" size="4" name="FGPIOE_PDOR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDO">
        <Enum name="0" start="0b0" description="Logic level 0 is driven on pin, provided pin is configured for general-purpose output."/>
        <Enum name="1" start="0b1" description="Logic level 1 is driven on pin, provided pin is configured for general-purpose output."/>
      </BitField>
    </Register>
    <Register start="+0x4" size="4" name="FGPIOE_PSOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTSO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x8" size="4" name="FGPIOE_PCOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTCO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is cleared to logic 0."/>
      </BitField>
    </Register>
    <Register start="+0xC" size="4" name="FGPIOE_PTOR" access="WriteOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PTTO">
        <Enum name="0" start="0b0" description="Corresponding bit in PDORn does not change."/>
        <Enum name="1" start="0b1" description="Corresponding bit in PDORn is set to the inverse of its existing logic state."/>
      </BitField>
    </Register>
    <Register start="+0x10" size="4" name="FGPIOE_PDIR" access="ReadOnly" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDI">
        <Enum name="0" start="0b0" description="Pin logic level is logic 0, or is not configured for use by digital function."/>
        <Enum name="1" start="0b1" description="Pin logic level is logic 1."/>
      </BitField>
    </Register>
    <Register start="+0x14" size="4" name="FGPIOE_PDDR" access="Read/Write" reset_value="0" reset_mask="0xFFFFFFFF">
      <BitField start="0" size="32" name="PDD">
        <Enum name="0" start="0b0" description="Pin is configured as general-purpose input, for the GPIO function."/>
        <Enum name="1" start="0b1" description="Pin is configured as general-purpose output, for the GPIO function."/>
      </BitField>
    </Register>
  </RegisterGroup>
  <RegisterGroup name="NVIC" start="0xE000E100">
    <Register name="NVIC_ISER0" start="0xE000E100">
      <BitField name="DMA0" start="0" size="1"/>
      <BitField name="DMA1" start="1" size="1"/>
      <BitField name="DMA2" start="2" size="1"/>
      <BitField name="DMA3" start="3" size="1"/>
      <BitField name="FTFA" start="5" size="1"/>
      <BitField name="LVD_LVW" start="6" size="1"/>
      <BitField name="LLW" start="7" size="1"/>
      <BitField name="I2C0" start="8" size="1"/>
      <BitField name="I2C1" start="9" size="1"/>
      <BitField name="SPI0" start="10" size="1"/>
      <BitField name="SPI1" start="11" size="1"/>
      <BitField name="UART0" start="12" size="1"/>
      <BitField name="UART1" start="13" size="1"/>
      <BitField name="UART2" start="14" size="1"/>
      <BitField name="ADC0" start="15" size="1"/>
      <BitField name="CMP0" start="16" size="1"/>
      <BitField name="TPM0" start="17" size="1"/>
      <BitField name="TPM1" start="18" size="1"/>
      <BitField name="TPM2" start="19" size="1"/>
      <BitField name="RTC" start="20" size="1"/>
      <BitField name="RTC_Seconds" start="21" size="1"/>
      <BitField name="PIT" start="22" size="1"/>
      <BitField name="I2S0" start="23" size="1"/>
      <BitField name="DAC0" start="25" size="1"/>
      <BitField name="TSI0" start="26" size="1"/>
      <BitField name="LPTimer" start="28" size="1"/>
      <BitField name="LCD" start="29" size="1"/>
      <BitField name="PORTA" start="30" size="1"/>
      <BitField name="PORTC_PORTD" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ICER0" start="0xE000E180">
      <BitField name="DMA0" start="0" size="1"/>
      <BitField name="DMA1" start="1" size="1"/>
      <BitField name="DMA2" start="2" size="1"/>
      <BitField name="DMA3" start="3" size="1"/>
      <BitField name="FTFA" start="5" size="1"/>
      <BitField name="LVD_LVW" start="6" size="1"/>
      <BitField name="LLW" start="7" size="1"/>
      <BitField name="I2C0" start="8" size="1"/>
      <BitField name="I2C1" start="9" size="1"/>
      <BitField name="SPI0" start="10" size="1"/>
      <BitField name="SPI1" start="11" size="1"/>
      <BitField name="UART0" start="12" size="1"/>
      <BitField name="UART1" start="13" size="1"/>
      <BitField name="UART2" start="14" size="1"/>
      <BitField name="ADC0" start="15" size="1"/>
      <BitField name="CMP0" start="16" size="1"/>
      <BitField name="TPM0" start="17" size="1"/>
      <BitField name="TPM1" start="18" size="1"/>
      <BitField name="TPM2" start="19" size="1"/>
      <BitField name="RTC" start="20" size="1"/>
      <BitField name="RTC_Seconds" start="21" size="1"/>
      <BitField name="PIT" start="22" size="1"/>
      <BitField name="I2S0" start="23" size="1"/>
      <BitField name="DAC0" start="25" size="1"/>
      <BitField name="TSI0" start="26" size="1"/>
      <BitField name="LPTimer" start="28" size="1"/>
      <BitField name="LCD" start="29" size="1"/>
      <BitField name="PORTA" start="30" size="1"/>
      <BitField name="PORTC_PORTD" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ISPR0" start="0xE000E200">
      <BitField name="DMA0" start="0" size="1"/>
      <BitField name="DMA1" start="1" size="1"/>
      <BitField name="DMA2" start="2" size="1"/>
      <BitField name="DMA3" start="3" size="1"/>
      <BitField name="FTFA" start="5" size="1"/>
      <BitField name="LVD_LVW" start="6" size="1"/>
      <BitField name="LLW" start="7" size="1"/>
      <BitField name="I2C0" start="8" size="1"/>
      <BitField name="I2C1" start="9" size="1"/>
      <BitField name="SPI0" start="10" size="1"/>
      <BitField name="SPI1" start="11" size="1"/>
      <BitField name="UART0" start="12" size="1"/>
      <BitField name="UART1" start="13" size="1"/>
      <BitField name="UART2" start="14" size="1"/>
      <BitField name="ADC0" start="15" size="1"/>
      <BitField name="CMP0" start="16" size="1"/>
      <BitField name="TPM0" start="17" size="1"/>
      <BitField name="TPM1" start="18" size="1"/>
      <BitField name="TPM2" start="19" size="1"/>
      <BitField name="RTC" start="20" size="1"/>
      <BitField name="RTC_Seconds" start="21" size="1"/>
      <BitField name="PIT" start="22" size="1"/>
      <BitField name="I2S0" start="23" size="1"/>
      <BitField name="DAC0" start="25" size="1"/>
      <BitField name="TSI0" start="26" size="1"/>
      <BitField name="LPTimer" start="28" size="1"/>
      <BitField name="LCD" start="29" size="1"/>
      <BitField name="PORTA" start="30" size="1"/>
      <BitField name="PORTC_PORTD" start="31" size="1"/>
    </Register>
    <Register name="NVIC_ICPR0" start="0xE000E280">
      <BitField name="DMA0" start="0" size="1"/>
      <BitField name="DMA1" start="1" size="1"/>
      <BitField name="DMA2" start="2" size="1"/>
      <BitField name="DMA3" start="3" size="1"/>
      <BitField name="FTFA" start="5" size="1"/>
      <BitField name="LVD_LVW" start="6" size="1"/>
      <BitField name="LLW" start="7" size="1"/>
      <BitField name="I2C0" start="8" size="1"/>
      <BitField name="I2C1" start="9" size="1"/>
      <BitField name="SPI0" start="10" size="1"/>
      <BitField name="SPI1" start="11" size="1"/>
      <BitField name="UART0" start="12" size="1"/>
      <BitField name="UART1" start="13" size="1"/>
      <BitField name="UART2" start="14" size="1"/>
      <BitField name="ADC0" start="15" size="1"/>
      <BitField name="CMP0" start="16" size="1"/>
      <BitField name="TPM0" start="17" size="1"/>
      <BitField name="TPM1" start="18" size="1"/>
      <BitField name="TPM2" start="19" size="1"/>
      <BitField name="RTC" start="20" size="1"/>
      <BitField name="RTC_Seconds" start="21" size="1"/>
      <BitField name="PIT" start="22" size="1"/>
      <BitField name="I2S0" start="23" size="1"/>
      <BitField name="DAC0" start="25" size="1"/>
      <BitField name="TSI0" start="26" size="1"/>
      <BitField name="LPTimer" start="28" size="1"/>
      <BitField name="LCD" start="29" size="1"/>
      <BitField name="PORTA" start="30" size="1"/>
      <BitField name="PORTC_PORTD" start="31" size="1"/>
    </Register>
    <Register name="NVIC_IABR0" start="0xE000E300" access="ReadOnly">
      <BitField name="DMA0" start="0" size="1"/>
      <BitField name="DMA1" start="1" size="1"/>
      <BitField name="DMA2" start="2" size="1"/>
      <BitField name="DMA3" start="3" size="1"/>
      <BitField name="FTFA" start="5" size="1"/>
      <BitField name="LVD_LVW" start="6" size="1"/>
      <BitField name="LLW" start="7" size="1"/>
      <BitField name="I2C0" start="8" size="1"/>
      <BitField name="I2C1" start="9" size="1"/>
      <BitField name="SPI0" start="10" size="1"/>
      <BitField name="SPI1" start="11" size="1"/>
      <BitField name="UART0" start="12" size="1"/>
      <BitField name="UART1" start="13" size="1"/>
      <BitField name="UART2" start="14" size="1"/>
      <BitField name="ADC0" start="15" size="1"/>
      <BitField name="CMP0" start="16" size="1"/>
      <BitField name="TPM0" start="17" size="1"/>
      <BitField name="TPM1" start="18" size="1"/>
      <BitField name="TPM2" start="19" size="1"/>
      <BitField name="RTC" start="20" size="1"/>
      <BitField name="RTC_Seconds" start="21" size="1"/>
      <BitField name="PIT" start="22" size="1"/>
      <BitField name="I2S0" start="23" size="1"/>
      <BitField name="DAC0" start="25" size="1"/>
      <BitField name="TSI0" start="26" size="1"/>
      <BitField name="LPTimer" start="28" size="1"/>
      <BitField name="LCD" start="29" size="1"/>
      <BitField name="PORTA" start="30" size="1"/>
      <BitField name="PORTC_PORTD" start="31" size="1"/>
    </Register>
    <Register name="NVIC_IPR0" start="0xE000E400">
      <BitField name="DMA0" start="6" size="2"/>
      <BitField name="DMA1" start="14" size="2"/>
      <BitField name="DMA2" start="22" size="2"/>
      <BitField name="DMA3" start="30" size="2"/>
    </Register>
    <Register name="NVIC_IPR1" start="0xE000E404">
      <BitField name="FTFA" start="14" size="2"/>
      <BitField name="LVD_LVW" start="22" size="2"/>
      <BitField name="LLW" start="30" size="2"/>
    </Register>
    <Register name="NVIC_IPR2" start="0xE000E408">
      <BitField name="I2C0" start="6" size="2"/>
      <BitField name="I2C1" start="14" size="2"/>
      <BitField name="SPI0" start="22" size="2"/>
      <BitField name="SPI1" start="30" size="2"/>
    </Register>
    <Register name="NVIC_IPR3" start="0xE000E40C">
      <BitField name="UART0" start="6" size="2"/>
      <BitField name="UART1" start="14" size="2"/>
      <BitField name="UART2" start="22" size="2"/>
      <BitField name="ADC0" start="30" size="2"/>
    </Register>
    <Register name="NVIC_IPR4" start="0xE000E410">
      <BitField name="CMP0" start="6" size="2"/>
      <BitField name="TPM0" start="14" size="2"/>
      <BitField name="TPM1" start="22" size="2"/>
      <BitField name="TPM2" start="30" size="2"/>
    </Register>
    <Register name="NVIC_IPR5" start="0xE000E414">
      <BitField name="RTC" start="6" size="2"/>
      <BitField name="RTC_Seconds" start="14" size="2"/>
      <BitField name="PIT" start="22" size="2"/>
      <BitField name="I2S0" start="30" size="2"/>
    </Register>
    <Register name="NVIC_IPR6" start="0xE000E418">
      <BitField name="DAC0" start="14" size="2"/>
      <BitField name="TSI0" start="22" size="2"/>
    </Register>
    <Register name="NVIC_IPR7" start="0xE000E41C">
      <BitField name="LPTimer" start="6" size="2"/>
      <BitField name="LCD" start="14" size="2"/>
      <BitField name="PORTA" start="22" size="2"/>
      <BitField name="PORTC_PORTD" start="30" size="2"/>
    </Register>
  </RegisterGroup>
  <MemorySegment size="0x100000" access="Read/Write" start="0xE0000000" name="PPB"/>
  <MemorySegment size="0x1000" access="Read/Write" start="0xE000E000" name="CM0_System_Control_Space">
    <RegisterGroup start="0xE000E000" name="SCB">
      <Register start="0xE000E008" name="SCB_ACTLR"/>
    </RegisterGroup>
    <RegisterGroup start="0xE000E010" name="SysTick">
      <Register start="0xE000E010" name="SysTick_CTRL" aka="SysTick_Control_And_Status">
        <BitField size="1" name="COUNTFLAG" start="16"/>
        <BitField size="1" name="CLKSOURCE" start="2"/>
        <BitField size="1" name="TICKINT" start="1"/>
        <BitField size="1" name="ENABLE" start="0"/>
      </Register>
      <Register start="0xE000E014" name="SysTick_LOAD" aka="SysTick_Reload_Value">
        <BitField size="24" name="RELOAD" start="0"/>
      </Register>
      <Register start="0xE000E018" name="SysTick_VAL" aka="SysTick_Current_Value">
        <BitField size="32" name="CURRENT" start="0"/>
      </Register>
      <Register start="0xE000E01C" name="SysTick_CALIB" aka="SysTick_Calibration_Value" access="ReadOnly">
        <BitField size="1" name="NOREF" start="31"/>
        <BitField size="1" name="SKEW" start="30"/>
        <BitField size="24" name="TENMS" start="0"/>
      </Register>
    </RegisterGroup>
    <RegisterGroup start="0xE000E000" name="SCB">
      <Register start="0xE000ED00" name="CPUID" access="ReadOnly">
        <BitField size="8" name="IMPLEMENTER" start="24"/>
        <BitField size="4" name="VARIANT" start="20"/>
        <BitField size="12" name="PARTNO" start="4"/>
        <BitField size="4" name="REVISION" start="0"/>
      </Register>
      <Register start="0xE000ED04" name="ICSR">
        <BitField size="1" name="NMIPENDSET" start="31"/>
        <BitField size="1" name="PENDSVSET" start="28"/>
        <BitField size="1" name="PENDSVCLR" start="27"/>
        <BitField size="1" name="PENDSTSET" start="26"/>
        <BitField size="1" name="PENDSTCLR" start="25"/>
        <BitField size="1" name="ISRPREEMPT" start="23"/>
        <BitField size="1" name="ISRPENDING" start="22"/>
        <BitField size="9" name="VECTPENDING" start="12"/>
        <BitField size="9" name="VECTACTIVE" start="0"/>
      </Register>
      <Register start="0xE000ED08" name="VTOR">
        <BitField size="25" name="TBLOFF" start="7"/>
      </Register>
      <Register start="0xE000ED0C" name="AIRCR">
        <BitField size="16" name="VECTKEY" start="16"/>
        <BitField size="1" name="ENDIANESS" start="15"/>
        <BitField size="1" name="SYSRESETREQ" start="2"/>
        <BitField size="1" name="VECTCLRACTIVE" start="1"/>
      </Register>
      <Register start="0xE000ED10" name="SCR">
        <BitField size="1" name="SEVONPEND" start="4"/>
        <BitField size="1" name="SLEEPDEEP" start="2"/>
        <BitField size="1" name="SLEEPONEXIT" start="1"/>
      </Register>
      <Register start="0xE000ED14" name="CCR">
        <BitField size="1" name="STKALIGN" start="9"/>
        <BitField size="1" name="UNALIGN_TRP" start="3"/>
      </Register>
      <Register start="0xE000ED1C" name="SHPR2">
        <BitField size="2" name="PRI_11(SVCall)" start="30"/>
      </Register>
      <Register start="0xE000ED20" name="SHPR3">
        <BitField size="2" name="PRI_15(SysTick)" start="30"/>
        <BitField size="2" name="PRI_14(PendSV)" start="22"/>
      </Register>
      <Register start="0xE000ED24" name="SHCSR">
        <BitField size="1" name="SVCALLPENDED" start="15"/>
      </Register>
      <Register start="0xE000ED30" name="DFSR">
        <BitField size="1" name="EXTERNAL" start="4"/>
        <BitField size="1" name="VCATCH" start="3"/>
        <BitField size="1" name="DWTTRAP" start="2"/>
        <BitField size="1" name="BKPT" start="1"/>
        <BitField size="1" name="HALTED" start="0"/>
      </Register>
    </RegisterGroup>
    <RegisterGroup start="0xE000EDF0" name="CoreDebug">
      <Register start="0xE000EDF0" name="DHCSR"/>
      <Register start="0xE000EDF4" name="DCRSR"/>
      <Register start="0xE000EDF8" name="DCRDR"/>
      <Register start="0xE000EDFC" name="DEMCR"/>
    </RegisterGroup>
    <RegisterGroup start="0xE000EFD0" name="ID_space">
      <Register start="0xE000EFD0" name="PID4" access="ReadOnly"/>
      <Register start="0xE000EFD4" name="PID5" access="ReadOnly"/>
      <Register start="0xE000EFD8" name="PID6" access="ReadOnly"/>
      <Register start="0xE000EFDC" name="PID7" access="ReadOnly"/>
      <Register start="0xE000EFE0" name="PID0" access="ReadOnly"/>
      <Register start="0xE000EFE4" name="PID1" access="ReadOnly"/>
      <Register start="0xE000EFE8" name="PID2" access="ReadOnly"/>
      <Register start="0xE000EFEC" name="PID3" access="ReadOnly"/>
      <Register start="0xE000EFF0" name="CID0" access="ReadOnly"/>
      <Register start="0xE000EFF4" name="CID1" access="ReadOnly"/>
      <Register start="0xE000EFF8" name="CID2" access="ReadOnly"/>
      <Register start="0xE000EFFC" name="CID3" access="ReadOnly"/>
    </RegisterGroup>
  </MemorySegment>
</Root>
