static int F_1 ( T_1 V_1 )\r\n{\r\nint V_2 , V_3 , V_4 , V_5 , V_6 ;\r\nunsigned int V_7 ;\r\nV_2 = ( V_1 >> V_8 ) & V_9 ;\r\nV_3 = V_1 & V_10 ;\r\nif ( V_2 ) {\r\nif ( V_11 [ V_2 - 1 ] & ( 1 << V_3 ) )\r\nreturn 1 ;\r\nif ( V_3 == 0 )\r\nV_6 = ( V_2 <= 4 ) ? V_2 - 1 : 8 - V_2 ;\r\nelse if ( V_3 == 6 )\r\nV_6 = 4 ;\r\nelse\r\nreturn 0 ;\r\n} else\r\nV_6 = V_3 ;\r\nV_5 = ( V_1 >> V_12 ) & V_13 ;\r\nV_4 = ( V_1 >> V_14 ) & V_15 ;\r\nV_7 = 0 ;\r\nswitch ( V_4 ) {\r\ncase V_16 :\r\nif ( V_1 & V_17 )\r\nV_7 = 1 << 28 ;\r\nelse\r\nV_7 = 6 << 24 ;\r\nbreak;\r\ncase V_18 :\r\nV_7 = 0x083dff00 ;\r\n}\r\nreturn ( V_7 >> ( V_5 * 8 + V_6 ) ) & 1 ;\r\n}\r\nstatic int F_2 ( T_1 V_1 , unsigned long * V_19 ,\r\nunsigned long * V_20 )\r\n{\r\nint V_2 , V_5 , V_4 , V_21 , V_22 ;\r\nunsigned long V_7 = 0 , V_23 = 0 ;\r\nint V_24 = - 1 ;\r\nV_2 = ( V_1 >> V_8 ) & V_9 ;\r\nif ( V_2 ) {\r\nif ( V_2 > 8 )\r\nreturn - 1 ;\r\nV_22 = ( V_2 - 1 ) * 2 ;\r\nV_7 |= 2 << V_22 ;\r\nV_23 |= 1 << V_22 ;\r\nV_24 = ( ( V_2 - 1 ) >> 1 ) & 1 ;\r\n}\r\nV_4 = ( V_1 >> V_14 ) & V_15 ;\r\nV_5 = ( V_1 >> V_12 ) & V_13 ;\r\nif ( V_4 ) {\r\nV_21 = ( V_1 >> V_25 ) & V_26 ;\r\nif ( ! V_2 )\r\nV_24 = V_5 & 1 ;\r\nif ( ! V_27 [ V_4 ] . V_4 )\r\nreturn - 1 ;\r\nV_7 |= V_27 [ V_4 ] . V_7 ;\r\nV_23 |= V_27 [ V_4 ] . V_23 ;\r\nV_22 = V_27 [ V_4 ] . V_28 ;\r\nif ( V_22 > 1 )\r\nV_23 |= ( unsigned long ) V_21 << V_22 ;\r\nelse if ( V_21 != V_22 )\r\nreturn - 1 ;\r\nV_4 = V_27 [ V_4 ] . V_4 ;\r\nV_7 |= 0xfULL << ( 28 - 4 * V_5 ) ;\r\nV_23 |= ( unsigned long ) V_4 << ( 28 - 4 * V_5 ) ;\r\n}\r\nif ( V_24 == 0 ) {\r\nV_7 |= 0x8000000000ull ;\r\nV_23 |= 0x1000000000ull ;\r\n} else {\r\nV_7 |= 0x800000000ull ;\r\nV_23 |= 0x100000000ull ;\r\n}\r\nif ( F_1 ( V_1 ) ) {\r\nV_7 |= 1ull << 56 ;\r\nV_23 |= 1ull << 56 ;\r\n}\r\nif ( V_2 && ( V_1 & V_10 ) == 6 && V_5 == 2 )\r\nV_7 |= 1ull << 56 ;\r\n* V_19 = V_7 ;\r\n* V_20 = V_23 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_3 ( T_1 V_1 , unsigned int V_29 , T_1 V_30 [] )\r\n{\r\nint V_31 , V_32 , V_33 ;\r\nV_30 [ 0 ] = V_1 ;\r\nV_33 = 1 ;\r\nif ( V_1 == 0x8003 || V_1 == 0x0224 ) {\r\nV_30 [ 1 ] = V_1 ^ ( 0x8003 ^ 0x0224 ) ;\r\nreturn 2 ;\r\n}\r\nif ( V_1 == 0x0c13 || V_1 == 0x0c23 ) {\r\nV_30 [ 1 ] = V_1 ^ ( 0x0c13 ^ 0x0c23 ) ;\r\nreturn 2 ;\r\n}\r\nfor ( V_31 = 0 ; V_31 < F_4 ( V_34 ) ; ++ V_31 ) {\r\nif ( V_1 == V_34 [ V_31 ] ) {\r\nfor ( V_32 = 0 ; V_32 < F_4 ( V_34 ) ; ++ V_32 )\r\nif ( V_32 != V_31 )\r\nV_30 [ V_33 ++ ] = V_34 [ V_32 ] ;\r\nbreak;\r\n}\r\n}\r\nreturn V_33 ;\r\n}\r\nstatic int F_5 ( T_1 V_1 [] , int V_35 ,\r\nunsigned int V_36 [] , unsigned long V_37 [] , struct V_38 * V_39 [] )\r\n{\r\nunsigned long V_40 = 0 , V_41 = 0 , V_42 = 0 ;\r\nunsigned int V_2 , V_4 , V_5 , V_3 , V_21 ;\r\nunsigned int V_43 , V_24 ;\r\nunsigned int V_44 = 0 ;\r\nunsigned int V_45 [ 2 ] ;\r\nunsigned char V_46 [ 4 ] ;\r\nunsigned char V_47 [ 16 ] ;\r\nunsigned int V_48 = 0 ;\r\nint V_31 ;\r\nif ( V_35 > 8 )\r\nreturn - 1 ;\r\nV_45 [ 0 ] = V_45 [ 1 ] = 0 ;\r\nmemset ( V_46 , 0 , sizeof( V_46 ) ) ;\r\nmemset ( V_47 , 0 , sizeof( V_47 ) ) ;\r\nfor ( V_31 = 0 ; V_31 < V_35 ; ++ V_31 ) {\r\nV_2 = ( V_1 [ V_31 ] >> V_8 ) & V_9 ;\r\nif ( V_2 ) {\r\nif ( V_44 & ( 1 << ( V_2 - 1 ) ) )\r\nreturn - 1 ;\r\nV_44 |= 1 << ( V_2 - 1 ) ;\r\n++ V_45 [ ( ( V_2 - 1 ) >> 1 ) & 1 ] ;\r\n}\r\nV_4 = ( V_1 [ V_31 ] >> V_14 ) & V_15 ;\r\nV_5 = ( V_1 [ V_31 ] >> V_12 ) & V_13 ;\r\nV_21 = ( V_1 [ V_31 ] >> V_25 ) & V_26 ;\r\nif ( V_4 ) {\r\nif ( ! V_2 )\r\n++ V_45 [ V_5 & 1 ] ;\r\nif ( V_4 == 6 || V_4 == 8 )\r\nV_4 = ( V_4 >> 1 ) - 1 ;\r\nif ( V_46 [ V_5 ] && V_46 [ V_5 ] != V_4 )\r\nreturn - 1 ;\r\nV_46 [ V_5 ] = V_4 ;\r\nV_21 <<= V_4 ;\r\nif ( V_47 [ V_4 ] && V_21 != ( V_48 & V_21 ) )\r\nreturn - 1 ;\r\nV_47 [ V_4 ] = 1 ;\r\nV_48 |= V_21 ;\r\n}\r\n}\r\nif ( V_45 [ 0 ] > 4 || V_45 [ 1 ] > 4 )\r\nreturn - 1 ;\r\nif ( V_47 [ 2 ] & ( V_47 [ 1 ] | ( V_47 [ 3 ] & V_47 [ 9 ] ) ) ) {\r\nV_47 [ 6 ] = 1 ;\r\nV_47 [ 2 ] = 0 ;\r\n}\r\nif ( V_47 [ 3 ] & ( V_47 [ 1 ] | V_47 [ 2 ] ) ) {\r\nV_47 [ 8 ] = 1 ;\r\nV_47 [ 3 ] = 0 ;\r\nV_48 = ( V_48 & ~ 8 ) | ( ( V_48 & 8 ) << 5 ) ;\r\n}\r\nif ( V_47 [ 1 ] + V_47 [ 2 ] + V_47 [ 3 ] > 1 ||\r\nV_47 [ 4 ] + V_47 [ 6 ] + V_47 [ 7 ] > 1 ||\r\nV_47 [ 8 ] + V_47 [ 9 ] > 1 ||\r\n( V_47 [ 5 ] | V_47 [ 10 ] | V_47 [ 11 ] |\r\nV_47 [ 13 ] | V_47 [ 14 ] ) )\r\nreturn - 1 ;\r\nV_41 |= ( unsigned long ) ( V_47 [ 3 ] * 2 + V_47 [ 2 ] )\r\n<< V_49 ;\r\nV_41 |= ( unsigned long ) ( V_47 [ 7 ] * 3 + V_47 [ 6 ] * 2 )\r\n<< V_50 ;\r\nV_41 |= ( unsigned long ) V_47 [ 9 ] << V_51 ;\r\nif ( V_48 & 0xe )\r\nV_41 |= 1ull << V_52 ;\r\nif ( V_48 & 0xf0 )\r\nV_41 |= 1ull << V_53 ;\r\nif ( V_48 & 0xf00 )\r\nV_41 |= 1ull << V_54 ;\r\nif ( V_48 & 0x7000 )\r\nV_41 |= 1ull << V_55 ;\r\nfor ( V_5 = 0 ; V_5 < 4 ; ++ V_5 ) {\r\nV_4 = V_46 [ V_5 ] ;\r\nif ( ! V_4 )\r\ncontinue;\r\nif ( V_4 == 0xf ) {\r\nV_41 |= 1ull << ( V_56 - V_5 ) ;\r\n} else {\r\nif ( ! V_47 [ V_4 ] )\r\nV_43 = V_4 - 1 ;\r\nelse\r\nV_43 = V_4 >> 2 ;\r\nV_41 |= ( unsigned long ) V_43\r\n<< ( V_57 - 2 * V_5 ) ;\r\n}\r\n}\r\nfor ( V_31 = 0 ; V_31 < V_35 ; ++ V_31 ) {\r\nV_2 = ( V_1 [ V_31 ] >> V_8 ) & V_9 ;\r\nV_4 = ( V_1 [ V_31 ] >> V_14 ) & V_15 ;\r\nV_5 = ( V_1 [ V_31 ] >> V_12 ) & V_13 ;\r\nV_3 = V_1 [ V_31 ] & V_10 ;\r\nif ( ! V_2 ) {\r\nif ( V_4 )\r\nV_3 |= 0x10 | ( ( V_5 & 2 ) << 2 ) ;\r\nfor ( V_2 = 0 ; V_2 < 8 ; ++ V_2 ) {\r\nif ( V_44 & ( 1 << V_2 ) )\r\ncontinue;\r\nV_24 = ( V_2 >> 1 ) & 1 ;\r\nif ( V_4 ) {\r\nif ( V_24 == ( V_5 & 1 ) )\r\nbreak;\r\n} else if ( V_45 [ V_24 ] < 4 ) {\r\n++ V_45 [ V_24 ] ;\r\nbreak;\r\n}\r\n}\r\nV_44 |= 1 << V_2 ;\r\n} else {\r\n-- V_2 ;\r\nif ( V_3 == 0 && ( V_5 & 2 ) )\r\nV_41 |= 1ull << V_58 [ V_2 ] ;\r\nelse if ( V_3 == 6 && V_5 == 3 )\r\nV_42 |= V_59 ;\r\nV_3 |= 8 ;\r\n}\r\nif ( V_2 <= 1 )\r\nV_40 |= V_3 << ( V_60 - 7 * V_2 ) ;\r\nelse\r\nV_41 |= V_3 << ( V_61 - 5 * ( V_2 - 2 ) ) ;\r\nif ( V_2 == 7 )\r\nV_42 |= ( V_3 & 1 ) << V_62 ;\r\nV_36 [ V_31 ] = V_2 ;\r\nif ( F_1 ( V_1 [ V_31 ] ) )\r\nV_42 |= V_59 ;\r\n}\r\nif ( V_44 & 1 )\r\nV_40 |= V_63 ;\r\nif ( V_44 & 0xfe )\r\nV_40 |= V_64 ;\r\nV_42 |= 0x2000 ;\r\nV_37 [ 0 ] = V_40 ;\r\nV_37 [ 1 ] = V_41 ;\r\nV_37 [ 2 ] = V_42 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_6 ( unsigned int V_2 , unsigned long V_37 [] )\r\n{\r\nif ( V_2 <= 1 ) {\r\nV_37 [ 0 ] &= ~ ( 0x1fUL << ( V_60 - 7 * V_2 ) ) ;\r\n} else {\r\nV_37 [ 1 ] &= ~ ( 0x1fUL << ( V_61 - 5 * ( V_2 - 2 ) ) ) ;\r\nif ( V_2 == 7 )\r\nV_37 [ 2 ] &= ~ ( 1UL << V_62 ) ;\r\n}\r\n}\r\nstatic int T_2 F_7 ( void )\r\n{\r\nif ( ! V_65 -> V_66 ||\r\nstrcmp ( V_65 -> V_66 , L_1 ) )\r\nreturn - V_67 ;\r\nreturn F_8 ( & V_68 ) ;\r\n}
