[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS566235RJNR production of TEXAS INSTRUMENTS from the text:I-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 10405060708090100\nD013VIN=12V, V OUT=1.05V\nVIN=12V, V OUT=3.3V\nVIN=12V, V OUT=5V\nFBVin\nVIN\nEN\nTPS566235\nAGND PGNDSW\nBSTVout\nVCC MODECin CoutL\nPG\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS566235\nSLVSEW1B –APRIL 2019 –REVISED APRIL 2019\nTPS566235 4.5-Vto18-VInput, 6-ASynchronous Step-Down Converter\n11Features\n1•Input voltage range: 4.5Vto18V\n•Output voltage range: 0.6Vto7V\n•±1%reference voltage atroom temperature\n•Supports 6-Acontinuous output current\n•D-CAP3 ™architecture control forfasttransient\nresponse\n•Integrated 25-mΩand12-mΩRDS(on) power FETs\n•108-µAlowquiescent current\n•Selectable Eco-Mode ™,Out-Of-Audio ™and\nFCCM byMODE pin\n•Out-Of-Audio ™light-load operation with switching\nfrequency over 25kHz\n•Supports pre-biased start upfunction\n•600-kHz switching frequency\n•Internal 1-ms softstart\n•Supports ceramic output capacitors\n•Power good indicator\n•Cycle-by-cycle valley over current protection\n•Non-latched forOC, OV,UV,OTandUVLO\nprotections\n•3.0-mm ×2.0-mm HotRod ™VQFN package\n•Create aCustom Design Using theTPS566235\nWith theWEBENCH®Power Designer\n2Applications\n•DTV andSTB\n•Switcher androuter\n•Server andenterprise SSD\n•Surveillance andsingle board computer\n•Distributed power systems3Description\nThe TPS566235 isacost effective, high-voltage\ninput, high efficiency synchronous Buck converter\nwith integrated FETs. Itenables system designers to\ncomplete thesuite ofvarious end-equipment power\nbus regulators with acost effective, lowcomponent\ncount, lowstandby current solution.\nThe TPS566235 employs the D-CAP3 ™mode\ncontrol that provides afast transient response and\ngood line/load regulation with no external\ncompensation components. Italso hasaproprietary\ncircuit that enables the device tosupport low\nequivalent series resistance (ESR) output capacitors\nsuch asspecialty polymer andultra-low ESR ceramic\ncapacitors. The control topology supports seamless\ntransition between CCM mode atheavy load\nconditions and DCM operation atlight load\nconditions. There arethree operation modes canbe\nconfigured byMODE pinatlight load: Eco-Mode ™,\nOut-Of-Audio ™ (OOA) and Forced Continuous\nConduction Mode (FCCM). The OOA mode isa\nunique control feature that keeps the switching\nfrequency above audible frequency with minimum\nreduction inefficiency.\nThe TPS566235 supports pre-biased start upand\npower good indicator. Itprovides complete protection\nincluding OVP, UVP, OCP, OTP and UVLO. The\ndevice isavailable in3.0-mm x2.0-mm HotRod ™\npackage and thejunction temperature isspecified\nfrom –40°Cto125°C.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS566235 VQFN (13) 3.00 mm×2.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Efficiency vsOutput Current Eco-mode\n2TPS566235\nSLVSEW1B –APRIL 2019 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n7Absolute Maximum Ratings .................................. 4\n8ESD Ratings ........................................................... 4\n9Recommended Operating Conditions ................. 4\n10Thermal Information .............................................. 5\n11Electrical Characteristics ..................................... 5\n11.1 Typical Characteristics ............................................ 7\n12Detailed Description ........................................... 10\n12.1 Overview ............................................................... 10\n12.2 Functional Block Diagram ..................................... 10\n12.3 Feature Description ............................................... 11\n12.4 Device Functional Modes ...................................... 1213Application andImplementation ........................ 15\n13.1 Application Information .......................................... 15\n13.2 Typical Application ............................................... 15\n14Power Supply Recommendations ..................... 19\n15Layout ................................................................... 20\n15.1 Layout Guidelines ................................................. 20\n15.2 Layout Example .................................................... 20\n16Device andDocumentation Support ................. 21\n16.1 Device Support .................................................... 21\n16.2 Receiving Notification ofDocumentation Updates 21\n16.3 Community Resources .......................................... 21\n16.4 Trademarks ........................................................... 21\n16.5 Electrostatic Discharge Caution ............................ 21\n16.6 Glossary ................................................................ 21\n17Mechanical, Packaging, andOrderable\nInformation ........................................................... 22\n17.1 Package Option Addendum .................................. 23\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision A(April 2019) toRevision B Page\n•Changed marketing status from Advance Information toinitial release. ............................................................................... 1\n4\n34\n3\n3\nPGND ENPG FB AGND VCC\nVIN\nSW\nPGNDBST\n4 5 6910 11 12 13\n1\n8\n2 7\nPGND PGNDMODE\n3TPS566235\nwww.ti.com SLVSEW1B –APRIL 2019 –REVISED APRIL 2019\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nRJN Package\n13-Pin VQFN\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nVIN 1 PInput voltage supply pinforthecontrol circuitry. Connect theinput decoupling capacitors between VINand\nPGND.\nPGND 2,3,4,6 G Power GND terminal forthecontroller circuit andtheinternal circuitry.\nEN 5 IEnable pinofBuck converter. ENpinisadigital input pin,decides turnon/off Buck converter. Internal pull\ndown current todisable converter ifleave thispinopen.\nMODE 7 I Eco-Mode ™/OOA/FCCM Mode selection pinwith external 1%resistor orconnecting toVCC.\nSW 8 O Switching node connection totheoutput inductor andbootstrap capacitor.\nBST 9 ISupply input forthegate drive voltage ofthehigh-side MOSFET. Connect thebootstrap capacitor between\nBST andSW, 0.1uFisrecommended.\nVCC 10 PInternal LDO output forcontrol anddriver. Decouple with aminimum 1μFceramic capacitor asclose toVCC\naspossible.\nAGND 11 G Ground ofinternal analog circuitry. Connect AGND toGND plane with ashort trace.\nFB 12 IFeedback sensing pinforBuck output voltage. Connect thispintotheresistor divider between output voltage\nandAGND.\nPG 13 OOpen drain power good indicator. Itisasserted lowifoutput voltage isoutofPGthreshold, over voltage orif\nthedevice isunder thermal shutdown, ENshutdown orduring softstart.\n4TPS566235\nSLVSEW1B –APRIL 2019 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n7Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltageVIN –0.3 20 V\nBST –SW –0.3 6 V\nBST –0.3 25 V\nFB,EN,MODE –0.3 6 V\nPGND, AGND –0.3 0.3 V\nOutput voltageSW –0.3 20 V\nSW(10-ns transient) –3.0 22 V\nPG –0.3 6 V\nTJ Operating junction temperature –40 150 °C\nTstg Storage temperature –55 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.8ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n(1) Inorder tobeconsistent with theTIreliability requirement of100k Power-On-Hours at105°Cjunction temperature, theoutput current\nshould notexceed 6Acontinuously under 100% duty operation astoprevent electromigration failure inthesolder. Higher junction\ntemperature orlonger power-on hours areachievable atlower than 6Acontinuous output current.9Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nInput voltageVIN 4.5 18 V\nBST –SW –0.3 5.5 V\nBST –0.3 23 V\nFB,EN,MODE –0.3 5.5 V\nPGND, AGND –0.3 0.3 V\nOutput voltageSW –0.3 18 V\nSW(10 nstransient) –3.0 20 V\nPG,VCC –0.3 5.5 V\nIOUT Output current(1)6 A\nTJ Operating junction temperature –40 125 °C\nTstg Storage temperature –40 150 °C\n5TPS566235\nwww.ti.com SLVSEW1B –APRIL 2019 –REVISED APRIL 2019\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .10Thermal Information\nTHERMAL METRIC(1)TPS566235\nUNIT RJN (VQFN)\n13PINS\nRθJA Junction-to-ambient thermal resistance 70 °C/W\nRθJA_effective Junction-to-ambient thermal resistance with TIEVM 34.8 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 46.4 °C/W\nRθJB Junction-to-board thermal resistance 22.1 °C/W\nψJT Junction-to-top characterization parameter 1.4 °C/W\nψJB Junction-to-board characterization parameter 22.4 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A °C/W\n11Electrical Characteristics\nTj=-40°Cto125°C,VIN=12V,typical values areatTj=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT SUPPLY VOLTAGE\nVIN Input Voltage Range 4.5 18 V\nIVIN VINSupply Current VEN=3.3V,Non Switching 108 µA\nIVINSDN VINShutdown Current VEN=0V 3 µA\nVCC OUTPUT\nVCC VCC Output VoltageVIN>5.0V 4.75 4.83 4.92 V\nVIN=4.5,noLoad 4.3 4.5 V\nIVCC VCC Current Limit 20 mA\nFEEDBACK VOLTAGE\nVFB VFBVoltageTJ=25°C 594 600 606 mV\nTJ=-40to125°C 591 600 609 mV\nUVLO\nUVLO VINUnder-Voltage LockoutWake upVINvoltage 4.2 4.4 V\nShut down VINvoltage 3.6 3.7 V\nHysteresis VINvoltage 500 mV\nLOGIC THRESHOLD\nVEN(ON) ENThreshold High-level 1.22 1.32 1.42 V\nVEN(OFF) ENThreshold Low-level 1.04 1.12 1.20 V\nIEN ENPullDown Current VEN=0.8V 2 µA\nIMODE MODE Sourcing Current 5 µA\n6TPS566235\nSLVSEW1B –APRIL 2019 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTj=-40°Cto125°C,VIN=12V,typical values areatTj=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) Notproduction testedMOSFET\nRDS(ON)H High Side MOSFET Rds(on) 25 mΩ\nRDS(ON)L Low Side MOSFET Rds(on) 12 mΩ\nDUTY CYCLE andFREQUENCY CONTROL\nFSW Switching Frequency 600 kHz\nTMIN_ON Minimum On-time 50 ns\nTMIN_OFF Minimum Off-time 200 ns\nOOA Function\nTOOA Mode Operation Period 32 µs\nSOFT START\nTSS Soft Start Time 1 ms\nPOWER GOOD\nTPGDLYLH PGLow toHigh Delay PGfrom lowtohigh 160 µs\nTPGDLYHL PGHigh toLow Delay PGfrom high tolow 32 µs\nVPGTH PGThresholdVFBfalling (fault) 85 %\nVFBrising (good) 90 %\nVFBrising (fault) 115 %\nVFBfalling (good) 110 %\nIPGSK PGSink Current VPG=0.5V 52 mA\nIPGLK PGLeak Current VPG=5.5V 1 µA\nCURRENT LIMIT\nIOCL Over Current Threshold Valley current setpoint 6.6 7.6 8.6 A\nINOCL Negative Over Current Threshold 3.4 A\nOUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION\nVOVP OVP TripThresholdVFBrising (fault) 125 %\nVFBfalling (good) 120 %\ntOVPDLY OVP Prop Deglitch 32 µs\nVUVP UVP TripThresholdVFBfalling (fault) 60 %\nVFBrising (good) 65 %\ntUVPDLY UVP Prop Deglitch 256 µs\nTHERMAL PROTECTION\nTOTP OTP TripThreshold(1)150 °C\nTOTPHYS OTP Hysteresis(1)20 °C\nJunction Temperature ( qC)EN Off Voltage (V)\n-50 -20 10 40 70 100 1300.9511.051.11.151.21.25\nD006\nJunction Temperature ( qC)High-side R DS(on)  (m:)\n-50 -20 10 40 70 100 13010152025303540\nD007\nJunction Temperature ( qC)VFB Feedbacvk Voltage (mV)\n-50 -20 10 40 70 100 130585590595600605610615\nD004\nJunction Temperature ( qC)EN On Voltage (V)\n-50 -20 10 40 70 100 1301.21.241.281.321.361.41.44\nD005\nJunction Temperature ( qC)Supply Current ( PA)\n-50 -20 10 40 70 100 1308090100110120130140\nD002\nJunction Temperature ( qC)Shutdown Current ( PA)\n-50 -20 10 40 70 100 13022.533.544.55\nD003\n7TPS566235\nwww.ti.com SLVSEW1B –APRIL 2019 –REVISED APRIL 2019\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated11.1 Typical Characteristics\nTJ=-40oCto125oC,VIN=12V(unless otherwise noted)\nVEN=5V\nFigure 1.Supply Current vsJunction TemperatureVEN=0V\nFigure 2.Shutdown Current vsTemperature\nFigure 3.Feedback Voltage vsJunction Temperature Figure 4.Enable OnVoltage vsJunction Temperature\nFigure 5.Enable OffVoltage vsJunction Temperature Figure 6.High-Side RDS(on)vsJunction Temperature\nJunction Temperature ( qC)Soft-start Time (ms)\n-50 -20 10 40 70 100 1300.850.90.9511.051.11.15\nD012\nJunction Temperature ( qC)UVP Threshold (%)\n-50 -20 10 40 70 100 13056575859606162\nD010\nJunction Temperature ( qC)Valley Current Limit (A)\n-50 -20 10 40 70 100 13077.27.47.67.888.2\nD011\nJunction Temperature ( qC)Low-side R DS(on)  (m:)\n-50 -20 10 40 70 100 130681012141618\nD008\nJunction Temperature ( qC)OVP Threshold (%)\n-50 -20 10 40 70 100 130120122124126128130\nD009\n8TPS566235\nSLVSEW1B –APRIL 2019 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nTJ=-40oCto125oC,VIN=12V(unless otherwise noted)\nFigure 7.Low-Side RDS(on) vsJunction Temperature Figure 8.OVP Threshold vsJunction Temperature\nFigure 9.UVP Threshold vsJunction Temperature Figure 10.Valley Current Limit vsJunction Temperature\nFigure 11.Soft-Start Time vsJunction Temperature\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 100100200300400500600700\nD017VIN=12V, V OUT=1.05V\nVIN=12V, V OUT=3.3V\nVIN=12V, V OUT=5V\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 10400500600700800\nD018VIN=12V, V OUT=1.05V\nVIN=12V, V OUT=3.3V\nVIN=12V, V OUT=5V\nI-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 100102030405060708090100\nD014VIN=12V, V OUT=1.05V\nVIN=12V, V OUT=3.3V\nVIN=12V, V OUT=5V\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 100100200300400500600700\nD023VIN=12V, V OUT=1.05V\nVIN=12V, V OUT=3.3V\nVIN=12V, V OUT=5V\nI-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 10405060708090100\nD013VIN=12V, V OUT=1.05V\nVIN=12V, V OUT=3.3V\nVIN=12V, V OUT=5V\nI-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 100102030405060708090100\nD015VIN=12V, V OUT=1.05V\nVIN=12V, V OUT=3.3V\nVIN=12V, V OUT=5V\n9TPS566235\nwww.ti.com SLVSEW1B –APRIL 2019 –REVISED APRIL 2019\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nTJ=-40oCto125oC,VIN=12V(unless otherwise noted)\nFigure 12.Efficiency, Eco-mode Figure 13.Efficiency, OOA-mode\nFigure 14.Efficiency, FCCM Figure 15.Switching Frequency vsOutput Load, Eco-mode\nFigure 16.Switching Frequency vsOutput Load, OOA-mode Figure 17.Switching Frequency vsOutput Load, FCCM\nSWXCON\n+\n+ THOK\n150°C /20°CVINBST\nPGNDPWMUV +\nSS0.6 V\nFB+\n+PG\nControl Logic \nx\x03On/Off time\nx\x03Minimum On/Off\nx\x03OVP/UVP/TSD\nx\x03Eco-Mode/OOA/FCCM \nx\x03Soft-Start\nx\x03PGOODInternal Ramp+\n++ OV\nENUV threshold\nOV thresholdPG low \nthresholdPG high \nthreshold\nEN ThresholdDelay\nRipple injectionInternal SS\nSW\n+\n++\nOCL\nNOCLZC+One Shot\nAGNDVCCLDOVIN\nMODE Eco-Mode/OOA/FCCM+\n4.2V /\n3.7V\n+\n10TPS566235\nSLVSEW1B –APRIL 2019 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated12Detailed Description\n12.1 Overview\nThe TPS566235 ishigh density synchronous Buck converter which operates from 4.5Vto18Vinput voltage\n(VIN),andtheoutput range isfrom 0.6Vto7V.Ithas25-mΩand12-mΩintegrated MOSFETs thatenable high\nefficiency upto6A.The proprietary D-CAP3 ™mode enables lowexternal component count, ease ofdesign,\noptimization ofthepower design forcost, size and efficiency. The TPS566235 hasultra-low quiescent current\n(ULQ ™)mode. This feature isbeneficial forlong battery lifeinsystem standby mode. The device employs D-\nCAP3 ™mode control that provides fast transient response with noexternal compensation components. The\ncontrol topology supports seamless transition between CCM mode atheavy load conditions andDCM operation\natlight load conditions. There arethree operation modes canbeconfigured byMODE pinatlight load: Eco-\nMode ™,OOA and FCCM. Eco-Mode ™allows theTPS566235 tomaintain high efficiency atlight load. OOA\nmode makes switching frequency above audible frequency (25kHz), even there isnoloading atoutput side.\nFCCM mode hastheconstant switching frequency atboth light andheavy load. TPS566235 areable toadapt to\nboth lowequivalent series resistance (ESR) output capacitors such asPOSCAP orSP-CAP, andultra-low ESR\nceramic capacitors.\n12.2 Functional Block Diagram\nOUT OUTpC L 21f\nuu S u \n11TPS566235\nwww.ti.com SLVSEW1B –APRIL 2019 –REVISED APRIL 2019\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated12.3 Feature Description\n12.3.1 PWM Operation andD-CAP3 ™Control\nThe main control loop oftheBuck isadaptive on-time pulse width modulation (PWM) controller thatsupports a\nproprietary D-CAP3 ™mode control. The D-CAP3 ™mode control combines adaptive on-time control with an\ninternal compensation circuit forpseudo-fixed frequency and lowexternal component count configuration with\nboth low-ESR and ceramic output capacitors. Itisstable even with virtually noripple attheoutput. The\nTPS566235 also includes anerror amplifier thatmakes theoutput voltage very accurate.\nAtthebeginning ofeach cycle, thehigh-side MOSFET isturned on.This MOSFET isturned offafter internal\none-shot timer expires. This one-shot duration issetproportional totheoutput voltage, VOUT,anditisinversely\nproportional totheconverter input voltage, VIN,tomaintain apseudo-fixed frequency over theinput voltage\nrange, hence itiscalled adaptive on-time control. The one-shot timer isreset and thehigh-side MOSFET is\nturned onagain when thefeedback voltage falls below thereference voltage. Aninternal ripple generation circuit\nisadded toreference voltage foremulating theoutput ripple, this enables theuse ofvery low-ESR output\ncapacitors such asmulti-layered ceramic caps (MLCC). Noexternal current sense network orloop compensation\nisrequired forD-CAP3 ™control topology.\nForanycontrol topology thatiscompensated internally, there isarange oftheoutput filter itcansupport. The\noutput filter used with theTPS566235 isalow-pass L-C circuit. This L-C filter has adouble-pole frequency\ndescribed inEquation 1.\n(1)\nAtlowfrequency, theoverall loop gain issetbytheoutput set-point resistor divider network andtheinternal gain\noftheTPS566235. The low-frequency L-C double pole has a180 degree drop inphase. Attheoutput filter\nfrequency, thegain rolls offata–40dBperdecade rate and thephase drops rapidly. The internal ripple\ngeneration network introduces ahigh-frequency zero that reduces thegain rollofffrom –40dBto–20dBper\ndecade andleads the90degree phase boost. The internal ripple injection high-frequency zero isrelated tothe\nswitching frequency. The crossover frequency oftheoverall system should usually betargeted tobeless than\none-third oftheswitching frequency (FSW).\n12.3.2 Power Good\nThe Power Good (PG) pinisanopen drain output. Once theFBpinvoltage isbetween 90% and110% ofthe\ninternal reference voltage (VREF=0.6V), thePGisde-asserted andfloats after a160µsde-glitch time. Apull-up\nresistor of100 kΩisrecommended topullituptoVCC. The PGpinispulled lowwhen theFBpinvoltage is\nlower than 85% orgreater than 115% threshold orinanevent ofthermal shutdown orduring thesoft-start period.\nPGde-glitch time (from high tolow) is32µs.\n12.3.3 Soft Start andPre-Biased Soft Start\nThe TPS566235 hasaninternal 1.0mssoft-start time. Soft start canprevent theovershoot ofoutput voltage\nduring start up.When theENpinbecomes high, internal soft-start function begins ramping upthereference\nvoltage tothePWM comparator.\nTheTPS566235 canprevent current from being pulled from theoutput during startup iftheoutput ispre-biased.\nThe device disables theswitching ofboth thehigh-side and low-side FETs until thesoft-start commands a\nvoltage higher than thepre-bias level (internal softstart becomes greater than feedback voltage VFB).Then, the\ncontroller start thefirsthigh side FET gate driver pulses. This scheme prevents theinitial sinking ofthepre-bias\noutput, andensure thattheoutput voltage starts andramps upintoregulation andthecontrol loop isgiven time\ntotransition from pre-biased start-up tonormal mode operation.\n12.3.4 Over current Protection andUndervoltage Protection\nTheTPS566235 hastheover current protection andundervoltage protection. Theoutput over current limit (OCL)\nisimplemented using acycle-by-cycle valley detect circuit. Theswitch current ismonitored during theOFF state\nbymeasuring thelow-side FET drain tosource voltage. This voltage isproportional totheswitch current. To\nimprove accuracy, thevoltage sensing istemperature compensated.\n12TPS566235\nSLVSEW1B –APRIL 2019 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFeature Description (continued)\nDuring theon-time ofthehigh-side FET switch, theswitch current increases atalinear rate determined byVIN,\nVOUT,theon-time and theoutput inductor value. During theon-time ofthelow-side FET switch, thiscurrent\ndecreases linearly. The average value oftheswitch current istheload current IOUT.Ifthemonitored current is\nabove theOCL level, theconverter maintains low-side FET onanddelays thecreation ofanew setpulse, even\nthevoltage feedback loop requires one, until thecurrent level becomes OCL level orlower. Insubsequent\nswitching cycles, theon-time issettoafixed value andthecurrent ismonitored inthesame manner.\nThere aresome important considerations forthistype ofover current protection. When theload current ishigher\nthan theover current threshold byonehalfofthepeak-to-peak inductor ripple current, theOCL istriggered and\nthecurrent isbeing limited, theoutput voltage tends todrop because theload demand ishigher than what the\nconverter can support. When theoutput voltage falls below 60% ofthetarget voltage, theUVP comparator\ndetects it,thedevice willshut offafter await time of256 µsand then re-start after thehiccup time (typically\n7xTss). When theover current condition isremoved, theoutput willberecovered.\n12.3.5 Over Voltage Protection\nTPS566235 has theover voltage protection function bymonitoring thefeedback voltage (VFB).When the\nfeedback voltage becomes higher than 125% ofVREF,theOVP comparator output goes high andturns offboth\nhigh-side and low-side MOSFETs after await time of32µs.This protection isanon-latching operation. The\ndevice re-starts switching when thefeedback voltage falls below 120% ofVREF.\n12.3.6 UVLO Protection\nThe undervoltage lockout (UVLO) protection monitors theVCC pinvoltage toprotect theinternal circuitry from\nlowinput voltages. When thevoltage islower than UVLO threshold voltage, theunder-voltage lockout circuit\nprevents mis-operation ofthedevice byturning offboth high-side andlow-side MOSFETs. Theconverter begins\noperation again when theinput voltage exceeds thethreshold byahysteresis of500mV(typical).This isanon-\nlatch protection.\n12.3.7 Thermal Shutdown\nThe device monitors theinternal dietemperature. Ifitexceeds thethermal shutdown threshold value (typically\n150°C),thedevice shuts off.This isanon-latch protection.\n12.4 Device Functional Modes\n12.4.1 Light Load Operation\nTPS566235 hasaMODE pinwhich cansetup three different modes ofoperation forlight load running. Thelight\nload operation mode includes Eco-Mode ™,Out-Of-Audio ™mode andFCCM mode.\n12.4.2 MODE PinConfiguration\nTPS566235 detect thevoltage ontheMODE pinduring start-up andlatches onto oneoftheMODE options listed\nbelow inTable 1.TPS566235 internally hasacomparator tocompare thisvoltage with reference voltage and\ndecide which mode tochoose. Thevoltage ontheMODE pincanbesetbyconnecting toVCC pinorconnecting\naresistor RMbetween thispinand AGND. There isasource current of5µAatthemode pinand generate\nvoltage formode selection toavoid noise and spurious trigger. The VMODE voltage range and recommended\nresistor value isshown inTable 1.TheMODE pinsetting canbereset only byVINpower cycling orENtoggle.\nTable 1.Mode PinSettings\nVMODE 0-0.3 V 0.3V-1.2 V >1.2V\nRecommended Resistor 0Ω 100kΩ-150 kΩToVCC (recommend) or\nRM>400kΩ\nOperating Mode Eco-Mode ™ OOA FCCM\n-IN OUT OUT\nOUT(LL)\nOUT SW IN(V V ) × V 1I = ×2 × L × F V\nEN\nVCC\nMODE\nVOUTEN threshold\nVCC UVLO\n60\x85s 60\x85s Tss 10\x85s 500\x85sPGOODMODE1MODE3\nMODE2\n13TPS566235\nwww.ti.com SLVSEW1B –APRIL 2019 –REVISED APRIL 2019\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFigure 18shows thetypical start-up sequence ofthedevice once theenable signal crosses theENturn on\nthreshold (VINishigher then UVLO threshold). After thevoltage onVCC crosses therising UVLO threshold, it\ntakes about 60µstoread themode setting .The output voltage starts ramping after 10µsfrom themode reading\nisdone.\nFigure 18.Start-Up Sequence\n12.4.3 Advanced Eco-Mode ™Control\nThe advanced Eco-Mode ™control scheme tomaintain high efficiency atlight loads. Astheoutput current\ndecreases from heavy load conditions, theinductor current isalso reduced and eventually comes toapoint\nwhere therippled valley touches zero level, which istheboundary between continuous conduction and\ndiscontinuous conduction modes. The low-side MOSFET isturned offwhen azero inductor current isdetected.\nAstheload current further decreases, theconverter runs intodiscontinuous conduction mode. The on-time is\nkept almost thesame asitisincontinuous conduction mode sothatittakes more time todischarge theoutput to\nthelevel ofreference voltage with asmaller load current. The light load current where thetransition toEco-\nMode ™operation happens (IOUT(LL) )canbecalculated from Equation 2.\n(2)\nAfter identifying theapplication requirements, design theoutput inductance (LOUT)sothat theinductor peak-to-\npeak ripple current isapproximately between 20% and30% oftheIOUT(max) (peak current intheapplication).\n12.4.4 Out-Of-Audio ™Mode\nOut-Of-Audio ™(OOA) light-load mode isaunique control feature that keeps theswitching frequency above\naudible frequency with minimum reduction inefficiency. Itprevents audio noise generation from theoutput\ncapacitors andinductor. During Out-of-Audio operation, theOOA control circuit monitors thestates ofboth high-\nside andlow-side MOSFETs andforces them switching ifboth MOSFETs areoffformore than 32μs.When both\nhigh-side andlow-side MOSFETs areoffformore than 32μsduring alight-load condition, thelowside FET will\ndischarge until reverse OChappens oroutput voltage drops totrigger thehigh-side FET on.\nIftheMODE pinisselected tooperate inOOA mode, when thedevice works atlight load, theminimum\nswitching frequency isabove 25kHzwhich avoids theaudible noise inthesystem.\n14TPS566235\nSLVSEW1B –APRIL 2019 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated12.4.5 Force CCM Mode\nForce CCM (FCCM) mode keeps theconverter tooperate incontinuous conduction mode during light-load\nconditions and allows theinductor current tobecome negative. During FCCM mode, theswitching frequency\n(FSW)ismaintained atanalmost constant level over theentire load range, which issuitable forapplications\nrequiring tight control oftheswitching frequency and output voltage ripple atthecost oflower efficiency under\nlight load.\n12.4.6 Standby Operation\nTheTPS566235 canbeplaced instandby mode bypulling theENpinlow. Thedevice operates with ashutdown\ncurrent of3µAwhen instandby condition. ENpinispulled lowinternally when itisfloating and thedevice is\ndisabled bydefault.\n15TPS566235\nwww.ti.com SLVSEW1B –APRIL 2019 –REVISED APRIL 2019\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated13Application andImplementation\nNOTE\nInformation inthe following application sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n13.1 Application Information\nThe schematic ofFigure 19shows atypical application forTPS566235. This design converts aninput voltage\nrange of4.5Vto18Vdown to1.05 Vwith amaximum output current of6A.\n13.2 Typical Application\nFigure 19.Application Schematic\n13.2.1 Design Requirements\nTable 2.Design Parameters\nPARAMETER CONDITIONS MIN TYP MAX UNIT\nVOUT Output voltage 1.05 V\nIOUT Output current 6 A\nΔVOUT Transient response IOUT:10%-90%, 2.5A/ µs ±5%xVOUT\nVIN Input voltage 4.5 12 18 V\nVOUT(ripple) Output voltage ripple 2%xVOUT\nFSW Switching frequency 600 kHz\nLight load operation mode Eco-Mode ™\nTA Ambient temperature 25 °C\n13.2.2 Detailed Design Procedure\n13.2.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theTPS566235 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n/c40 /c41\nCIN(rms)IN(min) OUT OUT\nOUT\nIN(min) IN(min)V -V VI = I × ×V V\nOUT OUT\nIN(min)\nINripple IN SWI ×VC =V ×V ×F\nOUT(ripple)\nOUT L(peak)I\nI = I +2\n/c40 /c41IN(max)2\nOUT OUT 2L(rms)OUT\nIN(max) OUT SWV × V - V 1I = I + ×12 V × L × F/c230 /c246/c230 /c246/c231 /c247/c231 /c247/c231 /c247 /c231 /c247/c231 /c247 /c232 /c248/c232 /c248\n16TPS566235\nSLVSEW1B –APRIL 2019 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n13.2.2.2 Inductor Selection\nThe inductor ripple current isfiltered bytheoutput capacitor. Ahigher inductor ripple current means theoutput\ncapacitor should have aripple current rating higher than the inductor ripple current. See Table 3for\nrecommended inductor values.\nThe RMS and peak currents through theinductor can becalculated using Equation 3and Equation 4.Itis\nimportant thattheinductor israted tohandle these currents.\n(3)\n(4)\nDuring transient/short circuit conditions theinductor current canincrease uptothecurrent limit ofthedevice soit\nissafe tochoose aninductor with asaturation current higher than thepeak current under current limit condition.\n13.2.2.3 Output Capacitor Selection\nAfter selecting theinductor theoutput capacitor needs tobeoptimized. InD-CAP3 ™,theregulator reacts within\nonecycle tothechange intheduty cycle sothegood transient performance canbeachieved without needing\nlarge amounts ofoutput capacitance. Therecommended output capacitance range isgiven inTable 3\nCeramic capacitors have very lowESR, otherwise themaximum ESR ofthecapacitor should beless than\nVOUT(ripple) /IOUT(ripple)\nTable 3.Recommended Component Values\nVOUT(V)RLOWER\n(kΩ)RUPPER\n(kΩ)LOUT(µH) COUT(µF) CFF(pF)\nMIN TYP MAX MIN MAX MIN MAX\n1 20 13.3 0.68 1 4.7 44 110 - -\n1.05 20 15 0.68 1 4.7 44 110 - -\n1.2 20 20 1 1.2 4.7 44 110 - -\n1.5 20 30 1 1.2 4.7 44 110 - -\n1.8 20 40 1.2 1.5 4.7 44 110 - -\n2.5 20 63.3 1.5 2.2 4.7 44 110 - -\n3.3 20 90 1.5 2.2 4.7 44 110 10 220\n5 20 146.6 1.5 2.2 4.7 44 110 10 220\n13.2.2.4 Input Capacitor Selection\nTheminimum input capacitance required isgiven inEquation 5.\n(5)\nTIrecommends using ahigh quality X5R orX7R input decoupling capacitors of44µFontheinput voltage pin.\nThe voltage rating ontheinput capacitor must begreater than themaximum input voltage. The capacitor must\nalso have aripple current rating greater than themaximum input current ripple oftheapplication. Theinput ripple\ncurrent iscalculated byEquation 6below:\n(6)\nVIN (V)Line Regulation (%)\n4 6 8 10 12 14 16 18-1-0.8-0.6-0.4-0.200.20.40.60.81\nD020\nVIN (V)Line Regulation (%)\n4 6 8 10 12 14 16 18-1-0.8-0.6-0.4-0.200.20.40.60.81\nD021\nVIN (V)Swtiching Frequency (kHz)\n4 6 8 10 12 14 16 18200300400500600700800\nD022\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 100100200300400500600700\nD016VIN=5V, V OUT=1.05V\nVIN=8.4V, V OUT=1.05V\nVIN=12V, V OUT=1.05V\nVIN=18V, V OUT=1.05V\nI-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 100102030405060708090100\nD001VIN=5V, V OUT=1.05V\nVIN=8.4V, V OUT=1.05V\nVIN=12V, V OUT=1.05V\nVIN=18V, V OUT=1.05V\nI-Load (A)Load Regulation (%)\n0.001 0.01 0.1 1 10-1-0.8-0.6-0.4-0.200.20.40.60.81\nD019VIN=5V, V OUT=1.05V\nVIN=8.4V, V OUT=1.05V\nVIN=12V, V OUT=1.05V\nVIN=18V, V OUT=1.05V\n17TPS566235\nwww.ti.com SLVSEW1B –APRIL 2019 –REVISED APRIL 2019\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated13.2.3 Application Curves\nFigure 20through Figure 35applies tothecircuit ofFigure 19.VIN=12V,TJ=25°C(unless otherwise specified)\nFigure 20.Efficiency Curve Figure 21.Load Regulation\nIOUT=6A\nFigure 22.Switching Frequency vsInput Voltage Figure 23.Switching Frequency vsOutput Load\nFigure 24.Line Regulation, IOUT=0.1A Figure 25.Line Regulation, IOUT=6A\nVout=50mV/div (AC coupled)\nSW=10V/div\n100\x85s/div\nVout=20mV/div (AC coupled)\nSW=10V/div\n2\x85s/div\nVin=10V/div\nVout=1V/div\nIL=5A/div\n400\x85s/div\nVin=10V/div\nVout=1V/div\nIL=5A/div\n4ms/div\n400\x85s/divEN=5V/div\nVout=1V/div\nIL=5A/div\n2ms/divEN=5V/div\nVout=1V/div\nIL=5A/div\n18TPS566235\nSLVSEW1B –APRIL 2019 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFigure 26.Start-Up Through EN,IOUT=3A Figure 27.Shut-down Through EN,IOUT=3A\nFigure 28.Start UpRelative toVINRising, IOUT=3A Figure 29.Start UpRelative toVINFalling, IOUT=3A\nFigure 30.Output Voltage Ripple, IOUT=0.01 A Figure 31.Output Voltage Ripple, IOUT=6A\nVout=1V/div\nSW=10V/div\nIL=10A/div\n80\x85s/div\nVout=1V/div\nSW=10V/div\n4ms/divIL=10A/div\nVout=100mV/div (AC coupled)\nIout=5A/div\n200\x85s/div\nVout=100mV/div (AC coupled)\nIout=5A/div\n200\x85s/div\n19TPS566235\nwww.ti.com SLVSEW1B –APRIL 2019 –REVISED APRIL 2019\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedSlew Rate=2.5A/ µs\nFigure 32.Transient Response, 0.6Ato5.4ASlew Rate=2.5A/ µs\nFigure 33.Transient Response, 0Ato6A\nFigure 34.Normal Operation toOutput Hard Short Figure 35.Output Hard Short Hiccup\n14Power Supply Recommendations\nTheTPS566235 isintended tobepowered byawellregulated dcvoltage. Theinput voltage range is4.5Vto18\nV.TPS566235 isBuck converter, theinput supply voltage must bebigger than thedesired output voltage for\nproper operation. Input supply current must beappropriate forthedesired output current. Iftheinput voltage\nsupply islocated farfrom theTPS566235 circuit, some additional input bulk capacitance isrecommended.\nTypical values are100µFto470µF.\n34\n3\nPGNDPGNDPGND\nGNDVIN\nGNDAdditional Vias to \nthe GND planeAdditional Vias to \nthe GND planeTrace on internal or \nbottom layer40b 100kb 400kb \nPSMOOA FCCM\nENMODE PGNDSWVIN BST VCC\nAGND\nFB\nPG\nTo Enable \nControlC\nMode settingC\nCL\nVOUTCRR\nR\nR\nC\n20TPS566235\nSLVSEW1B –APRIL 2019 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated15Layout\n15.1 Layout Guidelines\nWhen laying outtheprinted circuit board, thefollowing guideline should beused toensure proper operation of\ntheIC.These items arealso illustrated graphically inthelayout diagram ofFigure 36\n•Recommend afour-layer PCB forgood thermal performance andwith maximum ground plane. 3"x3",four-\nlayer PCB with 2-oz. copper used asexample.\n•Place thedecoupling capacitors right across VINasclose aspossible.\n•Place output inductors andcapacitors with ICatthesame layer, SWrouting should beasshort aspossible to\nminimize EMI, andshould beawide plane tocarry bigcurrent, enough vias should beadded tothePGND\nconnection ofoutput capacitor andalso asclose totheoutput pinaspossible.\n•Place BST resistor andcapacitor with ICatthesame layer, close toBST andSWplane, >15milwidth trace\nisrecommended toreduce lineparasitic inductance.\n•FBcould bewide and must berouted away from theswitching node, BST node orother high efficiency\nsignal.\n•VINtrace must bewide toreduce thetrace impedance andprovide enough current capability.\n•Place multiple vias near GND andnear input capacitors toreduce parasitic inductance andimprove thermal\nperformance.\n15.2 Layout Example\nFigure 36.PCB Layout Recommendation Diagram\n21TPS566235\nwww.ti.com SLVSEW1B –APRIL 2019 –REVISED APRIL 2019\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated16Device andDocumentation Support\n16.1 Device Support\n16.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n16.1.2 Development Support\n16.1.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theTPS566235 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n16.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n16.3 Community Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n16.4 Trademarks\nD-CAP3, Eco-Mode, Out-Of-Audio, HotRod, Advanced Eco-Mode, E2E aretrademarks ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\n16.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n16.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n22TPS566235\nSLVSEW1B –APRIL 2019 –REVISED APRIL 2019 www.ti.com\nProduct Folder Links: TPS566235Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated17Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Feb-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS566235RJNR ACTIVE VQFN-HR RJN 133000RoHS & Green Call TI | NIPDAU Level-2-260C-1 YEAR -40 to 125 566235\nTPS566235RJNT ACTIVE VQFN-HR RJN 13250RoHS & Green Call TI | NIPDAU Level-2-260C-1 YEAR -40 to 125 566235\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Feb-2021\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS566235RJNR VQFN-\nHRRJN133000 180.0 8.42.253.251.054.08.0 Q1\nTPS566235RJNT VQFN-\nHRRJN13250 180.0 8.42.253.251.054.08.0 Q1\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 14-Sep-2020\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS566235RJNR VQFN-HR RJN 133000 210.0 185.0 35.0\nTPS566235RJNT VQFN-HR RJN 13250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 14-Sep-2020\nPack Materials-Page 2\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.PACKAGE OUTLINE\n4223830/C   06/2019\nwww.ti.comVSON-HR - 1 mm max height\nPLASTIC SMALL OUTLINE- NO LEADRJN0013A\nA\n0.08 C\n0.1 CAB\n0.05 CB\nSYMMSYMM2.1\n1.9\n3.1\n2.9PIN 1 INDEX AREA\n1 MAX\n0.05\n0.00SEATING PLANEC\n13X 0.3\n0.21(0.1) TYP\n123 6\n7\n9\n10 13\n10X 0.5\n0.33X 1.3\n1.18X 0.52X 1.5\nNOTES: (continued)\n3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .EXAMPLE BOARD LAYOUT\n4223830/C   06/2019\nwww.ti.comVSON-HR - 1 mm max height RJN0013A\nPLASTIC SMALL OUTLINE- NO LEAD\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 25X(1)\n0.07 MAX\nALL AROUNDMETAL\nSOLDER MASK\nOPENING0.07 MIN\nALL AROUNDSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASK\nNON- SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINEDEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILS1\n2\n3 67910 13(1.5)3X (1.4)\n13X (0.25)\n8X (0.5)10X (0.6)(2.8)(0.5) (0.9)\nNOTES: (continued)\n4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations.EXAMPLE STENCIL DESIGN\n4223830/C   06/2019\nwww.ti.comVSON-HR - 1 mm max height RJN0013A\nPLASTIC SMALL OUTLINE- NO LEAD\nSOLDER PASTE EXAMPLE\nBASED ON 0.1mm THICK STENCIL\nEXPOSED PAD\n86% PRINTED COVERAGE BY AREA\nSCALE: 25XSYMM\nSYMM(1)1\n2\n3 67910 13(1.5)\n3X (0.8)\n16X (0.25)\n8X (0.5)16X (0.6)(2.8)(0.1)\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS566235RJNR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 4.5V to 18V
  - Output Voltage Range: 0.6V to 7V
- **Current Ratings:**
  - Continuous Output Current: 6A
- **Power Consumption:**
  - Quiescent Current: 108 µA
  - Shutdown Current: 3 µA
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C
- **Package Type:**
  - 3.0 mm x 2.0 mm VQFN (13 pins)
- **Special Features:**
  - D-CAP3™ architecture for fast transient response
  - Integrated 25 mΩ and 12 mΩ RDS(on) power FETs
  - Selectable Eco-Mode™, Out-Of-Audio™, and Forced Continuous Conduction Mode (FCCM)
  - Pre-biased startup support
  - Cycle-by-cycle overcurrent protection
  - Power good indicator
- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS566235** is a high-efficiency synchronous buck converter designed for applications requiring a high-voltage input and a low output voltage. It integrates power FETs to minimize component count and improve efficiency. The device employs D-CAP3™ control architecture, which allows for fast transient response and good line/load regulation without the need for external compensation components. This makes it suitable for a variety of power management applications.

#### Typical Applications:
- **Digital TVs (DTV) and Set-Top Boxes (STB)**
- **Servers and Enterprise Solid State Drives (SSD)**
- **Surveillance Systems and Single Board Computers**
- **Distributed Power Systems**

The TPS566235 is particularly useful in applications where efficiency is critical, such as battery-powered devices, due to its low quiescent current and various operational modes that optimize performance under different load conditions.