0.6
2019.1
May 24 2019
15:06:07
C:/Users/Wiktor/Documents/studia/sem5/designlab/counter/counter.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Wiktor/Documents/studia/sem5/designlab/counter/counter.srcs/sim_1/new/tb_counter.v,1731265414,verilog,,,,tb_counter,,,,,,,,
C:/Users/Wiktor/Documents/studia/sem5/designlab/counter/counter.srcs/sources_1/new/counter.v,1731265453,verilog,,C:/Users/Wiktor/Documents/studia/sem5/designlab/counter/counter.srcs/sim_1/new/tb_counter.v,,counter,,,,,,,,
