// Seed: 3004263141
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  always @(posedge id_4) begin
    id_2 = id_2;
  end
  logic id_4;
  assign id_4 = 1;
endmodule
