
\newglossaryentry{naiive}{
    name=na\"{\i}ve,
    description={is a French loanword (adjective, form of na√Øf)
        indicating having or showing a lack of experience, understanding or
        sophistication}
}

\newglossaryentry{ImageNet}{
    name={ImageNet},
    description={is an ongoing research effort to provide researchers around
        the world an easily accessible image database.}
}

\newacronym{ad}{AD}{Adaptive Design}
\newacronym{ai}{AI}{Artificial Intelligence}
\newacronym{amba}{AMBA}{Advanced Microcontroller Bus Architecture}
\newacronym{api}{API}{Application Programming Interface}
\newacronym{arm}{ARM}{Acorn RISC Machine Holdings Plc}
\newacronym{ascii}{ASCII}{American Standard Code for Information Interchange}
\newacronym{aws}{AWS}{Amazon Web Services}
\newacronym{asic}{ASIC}{Application Specific Integrated Circuit}
\newacronym{bnn}{BNN}{Binarized Neural Network}
\newacronym{bsc}{BSC}{Binary Symmetric Channel}
\newacronym{cmos}{CMOS}{Complementary Metal Oxide Semiconductor}
\newacronym{cnn}{CNN}{Convolutional Neural Network}
\newacronym{cpu}{CPU}{Central Processing Unit}
\newacronym{dft}{DFT}{Discrete Fourier Transform}
\newacronym{dftst}{DFT}{Design For Testability}
\newacronym{dma}{DMA}{Direct Memory Access}
\newacronym{dtft}{DTFT}{Discrete Time Fourier Transform}
\newacronym{ea}{EA}{Evolutionary Algorithm}
\newacronym{fec}{FEC}{Forward Error Correction}
\newacronym{ff}{FF}{Flip-Flop}
\newacronym{fft}{FFT}{Fast Fourier Transform}
\newacronym{fifo}{FIFO}{First In First Out}
\newacronym{ops}{Op/s}{Operations Per Second}
\newacronym{foss}{FOSS}{Free Open Source Software}
\newacronym{fpga}{FPGA}{Field Programmable Gate Array}
\newacronym{ga}{GA}{Genetic Algorithm}
\newacronym{hdl}{HDL}{Hardware Description Language}
\newacronym{hls}{HLS}{High Level Synthesis}
\newacronym{hmm}{HMM}{Hidden Markov Model}
\newacronym{ic}{IC}{Integrated Circuit}
\newacronym{iff}{iff}{if and only if}
\newacronym{iid}{IID}{Independent Identically Distributed}
\newacronym{ip}{IP}{Intellectual Property}
%\newacronym{ip}{IP}{Internet Protocol}
\newacronym{isa}{ISA}{Instruction Set Architecture}
%\newacronym{mac}{MAC}{Media Access Control}
\newacronym{mac}{MAC}{Multiply-Accumulate}
\newacronym{ml}{ML}{Machine Learning}
\newacronym{mm}{MM}{Minimax}
\newacronym{mmu}{MMU}{Memory Management Unit}
\newacronym{lfsr}{LFSR}{Linear Feedback Shift Register}
\newacronym{lut}{LUT}{Look Up Table Cell}
\newacronym{nn}{NN}{Neural Network}
\newacronym{ocp}{OCP}{Open Core Protocol}
\newacronym{od}{OD}{Original Design}
\newacronym{ooo}{OoO}{Out-of-Order}
\newacronym{pca}{PCA}{Principle Component Analysis}
\newacronym{ppa}{PPA}{Power, Performance, Area}
\newacronym{prng}{PRNG}{Pseudo-Random Number Generator}
\newacronym{rcg}{RCG}{Rocket Chip Generator}
\newacronym{rf}{RF}{Radio Frequency}
\newacronym{rnn}{RNN}{Recurrent Neural Network}
\newacronym{rtl}{RTL}{Register Transfer Language}
\newacronym{rv}{RISC-V}{RISC-Five}
\newacronym{sa}{SA}{Simulated Annealing}
\newacronym{sbsn}{SBSN}{Stochastic Bit-Stream Neuron}
\newacronym{sgb}{SGB}{Stochastic Gradient Boosting}
\newacronym{simd}{SIMD}{Single Instruction Multiple Data}
\newacronym{soc}{SoC}{System-on-Chip}
\newacronym{sv}{SV}{System Verilog}
\newacronym{svd}{SVD}{Singular Value Decomposition}
\newacronym{svg}{SVG}{Scalable Vector Graphics}
\newacronym{svhn}{SVHN}{Street View House Numbers}
\newacronym{svm}{SVM}{Support Vector Machine}
\newacronym{tl}{TileLink}{TileLink On-Chip Interconnect}
\newacronym{ua}{uarch}{Micro Architecture}
\newacronym{us}{UltraSoC}{UltraSoC Technologies Ltd}
\newacronym{v95}{V95}{Verilog (1995)}
\newacronym{vliw}{vliw}{Very Long Instruction Word}
\newacronym{vlsi}{VLSI}{Very Large Scale Integration}

