ğŸ“˜ RISC-V 5-Stage Pipelined CPU
Verilog | Yosys | Icarus Verilog | EDA Playground Compatible

This repository contains a clean and educational implementation of a 5-stage pipelined RISC-V RV32I CPU, written in SystemVerilog and tested using a hand-written testbench.
It includes pipeline registers, forwarding, hazard detection, branching, load/store, ALU operations, and a small memory model.

A pre-generated Yosys SVG diagram and the result.zip from EDA Playground are included.

ğŸ§© Features

âœ” Fully pipelined 5-stage architecture

IF â†’ ID â†’ EX â†’ MEM â†’ WB

âœ” RAW hazard detection

âœ” Forwarding unit (EX/MEM & MEM/WB)

âœ” ALU (add, sub, logic, compare)

âœ” Loads and stores (lw, sw)

âœ” Branch: BEQ

âœ” Jump: JAL

âœ” 32 general-purpose registers

âœ” Instruction + data memories

âœ” Testbench with instruction encoders

âœ” Yosys synthesis + SVG diagram generation

âœ” Compatible with EDA Playground, Icarus Verilog, Yosys

ğŸ“ Repository Structure
riscv-pipeline-cpu/
â”‚
â”œâ”€â”€ design.sv          # CPU implementation (5-stage pipeline)
â”œâ”€â”€ testbench.sv       # Testbench with instruction encoders
â”œâ”€â”€ run.ys             # Yosys script for synthesis + SVG schematic
â”‚
â”œâ”€â”€ result/            # Auto-generated files from EDA Playground
â”‚   â”œâ”€â”€ cpu_pipeline.svg
â”‚   â”œâ”€â”€ .cache/
â”‚   â”œâ”€â”€ run.sh
â”‚   â”œâ”€â”€ (other system files)
â”‚
â”œâ”€â”€ result.zip         # Full downloadable build output
â”‚
â””â”€â”€ README.md          # This file

ğŸ”§ How to Run (Locally)
1. Install tools
sudo apt install iverilog yosys

2. Run simulation
iverilog -g2012 design.sv testbench.sv -o cpu.out
vvp cpu.out

3. Generate CPU diagram using Yosys
yosys run.ys


This creates:

cpu_pipeline.svg

ğŸ® How to Use on EDA Playground

Go to EDAPlayground.com

Select:

Simulator: Icarus Verilog

Tools: Enable Yosys

Upload/paste:

design.sv

testbench.sv

Create a new file run.ys and paste the Yosys script

Check:

âœ” â€œUse run.ysâ€

âœ” Output file name: cpu_pipeline.svg

âœ” â€œShow schema after runâ€

âœ” â€œMake files downloadableâ€

Run

The SVG diagram will appear below the output.

ğŸ§ª Included Test Program

The testbench automatically encodes these instructions:

addi x1, x0, 5

addi x2, x0, 3

add x3, x1, x2

sw x3, 0(x0)

lw x4, 0(x0)

beq x4, x3, +8 (branch taken)

addi x5, x0, 1 (skipped)

addi x6, x0, 7

jal x7, 8

add x10, x6, x1

It prints register values and memory at the end.

ğŸ–¼ CPU Diagram (Yosys Generated)

The generated SVG schematic of the CPU datapath is included here:

result/cpu_pipeline.svg


You can view it directly on GitHub after uploading.

ğŸ“¦ Download Pre-Generated Output

Full build output from EDA Playground (uploaded by you):

ğŸ‘‰ result.zip

This contains the generated SVG, cache files, and shell scripts.
