# system info niosvprocessor_tb on 2024.06.08.01:52:16
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1717807897
#
#
# Files generated for niosvprocessor_tb on 2024.06.08.01:52:16
files:
filepath,kind,attributes,module,is_top
niosvprocessor/testbench/niosvprocessor_tb/simulation/niosvprocessor_tb.v,VERILOG,,niosvprocessor_tb,true
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor.v,VERILOG,,niosvprocessor,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_jtag.v,VERILOG,,niosvprocessor_jtag,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_niosvprocessor.v,VERILOG,,niosvprocessor_niosvprocessor,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_sram.hex,HEX,,niosvprocessor_sram,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_sram.v,VERILOG,,niosvprocessor_sram,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0.v,VERILOG,,niosvprocessor_mm_interconnect_0,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_irq_mapper.sv,SYSTEM_VERILOG,,niosvprocessor_irq_mapper,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_opcode_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_mem_op_state.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_reg_file.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_csr.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_interrupt_handler.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_multiplier.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_divider.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_instr_buffer.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_32dec.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_32enc.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_dec20.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_enc20.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_dec21.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_enc21.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_dec22.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_enc22.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_dec23.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_enc23.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_dec24.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_enc24.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_dec25.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_enc25.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_dec26.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_altecc_enc26.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_ecc_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_enc_dec.v,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_tcm_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_victim_buffer.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_g_alu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_g_fetch.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_g_dcache.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_g_instr_cache.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_g_fp_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_g_fpu.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/int33_to_fp32.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/fp32_to_int32.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/fp32_to_uint32.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/fp32_alu_cycloneivgx.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/fp32_mult_cycloneivgx.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/fp32_div.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/fp32_sqrt.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_g_dspba_library_ver.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/fp32_sqrt_memoryC0_uid62_sqrtTables_lutmem.hex,HEX,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/fp32_sqrt_memoryC1_uid65_sqrtTables_lutmem.hex,HEX,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/fp32_sqrt_memoryC2_uid68_sqrtTables_lutmem.hex,HEX,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/instr_decoder_niosvprocessor_niosvprocessor_hart.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_g_core_niosvprocessor_niosvprocessor_hart.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosvprocessor_niosvprocessor_hart.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_opcode_def.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_mem_op_state.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_reg_file.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_csr.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_interrupt_handler.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_multiplier.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_divider.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_instr_buffer.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_32dec.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_32enc.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_dec20.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_enc20.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_dec21.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_enc21.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_dec22.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_enc22.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_dec23.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_enc23.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_dec24.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_enc24.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_dec25.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_enc25.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_dec26.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_altecc_enc26.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_ecc_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_enc_dec.v,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_tcm_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_victim_buffer.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_g_alu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_g_fetch.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_g_dcache.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_g_instr_cache.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_g_fp_def.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_g_fpu.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/int33_to_fp32.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/fp32_to_int32.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/fp32_to_uint32.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/fp32_alu_cycloneivgx.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/fp32_mult_cycloneivgx.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/fp32_div.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/fp32_sqrt.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_g_dspba_library_ver.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/instr_decoder_niosvprocessor_niosvprocessor_hart.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_g_core_niosvprocessor_niosvprocessor_hart.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosvprocessor_niosvprocessor_hart.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_opcode_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_mem_op_state.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_reg_file.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_csr.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_interrupt_handler.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_multiplier.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_divider.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_instr_buffer.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_32dec.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_32enc.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_dec20.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_enc20.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_dec21.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_enc21.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_dec22.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_enc22.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_dec23.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_enc23.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_dec24.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_enc24.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_dec25.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_enc25.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_dec26.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_altecc_enc26.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_ecc_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_enc_dec.v,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_tcm_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_victim_buffer.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_g_alu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_g_fetch.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_g_dcache.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_g_instr_cache.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_g_fp_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_g_fpu.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/int33_to_fp32.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/fp32_to_int32.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/fp32_to_uint32.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/fp32_alu_cycloneivgx.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/fp32_mult_cycloneivgx.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/fp32_div.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/fp32_sqrt.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_g_dspba_library_ver.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/instr_decoder_niosvprocessor_niosvprocessor_hart.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_g_core_niosvprocessor_niosvprocessor_hart.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosvprocessor_niosvprocessor_hart.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_opcode_def.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_mem_op_state.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_reg_file.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_csr.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_interrupt_handler.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_multiplier.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_divider.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_instr_buffer.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_32dec.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_32enc.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_dec20.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_enc20.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_dec21.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_enc21.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_dec22.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_enc22.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_dec23.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_enc23.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_dec24.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_enc24.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_dec25.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_enc25.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_dec26.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_altecc_enc26.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_ecc_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_enc_dec.v,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_tcm_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_victim_buffer.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_g_alu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_g_fetch.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_g_dcache.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_g_instr_cache.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_g_fp_def.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_g_fpu.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/int33_to_fp32.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/fp32_to_int32.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/fp32_to_uint32.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/fp32_alu_cycloneivgx.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/fp32_mult_cycloneivgx.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/fp32_div.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/fp32_sqrt.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_g_dspba_library_ver.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/instr_decoder_niosvprocessor_niosvprocessor_hart.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_g_core_niosvprocessor_niosvprocessor_hart.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosvprocessor_niosvprocessor_hart.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,niosvprocessor_niosvprocessor_hart,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_timer_msip.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_timer_msip,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_timer_msip.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_timer_msip,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_timer_msip.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_timer_msip,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_timer_msip.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_timer_msip,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/csr_mlab.mif,MIF,,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/debug_rom.mif,MIF,,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_dm_def.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_ram.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_dm_top.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/aldec/niosv_debug_module.sv,SYSTEM_VERILOG,ALDEC_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_dm_def.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_ram.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_dm_top.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/cadence/niosv_debug_module.sv,SYSTEM_VERILOG,CADENCE_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_dm_def.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_ram.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_dm_top.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/mentor/niosv_debug_module.sv,SYSTEM_VERILOG,MENTOR_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_dm_def.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_ram.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_dm_jtag2mm.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_dm_top.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/synopsys/niosv_debug_module.sv,SYSTEM_VERILOG,SYNOPSYS_SPECIFIC,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_std_synchronizer_bundle.v,SYSTEM_VERILOG,,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_std_synchronizer.v,SYSTEM_VERILOG,,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,niosv_dm_top,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_niosvprocessor_irq_mapper.sv,SYSTEM_VERILOG,,niosvprocessor_niosvprocessor_irq_mapper,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_axi_translator.sv,SYSTEM_VERILOG,,altera_merlin_axi_translator,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_router,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_router_002,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_router_004,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_router_005,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_cmd_demux,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_cmd_demux_002,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_cmd_mux,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_cmd_mux,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_cmd_mux_001,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_cmd_mux_001,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_rsp_demux,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_rsp_mux,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_rsp_mux,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_rsp_mux_002,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_rsp_mux_002,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,niosvprocessor_mm_interconnect_0_avalon_st_adapter,false
niosvprocessor/testbench/niosvprocessor_tb/simulation/submodules/niosvprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,niosvprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
niosvprocessor_tb.niosvprocessor_inst,niosvprocessor
niosvprocessor_tb.niosvprocessor_inst.jtag,niosvprocessor_jtag
niosvprocessor_tb.niosvprocessor_inst.niosvprocessor,niosvprocessor_niosvprocessor
niosvprocessor_tb.niosvprocessor_inst.niosvprocessor.hart,niosvprocessor_niosvprocessor_hart
niosvprocessor_tb.niosvprocessor_inst.niosvprocessor.timer_module,niosv_timer_msip
niosvprocessor_tb.niosvprocessor_inst.niosvprocessor.dbg_mod,niosv_dm_top
niosvprocessor_tb.niosvprocessor_inst.niosvprocessor.irq_mapper,niosvprocessor_niosvprocessor_irq_mapper
niosvprocessor_tb.niosvprocessor_inst.niosvprocessor.irq_mapper_001,niosvprocessor_niosvprocessor_irq_mapper
niosvprocessor_tb.niosvprocessor_inst.niosvprocessor.irq_mapper_002,niosvprocessor_niosvprocessor_irq_mapper
niosvprocessor_tb.niosvprocessor_inst.niosvprocessor.rst_controller,altera_reset_controller
niosvprocessor_tb.niosvprocessor_inst.niosvprocessor.rst_controller_001,altera_reset_controller
niosvprocessor_tb.niosvprocessor_inst.sram,niosvprocessor_sram
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0,niosvprocessor_mm_interconnect_0
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_data_manager_translator,altera_merlin_axi_translator
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_instruction_manager_translator,altera_merlin_axi_translator
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.jtag_avalon_jtag_slave_translator,altera_merlin_slave_translator
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_dm_agent_translator,altera_merlin_slave_translator
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.sram_s1_translator,altera_merlin_slave_translator
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_timer_sw_agent_translator,altera_merlin_slave_translator
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_data_manager_agent,altera_merlin_axi_master_ni
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_instruction_manager_agent,altera_merlin_axi_master_ni
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.jtag_avalon_jtag_slave_agent,altera_merlin_slave_agent
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_dm_agent_agent,altera_merlin_slave_agent
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.sram_s1_agent,altera_merlin_slave_agent
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_timer_sw_agent_agent,altera_merlin_slave_agent
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.jtag_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.jtag_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_dm_agent_agent_rsp_fifo,altera_avalon_sc_fifo
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_dm_agent_agent_rdata_fifo,altera_avalon_sc_fifo
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.sram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.sram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_timer_sw_agent_agent_rsp_fifo,altera_avalon_sc_fifo
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_timer_sw_agent_agent_rdata_fifo,altera_avalon_sc_fifo
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.router,niosvprocessor_mm_interconnect_0_router
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.router_001,niosvprocessor_mm_interconnect_0_router
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.router_002,niosvprocessor_mm_interconnect_0_router_002
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.router_003,niosvprocessor_mm_interconnect_0_router_002
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.router_004,niosvprocessor_mm_interconnect_0_router_004
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.router_007,niosvprocessor_mm_interconnect_0_router_004
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.router_005,niosvprocessor_mm_interconnect_0_router_005
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.router_006,niosvprocessor_mm_interconnect_0_router_005
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_instruction_manager_wr_limiter,altera_merlin_traffic_limiter
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_instruction_manager_rd_limiter,altera_merlin_traffic_limiter
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.jtag_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_dm_agent_burst_adapter,altera_merlin_burst_adapter
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.sram_s1_burst_adapter,altera_merlin_burst_adapter
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.niosvprocessor_timer_sw_agent_burst_adapter,altera_merlin_burst_adapter
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.cmd_demux,niosvprocessor_mm_interconnect_0_cmd_demux
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.cmd_demux_001,niosvprocessor_mm_interconnect_0_cmd_demux
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.rsp_demux_001,niosvprocessor_mm_interconnect_0_cmd_demux
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.rsp_demux_002,niosvprocessor_mm_interconnect_0_cmd_demux
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.cmd_demux_002,niosvprocessor_mm_interconnect_0_cmd_demux_002
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.cmd_demux_003,niosvprocessor_mm_interconnect_0_cmd_demux_002
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.cmd_mux,niosvprocessor_mm_interconnect_0_cmd_mux
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.cmd_mux_003,niosvprocessor_mm_interconnect_0_cmd_mux
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.cmd_mux_001,niosvprocessor_mm_interconnect_0_cmd_mux_001
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.cmd_mux_002,niosvprocessor_mm_interconnect_0_cmd_mux_001
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.rsp_demux,niosvprocessor_mm_interconnect_0_rsp_demux
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.rsp_demux_003,niosvprocessor_mm_interconnect_0_rsp_demux
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.rsp_mux,niosvprocessor_mm_interconnect_0_rsp_mux
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.rsp_mux_001,niosvprocessor_mm_interconnect_0_rsp_mux
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.rsp_mux_002,niosvprocessor_mm_interconnect_0_rsp_mux_002
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.rsp_mux_003,niosvprocessor_mm_interconnect_0_rsp_mux_002
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.avalon_st_adapter,niosvprocessor_mm_interconnect_0_avalon_st_adapter
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,niosvprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.avalon_st_adapter_001,niosvprocessor_mm_interconnect_0_avalon_st_adapter
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,niosvprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.avalon_st_adapter_002,niosvprocessor_mm_interconnect_0_avalon_st_adapter
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,niosvprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.avalon_st_adapter_003,niosvprocessor_mm_interconnect_0_avalon_st_adapter
niosvprocessor_tb.niosvprocessor_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,niosvprocessor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosvprocessor_tb.niosvprocessor_inst.irq_mapper,niosvprocessor_irq_mapper
niosvprocessor_tb.niosvprocessor_inst.rst_controller,altera_reset_controller
niosvprocessor_tb.niosvprocessor_inst_clk_bfm,altera_avalon_clock_source
