
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1446.746 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental D:/XilinxFPGA/RSA/RSA.srcs/utils_1/imports/synth_1/TOP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/XilinxFPGA/RSA/RSA.srcs/utils_1/imports/synth_1/TOP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7808
WARNING: [Synth 8-2507] parameter declaration becomes local in async_transmitter with formal parameter declaration list [D:/XilinxFPGA/RSA/async.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in async_transmitter with formal parameter declaration list [D:/XilinxFPGA/RSA/async.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in async_receiver with formal parameter declaration list [D:/XilinxFPGA/RSA/async.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in async_receiver with formal parameter declaration list [D:/XilinxFPGA/RSA/async.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in async_receiver with formal parameter declaration list [D:/XilinxFPGA/RSA/async.v:90]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1446.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/XilinxFPGA/RSA/TOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [D:/XilinxFPGA/RSA/RSA.runs/synth_1/.Xil/Vivado-13184-DESKTOP-8IP3CL9/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (1#1) [D:/XilinxFPGA/RSA/RSA.runs/synth_1/.Xil/Vivado-13184-DESKTOP-8IP3CL9/realtime/clk_wiz_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz' is unconnected for instance 'clk_d' [D:/XilinxFPGA/RSA/TOP.v:28]
WARNING: [Synth 8-7023] instance 'clk_d' of module 'clk_wiz' has 4 connections declared, but only 3 given [D:/XilinxFPGA/RSA/TOP.v:28]
INFO: [Synth 8-6157] synthesizing module 'RSA' [D:/XilinxFPGA/RSA/RSA.v:3]
	Parameter WIDTH_DEG bound to: 8 - type: integer 
	Parameter WIDTH_N bound to: 8 - type: integer 
	Parameter WIDTH_MSG_I bound to: 8 - type: integer 
	Parameter WIDTH_MSG_O bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SW' [D:/XilinxFPGA/RSA/SW.sv:1]
WARNING: [Synth 8-151] case item 2'b01 is unreachable [D:/XilinxFPGA/RSA/SW.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [D:/XilinxFPGA/RSA/SW.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'SW' (2#1) [D:/XilinxFPGA/RSA/SW.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CD_DC' [D:/XilinxFPGA/RSA/CD_DC.v:3]
	Parameter WIDTH_DEG bound to: 8 - type: integer 
	Parameter WIDTH_N bound to: 8 - type: integer 
	Parameter WIDTH_MSG_I bound to: 8 - type: integer 
	Parameter WIDTH_MSG_O bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CD_DC' (3#1) [D:/XilinxFPGA/RSA/CD_DC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RSA' (4#1) [D:/XilinxFPGA/RSA/RSA.v:3]
INFO: [Synth 8-6157] synthesizing module 'async_receiver' [D:/XilinxFPGA/RSA/async.v:74]
	Parameter CLK_FRQ bound to: 25000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen' [D:/XilinxFPGA/RSA/async.v:184]
	Parameter CLK_FRQ bound to: 25000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen' (5#1) [D:/XilinxFPGA/RSA/async.v:184]
INFO: [Synth 8-6155] done synthesizing module 'async_receiver' (6#1) [D:/XilinxFPGA/RSA/async.v:74]
WARNING: [Synth 8-7071] port 'RxD_idle' of module 'async_receiver' is unconnected for instance 'rx_inst' [D:/XilinxFPGA/RSA/TOP.v:50]
WARNING: [Synth 8-7071] port 'RxD_endofpacket' of module 'async_receiver' is unconnected for instance 'rx_inst' [D:/XilinxFPGA/RSA/TOP.v:50]
WARNING: [Synth 8-7023] instance 'rx_inst' of module 'async_receiver' has 6 connections declared, but only 4 given [D:/XilinxFPGA/RSA/TOP.v:50]
INFO: [Synth 8-6157] synthesizing module 'async_transmitter' [D:/XilinxFPGA/RSA/async.v:13]
	Parameter CLK_FRQ bound to: 25000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen__parameterized0' [D:/XilinxFPGA/RSA/async.v:184]
	Parameter CLK_FRQ bound to: 25000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen__parameterized0' (6#1) [D:/XilinxFPGA/RSA/async.v:184]
INFO: [Synth 8-6155] done synthesizing module 'async_transmitter' (7#1) [D:/XilinxFPGA/RSA/async.v:13]
WARNING: [Synth 8-3848] Net eORd in module/entity TOP does not have driver. [D:/XilinxFPGA/RSA/TOP.v:26]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (8#1) [D:/XilinxFPGA/RSA/TOP.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1446.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1446.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1446.746 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1446.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/XilinxFPGA/RSA/RSA.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'clk_d'
Finished Parsing XDC File [d:/XilinxFPGA/RSA/RSA.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'clk_d'
Parsing XDC File [D:/XilinxFPGA/RSA/RSA.srcs/constrs_1/new/TOP.xdc]
Finished Parsing XDC File [D:/XilinxFPGA/RSA/RSA.srcs/constrs_1/new/TOP.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1466.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1466.980 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1466.980 ; gain = 20.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1466.980 ; gain = 20.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/XilinxFPGA/RSA/RSA.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/XilinxFPGA/RSA/RSA.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_d. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1466.980 ; gain = 20.234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'async_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'TxD_state_reg' in module 'async_transmitter'
WARNING: [Synth 8-327] inferring latch for variable 'out_signal_reg' [D:/XilinxFPGA/RSA/SW.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'step_reg' [D:/XilinxFPGA/RSA/CD_DC.v:64]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                 iSTATE4 |                      00000000010 |                             0001
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE3 |                      00000010000 |                             1010
                 iSTATE1 |                      00000100000 |                             1011
                 iSTATE2 |                      00001000000 |                             1100
                  iSTATE |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE0 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'one-hot' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                     000000000001 |                             0000
                 iSTATE0 |                     000000000010 |                             0100
                 iSTATE8 |                     000000000100 |                             1000
                 iSTATE7 |                     000000001000 |                             1001
                 iSTATE5 |                     000000010000 |                             1010
                 iSTATE4 |                     000000100000 |                             1011
                 iSTATE3 |                     000001000000 |                             1100
                 iSTATE1 |                     000010000000 |                             1101
                iSTATE10 |                     000100000000 |                             1110
                 iSTATE9 |                     001000000000 |                             1111
                 iSTATE2 |                     010000000000 |                             0010
                  iSTATE |                     100000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxD_state_reg' using encoding 'one-hot' in module 'async_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1466.980 ; gain = 20.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Multipliers : 
	               8x64  Multipliers := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	  11 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 13    
	  11 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mult0, operation Mode is: A*B.
DSP Report: operator mult0 is absorbed into DSP mult0.
DSP Report: operator mult0 is absorbed into DSP mult0.
DSP Report: Generating DSP mult_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_reg is absorbed into DSP mult_reg.
DSP Report: operator mult0 is absorbed into DSP mult_reg.
DSP Report: operator mult0 is absorbed into DSP mult_reg.
DSP Report: Generating DSP mult0, operation Mode is: A*B.
DSP Report: operator mult0 is absorbed into DSP mult0.
DSP Report: operator mult0 is absorbed into DSP mult0.
DSP Report: Generating DSP mult_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_reg is absorbed into DSP mult_reg.
DSP Report: operator mult0 is absorbed into DSP mult_reg.
DSP Report: operator mult0 is absorbed into DSP mult_reg.
DSP Report: Generating DSP mult0, operation Mode is: A*B.
DSP Report: operator mult0 is absorbed into DSP mult0.
DSP Report: operator mult0 is absorbed into DSP mult0.
DSP Report: Generating DSP mult_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_reg is absorbed into DSP mult_reg.
DSP Report: operator mult0 is absorbed into DSP mult_reg.
DSP Report: operator mult0 is absorbed into DSP mult_reg.
DSP Report: Generating DSP mult0, operation Mode is: A*B.
DSP Report: operator mult0 is absorbed into DSP mult0.
DSP Report: operator mult0 is absorbed into DSP mult0.
DSP Report: Generating DSP mult_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mult_reg is absorbed into DSP mult_reg.
DSP Report: operator mult0 is absorbed into DSP mult_reg.
DSP Report: operator mult0 is absorbed into DSP mult_reg.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/step_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[47]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[46]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[45]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[44]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[43]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[42]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[41]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[40]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[39]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[38]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[37]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[36]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[35]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[34]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[33]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[32]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[31]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[30]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[29]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[28]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[27]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[26]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[25]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[24]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[23]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[22]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[21]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[20]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[19]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[18]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[17]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[16]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[15]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[14]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[13]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[12]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[11]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[10]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[9]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[8]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[7]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[6]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[5]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[4]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[3]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[2]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[1]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[0]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[47]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[46]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[45]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[44]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[43]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[42]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[41]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[40]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[39]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[38]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[37]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[36]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[35]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[34]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[33]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[32]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[31]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[30]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[29]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[28]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[27]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[26]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[25]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[24]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[23]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[22]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[21]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[20]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[19]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[18]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[17]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[16]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[15]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[14]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[13]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[12]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[11]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[10]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[9]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[8]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[7]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[6]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[5]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[4]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[3]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[2]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[1]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/cd_inst/mult_reg[0]__0) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/dc_inst/mult_reg[47]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/dc_inst/mult_reg[46]) is unused and will be removed from module TOP.
WARNING: [Synth 8-3332] Sequential element (rsa_inst/dc_inst/mult_reg[45]) is unused and will be removed from module TOP.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1466.980 ; gain = 20.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CD_DC       | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CD_DC       | (PCIN>>17)+A*B | 14     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CD_DC       | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CD_DC       | (PCIN>>17)+A*B | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CD_DC       | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CD_DC       | (PCIN>>17)+A*B | 14     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CD_DC       | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CD_DC       | (PCIN>>17)+A*B | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1474.047 ; gain = 27.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1501.453 ; gain = 54.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1511.930 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1511.930 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1511.930 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1511.930 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1511.930 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1511.930 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1511.930 ; gain = 65.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |   221|
|3     |DSP48E1 |     4|
|5     |LUT1    |    19|
|6     |LUT2    |   515|
|7     |LUT3    |   250|
|8     |LUT4    |    26|
|9     |LUT5    |     6|
|10    |LUT6    |    17|
|11    |FDRE    |   168|
|12    |FDSE    |     5|
|13    |LD      |     9|
|14    |IBUF    |     2|
|15    |OBUF    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1511.930 ; gain = 65.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 162 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1511.930 ; gain = 44.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 1511.930 ; gain = 65.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1522.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 234 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'TOP' is not ideal for floorplanning, since the cellview 'CD_DC' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1527.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 9 instances

Synth Design complete, checksum: 1dd8d446
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 1527.918 ; gain = 81.172
INFO: [Common 17-1381] The checkpoint 'D:/XilinxFPGA/RSA/RSA.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 26 21:30:51 2022...
