{
  "module_name": "tlb.json",
  "hash_id": "ec1e8fd22fc3bd818691cafa04daa011a59b1cf51608ebc33c7a0c28f9648fab",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/neoverse-n2-v2/tlb.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"L1I_TLB_REFILL\",\n        \"PublicDescription\": \"Counts level 1 instruction TLB refills from any Instruction fetch. If there are multiple misses in the TLB that are resolved by the refill, then this event only counts once. This event will not count if the translation table walk results in a fault (such as a translation or access fault), since there is no new translation created for the TLB.\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL\",\n        \"PublicDescription\": \"Counts level 1 data TLB accesses that resulted in TLB refills. If there are multiple misses in the TLB that are resolved by the refill, then this event only counts once. This event counts for refills caused by preload instructions or hardware prefetch accesses. This event counts regardless of whether the miss hits in L2 or results in a translation table walk. This event will not count if the translation table walk results in a fault (such as a translation or access fault), since there is no new translation created for the TLB. This event will not count on an access from an AT(address translation) instruction.\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB\",\n        \"PublicDescription\": \"Counts level 1 data TLB accesses caused by any memory load or store operation. Note that load or store instructions can be broken up into multiple memory operations. This event does not count TLB maintenance operations.\"\n    },\n    {\n        \"ArchStdEvent\": \"L1I_TLB\",\n        \"PublicDescription\": \"Counts level 1 instruction TLB accesses, whether the access hits or misses in the TLB. This event counts both demand accesses and prefetch or preload generated accesses.\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_REFILL\",\n        \"PublicDescription\": \"Counts level 2 TLB refills caused by memory operations from both data and instruction fetch, except for those caused by TLB maintenance operations and hardware prefetches.\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB\",\n        \"PublicDescription\": \"Counts level 2 TLB accesses except those caused by TLB maintenance operations.\"\n    },\n    {\n        \"ArchStdEvent\": \"DTLB_WALK\",\n        \"PublicDescription\": \"Counts data memory translation table walks caused by a miss in the L2 TLB driven by a memory access. Note that partial translations that also cause a table walk are counted. This event does not count table walks caused by TLB maintenance operations.\"\n    },\n    {\n        \"ArchStdEvent\": \"ITLB_WALK\",\n        \"PublicDescription\": \"Counts instruction memory translation table walks caused by a miss in the L2 TLB driven by a memory access. Partial translations that also cause a table walk are counted. This event does not count table walks caused by TLB maintenance operations.\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_RD\",\n        \"PublicDescription\": \"Counts level 1 data TLB refills caused by memory read operations. If there are multiple misses in the TLB that are resolved by the refill, then this event only counts once. This event counts for refills caused by preload instructions or hardware prefetch accesses. This event counts regardless of whether the miss hits in L2 or results in a translation table walk. This event will not count if the translation table walk results in a fault (such as a translation or access fault), since there is no new translation created for the TLB. This event will not count on an access from an Address Translation (AT) instruction.\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_REFILL_WR\",\n        \"PublicDescription\": \"Counts level 1 data TLB refills caused by data side memory write operations. If there are multiple misses in the TLB that are resolved by the refill, then this event only counts once. This event counts for refills caused by preload instructions or hardware prefetch accesses. This event counts regardless of whether the miss hits in L2 or results in a translation table walk. This event will not count if the table walk results in a fault (such as a translation or access fault), since there is no new translation created for the TLB. This event will not count with an access from an Address Translation (AT) instruction.\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_RD\",\n        \"PublicDescription\": \"Counts level 1 data TLB accesses caused by memory read operations. This event counts whether the access hits or misses in the TLB. This event does not count TLB maintenance operations.\"\n    },\n    {\n        \"ArchStdEvent\": \"L1D_TLB_WR\",\n        \"PublicDescription\": \"Counts any L1 data side TLB accesses caused by memory write operations. This event counts whether the access hits or misses in the TLB. This event does not count TLB maintenance operations.\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_REFILL_RD\",\n        \"PublicDescription\": \"Counts level 2 TLB refills caused by memory read operations from both data and instruction fetch except for those caused by TLB maintenance operations or hardware prefetches.\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_REFILL_WR\",\n        \"PublicDescription\": \"Counts level 2 TLB refills caused by memory write operations from both data and instruction fetch except for those caused by TLB maintenance operations.\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_RD\",\n        \"PublicDescription\": \"Counts level 2 TLB accesses caused by memory read operations from both data and instruction fetch except for those caused by TLB maintenance operations.\"\n    },\n    {\n        \"ArchStdEvent\": \"L2D_TLB_WR\",\n        \"PublicDescription\": \"Counts level 2 TLB accesses caused by memory write operations from both data and instruction fetch except for those caused by TLB maintenance operations.\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}