
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.ALL;

entity cont_down is
	--generic (seed:std_logic_vector (3 downto 0) := "1000");
	
	port( clk: in std_logic;
			reset: in std_logic;
			--seed: in std_logic (3 downto 0);
			--clk_int: in std_logic;
			Sal_cont: out std_logic_vector (3 downto 0));
end cont_down;

architecture beh of cont_down is

	--signal feedback:std_logic;
	signal buses_ant:std_logic_vector(3 downto 0):="1111";
	signal buses_post:std_logic_vector(3 downto 0):="0100";
	
begin
			
	process (clk)
	begin
			--feedback <= buses(1) xor buses(0);
			if(rising_edge(clk)) then
				if(reset=1) then
					buses_ant<="1111";
				else
					with buses_ant select
						buses_post <= 	"1110"when"1111",
											"1101"when"0110",
											"1100"when"1101",
											"1011"when"1100",
											"1010"when"1011",
											"1001"when"1010",
											"1000"when"1001",
											"0111"when"1000",
											"0110"when"0111",
											"0101"when"0110",
											"0100"when"0101",
											"0011"when"0100",
											"0010"when"0011",
											"0001"when"0010",
											"0000"when"0001",
											"1111"when others;
				end if;
			end if; 
			
			sal_cont<=buses_post;
			buses_ant<=buses_post;
		
	end process;
	
end beh;

