
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 12.72

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_mask.internal_data[20]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.04    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v _0807_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    67    0.88    3.27    1.89    5.89 ^ _0807_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0000_ (net)
                  3.27    0.00    5.89 ^ stage_mask.internal_data[20]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.89   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_mask.internal_data[20]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.70    0.70   library removal time
                                  0.70   data required time
-----------------------------------------------------------------------------
                                  0.70   data required time
                                 -5.89   data arrival time
-----------------------------------------------------------------------------
                                  5.19   slack (MET)


Startpoint: stage_rf_wr_data.internal_data[281]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_rf_wr_data.internal_data[281]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_rf_wr_data.internal_data[281]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.34    0.34 ^ stage_rf_wr_data.internal_data[281]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         rf_wr_data_wb[25] (net)
                  0.06    0.00    0.34 ^ _1502_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.15    0.49 ^ _1502_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0556_ (net)
                  0.05    0.00    0.49 ^ stage_rf_wr_data.internal_data[281]$_DFFE_PN_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_rf_wr_data.internal_data[281]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_mask.internal_data[16]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.04    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v _0807_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    67    0.88    3.27    1.89    5.89 ^ _0807_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0000_ (net)
                  3.27    0.00    5.89 ^ stage_mask.internal_data[16]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.89   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ stage_mask.internal_data[16]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -1.35   18.65   library recovery time
                                 18.65   data required time
-----------------------------------------------------------------------------
                                 18.65   data required time
                                 -5.89   data arrival time
-----------------------------------------------------------------------------
                                 12.76   slack (MET)


Startpoint: flush (input port clocked by clk)
Endpoint: stage_mask.internal_data[21]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.04    0.00    0.00    4.00 v flush (in)
                                         flush (net)
                  0.00    0.00    4.00 v _0808_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    36    0.42    1.57    0.92    4.92 ^ _0808_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0691_ (net)
                  1.57    0.00    4.92 ^ _0818_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
    32    0.69    2.15    1.54    6.46 v _0818_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0698_ (net)
                  2.15    0.00    6.46 v _0825_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.14    0.69    7.15 v _0825_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0105_ (net)
                  0.14    0.00    7.15 v stage_mask.internal_data[21]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  7.15   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ stage_mask.internal_data[21]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14   19.86   library setup time
                                 19.86   data required time
-----------------------------------------------------------------------------
                                 19.86   data required time
                                 -7.15   data arrival time
-----------------------------------------------------------------------------
                                 12.72   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_mask.internal_data[16]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.04    0.00    0.00    4.00 v rst (in)
                                         rst (net)
                  0.00    0.00    4.00 v _0807_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    67    0.88    3.27    1.89    5.89 ^ _0807_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0000_ (net)
                  3.27    0.00    5.89 ^ stage_mask.internal_data[16]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.89   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ stage_mask.internal_data[16]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -1.35   18.65   library recovery time
                                 18.65   data required time
-----------------------------------------------------------------------------
                                 18.65   data required time
                                 -5.89   data arrival time
-----------------------------------------------------------------------------
                                 12.76   slack (MET)


Startpoint: flush (input port clocked by clk)
Endpoint: stage_mask.internal_data[21]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          4.00    4.00 v input external delay
     1    0.04    0.00    0.00    4.00 v flush (in)
                                         flush (net)
                  0.00    0.00    4.00 v _0808_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
    36    0.42    1.57    0.92    4.92 ^ _0808_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0691_ (net)
                  1.57    0.00    4.92 ^ _0818_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
    32    0.69    2.15    1.54    6.46 v _0818_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _0698_ (net)
                  2.15    0.00    6.46 v _0825_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.14    0.69    7.15 v _0825_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0105_ (net)
                  0.14    0.00    7.15 v stage_mask.internal_data[21]$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  7.15   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ stage_mask.internal_data[21]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14   19.86   library setup time
                                 19.86   data required time
-----------------------------------------------------------------------------
                                 19.86   data required time
                                 -7.15   data arrival time
-----------------------------------------------------------------------------
                                 12.72   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.52e-02   3.79e-03   4.05e-07   3.90e-02  85.2%
Combinational          6.03e-03   7.28e-04   1.90e-07   6.76e-03  14.8%
Clock                  0.00e+00   0.00e+00   1.33e-07   1.33e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.13e-02   4.52e-03   7.28e-07   4.58e-02 100.0%
                          90.1%       9.9%       0.0%
