============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 14:05:14 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (956 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 38 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2285 instances
RUN-0007 : 900 luts, 1188 seqs, 128 mslices, 34 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2488 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1990 nets have 2 pins
RUN-1001 : 327 nets have [3 - 5] pins
RUN-1001 : 58 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 77 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     59      
RUN-1001 :   No   |  No   |  Yes  |     166     
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |     14      
RUN-1001 :   Yes  |  No   |  Yes  |     920     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  33   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 38
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2283 instances, 900 luts, 1188 seqs, 162 slices, 33 macros(162 instances: 128 mslices 34 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1097 pins
PHY-0007 : Cell area utilization is 21%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 301837
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 21%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 204245, overlap = 2
PHY-3002 : Step(2): len = 162918, overlap = 2.5
PHY-3002 : Step(3): len = 115988, overlap = 10.1562
PHY-3002 : Step(4): len = 104546, overlap = 26.5
PHY-3002 : Step(5): len = 78175.7, overlap = 39.0625
PHY-3002 : Step(6): len = 74158.7, overlap = 45
PHY-3002 : Step(7): len = 64205.5, overlap = 48.4062
PHY-3002 : Step(8): len = 62293.1, overlap = 49.5
PHY-3002 : Step(9): len = 60098.1, overlap = 49.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36684e-05
PHY-3002 : Step(10): len = 57275.9, overlap = 48.5938
PHY-3002 : Step(11): len = 56967, overlap = 47.2812
PHY-3002 : Step(12): len = 57906.9, overlap = 39.5312
PHY-3002 : Step(13): len = 57200.3, overlap = 36.5312
PHY-3002 : Step(14): len = 57205.1, overlap = 33.3125
PHY-3002 : Step(15): len = 55831.2, overlap = 23.75
PHY-3002 : Step(16): len = 53881.7, overlap = 28.375
PHY-3002 : Step(17): len = 53398.6, overlap = 29.4062
PHY-3002 : Step(18): len = 53246.2, overlap = 28.6562
PHY-3002 : Step(19): len = 52216, overlap = 27.3125
PHY-3002 : Step(20): len = 52297.2, overlap = 25.4688
PHY-3002 : Step(21): len = 51913.3, overlap = 24.75
PHY-3002 : Step(22): len = 52249.6, overlap = 26.5938
PHY-3002 : Step(23): len = 50589.8, overlap = 29
PHY-3002 : Step(24): len = 49535.7, overlap = 26.25
PHY-3002 : Step(25): len = 50231.4, overlap = 28.2188
PHY-3002 : Step(26): len = 47259.2, overlap = 27.8125
PHY-3002 : Step(27): len = 47161, overlap = 28.6875
PHY-3002 : Step(28): len = 46344.9, overlap = 30.6875
PHY-3002 : Step(29): len = 46428.9, overlap = 28.4375
PHY-3002 : Step(30): len = 46412.5, overlap = 28.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.73367e-05
PHY-3002 : Step(31): len = 45400.9, overlap = 30.125
PHY-3002 : Step(32): len = 45385.1, overlap = 30.125
PHY-3002 : Step(33): len = 45295.1, overlap = 27.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.46735e-05
PHY-3002 : Step(34): len = 45251.1, overlap = 32.8438
PHY-3002 : Step(35): len = 45409.3, overlap = 32.4062
PHY-3002 : Step(36): len = 45695.9, overlap = 31.375
PHY-3002 : Step(37): len = 46033.6, overlap = 33.5312
PHY-3002 : Step(38): len = 45797.3, overlap = 25.3438
PHY-3002 : Step(39): len = 45571.4, overlap = 26.4375
PHY-3002 : Step(40): len = 45480.2, overlap = 26.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003349s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.18292e-06
PHY-3002 : Step(41): len = 46311.1, overlap = 72.4062
PHY-3002 : Step(42): len = 46660.6, overlap = 73.25
PHY-3002 : Step(43): len = 43282.2, overlap = 88.1875
PHY-3002 : Step(44): len = 43467, overlap = 91.625
PHY-3002 : Step(45): len = 42519, overlap = 100.094
PHY-3002 : Step(46): len = 42454.2, overlap = 104.031
PHY-3002 : Step(47): len = 38789.9, overlap = 103.938
PHY-3002 : Step(48): len = 39474.4, overlap = 105.375
PHY-3002 : Step(49): len = 39777, overlap = 107.906
PHY-3002 : Step(50): len = 38916.6, overlap = 104.281
PHY-3002 : Step(51): len = 36494.4, overlap = 110.344
PHY-3002 : Step(52): len = 36665.8, overlap = 112.719
PHY-3002 : Step(53): len = 37464.7, overlap = 122.25
PHY-3002 : Step(54): len = 37931, overlap = 126.656
PHY-3002 : Step(55): len = 36752.1, overlap = 126.625
PHY-3002 : Step(56): len = 36951.6, overlap = 126.062
PHY-3002 : Step(57): len = 37421.6, overlap = 123.562
PHY-3002 : Step(58): len = 36408.7, overlap = 117.938
PHY-3002 : Step(59): len = 37008.9, overlap = 114.688
PHY-3002 : Step(60): len = 35788.4, overlap = 122.25
PHY-3002 : Step(61): len = 35816.2, overlap = 120.406
PHY-3002 : Step(62): len = 35724.7, overlap = 118.75
PHY-3002 : Step(63): len = 33787.2, overlap = 106.906
PHY-3002 : Step(64): len = 32881.4, overlap = 91.9062
PHY-3002 : Step(65): len = 32637.6, overlap = 91.4688
PHY-3002 : Step(66): len = 30987.2, overlap = 91.3125
PHY-3002 : Step(67): len = 30475.1, overlap = 96.75
PHY-3002 : Step(68): len = 30131.8, overlap = 101.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.36583e-06
PHY-3002 : Step(69): len = 28580.9, overlap = 101.219
PHY-3002 : Step(70): len = 28580.9, overlap = 101.219
PHY-3002 : Step(71): len = 28843.4, overlap = 101.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.16044e-06
PHY-3002 : Step(72): len = 29998.7, overlap = 98.2188
PHY-3002 : Step(73): len = 30815.4, overlap = 96.6875
PHY-3002 : Step(74): len = 30990.4, overlap = 85.5
PHY-3002 : Step(75): len = 30755.3, overlap = 84
PHY-3002 : Step(76): len = 30902.6, overlap = 75.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.43209e-05
PHY-3002 : Step(77): len = 31514.4, overlap = 66.0625
PHY-3002 : Step(78): len = 31514.4, overlap = 66.0625
PHY-3002 : Step(79): len = 30895.5, overlap = 62.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.31712e-05
PHY-3002 : Step(80): len = 33608.5, overlap = 48.125
PHY-3002 : Step(81): len = 34790.6, overlap = 45.75
PHY-3002 : Step(82): len = 33499.1, overlap = 42.3438
PHY-3002 : Step(83): len = 33932.8, overlap = 43.4062
PHY-3002 : Step(84): len = 34838.1, overlap = 43.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.63424e-05
PHY-3002 : Step(85): len = 34108.9, overlap = 40.1562
PHY-3002 : Step(86): len = 34731.3, overlap = 40.0625
PHY-3002 : Step(87): len = 35989.4, overlap = 35.9375
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.85813e-05
PHY-3002 : Step(88): len = 35892.6, overlap = 106.562
PHY-3002 : Step(89): len = 36959.4, overlap = 101.375
PHY-3002 : Step(90): len = 37917.2, overlap = 94.9688
PHY-3002 : Step(91): len = 37591.7, overlap = 92.2188
PHY-3002 : Step(92): len = 35183.2, overlap = 87.8438
PHY-3002 : Step(93): len = 35186.2, overlap = 89.25
PHY-3002 : Step(94): len = 34679.2, overlap = 93.3438
PHY-3002 : Step(95): len = 34154.8, overlap = 96.0938
PHY-3002 : Step(96): len = 32734.2, overlap = 92.9375
PHY-3002 : Step(97): len = 32840.2, overlap = 93.125
PHY-3002 : Step(98): len = 32963.4, overlap = 95.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.71627e-05
PHY-3002 : Step(99): len = 33309.2, overlap = 89
PHY-3002 : Step(100): len = 33713.6, overlap = 88.5312
PHY-3002 : Step(101): len = 34257.3, overlap = 85.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.43254e-05
PHY-3002 : Step(102): len = 34419.6, overlap = 82.8125
PHY-3002 : Step(103): len = 35164.1, overlap = 80.3438
PHY-3002 : Step(104): len = 36037.9, overlap = 75.7812
PHY-3002 : Step(105): len = 35758.7, overlap = 73.4375
PHY-3002 : Step(106): len = 35835.1, overlap = 73.5312
PHY-3002 : Step(107): len = 35866.8, overlap = 73.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000148651
PHY-3002 : Step(108): len = 36376.2, overlap = 71.5938
PHY-3002 : Step(109): len = 36771.4, overlap = 71.1875
PHY-3002 : Step(110): len = 37601, overlap = 69.0312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000240517
PHY-3002 : Step(111): len = 37571.9, overlap = 65.125
PHY-3002 : Step(112): len = 37642.3, overlap = 64.8438
PHY-3002 : Step(113): len = 38263.1, overlap = 61.4375
PHY-3002 : Step(114): len = 39235, overlap = 59
PHY-3002 : Step(115): len = 39633.3, overlap = 57.3438
PHY-3002 : Step(116): len = 39594, overlap = 56.1875
PHY-3002 : Step(117): len = 39585.8, overlap = 54.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000447049
PHY-3002 : Step(118): len = 39885.2, overlap = 54.625
PHY-3002 : Step(119): len = 40072.8, overlap = 53.7188
PHY-3002 : Step(120): len = 40474.7, overlap = 54.1875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000723326
PHY-3002 : Step(121): len = 40598.8, overlap = 52.8125
PHY-3002 : Step(122): len = 41004.3, overlap = 53.2812
PHY-3002 : Step(123): len = 42235.2, overlap = 52.375
PHY-3002 : Step(124): len = 43747.1, overlap = 50.9062
PHY-3002 : Step(125): len = 44307.5, overlap = 50.6875
PHY-3002 : Step(126): len = 44416.1, overlap = 52.0625
PHY-3002 : Step(127): len = 44214.4, overlap = 50.875
PHY-3002 : Step(128): len = 44036.7, overlap = 49.875
PHY-3002 : Step(129): len = 43896.2, overlap = 48.2812
PHY-3002 : Step(130): len = 43710.7, overlap = 47
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00120997
PHY-3002 : Step(131): len = 43814.5, overlap = 46.5312
PHY-3002 : Step(132): len = 44008.4, overlap = 46.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00195774
PHY-3002 : Step(133): len = 44238.6, overlap = 46.2812
PHY-3002 : Step(134): len = 44522.6, overlap = 45.9375
PHY-3002 : Step(135): len = 45690.5, overlap = 44.8125
PHY-3002 : Step(136): len = 46916.4, overlap = 45.3125
PHY-3002 : Step(137): len = 47711.4, overlap = 46.8125
PHY-3002 : Step(138): len = 48154.5, overlap = 46.4062
PHY-3002 : Step(139): len = 48296.3, overlap = 44.25
PHY-3002 : Step(140): len = 48282, overlap = 44.5312
PHY-3002 : Step(141): len = 48219.3, overlap = 45.7188
PHY-3002 : Step(142): len = 48119, overlap = 46
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00331216
PHY-3002 : Step(143): len = 48143.8, overlap = 45.0625
PHY-3002 : Step(144): len = 48201.4, overlap = 44.875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00535907
PHY-3002 : Step(145): len = 48329.6, overlap = 44.4688
PHY-3002 : Step(146): len = 48625.7, overlap = 44.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 44.69 peak overflow 1.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2488.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 69744, over cnt = 399(3%), over = 1320, worst = 17
PHY-1001 : End global iterations;  0.253445s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (30.8%)

PHY-1001 : Congestion index: top1 = 59.10, top5 = 47.61, top10 = 40.30, top15 = 35.51.
PHY-1001 : End incremental global routing;  0.289624s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (27.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11246, tnet num: 2486, tinst num: 2283, tnode num: 15695, tedge num: 18015.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.340027s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (50.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.677668s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (43.8%)

OPT-1001 : Current memory(MB): used = 190, reserve = 161, peak = 190.
OPT-1001 : End physical optimization;  0.701076s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (42.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 900 LUT to BLE ...
SYN-4008 : Packed 900 LUT and 189 SEQ to BLE.
SYN-4003 : Packing 999 remaining SEQ's ...
SYN-4005 : Packed 685 SEQ with LUT/SLICE
SYN-4006 : 54 single LUT's are left
SYN-4006 : 314 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 1214/1481 primitive instances ...
PHY-3001 : End packing;  0.158392s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (39.5%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 989 instances
RUN-1001 : 477 mslices, 477 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2321 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1779 nets have 2 pins
RUN-1001 : 364 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 77 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 987 instances, 954 slices, 33 macros(162 instances: 128 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 52848, Over = 83.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.68666e-05
PHY-3002 : Step(147): len = 49015, overlap = 79.5
PHY-3002 : Step(148): len = 48563.2, overlap = 86
PHY-3002 : Step(149): len = 47457.4, overlap = 88
PHY-3002 : Step(150): len = 46449.8, overlap = 93.75
PHY-3002 : Step(151): len = 46179.9, overlap = 93.5
PHY-3002 : Step(152): len = 45297.6, overlap = 94.5
PHY-3002 : Step(153): len = 45144.9, overlap = 94.5
PHY-3002 : Step(154): len = 44740.5, overlap = 93
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.37331e-05
PHY-3002 : Step(155): len = 45665.7, overlap = 92
PHY-3002 : Step(156): len = 46421.7, overlap = 88
PHY-3002 : Step(157): len = 46609.2, overlap = 86
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107127
PHY-3002 : Step(158): len = 47392.4, overlap = 82.75
PHY-3002 : Step(159): len = 48424.2, overlap = 79.5
PHY-3002 : Step(160): len = 48960.6, overlap = 79.25
PHY-3002 : Step(161): len = 49022.2, overlap = 78.25
PHY-3002 : Step(162): len = 49239.6, overlap = 75.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000173331
PHY-3002 : Step(163): len = 49792.1, overlap = 76
PHY-3002 : Step(164): len = 50863.8, overlap = 74.25
PHY-3002 : Step(165): len = 52481.9, overlap = 66.25
PHY-3002 : Step(166): len = 52890.6, overlap = 65
PHY-3002 : Step(167): len = 53017.2, overlap = 66.5
PHY-3002 : Step(168): len = 53052.3, overlap = 64
PHY-3002 : Step(169): len = 53246.4, overlap = 66.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000283269
PHY-3002 : Step(170): len = 53697.6, overlap = 65
PHY-3002 : Step(171): len = 54163.4, overlap = 63
PHY-3002 : Step(172): len = 54487.2, overlap = 62
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.253483s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (24.7%)

PHY-3001 : Trial Legalized: Len = 74373.9
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000130997
PHY-3002 : Step(173): len = 60591.6, overlap = 50.75
PHY-3002 : Step(174): len = 58183.9, overlap = 56.75
PHY-3002 : Step(175): len = 56653.5, overlap = 53.75
PHY-3002 : Step(176): len = 55460.1, overlap = 52.75
PHY-3002 : Step(177): len = 54713.9, overlap = 51.5
PHY-3002 : Step(178): len = 54492.1, overlap = 53.75
PHY-3002 : Step(179): len = 53984.4, overlap = 52
PHY-3002 : Step(180): len = 53822.2, overlap = 53
PHY-3002 : Step(181): len = 53592.9, overlap = 52.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000243166
PHY-3002 : Step(182): len = 53994, overlap = 52.25
PHY-3002 : Step(183): len = 54692.5, overlap = 50
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000393442
PHY-3002 : Step(184): len = 54814.2, overlap = 48.75
PHY-3002 : Step(185): len = 55440.1, overlap = 46.75
PHY-3002 : Step(186): len = 56383.1, overlap = 48
PHY-3002 : Step(187): len = 57072.6, overlap = 45.25
PHY-3002 : Step(188): len = 57468.2, overlap = 47.5
PHY-3002 : Step(189): len = 57893.4, overlap = 47.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004823s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 63575.7, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 930 tiles.
PHY-3001 : End spreading;  0.007204s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 4, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 63613.7, Over = 0
RUN-1003 : finish command "place" in  6.589656s wall, 1.734375s user + 0.578125s system = 2.312500s CPU (35.1%)

RUN-1004 : used memory is 173 MB, reserved memory is 143 MB, peak memory is 191 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 989 instances
RUN-1001 : 477 mslices, 477 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 2321 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1779 nets have 2 pins
RUN-1001 : 364 nets have [3 - 5] pins
RUN-1001 : 66 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 77 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10000, tnet num: 2319, tinst num: 987, tnode num: 13363, tedge num: 16337.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 477 mslices, 477 lslices, 27 pads, 0 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1590 clock pins, and constraint 3357 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 85480, over cnt = 317(2%), over = 479, worst = 6
PHY-1002 : len = 87512, over cnt = 174(1%), over = 232, worst = 6
PHY-1002 : len = 90240, over cnt = 21(0%), over = 27, worst = 4
PHY-1002 : len = 90592, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 90672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.450574s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (31.2%)

PHY-1001 : Congestion index: top1 = 50.21, top5 = 43.08, top10 = 39.11, top15 = 36.02.
PHY-1001 : End global routing;  0.501545s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (31.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 233, reserve = 205, peak = 233.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 319, reserve = 292, peak = 319.
PHY-1001 : End build detailed router design. 1.849652s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (34.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 21944, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.367707s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (42.5%)

PHY-1001 : Current memory(MB): used = 331, reserve = 304, peak = 331.
PHY-1001 : End phase 1; 0.369504s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (42.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 79% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 280104, over cnt = 555(0%), over = 563, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 333, reserve = 306, peak = 333.
PHY-1001 : End initial routed; 2.793206s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (32.4%)

PHY-1001 : Current memory(MB): used = 333, reserve = 306, peak = 333.
PHY-1001 : End phase 2; 2.793254s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (32.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 257784, over cnt = 124(0%), over = 124, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.573361s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (35.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 257176, over cnt = 35(0%), over = 35, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.229469s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (27.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 257304, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.086798s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 257400, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.044082s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 204 feed throughs used by 105 nets
PHY-1001 : End commit to database; 0.347636s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (49.4%)

PHY-1001 : Current memory(MB): used = 348, reserve = 322, peak = 348.
PHY-1001 : End phase 3; 2.345315s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (35.3%)

PHY-1003 : Routed, final wirelength = 257400
PHY-1001 : Current memory(MB): used = 348, reserve = 322, peak = 348.
PHY-1001 : End export database. 0.009307s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.483931s wall, 2.484375s user + 0.062500s system = 2.546875s CPU (34.0%)

RUN-1003 : finish command "route" in  8.503178s wall, 2.843750s user + 0.078125s system = 2.921875s CPU (34.4%)

RUN-1004 : used memory is 297 MB, reserved memory is 273 MB, peak memory is 348 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     1273   out of   5824   21.86%
#reg                     1189   out of   5824   20.42%
#le                      1586
  #lut only               397   out of   1586   25.03%
  #reg only               313   out of   1586   19.74%
  #lut&reg                876   out of   1586   55.23%
#dsp                        1   out of     10   10.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     0
  #oreg                     5
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                              Type               DriverType         Driver                                                                      Fanout
#1        u_pll/clk0_buf                                                        GCLK               pll                u_pll/pll_inst.clkc0                                                        639
#2        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk    GCLK               pll                u_pll/pll_inst.clkc1                                                        131
#3        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk            GCLK               mslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_12.q0    29
#4        I_clk_25m_dup_1                                                       GCLK               io                 I_clk_25m_syn_2.di                                                          1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       NONE     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        NONE     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        NONE     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        NONE     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance               |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                    |fpga_top           |1586   |1111    |162     |1195    |0       |1       |
|  u_ahb_foc_controller |ahb_foc_controller |1578   |1107    |158     |1187    |0       |1       |
|    u_foc_controller   |foc_controller     |629    |423     |158     |249     |0       |1       |
|      u_adc_ad7928     |adc_ad7928         |54     |50      |4       |24      |0       |0       |
|      u_as5600_encoder |as5600_encoder     |270    |172     |85      |77      |0       |1       |
|        u_as5600_read  |i2c_register_read  |267    |169     |85      |76      |0       |0       |
|      u_hall_encoder   |hall_encoder       |173    |112     |33      |94      |0       |0       |
|        u_divider      |Divider            |109    |71      |18      |65      |0       |0       |
|  u_mcu                |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                |pll                |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1758  
    #2          2       201   
    #3          3        94   
    #4          4        68   
    #5        5-10       67   
    #6        11-50      95   
    #7       51-100      3    
    #8       101-500     4    
    #9        >500       1    
  Average     2.99            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 987
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 2321, pip num: 22812
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 204
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 705 valid insts, and 60700 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  2.215660s wall, 7.843750s user + 0.015625s system = 7.859375s CPU (354.7%)

RUN-1004 : used memory is 294 MB, reserved memory is 274 MB, peak memory is 479 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_140514.log"
