// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
//////

pullout pwait(out, impatient_input0); 

//nextline creates the busy and empty blocks
//
pullout busy_empty (
ï¿½//

endmodule
