Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jul 17 22:58:59 2022
| Host         : FXC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_top_timing_summary_routed.rpt -pb uart_loopback_top_timing_summary_routed.pb -rpx uart_loopback_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.718        0.000                      0                  103        0.054        0.000                      0                  103        9.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.718        0.000                      0                  103        0.054        0.000                      0                  103        9.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.718ns  (required time - arrival time)
  Source:                 u_uart_rx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.255ns (30.191%)  route 2.902ns (69.809%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.744     5.451    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.478     5.929 f  u_uart_rx/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.380     7.309    u_uart_rx/clk_cnt[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.301     7.610 f  u_uart_rx/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.493     8.103    u_uart_rx/clk_cnt[8]_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.150     8.253 r  u_uart_rx/clk_cnt[8]_i_2/O
                         net (fo=9, routed)           1.029     9.282    u_uart_rx/clk_cnt[8]_i_2_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.326     9.608 r  u_uart_rx/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.608    u_uart_rx/p_0_in[7]
    SLICE_X42Y48         FDCE                                         r  u_uart_rx/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.577    25.007    u_uart_rx/sys_clk
    SLICE_X42Y48         FDCE                                         r  u_uart_rx/clk_cnt_reg[7]/C
                         clock pessimism              0.277    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X42Y48         FDCE (Setup_fdce_C_D)        0.077    25.326    u_uart_rx/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.326    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                 15.718    

Slack (MET) :             15.735ns  (required time - arrival time)
  Source:                 u_uart_rx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.255ns (29.141%)  route 3.052ns (70.859%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.744     5.451    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.478     5.929 f  u_uart_rx/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.380     7.309    u_uart_rx/clk_cnt[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.301     7.610 f  u_uart_rx/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.493     8.103    u_uart_rx/clk_cnt[8]_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.150     8.253 r  u_uart_rx/clk_cnt[8]_i_2/O
                         net (fo=9, routed)           1.179     9.432    u_uart_rx/clk_cnt[8]_i_2_n_0
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.326     9.758 r  u_uart_rx/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.758    u_uart_rx/p_0_in[0]
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567    24.997    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[0]/C
                         clock pessimism              0.454    25.451    
                         clock uncertainty           -0.035    25.416    
    SLICE_X42Y50         FDCE (Setup_fdce_C_D)        0.077    25.493    u_uart_rx/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.493    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                 15.735    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 u_uart_rx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.277ns (30.558%)  route 2.902ns (69.442%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.744     5.451    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.478     5.929 f  u_uart_rx/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.380     7.309    u_uart_rx/clk_cnt[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.301     7.610 f  u_uart_rx/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.493     8.103    u_uart_rx/clk_cnt[8]_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.150     8.253 r  u_uart_rx/clk_cnt[8]_i_2/O
                         net (fo=9, routed)           1.029     9.282    u_uart_rx/clk_cnt[8]_i_2_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.348     9.630 r  u_uart_rx/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.630    u_uart_rx/p_0_in[8]
    SLICE_X42Y48         FDCE                                         r  u_uart_rx/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.577    25.007    u_uart_rx/sys_clk
    SLICE_X42Y48         FDCE                                         r  u_uart_rx/clk_cnt_reg[8]/C
                         clock pessimism              0.277    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X42Y48         FDCE (Setup_fdce_C_D)        0.118    25.367    u_uart_rx/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         25.367    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.750ns  (required time - arrival time)
  Source:                 u_uart_rx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.281ns (29.566%)  route 3.052ns (70.434%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.744     5.451    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.478     5.929 f  u_uart_rx/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.380     7.309    u_uart_rx/clk_cnt[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.301     7.610 f  u_uart_rx/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.493     8.103    u_uart_rx/clk_cnt[8]_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.150     8.253 r  u_uart_rx/clk_cnt[8]_i_2/O
                         net (fo=9, routed)           1.179     9.432    u_uart_rx/clk_cnt[8]_i_2_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I0_O)        0.352     9.784 r  u_uart_rx/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.784    u_uart_rx/p_0_in[1]
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567    24.997    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[1]/C
                         clock pessimism              0.454    25.451    
                         clock uncertainty           -0.035    25.416    
    SLICE_X42Y50         FDCE (Setup_fdce_C_D)        0.118    25.534    u_uart_rx/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.534    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                 15.750    

Slack (MET) :             15.781ns  (required time - arrival time)
  Source:                 u_uart_rx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.255ns (29.425%)  route 3.010ns (70.575%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.744     5.451    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.478     5.929 f  u_uart_rx/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.380     7.309    u_uart_rx/clk_cnt[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.301     7.610 f  u_uart_rx/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.493     8.103    u_uart_rx/clk_cnt[8]_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.150     8.253 r  u_uart_rx/clk_cnt[8]_i_2/O
                         net (fo=9, routed)           1.137     9.390    u_uart_rx/clk_cnt[8]_i_2_n_0
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.326     9.716 r  u_uart_rx/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.716    u_uart_rx/p_0_in[2]
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567    24.997    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[2]/C
                         clock pessimism              0.454    25.451    
                         clock uncertainty           -0.035    25.416    
    SLICE_X42Y50         FDCE (Setup_fdce_C_D)        0.081    25.497    u_uart_rx/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.497    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                 15.781    

Slack (MET) :             15.792ns  (required time - arrival time)
  Source:                 u_uart_rx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.281ns (29.852%)  route 3.010ns (70.148%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.744     5.451    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.478     5.929 f  u_uart_rx/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.380     7.309    u_uart_rx/clk_cnt[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.301     7.610 f  u_uart_rx/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.493     8.103    u_uart_rx/clk_cnt[8]_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.150     8.253 r  u_uart_rx/clk_cnt[8]_i_2/O
                         net (fo=9, routed)           1.137     9.390    u_uart_rx/clk_cnt[8]_i_2_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.352     9.742 r  u_uart_rx/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.742    u_uart_rx/p_0_in[3]
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567    24.997    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[3]/C
                         clock pessimism              0.454    25.451    
                         clock uncertainty           -0.035    25.416    
    SLICE_X42Y50         FDCE (Setup_fdce_C_D)        0.118    25.534    u_uart_rx/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.534    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 15.792    

Slack (MET) :             15.900ns  (required time - arrival time)
  Source:                 u_uart_rx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 1.255ns (30.287%)  route 2.889ns (69.713%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.744     5.451    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.478     5.929 f  u_uart_rx/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.380     7.309    u_uart_rx/clk_cnt[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.301     7.610 f  u_uart_rx/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.493     8.103    u_uart_rx/clk_cnt[8]_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.150     8.253 r  u_uart_rx/clk_cnt[8]_i_2/O
                         net (fo=9, routed)           1.016     9.269    u_uart_rx/clk_cnt[8]_i_2_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.326     9.595 r  u_uart_rx/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.595    u_uart_rx/p_0_in[5]
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567    24.997    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[5]/C
                         clock pessimism              0.454    25.451    
                         clock uncertainty           -0.035    25.416    
    SLICE_X42Y50         FDCE (Setup_fdce_C_D)        0.079    25.495    u_uart_rx/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         25.495    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                 15.900    

Slack (MET) :             16.122ns  (required time - arrival time)
  Source:                 u_uart_rx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.255ns (33.418%)  route 2.500ns (66.582%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.744     5.451    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.478     5.929 f  u_uart_rx/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.380     7.309    u_uart_rx/clk_cnt[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.301     7.610 f  u_uart_rx/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.493     8.103    u_uart_rx/clk_cnt[8]_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.150     8.253 r  u_uart_rx/clk_cnt[8]_i_2/O
                         net (fo=9, routed)           0.628     8.881    u_uart_rx/clk_cnt[8]_i_2_n_0
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.326     9.207 r  u_uart_rx/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.207    u_uart_rx/p_0_in[6]
    SLICE_X42Y48         FDCE                                         r  u_uart_rx/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.577    25.007    u_uart_rx/sys_clk
    SLICE_X42Y48         FDCE                                         r  u_uart_rx/clk_cnt_reg[6]/C
                         clock pessimism              0.277    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X42Y48         FDCE (Setup_fdce_C_D)        0.079    25.328    u_uart_rx/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.328    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                 16.122    

Slack (MET) :             16.303ns  (required time - arrival time)
  Source:                 u_uart_rx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.890ns (25.264%)  route 2.633ns (74.736%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 25.006 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.744     5.451    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.518     5.969 f  u_uart_rx/clk_cnt_reg[2]/Q
                         net (fo=8, routed)           1.202     7.171    u_uart_rx/clk_cnt[2]
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124     7.295 f  u_uart_rx/rx_flag_i_4/O
                         net (fo=2, routed)           0.573     7.869    u_uart_rx/rx_flag_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.993 r  u_uart_rx/rx_flag_i_2/O
                         net (fo=7, routed)           0.857     8.850    u_uart_rx/rx_flag_i_2_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.974 r  u_uart_rx/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     8.974    u_uart_rx/rx_data[3]_i_1_n_0
    SLICE_X39Y49         FDCE                                         r  u_uart_rx/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.576    25.006    u_uart_rx/sys_clk
    SLICE_X39Y49         FDCE                                         r  u_uart_rx/rx_data_reg[3]/C
                         clock pessimism              0.277    25.284    
                         clock uncertainty           -0.035    25.248    
    SLICE_X39Y49         FDCE (Setup_fdce_C_D)        0.029    25.277    u_uart_rx/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         25.277    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                 16.303    

Slack (MET) :             16.411ns  (required time - arrival time)
  Source:                 u_uart_rx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 1.255ns (36.183%)  route 2.213ns (63.817%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.744     5.451    u_uart_rx/sys_clk
    SLICE_X42Y50         FDCE                                         r  u_uart_rx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.478     5.929 f  u_uart_rx/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           1.380     7.309    u_uart_rx/clk_cnt[3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.301     7.610 f  u_uart_rx/clk_cnt[8]_i_4/O
                         net (fo=1, routed)           0.493     8.103    u_uart_rx/clk_cnt[8]_i_4_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I3_O)        0.150     8.253 r  u_uart_rx/clk_cnt[8]_i_2/O
                         net (fo=9, routed)           0.341     8.594    u_uart_rx/clk_cnt[8]_i_2_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.326     8.920 r  u_uart_rx/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.920    u_uart_rx/p_0_in[4]
    SLICE_X42Y48         FDCE                                         r  u_uart_rx/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.577    25.007    u_uart_rx/sys_clk
    SLICE_X42Y48         FDCE                                         r  u_uart_rx/clk_cnt_reg[4]/C
                         clock pessimism              0.277    25.285    
                         clock uncertainty           -0.035    25.249    
    SLICE_X42Y48         FDCE (Setup_fdce_C_D)        0.081    25.330    u_uart_rx/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         25.330    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                 16.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loopback/send_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.174%)  route 0.234ns (58.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.541    u_uart_rx/sys_clk
    SLICE_X38Y49         FDCE                                         r  u_uart_rx/uart_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  u_uart_rx/uart_data_reg[2]/Q
                         net (fo=1, routed)           0.234     1.939    u_uart_loopback/recv_data[2]
    SLICE_X38Y50         FDCE                                         r  u_uart_loopback/send_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.057    u_uart_loopback/sys_clk
    SLICE_X38Y50         FDCE                                         r  u_uart_loopback/send_data_reg[2]/C
                         clock pessimism             -0.247     1.810    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.076     1.886    u_uart_loopback/send_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loopback/send_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.227%)  route 0.234ns (58.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.541    u_uart_rx/sys_clk
    SLICE_X38Y49         FDCE                                         r  u_uart_rx/uart_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.705 r  u_uart_rx/uart_data_reg[4]/Q
                         net (fo=1, routed)           0.234     1.939    u_uart_loopback/recv_data[4]
    SLICE_X38Y50         FDCE                                         r  u_uart_loopback/send_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.057    u_uart_loopback/sys_clk
    SLICE_X38Y50         FDCE                                         r  u_uart_loopback/send_data_reg[4]/C
                         clock pessimism             -0.247     1.810    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.060     1.870    u_uart_loopback/send_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loopback/send_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.207%)  route 0.203ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.541    u_uart_rx/sys_clk
    SLICE_X38Y49         FDCE                                         r  u_uart_rx/uart_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.148     1.689 r  u_uart_rx/uart_data_reg[7]/Q
                         net (fo=1, routed)           0.203     1.892    u_uart_loopback/recv_data[7]
    SLICE_X38Y50         FDCE                                         r  u_uart_loopback/send_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.057    u_uart_loopback/sys_clk
    SLICE_X38Y50         FDCE                                         r  u_uart_loopback/send_data_reg[7]/C
                         clock pessimism             -0.247     1.810    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.011     1.821    u_uart_loopback/send_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loopback/recv_done_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.225%)  route 0.225ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.543    u_uart_rx/sys_clk
    SLICE_X40Y48         FDCE                                         r  u_uart_rx/uart_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.128     1.671 r  u_uart_rx/uart_done_reg/Q
                         net (fo=1, routed)           0.225     1.897    u_uart_loopback/recv_done
    SLICE_X36Y50         FDCE                                         r  u_uart_loopback/recv_done_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.057    u_uart_loopback/sys_clk
    SLICE_X36Y50         FDCE                                         r  u_uart_loopback/recv_done_d0_reg/C
                         clock pessimism             -0.247     1.810    
    SLICE_X36Y50         FDCE (Hold_fdce_C_D)         0.012     1.822    u_uart_loopback/recv_done_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loopback/send_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.700%)  route 0.234ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.541    u_uart_rx/sys_clk
    SLICE_X38Y49         FDCE                                         r  u_uart_rx/uart_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.148     1.689 r  u_uart_rx/uart_data_reg[3]/Q
                         net (fo=1, routed)           0.234     1.924    u_uart_loopback/recv_data[3]
    SLICE_X38Y50         FDCE                                         r  u_uart_loopback/send_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.057    u_uart_loopback/sys_clk
    SLICE_X38Y50         FDCE                                         r  u_uart_loopback/send_data_reg[3]/C
                         clock pessimism             -0.247     1.810    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.023     1.833    u_uart_loopback/send_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.541    u_uart_rx/sys_clk
    SLICE_X39Y49         FDCE                                         r  u_uart_rx/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  u_uart_rx/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.098     1.780    u_uart_rx/rx_data_reg_n_0_[3]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.048     1.828 r  u_uart_rx/uart_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    u_uart_rx/uart_data[3]_i_1_n_0
    SLICE_X38Y49         FDCE                                         r  u_uart_rx/uart_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.860     2.058    u_uart_rx/sys_clk
    SLICE_X38Y49         FDCE                                         r  u_uart_rx/uart_data_reg[3]/C
                         clock pessimism             -0.504     1.554    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.131     1.685    u_uart_rx/uart_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.190ns (65.470%)  route 0.100ns (34.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.541    u_uart_rx/sys_clk
    SLICE_X39Y49         FDCE                                         r  u_uart_rx/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  u_uart_rx/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.100     1.782    u_uart_rx/rx_data_reg_n_0_[7]
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.049     1.831 r  u_uart_rx/uart_data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.831    u_uart_rx/uart_data[7]_i_2_n_0
    SLICE_X38Y49         FDCE                                         r  u_uart_rx/uart_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.860     2.058    u_uart_rx/sys_clk
    SLICE_X38Y49         FDCE                                         r  u_uart_rx/uart_data_reg[7]/C
                         clock pessimism             -0.504     1.554    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.131     1.685    u_uart_rx/uart_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.185ns (34.501%)  route 0.351ns (65.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.543    u_uart_rx/sys_clk
    SLICE_X40Y49         FDCE                                         r  u_uart_rx/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDCE (Prop_fdce_C_Q)         0.141     1.684 r  u_uart_rx/rx_data_reg[1]/Q
                         net (fo=2, routed)           0.351     2.035    u_uart_rx/rx_data_reg_n_0_[1]
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.044     2.079 r  u_uart_rx/uart_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.079    u_uart_rx/uart_data[1]_i_1_n_0
    SLICE_X40Y50         FDCE                                         r  u_uart_rx/uart_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.861     2.059    u_uart_rx/sys_clk
    SLICE_X40Y50         FDCE                                         r  u_uart_rx/uart_data_reg[1]/C
                         clock pessimism             -0.247     1.812    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.107     1.919    u_uart_rx/uart_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_rxd_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_rxd_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.593     1.543    u_uart_rx/sys_clk
    SLICE_X43Y48         FDCE                                         r  u_uart_rx/uart_rxd_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.141     1.684 r  u_uart_rx/uart_rxd_d0_reg/Q
                         net (fo=2, routed)           0.110     1.794    u_uart_rx/uart_rxd_d0
    SLICE_X40Y48         FDCE                                         r  u_uart_rx/uart_rxd_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.862     2.060    u_uart_rx/sys_clk
    SLICE_X40Y48         FDCE                                         r  u_uart_rx/uart_rxd_d1_reg/C
                         clock pessimism             -0.501     1.559    
    SLICE_X40Y48         FDCE (Hold_fdce_C_D)         0.071     1.630    u_uart_rx/uart_rxd_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_uart_rx/uart_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_loopback/send_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.196%)  route 0.117ns (47.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.541    u_uart_rx/sys_clk
    SLICE_X40Y50         FDCE                                         r  u_uart_rx/uart_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.128     1.669 r  u_uart_rx/uart_data_reg[1]/Q
                         net (fo=1, routed)           0.117     1.787    u_uart_loopback/recv_data[1]
    SLICE_X38Y50         FDCE                                         r  u_uart_loopback/send_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.057    u_uart_loopback/sys_clk
    SLICE_X38Y50         FDCE                                         r  u_uart_loopback/send_data_reg[1]/C
                         clock pessimism             -0.482     1.575    
    SLICE_X38Y50         FDCE (Hold_fdce_C_D)         0.022     1.597    u_uart_loopback/send_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y50   u_uart_loopback/recv_done_d0_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X36Y50   u_uart_loopback/recv_done_d1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y50   u_uart_loopback/send_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y50   u_uart_loopback/send_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y50   u_uart_loopback/send_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y50   u_uart_loopback/send_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y50   u_uart_loopback/send_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y50   u_uart_loopback/send_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y50   u_uart_loopback/send_data_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y50   u_uart_loopback/recv_done_d0_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y50   u_uart_loopback/recv_done_d1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y50   u_uart_loopback/recv_done_d0_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X36Y50   u_uart_loopback/recv_done_d1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y50   u_uart_loopback/send_data_reg[7]/C



