Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 30 20:34:03 2023
| Host         : ELEC-403-119 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file REAL_CLK_timing_summary_routed.rpt -pb REAL_CLK_timing_summary_routed.pb -rpx REAL_CLK_timing_summary_routed.rpx -warn_on_violation
| Design       : REAL_CLK
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.897      -73.249                     19                  204        0.226        0.000                      0                  204        4.500        0.000                       0                    73  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -4.897      -73.249                     19                  204        0.226        0.000                      0                  204        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           19  Failing Endpoints,  Worst Slack       -4.897ns,  Total Violation      -73.249ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.897ns  (required time - arrival time)
  Source:                 PORTMAP0/Q_SECONDS_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_OUT[4]
                            (output port clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.723ns  (logic 4.353ns (44.765%)  route 5.371ns (55.235%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  PORTMAP0/Q_SECONDS_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  PORTMAP0/Q_SECONDS_reg[1]_replica/Q
                         net (fo=2, routed)           0.672     6.266    PORTMAP0/BIN_SECONDS[1]_repN
    SLICE_X0Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.390 f  PORTMAP0/g0_b1__1/O
                         net (fo=7, routed)           1.388     7.778    PORTMAP0/g0_b1__1_n_0
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.902 r  PORTMAP0/SSD_OUT_OBUF[4]_inst_i_2_comp/O
                         net (fo=1, routed)           1.035     8.937    PORTMAP0/SSD_OUT_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I4_O)        0.124     9.061 r  PORTMAP0/SSD_OUT_OBUF[4]_inst_i_1_comp/O
                         net (fo=1, routed)           2.275    11.337    SSD_OUT_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         3.525    14.861 r  SSD_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.861    SSD_OUT[4]
    B15                                                               r  SSD_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -14.861    
  -------------------------------------------------------------------
                         slack                                 -4.897    

Slack (VIOLATED) :        -4.670ns  (required time - arrival time)
  Source:                 IN_COUNTER_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_OUT[5]
                            (output port clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 4.216ns (44.168%)  route 5.329ns (55.832%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y43         FDRE                                         r  IN_COUNTER_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  IN_COUNTER_reg[18]/Q
                         net (fo=38, routed)          2.222     7.768    PORTMAP0/DIGIT_SELECT_OBUF
    SLICE_X1Y84          LUT5 (Prop_lut5_I4_O)        0.124     7.892 f  PORTMAP0/SSD_OUT_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.885     8.777    PORTMAP0/SSD_OUT_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I0_O)        0.124     8.901 r  PORTMAP0/SSD_OUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.222    11.123    SSD_OUT_OBUF[5]
    A16                  OBUF (Prop_obuf_I_O)         3.512    14.635 r  SSD_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.635    SSD_OUT[5]
    A16                                                               r  SSD_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -14.635    
  -------------------------------------------------------------------
                         slack                                 -4.670    

Slack (VIOLATED) :        -4.576ns  (required time - arrival time)
  Source:                 PORTMAP0/Q_SECONDS_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_OUT[6]
                            (output port clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.403ns  (logic 4.348ns (46.239%)  route 5.055ns (53.761%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  PORTMAP0/Q_SECONDS_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  PORTMAP0/Q_SECONDS_reg[1]_replica/Q
                         net (fo=2, routed)           0.669     6.263    PORTMAP0/BIN_SECONDS[1]_repN
    SLICE_X0Y67          LUT5 (Prop_lut5_I0_O)        0.124     6.387 r  PORTMAP0/g0_b2__1/O
                         net (fo=7, routed)           2.570     8.957    PORTMAP0/g0_b2__1_n_0
    SLICE_X1Y137         LUT6 (Prop_lut6_I3_O)        0.124     9.081 r  PORTMAP0/SSD_OUT_OBUF[6]_inst_i_2_comp_1/O
                         net (fo=1, routed)           0.154     9.235    PORTMAP0/SSD_OUT_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y137         LUT6 (Prop_lut6_I4_O)        0.124     9.359 r  PORTMAP0/SSD_OUT_OBUF[6]_inst_i_1_comp/O
                         net (fo=1, routed)           1.663    11.021    SSD_OUT_OBUF[6]
    A14                  OBUF (Prop_obuf_I_O)         3.520    14.541 r  SSD_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.541    SSD_OUT[6]
    A14                                                               r  SSD_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                 -4.576    

Slack (VIOLATED) :        -4.304ns  (required time - arrival time)
  Source:                 PORTMAP0/Q_SECONDS_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_OUT[2]
                            (output port clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 4.365ns (47.806%)  route 4.766ns (52.194%))
  Logic Levels:           4  (LUT5=3 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  PORTMAP0/Q_SECONDS_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  PORTMAP0/Q_SECONDS_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.714     6.308    PORTMAP0/BIN_SECONDS[3]_repN_1
    SLICE_X1Y67          LUT5 (Prop_lut5_I2_O)        0.124     6.432 f  PORTMAP0/g0_b0__0/O
                         net (fo=6, routed)           1.017     7.448    PORTMAP0/g0_b0__0_n_0
    SLICE_X1Y62          LUT5 (Prop_lut5_I1_O)        0.124     7.572 f  PORTMAP0/SSD_OUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.909     8.481    PORTMAP0/SSD_OUT_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y43          LUT5 (Prop_lut5_I0_O)        0.124     8.605 r  PORTMAP0/SSD_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.127    10.731    SSD_OUT_OBUF[2]
    K17                  OBUF (Prop_obuf_I_O)         3.537    14.268 r  SSD_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.268    SSD_OUT[2]
    K17                                                               r  SSD_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                 -4.304    

Slack (VIOLATED) :        -4.257ns  (required time - arrival time)
  Source:                 IN_COUNTER_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SSD_OUT[3]
                            (output port clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 4.659ns (51.015%)  route 4.473ns (48.985%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y43         FDRE                                         r  IN_COUNTER_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  IN_COUNTER_reg[18]/Q
                         net (fo=38, routed)          2.427     7.973    PORTMAP0/DIGIT_SELECT_OBUF
    SLICE_X58Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.097 r  PORTMAP0/B_SSD_OUT_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.097    PORTMAP0/B_SSD_OUT_OBUF[3]_inst_i_4_n_0
    SLICE_X58Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     8.342 r  PORTMAP0/B_SSD_OUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.300     8.642    PORTMAP0/B_SSD_OUT_OBUF[3]_inst_i_2_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.298     8.940 r  PORTMAP0/B_SSD_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.747    10.686    B_SSD_OUT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.222 r  B_SSD_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.222    B_SSD_OUT[3]
    V8                                                                r  B_SSD_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                 -4.257    

Slack (VIOLATED) :        -4.216ns  (required time - arrival time)
  Source:                 PORTMAP0/Q_SECONDS_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_OUT[3]
                            (output port clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.043ns  (logic 4.331ns (47.895%)  route 4.712ns (52.105%))
  Logic Levels:           4  (LUT5=3 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.617     5.138    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  PORTMAP0/Q_SECONDS_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  PORTMAP0/Q_SECONDS_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.714     6.308    PORTMAP0/BIN_SECONDS[3]_repN_1
    SLICE_X1Y67          LUT5 (Prop_lut5_I2_O)        0.124     6.432 r  PORTMAP0/g0_b0__0/O
                         net (fo=6, routed)           2.315     8.747    PORTMAP0/g0_b0__0_n_0
    SLICE_X1Y123         LUT5 (Prop_lut5_I1_O)        0.124     8.871 f  PORTMAP0/SSD_OUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.154     9.025    PORTMAP0/SSD_OUT_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y123         LUT5 (Prop_lut5_I0_O)        0.124     9.149 r  PORTMAP0/SSD_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.529    10.678    SSD_OUT_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.503    14.181 r  SSD_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.181    SSD_OUT[3]
    B16                                                               r  SSD_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -14.181    
  -------------------------------------------------------------------
                         slack                                 -4.216    

Slack (VIOLATED) :        -4.170ns  (required time - arrival time)
  Source:                 PORTMAP0/Q_HOURS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SSD_OUT[4]
                            (output port clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 4.784ns (52.854%)  route 4.268ns (47.146%))
  Logic Levels:           5  (LUT4=2 LUT5=1 MUXF7=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.562     5.083    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  PORTMAP0/Q_HOURS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  PORTMAP0/Q_HOURS_reg[1]/Q
                         net (fo=8, routed)           0.711     6.250    PORTMAP0/Q_HOURS_reg_n_0_[1]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124     6.374 f  PORTMAP0/g0_b2/O
                         net (fo=7, routed)           1.585     7.959    PORTMAP0/g0_b2_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.124     8.083 r  PORTMAP0/B_SSD_OUT_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.303     8.386    PORTMAP0/B_SSD_OUT_OBUF[4]_inst_i_4_n_0
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.510 r  PORTMAP0/B_SSD_OUT_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.510    PORTMAP0/B_SSD_OUT_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     8.757 r  PORTMAP0/B_SSD_OUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.669    10.426    B_SSD_OUT_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.709    14.135 r  B_SSD_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.135    B_SSD_OUT[4]
    U8                                                                r  B_SSD_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                 -4.170    

Slack (VIOLATED) :        -4.166ns  (required time - arrival time)
  Source:                 PORTMAP0/Q_HOURS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SSD_OUT[0]
                            (output port clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 4.778ns (52.815%)  route 4.269ns (47.185%))
  Logic Levels:           5  (LUT4=2 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.562     5.083    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  PORTMAP0/Q_HOURS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  PORTMAP0/Q_HOURS_reg[3]/Q
                         net (fo=8, routed)           0.759     6.298    PORTMAP0/Q_HOURS_reg_n_0_[3]
    SLICE_X51Y32         LUT4 (Prop_lut4_I2_O)        0.124     6.422 r  PORTMAP0/g0_b1/O
                         net (fo=7, routed)           1.698     8.121    PORTMAP0/g0_b1_n_0
    SLICE_X63Y12         LUT4 (Prop_lut4_I0_O)        0.124     8.245 r  PORTMAP0/B_SSD_OUT_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.149     8.394    PORTMAP0/B_SSD_OUT_OBUF[0]_inst_i_4_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.518 r  PORTMAP0/B_SSD_OUT_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.518    PORTMAP0/B_SSD_OUT_OBUF[0]_inst_i_3_n_0
    SLICE_X63Y12         MUXF7 (Prop_muxf7_I1_O)      0.245     8.763 r  PORTMAP0/B_SSD_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.425    B_SSD_OUT_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.705    14.131 r  B_SSD_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.131    B_SSD_OUT[0]
    U7                                                                r  B_SSD_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                 -4.166    

Slack (VIOLATED) :        -4.162ns  (required time - arrival time)
  Source:                 PORTMAP0/Q_SECONDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_OUT[0]
                            (output port clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 4.320ns (48.069%)  route 4.667ns (51.931%))
  Logic Levels:           4  (LUT5=3 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.618     5.139    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  PORTMAP0/Q_SECONDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  PORTMAP0/Q_SECONDS_reg[1]/Q
                         net (fo=7, routed)           0.679     6.274    PORTMAP0/BIN_SECONDS[1]
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.124     6.398 r  PORTMAP0/g0_b3__1/O
                         net (fo=7, routed)           1.582     7.981    PORTMAP0/g0_b3__1_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I0_O)        0.124     8.105 f  PORTMAP0/SSD_OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.154     8.259    PORTMAP0/SSD_OUT_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I0_O)        0.124     8.383 r  PORTMAP0/SSD_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.252    10.634    SSD_OUT_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         3.492    14.127 r  SSD_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.127    SSD_OUT[0]
    N17                                                               r  SSD_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 -4.162    

Slack (VIOLATED) :        -4.120ns  (required time - arrival time)
  Source:                 IN_COUNTER_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SSD_OUT[6]
                            (output port clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 4.339ns (48.239%)  route 4.655ns (51.761%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.569     5.090    CLK_IBUF_BUFG
    SLICE_X13Y43         FDRE                                         r  IN_COUNTER_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  IN_COUNTER_reg[18]/Q
                         net (fo=38, routed)          2.212     7.758    PORTMAP0/DIGIT_SELECT_OBUF
    SLICE_X56Y30         LUT6 (Prop_lut6_I3_O)        0.124     7.882 r  PORTMAP0/B_SSD_OUT_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.293     8.175    PORTMAP0/B_SSD_OUT_OBUF[6]_inst_i_4_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.299 r  PORTMAP0/B_SSD_OUT_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.154     8.453    PORTMAP0/B_SSD_OUT_OBUF[6]_inst_i_2_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.577 r  PORTMAP0/B_SSD_OUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.996    10.574    B_SSD_OUT_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.084 r  B_SSD_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.084    B_SSD_OUT[6]
    W7                                                                r  B_SSD_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                 -4.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 PORTMAP0/Q_MINUTES_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PORTMAP0/Q_MINUTES_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.140%)  route 0.122ns (36.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.559     1.442    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  PORTMAP0/Q_MINUTES_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  PORTMAP0/Q_MINUTES_reg[4]/Q
                         net (fo=11, routed)          0.122     1.728    PORTMAP0/BIN_MINUTES[4]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  PORTMAP0/Q_MINUTES[5]_i_2/O
                         net (fo=1, routed)           0.000     1.773    PORTMAP0/Q_MINUTES[5]_i_2_n_0
    SLICE_X53Y31         FDRE                                         r  PORTMAP0/Q_MINUTES_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.828     1.955    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  PORTMAP0/Q_MINUTES_reg[5]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.092     1.547    PORTMAP0/Q_MINUTES_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 IN_COUNTER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN_COUNTER_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.554     1.437    CLK_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  IN_COUNTER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  IN_COUNTER_reg[7]/Q
                         net (fo=1, routed)           0.114     1.716    IN_COUNTER_reg_n_0_[7]
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  IN_COUNTER_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    IN_COUNTER_reg[8]_i_1_n_5
    SLICE_X46Y28         FDRE                                         r  IN_COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.822     1.949    CLK_IBUF_BUFG
    SLICE_X46Y28         FDRE                                         r  IN_COUNTER_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.134     1.571    IN_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 IN_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN_COUNTER_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.554     1.437    CLK_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  IN_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  IN_COUNTER_reg[3]/Q
                         net (fo=1, routed)           0.114     1.716    IN_COUNTER_reg_n_0_[3]
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  IN_COUNTER_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    IN_COUNTER_reg[4]_i_1_n_5
    SLICE_X46Y27         FDRE                                         r  IN_COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.821     1.948    CLK_IBUF_BUFG
    SLICE_X46Y27         FDRE                                         r  IN_COUNTER_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.134     1.571    IN_COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 IN_COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN_COUNTER_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.556     1.439    CLK_IBUF_BUFG
    SLICE_X46Y30         FDRE                                         r  IN_COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  IN_COUNTER_reg[15]/Q
                         net (fo=1, routed)           0.114     1.718    IN_COUNTER_reg_n_0_[15]
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  IN_COUNTER_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.828    IN_COUNTER_reg[16]_i_2_n_5
    SLICE_X46Y30         FDRE                                         r  IN_COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.824     1.951    CLK_IBUF_BUFG
    SLICE_X46Y30         FDRE                                         r  IN_COUNTER_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.134     1.573    IN_COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 IN_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN_COUNTER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.554     1.437    CLK_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  IN_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  IN_COUNTER_reg[0]/Q
                         net (fo=2, routed)           0.167     1.745    IN_COUNTER_reg_n_0_[0]
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.790 r  IN_COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    IN_COUNTER[0]_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  IN_COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.821     1.948    CLK_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  IN_COUNTER_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.091     1.528    IN_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DATA_IN[1]
                            (input port clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PORTMAP0/Q_HOURS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.274ns (11.690%)  route 2.073ns (88.310%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    V16                                               0.000     0.000 r  DATA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  DATA_IN_IBUF[1]_inst/O
                         net (fo=3, routed)           2.073     2.302    PORTMAP0/DATA_IN_IBUF[1]
    SLICE_X49Y33         LUT5 (Prop_lut5_I0_O)        0.045     2.347 r  PORTMAP0/Q_HOURS[1]_i_1/O
                         net (fo=1, routed)           0.000     2.347    PORTMAP0/Q_HOURS[1]_i_1_n_0
    SLICE_X49Y33         FDRE                                         r  PORTMAP0/Q_HOURS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.829     1.956    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  PORTMAP0/Q_HOURS_reg[1]/C
                         clock pessimism              0.000     1.956    
                         clock uncertainty            0.035     1.992    
    SLICE_X49Y33         FDRE (Hold_fdre_C_D)         0.092     2.084    PORTMAP0/Q_HOURS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PORTMAP0/Q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PORTMAP0/Q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.562     1.445    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  PORTMAP0/Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  PORTMAP0/Q_reg[23]/Q
                         net (fo=4, routed)           0.120     1.706    PORTMAP0/Q_reg[23]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  PORTMAP0/Q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    PORTMAP0/Q_reg[20]_i_1_n_4
    SLICE_X33Y42         FDRE                                         r  PORTMAP0/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.831     1.958    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  PORTMAP0/Q_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    PORTMAP0/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PORTMAP0/Q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PORTMAP0/Q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.562     1.445    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  PORTMAP0/Q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  PORTMAP0/Q_reg[20]/Q
                         net (fo=4, routed)           0.117     1.703    PORTMAP0/Q_reg[20]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  PORTMAP0/Q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    PORTMAP0/Q_reg[20]_i_1_n_7
    SLICE_X33Y42         FDRE                                         r  PORTMAP0/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.831     1.958    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  PORTMAP0/Q_reg[20]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    PORTMAP0/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PORTMAP0/Q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PORTMAP0/Q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.563     1.446    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  PORTMAP0/Q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  PORTMAP0/Q_reg[24]/Q
                         net (fo=4, routed)           0.117     1.704    PORTMAP0/Q_reg[24]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  PORTMAP0/Q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    PORTMAP0/Q_reg[24]_i_1_n_7
    SLICE_X33Y43         FDRE                                         r  PORTMAP0/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.832     1.959    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  PORTMAP0/Q_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    PORTMAP0/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 PORTMAP0/Q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PORTMAP0/Q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.563     1.446    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  PORTMAP0/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  PORTMAP0/Q_reg[26]/Q
                         net (fo=4, routed)           0.122     1.709    PORTMAP0/Q_reg[26]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  PORTMAP0/Q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    PORTMAP0/Q_reg[24]_i_1_n_5
    SLICE_X33Y43         FDRE                                         r  PORTMAP0/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.832     1.959    PORTMAP0/CLK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  PORTMAP0/Q_reg[26]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    PORTMAP0/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y27   IN_COUNTER_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y29   IN_COUNTER_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y29   IN_COUNTER_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y29   IN_COUNTER_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y30   IN_COUNTER_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y30   IN_COUNTER_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y30   IN_COUNTER_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y30   IN_COUNTER_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y28   IN_COUNTER_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   PORTMAP0/Q_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   PORTMAP0/Q_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   PORTMAP0/Q_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    PORTMAP0/Q_SECONDS_reg[1]_replica_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64    PORTMAP0/Q_SECONDS_reg[2]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y29   IN_COUNTER_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y29   IN_COUNTER_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y29   IN_COUNTER_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y29   IN_COUNTER_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y67    PORTMAP0/Q_SECONDS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y27   IN_COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y28   IN_COUNTER_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y43   IN_COUNTER_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   IN_COUNTER_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   IN_COUNTER_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   IN_COUNTER_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   IN_COUNTER_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y30   PORTMAP0/Q_HOURS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   PORTMAP0/Q_HOURS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   PORTMAP0/Q_MINUTES_reg[0]/C



