\centering
\hyphenation{Unsigned}
\renewcommand{\thefootnote}{\alph{footnote}}
\newcolumntype{O}{>{\centering\arraybackslash}c}
\newcolumntype{N}{>{\raggedright\arraybackslash\hangindent=4ex}p{14em}}
\newcolumntype{M}{>{\tt}l}
\newcolumntype{D}{>{\raggedright\arraybackslash\hangindent=4ex}X}

\begin{tabularx}{\textwidth}{NMcDcO}
    \toprule
    \multicolumn{3}{c}{\textsc{Name, Mnemonic, Format}} & \multicolumn{1}{c}{\textsc{Description}} &  
    \multicolumn{2}{r}{\textsc{Opcode/Funct}}                                                                               \\
    \midrule
    Add                                                 & add                                      & R & R[rd] = R[rs] + R[rt]                                   & \footnotemark[1]                 & 0/0x20 \\
    Add Unsigned                                        & addu                                     & R & R[rd] = R[rs] + R[rt]                                   &                                  & 0/0x21 \\
    Add Imm.                                            & addi                                     & I & R[rt] = R[rs] + SignExtImm                              & \footnotemark[1]\footnotemark[2] & 0x08   \\
    Add Imm. Unsigned                                   & addiu                                    & I & R[rt] = R[rs] + SignExtImm                              & \footnotemark[2]                 & 0x09   \\
    Subtract                                            & sub                                      & R & R[rd] = R[rs] - R[rt]                                   &                                  & 0/0x22 \\
    Subtract Unsigned                                   & subu                                     & R & R[rd] = R[rs] - R[rt]                                   &                                  & 0/0x23 \\
    Shift Left Logical                                  & sll                                      & R & R[rd] = R[rt] <{}< shamt                                &                                  & 0/0x00 \\
    Shift Right Logical                                 & srl                                      & R & R[rd] = R[rt] >{}>{}> shamt                             &                                  & 0/0x02 \\
    \midrule
    And                                                 & and                                      & R & R[rd] = R[rs] \& R[rt]                                  &                                  & 0/0x24 \\
    And Imm.                                            & andi                                     & I & R[rt] = R[rs] \& ZeroExtImm                             & \footnotemark[3]                 & 0x0c   \\
    Or                                                  & or                                       & R & R[rd] = R[rs] | R[rt]                                   &                                  & 0/0x25 \\
    Or Imm.                                             & ori                                      & I & R[rt] = R[rs] | ZeroExtImm                              & \footnotemark[3]                 & 0x0d   \\
    Exclusive-Or                                        & xor                                      & R & R[rd] = R[rs] \textasciicircum{} R[rt]                  &                                  & 0/0x26 \\
    Exclusive-Or Imm.                                   & xori                                     & I & R[rt] = R[rs] \textasciicircum{} ZeroExtImm             & \footnotemark[3]                 & 0x0e   \\
    Nor                                                 & nor                                      & R & R[rd] = ~ (R[rs] | R[rt])                               &                                  & 0/0x27 \\
    \midrule
    Set Less Than                                       & slt                                      & R & R[rd] = (R[rs] < R[rt]) ? 1 : 0                         &                                  & 0/0x2a \\
    Set Less Than Unsigned                              & sltu                                     & R & R[rd] = (R[rs] < R[rt]) ? 1 : 0                         & \footnotemark[6]                 & 0/0x2b \\
    Set Less Than Imm.                                  & slti                                     & I & R[rt] = (R[rs] < SignExtImm) ? 1 : 0                    & \footnotemark[2]                 & 0x0a   \\
    Set Less Than Imm. Unsigned                         & sltiu                                    & I & R[rt] = (R[rs] < SignExtImm) ? 1 : 0                    & \footnotemark[2]\footnotemark[6] & 0x0b   \\
    \midrule
    Branch On Equal                                     & beq                                      & I & if(R[rs] == R[rt]) PC = PC + 4 + BranchAddr             & \footnotemark[4]                 & 0x04   \\
    Branch On Not Equal                                 & bne                                      & I & if(R[rs] != R[rt]) PC = PC + 4 + BranchAddr             & \footnotemark[4]                 & 0x05   \\
    Jump                                                & j                                        & J & PC=JumpAddr                                             & \footnotemark[5]                 & 0x02   \\
    Jump And Link                                       & jal                                      & J & R[31]=PC+8; PC=JumpAddr                                 & \footnotemark[5]\footnotemark[7] & 0x03   \\
    Jump Register                                       & jr                                       & R & PC=R[rs]                                                &                                  & 0/0x08 \\
    \midrule
    Load Byte Unsigned                                  & lbu                                      & I & R[rt] = \{24'b0, M[R[rs] + SignExtImm](7:0)\}           & \footnotemark[2]                 & 0x24   \\
    Load Halfword Unsigned                              & lhu                                      & I & R[rt] = \{16'b0, M[R[rs] + SignExtImm](15:0)\}          & \footnotemark[2]                 & 0x25   \\
    Load Linked                                         & ll                                       & I & R[rt] = M[R[rs] + SignExtImm]                           & \footnotemark[2]\footnotemark[7] & 0x30   \\
    Load Upper Imm.                                     & lui                                      & I & R[rt] = \{imm, 16'b0\}                                  &                                  & 0x0f   \\
    Load Word                                           & lw                                       & I & R[rt] = M[R[rs] + SignExtImm]                           & \footnotemark[2]                 & 0x23   \\
    Store Byte                                          & sb                                       & I & M[R[rs] + SignExtImm](7:0) = R[rt](7:0)                 & \footnotemark[2]                 & 0x28   \\
    Store Conditional                                   & sc                                       & I & M[R[rs] + SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0 & \footnotemark[2]                 & 0x38   \\
    Store Halfword                                      & sh                                       & I & M[R[rs] + SignExtImm](15:0) = R[rt](15:0)               & \footnotemark[2]                 & 0x29   \\
    Store Word                                          & sw                                       & I & M[R[rs] + SignExtImm] = R[rt]                           & \footnotemark[2]                 & 0x2b   \\
    \bottomrule
\end{tabularx}

\begin{minipage}[t]{\linewidth-4em}
    \begin{multicols}{2}
        \small
        \footnotemark[1]{May cause overflow exception}    \\
        \footnotemark[2]{SignExtImm = \{16\{immediate[15]\}, immediate\}} \\
        \footnotemark[3]{ZeroExtImm = \{16\{1b'0\}, immediate\}}    \\
        \footnotemark[4]{BranchAddr = \{14\{immediate[15]\}, immediate, 2'b0\}} \\
        \footnotemark[5]{JumpAddr = \{PC+4[31:28], address, 2'b0\}}    \\
        \footnotemark[6]{Operands considered unsigned numbers (vs. 2's comp.)}    \\
        \footnotemark[7]{Atomic test \& set pair; R[rt] = 1 if pair atomic, 0 if not atomic}
    \end{multicols}
\end{minipage}
