<stg><name>dut_dense.1</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="2" to="3">
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="3" to="4">
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="3" to="16">
<condition id="46">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="4" to="5">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="5" to="6">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="6" to="7">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="7" to="8">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="8" to="9">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="9" to="10">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="10" to="11">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="11" to="12">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="12" to="13">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="13" to="14">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="14" to="15">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="15" to="3">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="16" to="17">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="17" to="18">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="18" to="19">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="19" to="20">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="20" to="21">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="21" to="22">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="22" to="23">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="23" to="24">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="24" to="25">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="25" to="26">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="26" to="27">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="27" to="28">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="28" to="29">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="29" to="30">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="30" to="31">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="31" to="32">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="32" to="33">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="33" to="34">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="34" to="2">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %n = phi i9 [ 0, %0 ], [ %n_1, %branch8 ]

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="17" op_0_bw="9">
<![CDATA[
:1  %n_cast5 = zext i9 %n to i17

]]></node>
<StgValue><ssdm name="n_cast5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %exitcond1 = icmp eq i9 %n, -256

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %n_1 = add i9 %n, 1

]]></node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %5, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %one_out = phi float [ 0.000000e+00, %2 ], [ %one_out_1, %4 ]

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %m = phi i10 [ 0, %2 ], [ %m_3, %4 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %exitcond = icmp eq i10 %m, -512

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %m_3 = add i10 %m, 1

]]></node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %branch8, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="9" op_0_bw="10">
<![CDATA[
:1  %tmp_22 = trunc i10 %m to i9

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
:2  %tmp_9 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_22, i8 0)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %w_index = add i17 %tmp_9, %n_cast5

]]></node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="10">
<![CDATA[
:4  %newIndex7 = zext i10 %m to i64

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr = getelementptr [1296 x i1]* %input_r, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="11">
<![CDATA[
:6  %input_load = load i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="17">
<![CDATA[
:7  %tmp_10 = zext i17 %w_index to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="17" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %w_fc1_addr = getelementptr [131072 x i1]* @w_fc1, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="w_fc1_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="17">
<![CDATA[
:9  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0  %tmp_7 = fmul float %one_out, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="11">
<![CDATA[
:6  %input_load = load i1* %input_addr, align 1

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="17">
<![CDATA[
:9  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp1 = xor i1 %input_load, true

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_11 = xor i1 %w_fc1_load, %tmp1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="1">
<![CDATA[
:12  %tmp_12 = zext i1 %tmp_11 to i32

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="71" st_id="9" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="72" st_id="10" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_13 = sitofp i32 %tmp_12 to float

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="73" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="74" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="75" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="76" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="77" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str24) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %one_out_1 = fadd float %one_out, %tmp_13

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>

<operation id="79" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="80" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0  %tmp_7 = fmul float %one_out, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="81" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0  %tmp_7 = fmul float %one_out, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="82" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0  %tmp_7 = fmul float %one_out, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="83" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:1  %tmp_8 = fadd float %tmp_7, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="84" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:1  %tmp_8 = fadd float %tmp_7, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="85" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:1  %tmp_8 = fadd float %tmp_7, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="86" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:1  %tmp_8 = fadd float %tmp_7, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="87" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:1  %tmp_8 = fadd float %tmp_7, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="88" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:2  %one_out_2 = fmul float %tmp_8, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="89" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:2  %one_out_2 = fmul float %tmp_8, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="90" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:2  %one_out_2 = fmul float %tmp_8, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out_2"/></StgValue>
</operation>

<operation id="91" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="9">
<![CDATA[
branch8:3  %tmp_5 = zext i9 %n to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="92" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:4  %b_fc1_addr = getelementptr [256 x float]* @b_fc1, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="b_fc1_addr"/></StgValue>
</operation>

<operation id="93" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="8">
<![CDATA[
branch8:5  %b_fc1_load = load float* %b_fc1_addr, align 4

]]></node>
<StgValue><ssdm name="b_fc1_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="94" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:2  %one_out_2 = fmul float %tmp_8, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out_2"/></StgValue>
</operation>

<operation id="95" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="8">
<![CDATA[
branch8:5  %b_fc1_load = load float* %b_fc1_addr, align 4

]]></node>
<StgValue><ssdm name="b_fc1_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="96" st_id="28" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:6  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="97" st_id="29" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:6  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="98" st_id="30" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:6  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="99" st_id="31" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:6  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="100" st_id="32" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:6  %biased = fadd float %one_out_2, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="101" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32">
<![CDATA[
branch8:7  %biased_to_int = bitcast float %biased to i32

]]></node>
<StgValue><ssdm name="biased_to_int"/></StgValue>
</operation>

<operation id="102" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch8:8  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="103" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="23" op_0_bw="32">
<![CDATA[
branch8:9  %tmp_21 = trunc i32 %biased_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="104" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:10  %notlhs = icmp ne i8 %tmp, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="105" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch8:11  %notrhs = icmp eq i23 %tmp_21, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="106" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch8:12  %tmp_6 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="33" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:13  %tmp_14 = fcmp ogt float %biased, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="108" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch8:14  %tmp_15 = and i1 %tmp_6, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="109" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:15  %output_addr = getelementptr [1296 x i1]* %output_r, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="110" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
branch8:16  store i1 %tmp_15, i1* %output_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch8:17  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="112" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0">
<![CDATA[
branch8:18  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
