// Generated by CIRCT unknown git version
module fwdUnit(	// file.cleaned.mlir:2:3
  input        clk,	// file.cleaned.mlir:2:25
  input  [4:0] ex_mem_rd,	// file.cleaned.mlir:2:39
  input        ex_mem_RW,	// file.cleaned.mlir:2:59
  input  [4:0] mem_wb_rd,	// file.cleaned.mlir:2:79
  input        mem_wb_RW,	// file.cleaned.mlir:2:99
  input  [4:0] id_ex_rs1,	// file.cleaned.mlir:2:119
               id_ex_rs2,	// file.cleaned.mlir:2:139
  output [1:0] forwardA,	// file.cleaned.mlir:2:160
               forwardB	// file.cleaned.mlir:2:179
);

  wire _GEN = ex_mem_RW & (|ex_mem_rd);	// file.cleaned.mlir:6:10, :7:10
  wire _GEN_0 = mem_wb_RW & (|mem_wb_rd);	// file.cleaned.mlir:10:10, :11:10
  assign forwardA =
    _GEN & ex_mem_rd == id_ex_rs1 ? 2'h2 : {1'h0, _GEN_0 & mem_wb_rd == id_ex_rs1};	// file.cleaned.mlir:3:14, :4:15, :7:10, :8:10, :9:10, :11:10, :12:10, :13:10, :14:10, :15:10, :22:5
  assign forwardB =
    _GEN & ex_mem_rd == id_ex_rs2 ? 2'h2 : {1'h0, _GEN_0 & mem_wb_rd == id_ex_rs2};	// file.cleaned.mlir:3:14, :4:15, :7:10, :11:10, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:5
endmodule

