

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_8u_config2_s'
================================================================
* Date:           Sun Nov 14 10:23:44 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.723|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  37008|  249804|  37008|  249804|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------+-----+-----+-----+-----+----------+
        |                                                               |                                               |  Latency  |  Interval | Pipeline |
        |                            Instance                           |                     Module                    | min | max | min | max |   Type   |
        +---------------------------------------------------------------+-----------------------------------------------+-----+-----+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_356  |shift_line_buffer_array_ap_fixed_1u_config2_s  |    0|    0|    1|    1| function |
        +---------------------------------------------------------------+-----------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------------------------------+-------+--------+----------+-----------+-----------+------+----------+
        |                                  |     Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+--------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |  37007|  249803|  4 ~ 27  |          -|          -|  9252|    no    |
        | + ReuseLoop                      |     22|      22|         6|          1|          1|    18|    yes   |
        +----------------------------------+-------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      -|       0|    951|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     129|     64|    -|
|Memory           |        0|      -|      25|      8|    -|
|Multiplexer      |        -|      -|       -|    308|    -|
|Register         |        0|      -|    1120|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|    1274|   1395|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+
    |                            Instance                           |                     Module                    | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+
    |call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_356  |shift_line_buffer_array_ap_fixed_1u_config2_s  |        0|      0|  129|  64|    0|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+
    |Total                                                          |                                               |        0|      0|  129|  64|    0|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +-----------------------------------------+-------------------------------------+-----------+
    |                 Instance                |                Module               | Expression|
    +-----------------------------------------+-------------------------------------+-----------+
    |myproject_axi_mul_mul_6s_16s_22_3_1_U19  |myproject_axi_mul_mul_6s_16s_22_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_22_3_1_U20  |myproject_axi_mul_mul_6s_16s_22_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_22_3_1_U21  |myproject_axi_mul_mul_6s_16s_22_3_1  |  i0 * i1  |
    |myproject_axi_mul_mul_6s_16s_22_3_1_U22  |myproject_axi_mul_mul_6s_16s_22_3_1  |  i0 * i1  |
    +-----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    +-----------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outidx9_U  |conv_2d_cl_array_array_ap_fixed_8u_config2_s_outidx9  |        0|   1|   1|    0|    18|    1|     1|           18|
    |w2_V_U     |conv_2d_cl_array_array_ap_fixed_8u_config2_s_w2_V     |        0|  24|   7|    0|    18|   24|     1|          432|
    +-----------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                                      |        0|  25|   8|    0|    36|   25|     2|          450|
    +-----------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_842_p2          |     +    |      0|  0|  19|          14|          14|
    |acc_2_V_fu_878_p2          |     +    |      0|  0|  19|          14|          14|
    |acc_4_V_fu_914_p2          |     +    |      0|  0|  19|          14|          14|
    |acc_6_V_fu_950_p2          |     +    |      0|  0|  19|          14|          14|
    |add_ln300_fu_1015_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln302_fu_1026_p2       |     +    |      0|  0|  39|          32|           1|
    |add_ln305_fu_975_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln307_fu_986_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln78_fu_569_p2         |     +    |      0|  0|  19|          14|           1|
    |in_index_fu_581_p2         |     +    |      0|  0|  39|           1|          32|
    |w_index_fu_593_p2          |     +    |      0|  0|  15|           1|           5|
    |and_ln271_1_fu_557_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln271_2_fu_563_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln271_fu_551_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_285           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_294           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op172  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln151_fu_599_p2       |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln168_fu_587_p2       |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln19_1_fu_627_p2      |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln19_2_fu_633_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln19_3_fu_639_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln19_4_fu_645_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_5_fu_651_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_6_fu_657_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_7_fu_663_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_fu_621_p2        |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln271_1_fu_505_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln271_2_fu_525_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln271_3_fu_545_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln271_fu_495_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln292_fu_970_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln296_fu_1010_p2      |   icmp   |      0|  0|  18|          32|          10|
    |icmp_ln78_fu_1055_p2       |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |or_ln19_1_fu_691_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_2_fu_705_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_3_fu_789_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_4_fu_727_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_5_fu_793_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_6_fu_798_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_677_p2          |    or    |      0|  0|   2|           1|           1|
    |acc_1_V_3_fu_855_p3        |  select  |      0|  0|  14|           1|          14|
    |acc_1_V_fu_848_p3          |  select  |      0|  0|  14|           1|          14|
    |acc_3_V_3_fu_891_p3        |  select  |      0|  0|  14|           1|          14|
    |acc_3_V_fu_884_p3          |  select  |      0|  0|  14|           1|          14|
    |acc_5_V_3_fu_927_p3        |  select  |      0|  0|  14|           1|          14|
    |acc_5_V_fu_920_p3          |  select  |      0|  0|  14|           1|          14|
    |acc_7_V_3_fu_963_p3        |  select  |      0|  0|  14|           1|          14|
    |acc_7_V_fu_956_p3          |  select  |      0|  0|  14|           1|          14|
    |select_ln1265_1_fu_871_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln1265_2_fu_907_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln1265_3_fu_943_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln1265_fu_835_p3    |  select  |      0|  0|  14|           1|          14|
    |select_ln168_fu_783_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln19_1_fu_683_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_2_fu_697_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_3_fu_711_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_4_fu_719_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_5_fu_733_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_6_fu_741_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_7_fu_803_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_fu_669_p3      |  select  |      0|  0|  16|           1|          16|
    |select_ln302_fu_1031_p3    |  select  |      0|  0|  32|           1|           2|
    |select_ln307_fu_991_p3     |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 951|         512|         478|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  38|          7|    1|          7|
    |ap_done                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                        |   9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i_i_i_i35_phi_fu_238_p4  |   9|          2|   32|         64|
    |ap_phi_mux_storemerge_i_i_phi_fu_349_p4        |   9|          2|   32|         64|
    |ap_phi_mux_w_index34_phi_fu_250_p4             |   9|          2|    5|         10|
    |data_V_data_V_blk_n                            |   9|          2|    1|          2|
    |in_index_0_i_i_i_i35_reg_234                   |   9|          2|   32|         64|
    |indvar_flatten36_reg_222                       |   9|          2|   14|         28|
    |pX_5                                           |   9|          2|   32|         64|
    |pY_5                                           |   9|          2|   32|         64|
    |real_start                                     |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                           |   9|          2|    1|          2|
    |sX_5                                           |   9|          2|   32|         64|
    |storemerge_i_i_reg_345                         |   9|          2|   32|         64|
    |tmp_data_0_V_3933_reg_257                      |   9|          2|   14|         28|
    |tmp_data_1_V_3231_reg_268                      |   9|          2|   14|         28|
    |tmp_data_2_V_3229_reg_279                      |   9|          2|   14|         28|
    |tmp_data_3_V_2927_reg_290                      |   9|          2|   14|         28|
    |tmp_data_4_V_2925_reg_301                      |   9|          2|   14|         28|
    |tmp_data_5_V_2623_reg_312                      |   9|          2|   14|         28|
    |tmp_data_6_V_2621_reg_323                      |   9|          2|   14|         28|
    |tmp_data_7_V_2619_reg_334                      |   9|          2|   14|         28|
    |w_index34_reg_246                              |   9|          2|    5|         10|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 308|         67|  373|        751|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |acc_1_V_3_reg_1280            |  14|   0|   14|          0|
    |acc_1_V_reg_1274              |  14|   0|   14|          0|
    |acc_3_V_3_reg_1292            |  14|   0|   14|          0|
    |acc_3_V_reg_1286              |  14|   0|   14|          0|
    |acc_5_V_3_reg_1304            |  14|   0|   14|          0|
    |acc_5_V_reg_1298              |  14|   0|   14|          0|
    |acc_7_V_3_reg_1316            |  14|   0|   14|          0|
    |acc_7_V_reg_1310              |  14|   0|   14|          0|
    |add_ln78_reg_1126             |  14|   0|   14|          0|
    |and_ln271_2_reg_1122          |   1|   0|    1|          0|
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |icmp_ln151_reg_1156           |   1|   0|    1|          0|
    |icmp_ln168_reg_1146           |   1|   0|    1|          0|
    |icmp_ln19_1_reg_1181          |   1|   0|    1|          0|
    |icmp_ln19_reg_1176            |   1|   0|    1|          0|
    |icmp_ln271_1_reg_1105         |   1|   0|    1|          0|
    |icmp_ln271_reg_1095           |   1|   0|    1|          0|
    |icmp_ln292_reg_1322           |   1|   0|    1|          0|
    |icmp_ln296_reg_1331           |   1|   0|    1|          0|
    |in_index_0_i_i_i_i35_reg_234  |  32|   0|   32|          0|
    |in_index_reg_1141             |  32|   0|   32|          0|
    |indvar_flatten36_reg_222      |  14|   0|   14|          0|
    |kernel_data_V_1_0             |  16|   0|   16|          0|
    |kernel_data_V_1_1             |  16|   0|   16|          0|
    |kernel_data_V_1_2             |  16|   0|   16|          0|
    |kernel_data_V_1_3             |  16|   0|   16|          0|
    |kernel_data_V_1_4             |  16|   0|   16|          0|
    |kernel_data_V_1_5             |  16|   0|   16|          0|
    |kernel_data_V_1_6             |  16|   0|   16|          0|
    |kernel_data_V_1_7             |  16|   0|   16|          0|
    |kernel_data_V_1_8             |  16|   0|   16|          0|
    |mul_ln1118_146_reg_1259       |  22|   0|   22|          0|
    |mul_ln1118_147_reg_1264       |  22|   0|   22|          0|
    |mul_ln1118_148_reg_1269       |  22|   0|   22|          0|
    |mul_ln1118_reg_1254           |  22|   0|   22|          0|
    |or_ln19_2_reg_1186            |   1|   0|    1|          0|
    |or_ln19_4_reg_1191            |   1|   0|    1|          0|
    |out_index_reg_1160            |   1|   0|    1|          0|
    |pX_5                          |  32|   0|   32|          0|
    |pX_5_load_reg_1116            |  32|   0|   32|          0|
    |pY_5                          |  32|   0|   32|          0|
    |pY_5_load_reg_1110            |  32|   0|   32|          0|
    |sX_5                          |  32|   0|   32|          0|
    |sX_5_load_reg_1090            |  32|   0|   32|          0|
    |sY_5                          |  32|   0|   32|          0|
    |sY_5_load_reg_1100            |  32|   0|   32|          0|
    |select_ln19_6_reg_1196        |  16|   0|   16|          0|
    |select_ln302_reg_1335         |  32|   0|   32|          0|
    |select_ln307_reg_1326         |  32|   0|   32|          0|
    |start_once_reg                |   1|   0|    1|          0|
    |storemerge_i_i_reg_345        |  32|   0|   32|          0|
    |tmp_119_reg_1206              |   6|   0|    6|          0|
    |tmp_120_reg_1211              |   6|   0|    6|          0|
    |tmp_121_reg_1216              |   6|   0|    6|          0|
    |tmp_data_0_V_3933_reg_257     |  14|   0|   14|          0|
    |tmp_data_0_V_reg_1085         |  16|   0|   16|          0|
    |tmp_data_1_V_3231_reg_268     |  14|   0|   14|          0|
    |tmp_data_2_V_3229_reg_279     |  14|   0|   14|          0|
    |tmp_data_3_V_2927_reg_290     |  14|   0|   14|          0|
    |tmp_data_4_V_2925_reg_301     |  14|   0|   14|          0|
    |tmp_data_5_V_2623_reg_312     |  14|   0|   14|          0|
    |tmp_data_6_V_2621_reg_323     |  14|   0|   14|          0|
    |tmp_data_7_V_2619_reg_334     |  14|   0|   14|          0|
    |trunc_ln160_2_reg_1201        |   6|   0|    6|          0|
    |w_index34_reg_246             |   5|   0|    5|          0|
    |w_index_reg_1151              |   5|   0|    5|          0|
    |icmp_ln151_reg_1156           |  64|  32|    1|          0|
    |out_index_reg_1160            |  64|  32|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1120|  64|  994|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_done                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|start_out              | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|start_write            | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,8u>,config2> | return value |
|data_V_data_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_V                |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_V                |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                 data_V_data_V                |    pointer   |
|res_V_data_0_V_din     | out |   14|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write   | out |    1|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din     | out |   14|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write   | out |    1|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din     | out |   14|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write   | out |    1|   ap_fifo  |                res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din     | out |   14|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write   | out |    1|   ap_fifo  |                res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din     | out |   14|   ap_fifo  |                res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write   | out |    1|   ap_fifo  |                res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din     | out |   14|   ap_fifo  |                res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write   | out |    1|   ap_fifo  |                res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din     | out |   14|   ap_fifo  |                res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write   | out |    1|   ap_fifo  |                res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din     | out |   14|   ap_fifo  |                res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write   | out |    1|   ap_fifo  |                res_V_data_7_V                |    pointer   |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+

