{"vcs1":{"timestamp_begin":1685717847.771643034, "rt":1.68, "ut":0.44, "st":0.18}}
{"vcselab":{"timestamp_begin":1685717849.688638461, "rt":1.61, "ut":0.30, "st":0.05}}
{"link":{"timestamp_begin":1685717851.474019133, "rt":1.08, "ut":0.30, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685717846.448492717}
{"VCS_COMP_START_TIME": 1685717846.448492717}
{"VCS_COMP_END_TIME": 1685717855.214045512}
{"VCS_USER_OPTIONS": "testbench.v sram_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349740}}
{"stitch_vcselab": {"peak_mem": 222244}}
