#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun May 27 11:22:43 2018
# Process ID: 11232
# Log file: D:/verilog/UART_TEST/planAhead_run_3/planAhead.log
# Journal file: D:/verilog/UART_TEST/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/verilog/UART_TEST/pa.fromHdl.tcl
update_compile_order -fileset sim_1
