#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 22 21:43:47 2022
# Process ID: 24665
# Current directory: /mnt/Documents/Projects/verilog/miscellaneous_verilog
# Command line: vivado
# Log file: /mnt/Documents/Projects/verilog/miscellaneous_verilog/vivado.log
# Journal file: /mnt/Documents/Projects/verilog/miscellaneous_verilog/vivado.jou
#-----------------------------------------------------------
start_gui
create_project vcheck_adder /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder -part xc7a12tcpg238-3
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 6453.035 ; gain = 74.492 ; free physical = 140 ; free virtual = 11069
add_files -norecurse {/mnt/Documents/Projects/verilog/miscellaneous_verilog/tb_add1.v /mnt/Documents/Projects/verilog/miscellaneous_verilog/mux_2.v /mnt/Documents/Projects/verilog/miscellaneous_verilog/add1.v /mnt/Documents/Projects/verilog/miscellaneous_verilog/tb_mux.v}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property used_in_implementation false [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/mux_2.v]
set_property used_in_simulation false [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/mux_2.v]
set_property used_in_implementation true [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/mux_2.v]
set_property used_in_implementation false [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_mux.v]
set_property used_in_simulation false [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_mux.v]
set_property used_in_implementation false [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_add1.v]
set_property used_in_simulation false [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_add1.v]
set_property used_in_implementation false [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/add1.v]
set_property used_in_simulation false [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/add1.v]
set_property used_in_implementation true [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/add1.v]
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'add1' [add1.v:1]
WARNING: [HDL 9-3756] overwriting previous definition of module 'mux_2' [mux_2.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'add1()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/add1.v
Duplicate found at line 1 of file /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_add1.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'mux_2()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/mux_2.v
Duplicate found at line 2 of file /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_mux.v
[Wed Jun 22 21:51:23 2022] Launched synth_1...
Run output will be captured here: /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Jun 22 21:52:04 2022] Launched impl_1...
Run output will be captured here: /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a12tcpg238-3
Top: tb_add1
WARNING: [Synth 8-2490] overwriting previous definition of module add1 [add1.v:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6649.531 ; gain = 48.000 ; free physical = 992 ; free virtual = 10869
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_add1' [/mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_add1.v:3]
INFO: [Synth 8-6157] synthesizing module 'add1' [/mnt/Documents/Projects/verilog/miscellaneous_verilog/add1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'add1' (1#1) [/mnt/Documents/Projects/verilog/miscellaneous_verilog/add1.v:1]
WARNING: [Synth 8-85] always block has no event control specified [/mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_add1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tb_add1' (2#1) [/mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_add1.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 6683.781 ; gain = 82.250 ; free physical = 1024 ; free virtual = 10892
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 6683.781 ; gain = 82.250 ; free physical = 1024 ; free virtual = 10892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 6683.781 ; gain = 82.250 ; free physical = 1024 ; free virtual = 10892
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12tcpg238-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6905.926 ; gain = 0.000 ; free physical = 855 ; free virtual = 10726
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 7033.633 ; gain = 432.102 ; free physical = 766 ; free virtual = 10648
8 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 7033.633 ; gain = 432.102 ; free physical = 766 ; free virtual = 10648
set_property is_enabled false [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/add1.v]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7057.648 ; gain = 0.000 ; free physical = 780 ; free virtual = 10665
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_add1' [/mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_add1.v:3]
INFO: [Synth 8-6157] synthesizing module 'add1' [/mnt/Documents/Projects/verilog/miscellaneous_verilog/add1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'add1' (1#1) [/mnt/Documents/Projects/verilog/miscellaneous_verilog/add1.v:1]
WARNING: [Synth 8-85] always block has no event control specified [/mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_add1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tb_add1' (2#1) [/mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_add1.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7057.648 ; gain = 0.000 ; free physical = 793 ; free virtual = 10679
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7057.648 ; gain = 0.000 ; free physical = 794 ; free virtual = 10680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7057.648 ; gain = 0.000 ; free physical = 794 ; free virtual = 10680
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7060.047 ; gain = 2.398 ; free physical = 749 ; free virtual = 10644
set_property is_enabled false [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_add1.v]
refresh_design
ERROR: [Common 17-53] User Exception: Unable to open design. No Verilog or VHDL sources found in project
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/tb_mux.v]
set_property is_enabled true [get_files  /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/add1.v]
update_compile_order -fileset sources_1
set_property top add1 [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7156.102 ; gain = 0.000 ; free physical = 675 ; free virtual = 10566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'add1' [/mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/add1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'add1' (1#1) [/mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.srcs/sources_1/imports/miscellaneous_verilog/add1.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7156.102 ; gain = 0.000 ; free physical = 688 ; free virtual = 10580
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7156.102 ; gain = 0.000 ; free physical = 690 ; free virtual = 10582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7156.102 ; gain = 0.000 ; free physical = 690 ; free virtual = 10582
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7177.098 ; gain = 20.996 ; free physical = 689 ; free virtual = 10590
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Jun 22 21:57:50 2022] Launched synth_1...
Run output will be captured here: /mnt/Documents/Projects/verilog/miscellaneous_verilog/vcheck_adder/vcheck_adder.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a12tcpg238-3
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7201.109 ; gain = 0.000 ; free physical = 689 ; free virtual = 10606
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 22 22:47:17 2022...
