#ifndef _COMPLIANCE_MODEL_H
#define _COMPLIANCE_MODEL_H

#define RVMODEL_DATA_SECTION \
        .pushsection .tohost,"aw",@progbits;                \
        .align 8; .global tohost; tohost: .dword 0;         \
        .align 8; .global fromhost; fromhost: .dword 0;     \
        .popsection

##### STARTUP #####

# Perform boot operations. Can be empty.
#define RVMODEL_BOOT

##### TERMINATION #####

# Terminate test with a pass indication.
# When the test is run in simulation, this should end the simulation.
#define RVMODEL_HALT_PASS  \
  li x1, 1                ;\
  la t0, tohost           ;\
  write_tohost_pass:      ;\
    sw x1, 0(t0)          ;\
    sw x0, 4(t0)          ;\
    j write_tohost_pass   ;\

# Terminate test with a fail indication.
# When the test is run in simulation, this should end the simulation.
#define RVMODEL_HALT_FAIL \
  li x1, 3                ;\
  la t0, tohost           ;\
  write_tohost_fail:      ;\
    sw x1, 0(t0)          ;\
    sw x0, 4(t0)          ;\
    j write_tohost_fail   ;\

##### IO #####

# UART implementation.
.EQU UART_BASE_ADDR, 0xc0001080
.EQU UART_EN, (UART_BASE_ADDR + 0)
.EQU UART_DR, (UART_BASE_ADDR + 4)
.EQU UART_SR, (UART_BASE_ADDR + 8)

# Initialization steps needed prior to writing to the console
# _R1, _R2, and _R3 can be used as temporary registers if needed.
# Do not modify any other registers (or make sure to restore them).
#define RVMODEL_IO_INIT(_R1, _R2, _R3)    \
  uart_init:                ;\
    li _R1, UART_EN          ; /* Load address of UART Enable */    \
    li _R2, 1                ; \
    sw _R2, 0(_R1)           ; \

# Prints a null-terminated string using a DUT specific mechanism.
# A pointer to the string is passed in _STR_PTR.
# _R1, _R2, and _R3 can be used as temporary registers if needed.
# Do not modify any other registers (or make sure to restore them).
#define RVMODEL_IO_WRITE_STR(_R1, _R2, _R3, _STR_PTR)               \
1:                           ;                       \
  lbu _R1, 0(_STR_PTR)        ;/* Load byte */        \
  beqz _R1, 3f                ;/* Exit if null */     \
2: /* uart_putc */           ;                      \
  li _R2, UART_SR ;\
  4: /* uart_putc_wait_busy */ \
    lw _R3, 0(_R2) ;\
    andi _R3, _R3, 0x4 ;/* check busy bit */ \
    bnez _R3, 4b ;/* wait until busy bit is clear */ \
  /* uart_putc_send */ \
    li _R2, UART_DR ; /* transmit character */ \
    sw _R1, 0(_R2) ;\
  addi _STR_PTR, _STR_PTR, 1 ;/* Next char */        \
  j 1b                       ;/* Loop */             \
3:

##### Machine Timer #####

# Set the machine timer (mtime) to the value in the register _R1.
# _R2 can be used as a temporary register (e.g. address of mtime).
# For RV32, only write the lower 32 bits of mtime and RVMODEL_SET_MTIMEH for upper 32 bits.
#define RVMODEL_MTIME_ADDR  0x0200BFF8  /* Address of mtime CSR */
#define RVMODEL_SET_MTIME(_R1, _R2)        \
    li   _R2, RVMODEL_MTIME_ADDR        ; /* MTIME address */ \
    SREG _R1, 0(_R2)            ; /* Set MTIME low */

#define RVMODEL_SET_MTIMEH(_R1, _R2)       \
    li   _R2, RVMODEL_MTIME_ADDR        ; /* MTIME address */ \
    SREG _R1, 4(_R2)            ; /* Set MTIME high */


##### Machine Interrupts #####

#define RVMODEL_SET_MEXT_INT

#define RVMODEL_CLR_MEXT_INT

#define RVMODEL_SET_MTIMER_INT

#define RVMODEL_CLR_MTIMER_INT

#define RVMODEL_SET_MTIMER_INT_SOON

#define RVMODEL_SET_MSW_INT

#define RVMODEL_CLR_MSW_INT

##### Supervisor Interrupts #####

#define RVMODEL_SET_SEXT_INT

#define RVMODEL_CLR_SEXT_INT

#define RVMODEL_SET_STIMER_INT

#define RVMODEL_CLR_STIMER_INT

#define RVMODEL_SET_STIMER_INT_SOON

#define RVMODEL_SET_SSW_INT

#define RVMODEL_CLR_SSW_INT

##### Hypervisor Interrupts #####

#define RVMODEL_SET_VEXT_INT

#define RVMODEL_CLR_VEXT_INT

#define RVMODEL_SET_VTIMER_INT

#define RVMODEL_CLR_VTIMER_INT

#define RVMODEL_SET_VTIMER_INT_SOON

#define RVMODEL_SET_VSW_INT

#define RVMODEL_CLR_VSW_INT

#endif // _COMPLIANCE_MODEL_H
