Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  7 10:41:14 2019
| Host         : ECE-PHO115-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file whack_a_mole_top_control_sets_placed.rpt
| Design       : whack_a_mole_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |              60 |           17 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------+------------------+------------------+----------------+
|      Clock Signal      |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+-----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG         |                       |                  |                1 |              1 |
|  c_dMToHz/outClk_reg_0 |                       | reset_IBUF       |                1 |              4 |
|  clk_IBUF_BUFG         | s0/display[3]_i_1_n_0 |                  |                1 |              4 |
|  c_dMTokHz/CLK         |                       |                  |                1 |              7 |
|  c_dMTokHz/CLK         |                       | reset_IBUF       |                4 |              8 |
|  clk_IBUF_BUFG         |                       | reset_IBUF       |               14 |             53 |
+------------------------+-----------------------+------------------+------------------+----------------+


