# 4.1 MSP430X CPU (CPUX) Introduction

The MSP430X CPU incorporates features specifically designed for modern programming techniques, such as calculated
branching, table processing, and the use of high-level languages such as C. The MSP430X CPU can address a 1MB
address range without paging. The MSP430X CPU is completely backward compatible with the MSP430 CPU.

The MSP430X CPU features include:

- RISC architecture
- Orthogonal architecture
- Full register access including program counter (PC), status register (SR), and stack pointer (SP)
- Single-cycle register operations
- Large register file reduces fetches to memory.
- 20-bit address bus allows direct access and branching throughout the entire memory range without paging.
- 16-bit data bus allows direct manipulation of word-wide arguments.
- Constant generator provides the six most often used immediate values and reduces code size.
- Direct memory-to-memory transfers without intermediate register holding
- Byte, word, and 20-bit address-word addressing

The block diagram of the MSP430X CPU is shown in Figure 4-1.

## Figure 4-1: MSP430X CPU Block Diagram

```mermaid
block-beta
    columns 6
    
    block:buses["Address/Data Buses"]:6
        abus["20-bit Address Bus"]
        dbus["16-bit Data Bus"]
    end
    
    space:6
    
    block:memory["Memory Interface"]:2
        mau["Memory Address\nGeneration Unit"]
        mif["Memory\nInterface"]
    end
    
    block:core["CPU Core"]:2
        alu["Arithmetic Logic\nUnit (ALU)"]
        ctrl["Control Unit &\nInstruction Decode"]
    end
    
    block:regs["Register File"]:2
        pc["Program Counter\n(PC/R0)\n20-bit"]
        sp["Stack Pointer\n(SP/R1)\n20-bit"]
        sr["Status Register\n(SR/R2)\n16-bit"]
        cg["Constant Generator\n(CG1/R3)\n20-bit"]
        gpr["General Purpose\nRegisters\n(R4-R15)\n20-bit"]
    end
    
    space:6
    
    block:pipeline["Instruction Pipeline"]:6
        fetch["Instruction\nFetch"]
        decode["Instruction\nDecode"]
        execute["Execute"]
    end
    
    %% Connections
    mau --> abus
    mif --> dbus
    ctrl --> mau
    alu --> mif
    pc --> mau
    sp --> mau
    sr --> alu
    cg --> alu
    gpr --> alu
    
    fetch --> decode
    decode --> execute
    execute --> ctrl
    ctrl --> fetch
    
    style abus fill:#e1f5fe
    style dbus fill:#e1f5fe
    style mau fill:#e8f5e8
    style mif fill:#e8f5e8
    style alu fill:#fff3e0
    style ctrl fill:#fff3e0
    style pc fill:#fce4ec
    style sp fill:#fce4ec
    style sr fill:#fce4ec
    style cg fill:#f3e5f5
    style gpr fill:#f3e5f5
    style fetch fill:#fffde7
    style decode fill:#fffde7
    style execute fill:#fffde7
```

**Reference:** MSP430FR2xx FR4xx Family User's Guide (SLAU445I, October 2014â€“Revised March 2019)  
Section 4.1: "MSP430X CPU (CPUX) Introduction" - Figure 4-1
