# =============================================================================
# RISC-V Encoder/Decoder Test Data â€” RV64
# =============================================================================
# Paste assembly lines into the encoder (bulk mode, RV64) to test encoding.
# Paste hex values into the decoder (bulk mode, RV64) to test decoding.
# Expected hex values are in comments for cross-verification.
# =============================================================================

# ===================== RV64I: Word Operations (W-suffix) =====================
addiw x1, x2, 10           # 0x00A1009B
addw x3, x4, x5            # 0x005201BB
subw x6, x7, x8            # 0x4083833B
slliw x3, x4, 5            # 0x0052119B
srliw x3, x4, 5            # 0x0052519B
sraiw x3, x4, 5            # 0x4052519B

# ===================== RV64I: 64-bit Loads/Stores ============================
ld x5, 16(x10)             # 0x01053283
sd x6, 24(x11)             # 0x0065BC23
lwu x7, 4(x12)             # 0x00466383

# ===================== RV64I: 6-bit Shifts (shamt > 31) ======================
slli x3, x4, 32            # 0x02021193
srli x3, x4, 32            # 0x02025193
srai x3, x4, 32            # 0x42025193
slli x1, x2, 63            # 0x03F11093
srli x1, x2, 48            # 0x03015093
srai x1, x2, 48            # 0x43015093

# ===================== RV64I: Base Instructions (same as RV32) ===============
add x1, x2, x3             # 0x003100B3
sub x10, x11, x12          # 0x40C58533
and x15, x16, x17          # 0x011877B3
or x20, x21, x22           # 0x016AEA33
xor x5, x6, x7             # 0x007342B3
slt x3, x4, x5             # 0x005221B3
sltu x3, x4, x5            # 0x005231B3
addi x1, x2, 42            # 0x02A10093
addi x1, x0, -1            # 0xFFF00093
andi x10, x11, 255         # 0x0FF5F513
ori x12, x13, 16           # 0x0106E613
xori x14, x15, -1          # 0xFFF7C713

# ===================== RV64I: Loads/Stores (32-bit, same as RV32) ============
lw x5, 8(x10)              # 0x00852283
lh x6, -4(x11)             # 0xFFC59303
lb x7, 0(x12)              # 0x00060383
sw x5, 16(x10)             # 0x00552823
sh x6, -8(x11)             # 0xFE659C23
sb x7, 4(x12)              # 0x00760223

# ===================== RV64I: Branches =======================================
beq x1, x2, 8              # 0x00208463
bne x3, x4, 16             # 0x00419863
blt x5, x6, -4             # 0xFE62CEE3
bge x7, x8, 12             # 0x0083D663

# ===================== RV64I: Upper Immediate / Jumps ========================
lui x1, 0x12345            # 0x123450B7
auipc x2, 0x1000           # 0x01000117
jal x1, 100                # 0x064000EF
jalr x1, x2, 0             # 0x000100E7

# ===================== RV64I: System =========================================
ecall                       # 0x00000073
ebreak                      # 0x00100073

# ===================== RV64M: Word Multiply/Divide ===========================
mulw x1, x2, x3            # 0x023100BB
divw x4, x5, x6            # 0x0262C23B
divuw x4, x5, x6           # 0x0262D23B
remw x7, x8, x9            # 0x029463BB
remuw x7, x8, x9           # 0x029473BB

# ===================== RV64M: 64-bit Multiply/Divide (same as RV32M) ========
mul x1, x2, x3             # 0x023100B3
mulh x4, x5, x6            # 0x02629233
div x10, x11, x12          # 0x02C5C533
rem x16, x17, x18          # 0x0328E833

# ===================== RV64A: 64-bit Atomics =================================
lr.d x5, (x10)             # 0x100532AF
sc.d x6, x7, (x10)         # 0x1875332F
amoadd.d x5, x6, (x10)     # 0x006532AF
amoswap.d x5, x6, (x10)    # 0x086532AF
amoand.d x5, x6, (x10)     # 0x606532AF
amoor.d x5, x6, (x10)      # 0x406532AF
amoxor.d x5, x6, (x10)     # 0x206532AF
amomin.d x5, x6, (x10)     # 0x806532AF
amomax.d x5, x6, (x10)     # 0xA06532AF

# ===================== RV64A: 32-bit Atomics (same as RV32A) ================
lr.w x5, (x10)             # 0x100522AF
sc.w x6, x7, (x10)         # 0x1875232F
amoadd.w x5, x6, (x10)     # 0x006522AF

# ===================== F Extension (Single-Precision Float) ==================
flw f1, 0(x10)              # 0x00052087
fsw f2, 4(x10)              # 0x00252227
fadd.s f3, f1, f2           # 0x0020F1D3
fsub.s f4, f1, f2           # 0x0820F253
fmul.s f5, f1, f2           # 0x1020F2D3
fdiv.s f6, f1, f2           # 0x1820F353
fsqrt.s f7, f1              # 0x5800F3D3
feq.s x10, f1, f2           # 0xA020A553
flt.s x10, f1, f2           # 0xA0209553
fle.s x10, f1, f2           # 0xA0208553
fmv.x.w x10, f1             # 0xE0008553
fmv.w.x f8, x10             # 0xF0050453

# ===================== F Extension: 64-bit Int Conversions (RV64 only) =======
fcvt.l.s x10, f1            # 0xC020F553
fcvt.lu.s x10, f1           # 0xC030F553
fcvt.s.l f9, x10            # 0xD02574D3
fcvt.s.lu f9, x10           # 0xD03574D3

# ===================== D Extension (Double-Precision Float) ==================
fld f1, 0(x10)              # 0x00053087
fsd f2, 8(x10)              # 0x00253427
fadd.d f3, f1, f2           # 0x0220F1D3
fsub.d f4, f1, f2           # 0x0A20F253
fmul.d f5, f1, f2           # 0x1220F2D3
fdiv.d f6, f1, f2           # 0x1A20F353
fsqrt.d f7, f1              # 0x5A00F3D3
fcvt.d.s f10, f1            # 0x4200F553
fcvt.s.d f10, f1            # 0x4010F553

# ===================== D Extension: 64-bit Int Conversions (RV64 only) =======
fcvt.l.d x10, f1            # 0xC220F553
fcvt.lu.d x10, f1           # 0xC230F553
fcvt.d.l f9, x10            # 0xD22574D3
fcvt.d.lu f9, x10           # 0xD23574D3

# =============================================================================
# DECODE TEST: Paste the hex values below into the decoder (bulk mode, RV64).
# =============================================================================
# 0x00A1009B  ->  addiw x1, x2, 10
# 0x005201BB  ->  addw x3, x4, x5
# 0x4083833B  ->  subw x6, x7, x8
# 0x01053283  ->  ld x5, 16(x10)
# 0x0065BC23  ->  sd x6, 24(x11)
# 0x00466383  ->  lwu x7, 4(x12)
# 0x02021193  ->  slli x3, x4, 32
# 0x003100B3  ->  add x1, x2, x3
# 0x023100BB  ->  mulw x1, x2, x3
# 0x0262C23B  ->  divw x4, x5, x6
# 0x100532AF  ->  lr.d x5, (x10)
# 0x006532AF  ->  amoadd.d x5, x6, (x10)
# 0x0020F1D3  ->  fadd.s f3, f1, f2
# 0x0220F1D3  ->  fadd.d f3, f1, f2
# 0xC020F553  ->  fcvt.l.s x10, f1
# 0xC220F553  ->  fcvt.l.d x10, f1
# 0x00000073  ->  ecall
# 0xFFF00093  ->  addi x1, x0, -1
