#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 27 09:29:47 2024
# Process ID: 8208
# Current directory: C:/Users/ADMIN/BoDemTien8Bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24660 C:\Users\ADMIN\BoDemTien8Bit\BoDemTien8Bit.xpr
# Log file: C:/Users/ADMIN/BoDemTien8Bit/vivado.log
# Journal file: C:/Users/ADMIN/BoDemTien8Bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 831.379 ; gain = 101.914
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.srcs/sources_1/new/CounterTestBench.v] -no_script -reset -force -quiet
remove_files  C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.srcs/sources_1/new/CounterTestBench.v
export_ip_user_files -of_objects  [get_files C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.srcs/sources_1/new/MUX.v] -no_script -reset -force -quiet
remove_files  C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.srcs/sources_1/new/MUX.v
export_ip_user_files -of_objects  [get_files C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.srcs/sim_1/new/MUXtestbench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.srcs/sim_1/new/MUXtestbench.v
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Counter8bit_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3e6535cf2fef4003b29c1e9840970673 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Counter8bit_behav xil_defaultlib.Counter8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter8bit_behav -key {Behavioral:sim_1:Functional:Counter8bit} -tclbatch {Counter8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Counter8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 883.895 ; gain = 16.316
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.srcs/sim_1/new/counter8bit.v w ]
add_files -fileset sim_1 C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.srcs/sim_1/new/counter8bit.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Counter8bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.srcs/sim_1/new/counter8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter8bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3e6535cf2fef4003b29c1e9840970673 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Counter8bit_tb_behav xil_defaultlib.Counter8bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Counter8bit
Compiling module xil_defaultlib.Counter8bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Counter8bit_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim/xsim.dir/Counter8bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 27 09:36:38 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 899.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter8bit_tb_behav -key {Behavioral:sim_1:Functional:Counter8bit_tb} -tclbatch {Counter8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Counter8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 902.988 ; gain = 3.641
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Counter8bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Counter8bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.srcs/sources_1/new/BoDem8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.srcs/sim_1/new/counter8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter8bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3e6535cf2fef4003b29c1e9840970673 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Counter8bit_tb_behav xil_defaultlib.Counter8bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Counter8bit
Compiling module xil_defaultlib.Counter8bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Counter8bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ADMIN/BoDemTien8Bit/BoDemTien8Bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Counter8bit_tb_behav -key {Behavioral:sim_1:Functional:Counter8bit_tb} -tclbatch {Counter8bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Counter8bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Counter8bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
