/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 248 200 424 216)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "CLK_RD[3..0]" (rect 5 0 75 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 832 200 1008 216)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "SEG[6..0]" (rect 90 0 138 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 464 176 616 272)
	(text "Comp4" (rect 5 0 48 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 75 24 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "D[3..0]" (rect 0 0 40 19)(font "Intel Clear" (font_size 8)))
		(text "D[3..0]" (rect 21 27 61 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 152 32)
		(output)
		(text "notD[3..0]" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "notD[3..0]" (rect 72 27 131 46)(font "Intel Clear" (font_size 8)))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 80))
	)
)
(symbol
	(rect 664 176 808 272)
	(text "Lab3" (rect 5 0 35 19)(font "Intel Clear" (font_size 8)))
	(text "inst2" (rect 8 75 30 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "D[3..0]" (rect 0 0 40 19)(font "Intel Clear" (font_size 8)))
		(text "D[3..0]" (rect 21 27 61 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 144 32)
		(output)
		(text "Seg[6..0]" (rect 0 0 53 19)(font "Intel Clear" (font_size 8)))
		(text "Seg[6..0]" (rect 70 27 123 46)(font "Intel Clear" (font_size 8)))
		(line (pt 144 32)(pt 128 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 128 80))
	)
)
(connector
	(pt 424 208)
	(pt 464 208)
	(bus)
)
(connector
	(pt 616 208)
	(pt 664 208)
	(bus)
)
(connector
	(pt 808 208)
	(pt 832 208)
	(bus)
)
