Classic Timing Analyzer report for q2d_c
Mon Mar 29 17:55:55 2010
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.020 ns                         ; a_0[1]    ; a[1]      ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.691 ns                        ; z[3]~reg0 ; z[3]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.792 ns                        ; bi_0[0]   ; bi[0]     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 370.92 MHz ( period = 2.696 ns ) ; bi[1]     ; z[3]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+-------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 370.92 MHz ( period = 2.696 ns )               ; bi[1] ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 371.47 MHz ( period = 2.692 ns )               ; bi[1] ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[2] ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 2.377 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[2] ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.371 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[0] ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.359 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[0] ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 2.355 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; s     ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.321 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; s     ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 2.317 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[3] ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 2.314 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[3] ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.308 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[1] ; z[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.048 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[1]  ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.008 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[1]  ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[1] ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; s     ; z[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.857 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; s     ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.778 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[0] ; z[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[0] ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.674 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[2] ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.673 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[1]  ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[0]  ; z[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[2]  ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.433 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[0]  ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.432 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[0]  ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 1.428 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[0]  ; z[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[3]  ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[3]  ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[0] ; z[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.034 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[1]  ; z[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[2]  ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.945 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[0]  ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[2]  ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 0.941 ns                ;
+-------+------------------------------------------------+-------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+---------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To    ; To Clock ;
+-------+--------------+------------+---------+-------+----------+
; N/A   ; None         ; 5.020 ns   ; a_0[1]  ; a[1]  ; clk      ;
; N/A   ; None         ; 4.519 ns   ; bi_0[1] ; bi[1] ; clk      ;
; N/A   ; None         ; 4.335 ns   ; s_0     ; s     ; clk      ;
; N/A   ; None         ; 4.019 ns   ; bi_0[2] ; bi[2] ; clk      ;
; N/A   ; None         ; 4.007 ns   ; a_0[0]  ; a[0]  ; clk      ;
; N/A   ; None         ; 3.336 ns   ; bi_0[3] ; bi[3] ; clk      ;
; N/A   ; None         ; 3.261 ns   ; a_0[2]  ; a[2]  ; clk      ;
; N/A   ; None         ; 3.224 ns   ; a_0[3]  ; a[3]  ; clk      ;
; N/A   ; None         ; 3.040 ns   ; bi_0[0] ; bi[0] ; clk      ;
+-------+--------------+------------+---------+-------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 10.691 ns  ; z[3]~reg0 ; z[3] ; clk        ;
; N/A   ; None         ; 7.500 ns   ; ovf~reg0  ; ovf  ; clk        ;
; N/A   ; None         ; 6.859 ns   ; z[2]~reg0 ; z[2] ; clk        ;
; N/A   ; None         ; 6.846 ns   ; z[1]~reg0 ; z[1] ; clk        ;
; N/A   ; None         ; 6.781 ns   ; z[0]~reg0 ; z[0] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+---------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To    ; To Clock ;
+---------------+-------------+-----------+---------+-------+----------+
; N/A           ; None        ; -2.792 ns ; bi_0[0] ; bi[0] ; clk      ;
; N/A           ; None        ; -2.976 ns ; a_0[3]  ; a[3]  ; clk      ;
; N/A           ; None        ; -3.013 ns ; a_0[2]  ; a[2]  ; clk      ;
; N/A           ; None        ; -3.088 ns ; bi_0[3] ; bi[3] ; clk      ;
; N/A           ; None        ; -3.759 ns ; a_0[0]  ; a[0]  ; clk      ;
; N/A           ; None        ; -3.771 ns ; bi_0[2] ; bi[2] ; clk      ;
; N/A           ; None        ; -4.087 ns ; s_0     ; s     ; clk      ;
; N/A           ; None        ; -4.271 ns ; bi_0[1] ; bi[1] ; clk      ;
; N/A           ; None        ; -4.772 ns ; a_0[1]  ; a[1]  ; clk      ;
+---------------+-------------+-----------+---------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 29 17:55:53 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off q2d_c -c q2d_c --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 370.92 MHz between source register "bi[1]" and destination register "z[3]~reg0" (period= 2.696 ns)
    Info: + Longest register to register delay is 2.457 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y19_N9; Fanout = 3; REG Node = 'bi[1]'
        Info: 2: + IC(0.378 ns) + CELL(0.521 ns) = 0.899 ns; Loc. = LCCOMB_X1_Y19_N2; Fanout = 2; COMB Node = 'q2c:adder|b[1]~1'
        Info: 3: + IC(0.306 ns) + CELL(0.178 ns) = 1.383 ns; Loc. = LCCOMB_X1_Y19_N6; Fanout = 2; COMB Node = 'q2c:adder|cla[1]~0'
        Info: 4: + IC(0.309 ns) + CELL(0.178 ns) = 1.870 ns; Loc. = LCCOMB_X1_Y19_N10; Fanout = 2; COMB Node = 'q2c:adder|cla[2]~1'
        Info: 5: + IC(0.313 ns) + CELL(0.178 ns) = 2.361 ns; Loc. = LCCOMB_X1_Y19_N16; Fanout = 1; COMB Node = 'q2c:adder|somador:s3|b0'
        Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 2.457 ns; Loc. = LCFF_X1_Y19_N17; Fanout = 1; REG Node = 'z[3]~reg0'
        Info: Total cell delay = 1.151 ns ( 46.85 % )
        Info: Total interconnect delay = 1.306 ns ( 53.15 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.844 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N17; Fanout = 1; REG Node = 'z[3]~reg0'
            Info: Total cell delay = 1.628 ns ( 57.24 % )
            Info: Total interconnect delay = 1.216 ns ( 42.76 % )
        Info: - Longest clock path from clock "clk" to source register is 2.844 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N9; Fanout = 3; REG Node = 'bi[1]'
            Info: Total cell delay = 1.628 ns ( 57.24 % )
            Info: Total interconnect delay = 1.216 ns ( 42.76 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "a[1]" (data pin = "a_0[1]", clock pin = "clk") is 5.020 ns
    Info: + Longest pin to register delay is 7.902 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U20; Fanout = 1; PIN Node = 'a_0[1]'
        Info: 2: + IC(6.764 ns) + CELL(0.178 ns) = 7.806 ns; Loc. = LCCOMB_X1_Y19_N24; Fanout = 1; COMB Node = 'a[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.902 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 2; REG Node = 'a[1]'
        Info: Total cell delay = 1.138 ns ( 14.40 % )
        Info: Total interconnect delay = 6.764 ns ( 85.60 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 2; REG Node = 'a[1]'
        Info: Total cell delay = 1.628 ns ( 57.24 % )
        Info: Total interconnect delay = 1.216 ns ( 42.76 % )
Info: tco from clock "clk" to destination pin "z[3]" through register "z[3]~reg0" is 10.691 ns
    Info: + Longest clock path from clock "clk" to source register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N17; Fanout = 1; REG Node = 'z[3]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.24 % )
        Info: Total interconnect delay = 1.216 ns ( 42.76 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y19_N17; Fanout = 1; REG Node = 'z[3]~reg0'
        Info: 2: + IC(4.584 ns) + CELL(2.986 ns) = 7.570 ns; Loc. = PIN_W14; Fanout = 0; PIN Node = 'z[3]'
        Info: Total cell delay = 2.986 ns ( 39.45 % )
        Info: Total interconnect delay = 4.584 ns ( 60.55 % )
Info: th for register "bi[0]" (data pin = "bi_0[0]", clock pin = "clk") is -2.792 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N19; Fanout = 6; REG Node = 'bi[0]'
        Info: Total cell delay = 1.628 ns ( 57.24 % )
        Info: Total interconnect delay = 1.216 ns ( 42.76 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 5.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H2; Fanout = 1; PIN Node = 'bi_0[0]'
        Info: 2: + IC(4.784 ns) + CELL(0.178 ns) = 5.826 ns; Loc. = LCCOMB_X1_Y19_N18; Fanout = 1; COMB Node = 'bi[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 5.922 ns; Loc. = LCFF_X1_Y19_N19; Fanout = 6; REG Node = 'bi[0]'
        Info: Total cell delay = 1.138 ns ( 19.22 % )
        Info: Total interconnect delay = 4.784 ns ( 80.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 127 megabytes
    Info: Processing ended: Mon Mar 29 17:55:55 2010
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


