Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Aug 22 21:00:21 2024
| Host         : DESKTOP-PSI4IU2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Setup_wrapper_control_sets_placed.rpt
| Design       : Setup_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   165 |
|    Minimum number of control sets                        |   165 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   435 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   165 |
| >= 0 to < 4        |    46 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    42 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |    20 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           15 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |              16 |            5 |
| Yes          | No                    | No                     |            2107 |         1291 |
| Yes          | No                    | Yes                    |               3 |            3 |
| Yes          | Yes                   | No                     |              32 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                                                                                                        Enable Signal                                                                                                        |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg_CE_cooolgate_en_sig_452                                | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0] |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2_reg[4]_CE_cooolgate_en_sig_396                                                                                                                                                                   |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][12]_CE_cooolgate_en_sig_445                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[11][0]_CE_cooolgate_en_sig_304                                                                                                                                                               |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[17][16]_CE_cooolgate_en_sig_451                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/first_word_reg_CE_cooolgate_en_sig_389                                    | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0] |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][16]_CE_cooolgate_en_sig_456                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[12][16]_CE_cooolgate_en_sig_455                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg_CE_cooolgate_en_sig_453                              | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0] |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/stateIndex_reg[1]_CE_cooolgate_en_sig_392                                                                                                                                                                  |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][27]_CE_cooolgate_en_sig_427                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2_reg[5]_CE_cooolgate_en_sig_437                                                                                                                                                                   |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][26]_CE_cooolgate_en_sig_435                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2_reg[1]_CE_cooolgate_en_sig_425                                                                                                                                                                   |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[0][0]_CE_cooolgate_en_sig_301                                                                                                                                                                |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2_reg[12]_CE_cooolgate_en_sig_391                                                                                                                                                                  |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[10][16]_CE_cooolgate_en_sig_454                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/cycle_count_reg[1]_CE_cooolgate_en_sig_450                                                                                                                                                                 |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_CE_cooolgate_en_sig_403 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0] |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][5]_CE_cooolgate_en_sig_449                                                                                                                                                               |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][18]_CE_cooolgate_en_sig_439                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/stateIndex_reg[0]_rep_CE_cooolgate_en_sig_397                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][3]_CE_cooolgate_en_sig_394                                                                                                                                                               |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][28]_CE_cooolgate_en_sig_399                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][30]_CE_cooolgate_en_sig_419                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[2][0]_CE_cooolgate_en_sig_280                                                                                                                                                                |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[3][0]_CE_cooolgate_en_sig_283                                                                                                                                                                |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2_reg[0]_CE_cooolgate_en_sig_423                                                                                                                                                                   |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][31]_CE_cooolgate_en_sig_421                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[5][0]_CE_cooolgate_en_sig_289                                                                                                                                                                |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][49]_CE_cooolgate_en_sig_415                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][41]_CE_cooolgate_en_sig_411                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][33]_CE_cooolgate_en_sig_407                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][29]_CE_cooolgate_en_sig_401                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][18]_CE_cooolgate_en_sig_417                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2_reg[16]_CE_cooolgate_en_sig_405                                                                                                                                                                  |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][45]_CE_cooolgate_en_sig_413                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][37]_CE_cooolgate_en_sig_409                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/AXI_Master_0/U0/done_reg_CE_cooolgate_en_sig_385                                                                                                                                                                    | Setup_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                           |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][15]_CE_cooolgate_en_sig_447                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/AXI_Master_0/U0/M_AXI_RREADY_reg_CE_cooolgate_en_sig_387                                                                                                                                                            | Setup_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                           |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[13][6]_CE_cooolgate_en_sig_441                                                                                                                                                               |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[14][17]_CE_cooolgate_en_sig_443                                                                                                                                                              |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[4][0]_CE_cooolgate_en_sig_286                                                                                                                                                                |                                                                                                                                                          |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/AXI_Master_0/U0/M_AXI_BREADY_reg_CE_cooolgate_en_sig_386                                                                                                                                                            | Setup_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                           |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/bram_en                                                                                                                                                                                                    |                                                                                                                                                          |                1 |              2 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | Setup_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                 |                1 |              4 |         4.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | Setup_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                           |                1 |              4 |         4.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2[7]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                          |                4 |              4 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/nextState[4]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                          |                2 |              5 |         2.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[13][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                4 |              5 |         1.25 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0] |                2 |              5 |         2.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                              |                                                                                                                                                          |                2 |              5 |         2.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                    | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0] |                2 |              5 |         2.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                      | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0] |                3 |              5 |         1.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[13][15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                5 |              6 |         1.20 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                     | Setup_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                           |                1 |              6 |         6.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/stateIndexMain[3]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                4 |              7 |         1.75 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/p_15_in                                                  | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0] |                2 |              7 |         3.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[14][31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                5 |              7 |         1.40 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2[15]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                          |                7 |              7 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[18][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[16][15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[17][15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[15][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[16][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[19][15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[7][15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[8][15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[1][7]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                          |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[9][7]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                          |                7 |              8 |         1.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[8][7]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[9][15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[10][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[12][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[12][15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[10][15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[14][15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Result[39]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                          |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Result[47]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                          |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Result[63]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                          |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Result[55]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                          |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[7][7]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                          |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[6]1_out[7]                                                                                                                                                                                       |                                                                                                                                                          |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[6]1_out[15]                                                                                                                                                                                      |                                                                                                                                                          |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[0][10]_CE_cooolgate_en_sig_303                                                                                                                                                               |                                                                                                                                                          |                3 |              8 |         2.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[0][0]_CE_cooolgate_en_sig_302                                                                                                                                                                |                                                                                                                                                          |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[11][10]_CE_cooolgate_en_sig_306                                                                                                                                                              |                                                                                                                                                          |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[11][0]_CE_cooolgate_en_sig_305                                                                                                                                                               |                                                                                                                                                          |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[17][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[14][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[15][15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                8 |              8 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[1][15]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[5][0]_CE_cooolgate_en_sig_290                                                                                                                                                                |                                                                                                                                                          |                3 |              8 |         2.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[18][15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[3][10]_CE_cooolgate_en_sig_285                                                                                                                                                               |                                                                                                                                                          |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[2][0]_CE_cooolgate_en_sig_281                                                                                                                                                                |                                                                                                                                                          |                7 |              8 |         1.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[2][10]_CE_cooolgate_en_sig_282                                                                                                                                                               |                                                                                                                                                          |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[5][10]_CE_cooolgate_en_sig_291                                                                                                                                                               |                                                                                                                                                          |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[19][7]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[4][10]_CE_cooolgate_en_sig_288                                                                                                                                                               |                                                                                                                                                          |                2 |              8 |         4.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[3][0]_CE_cooolgate_en_sig_284                                                                                                                                                                |                                                                                                                                                          |                5 |              8 |         1.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[4][0]_CE_cooolgate_en_sig_287                                                                                                                                                                |                                                                                                                                                          |                4 |              8 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/mem_read_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                          |                7 |             10 |         1.43 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0] |                4 |             12 |         3.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/state[4]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                          |                5 |             12 |         2.40 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/bram_addr[12]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                          |                5 |             13 |         2.60 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[13][31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                6 |             14 |         2.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[12][31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               13 |             15 |         1.15 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[10][31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               12 |             15 |         1.25 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[2][31]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                8 |             15 |         1.88 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[4][31]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                8 |             15 |         1.88 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[11][31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               11 |             15 |         1.36 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[9][31]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               11 |             15 |         1.36 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[6][17]_CE_cooolgate_en_sig_308                                                                                                                                                               |                                                                                                                                                          |               10 |             15 |         1.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[18][31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               10 |             15 |         1.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[0][31]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                6 |             15 |         2.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[1][31]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               10 |             15 |         1.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[19][31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               12 |             15 |         1.25 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[7][31]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               13 |             15 |         1.15 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[8][31]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                9 |             15 |         1.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[3][31]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |                8 |             15 |         1.88 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[5][31]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               11 |             15 |         1.36 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[16][31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               10 |             15 |         1.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[17][31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |                9 |             15 |         1.67 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[15][31]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               11 |             15 |         1.36 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2[31]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                          |               15 |             15 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/aligned_address0                                                                                                                                                                                           |                                                                                                                                                          |                4 |             16 |         4.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/CIR[15]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                          |                7 |             20 |         2.86 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[13][63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               12 |             27 |         2.25 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                             |                                                                                                                                                          |               15 |             28 |         1.87 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[3][63]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               18 |             32 |         1.78 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[4][63]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               21 |             32 |         1.52 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[2][63]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               17 |             32 |         1.88 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[1][63]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               22 |             32 |         1.45 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[7][63]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               27 |             32 |         1.19 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[5][63]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               25 |             32 |         1.28 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[17][63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               17 |             32 |         1.88 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[18][63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               16 |             32 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[11][63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               23 |             32 |         1.39 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[16][63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               14 |             32 |         2.29 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[10][63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               21 |             32 |         1.52 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[19][63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               28 |             32 |         1.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[12][63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               27 |             32 |         1.19 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[14][63]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                          |               31 |             32 |         1.03 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[0][63]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               17 |             32 |         1.88 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/AXI_Master_0/U0/read_data0                                                                                                                                                                                          |                                                                                                                                                          |                9 |             32 |         3.56 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/addr[31]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                          |                8 |             32 |         4.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/temp_data1[63]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                          |               16 |             32 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/temp_data1[31]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                          |               19 |             32 |         1.68 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[15][32]_CE_cooolgate_en_sig_279                                                                                                                                                              |                                                                                                                                                          |               25 |             32 |         1.28 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                   |                                                                                                                                                          |                5 |             32 |         6.40 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/AXI_Master_0/U0/M_AXI_ARADDR0                                                                                                                                                                                       |                                                                                                                                                          |                6 |             32 |         5.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument2[63]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                          |               30 |             32 |         1.07 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[8][63]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               21 |             32 |         1.52 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers[9][63]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                          |               23 |             32 |         1.39 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Registers_reg[6][32]_CE_cooolgate_en_sig_278                                                                                                                                                               |                                                                                                                                                          |               25 |             32 |         1.28 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/alignedDDR_address[31]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                          |                8 |             34 |         4.25 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Result[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                          |               26 |             41 |         1.58 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument3[63]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                          |               56 |             64 |         1.14 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/write_data0                                                                                                                                                                                                |                                                                                                                                                          |               26 |             64 |         2.46 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/Argument1[63]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                          |               62 |             64 |         1.03 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/CPU_0/U0/bram_dout[63]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                          |               33 |             64 |         1.94 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/p_1_in                                                   |                                                                                                                                                          |               11 |             65 |         5.91 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                          |                                                                                                                                                          |               14 |             65 |         4.64 |
+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


