Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Dec 14 17:14:38 2024
| Host         : IT-RDIA running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: uart_instance/Rx/FSM_Rx/FSM_onehot_p_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uart_instance/Rx/FSM_Rx/FSM_onehot_p_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: uart_instance/Rx/FSM_Rx/FSM_onehot_p_state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uart_instance/Rx/FSM_Rx/FSM_onehot_p_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: uart_instance/Rx/FSM_Rx/FSM_onehot_p_state_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: uart_instance/baud_gen/faster_clk/trigger_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: uart_instance/baud_gen/slower_clk/trigger_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.469        0.000                      0                   52        0.205        0.000                      0                   52        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.469        0.000                      0                   52        0.205        0.000                      0                   52        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen/slower_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/baud_gen/slower_clk/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 3.830ns (58.622%)  route 2.703ns (41.378%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.723     5.326    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  uart_instance/baud_gen/slower_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.792     6.574    uart_instance/baud_gen/slower_clk/counter_reg[0]
    SLICE_X1Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.154 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart_instance/baud_gen/slower_clk/counter1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.268    uart_instance/baud_gen/slower_clk/counter1_carry_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.507 f  uart_instance/baud_gen/slower_clk/counter1_carry_i_5/O[2]
                         net (fo=1, routed)           0.851     8.358    uart_instance/baud_gen/slower_clk/counter1_carry_i_5_n_5
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.302     8.660 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.660    uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.061 r  uart_instance/baud_gen/slower_clk/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.061    uart_instance/baud_gen/slower_clk/counter1_carry_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.332 f  uart_instance/baud_gen/slower_clk/counter1_carry__0/CO[0]
                         net (fo=16, routed)          1.060    10.392    uart_instance/baud_gen/slower_clk/counter1_carry__0_n_3
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.373    10.765 r  uart_instance/baud_gen/slower_clk/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.765    uart_instance/baud_gen/slower_clk/counter[0]_i_6__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.297 r  uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.297    uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.411 r  uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.411    uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.525 r  uart_instance/baud_gen/slower_clk/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.525    uart_instance/baud_gen/slower_clk/counter_reg[8]_i_1__0_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.859 r  uart_instance/baud_gen/slower_clk/counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.859    uart_instance/baud_gen/slower_clk/counter_reg[12]_i_1__0_n_6
    SLICE_X0Y92          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.604    15.027    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[13]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062    15.328    uart_instance/baud_gen/slower_clk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen/slower_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/baud_gen/slower_clk/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 3.719ns (57.907%)  route 2.703ns (42.093%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.723     5.326    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  uart_instance/baud_gen/slower_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.792     6.574    uart_instance/baud_gen/slower_clk/counter_reg[0]
    SLICE_X1Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.154 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart_instance/baud_gen/slower_clk/counter1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.268    uart_instance/baud_gen/slower_clk/counter1_carry_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.507 f  uart_instance/baud_gen/slower_clk/counter1_carry_i_5/O[2]
                         net (fo=1, routed)           0.851     8.358    uart_instance/baud_gen/slower_clk/counter1_carry_i_5_n_5
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.302     8.660 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.660    uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.061 r  uart_instance/baud_gen/slower_clk/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.061    uart_instance/baud_gen/slower_clk/counter1_carry_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.332 f  uart_instance/baud_gen/slower_clk/counter1_carry__0/CO[0]
                         net (fo=16, routed)          1.060    10.392    uart_instance/baud_gen/slower_clk/counter1_carry__0_n_3
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.373    10.765 r  uart_instance/baud_gen/slower_clk/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.765    uart_instance/baud_gen/slower_clk/counter[0]_i_6__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.297 r  uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.297    uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.411 r  uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.411    uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.525 r  uart_instance/baud_gen/slower_clk/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.525    uart_instance/baud_gen/slower_clk/counter_reg[8]_i_1__0_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.748 r  uart_instance/baud_gen/slower_clk/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    11.748    uart_instance/baud_gen/slower_clk/counter_reg[12]_i_1__0_n_7
    SLICE_X0Y92          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.604    15.027    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[12]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062    15.328    uart_instance/baud_gen/slower_clk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen/slower_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/baud_gen/slower_clk/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 3.716ns (57.887%)  route 2.703ns (42.113%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.723     5.326    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  uart_instance/baud_gen/slower_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.792     6.574    uart_instance/baud_gen/slower_clk/counter_reg[0]
    SLICE_X1Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.154 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart_instance/baud_gen/slower_clk/counter1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.268    uart_instance/baud_gen/slower_clk/counter1_carry_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.507 f  uart_instance/baud_gen/slower_clk/counter1_carry_i_5/O[2]
                         net (fo=1, routed)           0.851     8.358    uart_instance/baud_gen/slower_clk/counter1_carry_i_5_n_5
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.302     8.660 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.660    uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.061 r  uart_instance/baud_gen/slower_clk/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.061    uart_instance/baud_gen/slower_clk/counter1_carry_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.332 f  uart_instance/baud_gen/slower_clk/counter1_carry__0/CO[0]
                         net (fo=16, routed)          1.060    10.392    uart_instance/baud_gen/slower_clk/counter1_carry__0_n_3
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.373    10.765 r  uart_instance/baud_gen/slower_clk/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.765    uart_instance/baud_gen/slower_clk/counter[0]_i_6__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.297 r  uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.297    uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.411 r  uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.411    uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.745 r  uart_instance/baud_gen/slower_clk/counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.745    uart_instance/baud_gen/slower_clk/counter_reg[8]_i_1__0_n_6
    SLICE_X0Y91          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.604    15.027    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[9]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.062    15.328    uart_instance/baud_gen/slower_clk/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.745    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen/slower_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/baud_gen/slower_clk/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 3.695ns (57.749%)  route 2.703ns (42.251%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.723     5.326    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  uart_instance/baud_gen/slower_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.792     6.574    uart_instance/baud_gen/slower_clk/counter_reg[0]
    SLICE_X1Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.154 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart_instance/baud_gen/slower_clk/counter1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.268    uart_instance/baud_gen/slower_clk/counter1_carry_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.507 f  uart_instance/baud_gen/slower_clk/counter1_carry_i_5/O[2]
                         net (fo=1, routed)           0.851     8.358    uart_instance/baud_gen/slower_clk/counter1_carry_i_5_n_5
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.302     8.660 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.660    uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.061 r  uart_instance/baud_gen/slower_clk/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.061    uart_instance/baud_gen/slower_clk/counter1_carry_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.332 f  uart_instance/baud_gen/slower_clk/counter1_carry__0/CO[0]
                         net (fo=16, routed)          1.060    10.392    uart_instance/baud_gen/slower_clk/counter1_carry__0_n_3
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.373    10.765 r  uart_instance/baud_gen/slower_clk/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.765    uart_instance/baud_gen/slower_clk/counter[0]_i_6__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.297 r  uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.297    uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.411 r  uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.411    uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.724 r  uart_instance/baud_gen/slower_clk/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    11.724    uart_instance/baud_gen/slower_clk/counter_reg[8]_i_1__0_n_4
    SLICE_X0Y91          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.604    15.027    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[11]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.062    15.328    uart_instance/baud_gen/slower_clk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen/slower_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/baud_gen/slower_clk/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 3.621ns (57.255%)  route 2.703ns (42.745%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.723     5.326    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  uart_instance/baud_gen/slower_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.792     6.574    uart_instance/baud_gen/slower_clk/counter_reg[0]
    SLICE_X1Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.154 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart_instance/baud_gen/slower_clk/counter1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.268    uart_instance/baud_gen/slower_clk/counter1_carry_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.507 f  uart_instance/baud_gen/slower_clk/counter1_carry_i_5/O[2]
                         net (fo=1, routed)           0.851     8.358    uart_instance/baud_gen/slower_clk/counter1_carry_i_5_n_5
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.302     8.660 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.660    uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.061 r  uart_instance/baud_gen/slower_clk/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.061    uart_instance/baud_gen/slower_clk/counter1_carry_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.332 f  uart_instance/baud_gen/slower_clk/counter1_carry__0/CO[0]
                         net (fo=16, routed)          1.060    10.392    uart_instance/baud_gen/slower_clk/counter1_carry__0_n_3
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.373    10.765 r  uart_instance/baud_gen/slower_clk/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.765    uart_instance/baud_gen/slower_clk/counter[0]_i_6__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.297 r  uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.297    uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.411 r  uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.411    uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.650 r  uart_instance/baud_gen/slower_clk/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    11.650    uart_instance/baud_gen/slower_clk/counter_reg[8]_i_1__0_n_5
    SLICE_X0Y91          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.604    15.027    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[10]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.062    15.328    uart_instance/baud_gen/slower_clk/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen/slower_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/baud_gen/slower_clk/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 3.605ns (57.146%)  route 2.703ns (42.854%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.723     5.326    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  uart_instance/baud_gen/slower_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.792     6.574    uart_instance/baud_gen/slower_clk/counter_reg[0]
    SLICE_X1Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.154 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart_instance/baud_gen/slower_clk/counter1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.268    uart_instance/baud_gen/slower_clk/counter1_carry_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.507 f  uart_instance/baud_gen/slower_clk/counter1_carry_i_5/O[2]
                         net (fo=1, routed)           0.851     8.358    uart_instance/baud_gen/slower_clk/counter1_carry_i_5_n_5
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.302     8.660 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.660    uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.061 r  uart_instance/baud_gen/slower_clk/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.061    uart_instance/baud_gen/slower_clk/counter1_carry_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.332 f  uart_instance/baud_gen/slower_clk/counter1_carry__0/CO[0]
                         net (fo=16, routed)          1.060    10.392    uart_instance/baud_gen/slower_clk/counter1_carry__0_n_3
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.373    10.765 r  uart_instance/baud_gen/slower_clk/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.765    uart_instance/baud_gen/slower_clk/counter[0]_i_6__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.297 r  uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.297    uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.411 r  uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.411    uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.634 r  uart_instance/baud_gen/slower_clk/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    11.634    uart_instance/baud_gen/slower_clk/counter_reg[8]_i_1__0_n_7
    SLICE_X0Y91          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.604    15.027    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[8]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.062    15.328    uart_instance/baud_gen/slower_clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.634    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen/slower_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/baud_gen/slower_clk/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 3.602ns (57.126%)  route 2.703ns (42.874%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.723     5.326    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  uart_instance/baud_gen/slower_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.792     6.574    uart_instance/baud_gen/slower_clk/counter_reg[0]
    SLICE_X1Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.154 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart_instance/baud_gen/slower_clk/counter1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.268    uart_instance/baud_gen/slower_clk/counter1_carry_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.507 f  uart_instance/baud_gen/slower_clk/counter1_carry_i_5/O[2]
                         net (fo=1, routed)           0.851     8.358    uart_instance/baud_gen/slower_clk/counter1_carry_i_5_n_5
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.302     8.660 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.660    uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.061 r  uart_instance/baud_gen/slower_clk/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.061    uart_instance/baud_gen/slower_clk/counter1_carry_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.332 f  uart_instance/baud_gen/slower_clk/counter1_carry__0/CO[0]
                         net (fo=16, routed)          1.060    10.392    uart_instance/baud_gen/slower_clk/counter1_carry__0_n_3
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.373    10.765 r  uart_instance/baud_gen/slower_clk/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.765    uart_instance/baud_gen/slower_clk/counter[0]_i_6__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.297 r  uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.297    uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.631 r  uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.631    uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0_n_6
    SLICE_X0Y90          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.603    15.026    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[5]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.062    15.327    uart_instance/baud_gen/slower_clk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen/slower_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/baud_gen/slower_clk/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 3.581ns (56.982%)  route 2.703ns (43.018%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.723     5.326    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  uart_instance/baud_gen/slower_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.792     6.574    uart_instance/baud_gen/slower_clk/counter_reg[0]
    SLICE_X1Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.154 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart_instance/baud_gen/slower_clk/counter1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.268    uart_instance/baud_gen/slower_clk/counter1_carry_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.507 f  uart_instance/baud_gen/slower_clk/counter1_carry_i_5/O[2]
                         net (fo=1, routed)           0.851     8.358    uart_instance/baud_gen/slower_clk/counter1_carry_i_5_n_5
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.302     8.660 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.660    uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.061 r  uart_instance/baud_gen/slower_clk/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.061    uart_instance/baud_gen/slower_clk/counter1_carry_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.332 f  uart_instance/baud_gen/slower_clk/counter1_carry__0/CO[0]
                         net (fo=16, routed)          1.060    10.392    uart_instance/baud_gen/slower_clk/counter1_carry__0_n_3
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.373    10.765 r  uart_instance/baud_gen/slower_clk/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.765    uart_instance/baud_gen/slower_clk/counter[0]_i_6__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.297 r  uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.297    uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.610 r  uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    11.610    uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0_n_4
    SLICE_X0Y90          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.603    15.026    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[7]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.062    15.327    uart_instance/baud_gen/slower_clk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen/slower_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/baud_gen/slower_clk/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 3.507ns (56.470%)  route 2.703ns (43.530%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.723     5.326    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  uart_instance/baud_gen/slower_clk/counter_reg[0]/Q
                         net (fo=4, routed)           0.792     6.574    uart_instance/baud_gen/slower_clk/counter_reg[0]
    SLICE_X1Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.154 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.154    uart_instance/baud_gen/slower_clk/counter1_carry_i_7_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.268    uart_instance/baud_gen/slower_clk/counter1_carry_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.507 f  uart_instance/baud_gen/slower_clk/counter1_carry_i_5/O[2]
                         net (fo=1, routed)           0.851     8.358    uart_instance/baud_gen/slower_clk/counter1_carry_i_5_n_5
    SLICE_X3Y90          LUT4 (Prop_lut4_I0_O)        0.302     8.660 r  uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.000     8.660    uart_instance/baud_gen/slower_clk/counter1_carry_i_1__0_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.061 r  uart_instance/baud_gen/slower_clk/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.061    uart_instance/baud_gen/slower_clk/counter1_carry_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.332 f  uart_instance/baud_gen/slower_clk/counter1_carry__0/CO[0]
                         net (fo=16, routed)          1.060    10.392    uart_instance/baud_gen/slower_clk/counter1_carry__0_n_3
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.373    10.765 r  uart_instance/baud_gen/slower_clk/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    10.765    uart_instance/baud_gen/slower_clk/counter[0]_i_6__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.297 r  uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.297    uart_instance/baud_gen/slower_clk/counter_reg[0]_i_1__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.536 r  uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    11.536    uart_instance/baud_gen/slower_clk/counter_reg[4]_i_1__0_n_5
    SLICE_X0Y90          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.603    15.026    uart_instance/baud_gen/slower_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  uart_instance/baud_gen/slower_clk/counter_reg[6]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDCE (Setup_fdce_C_D)        0.062    15.327    uart_instance/baud_gen/slower_clk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 uart_instance/baud_gen/faster_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_instance/baud_gen/faster_clk/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 3.939ns (63.460%)  route 2.268ns (36.540%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.724     5.327    uart_instance/baud_gen/faster_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  uart_instance/baud_gen/faster_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  uart_instance/baud_gen/faster_clk/counter_reg[2]/Q
                         net (fo=2, routed)           0.441     6.224    uart_instance/baud_gen/faster_clk/counter_reg[2]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.898 r  uart_instance/baud_gen/faster_clk/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.898    uart_instance/baud_gen/faster_clk/counter2_carry_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.120 f  uart_instance/baud_gen/faster_clk/counter2_carry__0/O[0]
                         net (fo=1, routed)           0.807     7.927    uart_instance/baud_gen/faster_clk/counter2[5]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.299     8.226 r  uart_instance/baud_gen/faster_clk/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.226    uart_instance/baud_gen/faster_clk/counter1_carry_i_3_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.776 r  uart_instance/baud_gen/faster_clk/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.776    uart_instance/baud_gen/faster_clk/counter1_carry_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.047 f  uart_instance/baud_gen/faster_clk/counter1_carry__0/CO[0]
                         net (fo=16, routed)          1.020    10.067    uart_instance/baud_gen/faster_clk/counter1_carry__0_n_3
    SLICE_X5Y93          LUT2 (Prop_lut2_I1_O)        0.373    10.440 r  uart_instance/baud_gen/faster_clk/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.440    uart_instance/baud_gen/faster_clk/counter[0]_i_6_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.972 r  uart_instance/baud_gen/faster_clk/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.972    uart_instance/baud_gen/faster_clk/counter_reg[0]_i_1_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.086 r  uart_instance/baud_gen/faster_clk/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.086    uart_instance/baud_gen/faster_clk/counter_reg[4]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  uart_instance/baud_gen/faster_clk/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    uart_instance/baud_gen/faster_clk/counter_reg[8]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.534 r  uart_instance/baud_gen/faster_clk/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.534    uart_instance/baud_gen/faster_clk/counter_reg[12]_i_1_n_6
    SLICE_X5Y96          FDCE                                         r  uart_instance/baud_gen/faster_clk/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.603    15.026    uart_instance/baud_gen/faster_clk/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y96          FDCE                                         r  uart_instance/baud_gen/faster_clk/counter_reg[13]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y96          FDCE (Setup_fdce_C_D)        0.062    15.328    uart_instance/baud_gen/faster_clk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                  3.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 btn_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            load_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  btn_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.128     1.649 r  btn_sync1_reg/Q
                         net (fo=2, routed)           0.069     1.718    btn_sync1
    SLICE_X5Y90          LUT2 (Prop_lut2_I0_O)        0.099     1.817 r  load_i_1/O
                         net (fo=1, routed)           0.000     1.817    btn_rising_edge
    SLICE_X5Y90          FDCE                                         r  load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  load_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.091     1.612    load_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 btn_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_sync2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  btn_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.128     1.649 r  btn_sync1_reg/Q
                         net (fo=2, routed)           0.134     1.783    btn_sync1
    SLICE_X5Y90          FDCE                                         r  btn_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  btn_sync2_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.017     1.538    btn_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.603     1.522    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  ssc/counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ssc/counter/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.801    ssc/counter/count_reg_n_0_[10]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  ssc/counter/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    ssc/counter/count_reg[8]_i_1_n_5
    SLICE_X6Y94          FDRE                                         r  ssc/counter/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.874     2.039    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  ssc/counter/count_reg[10]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.134     1.656    ssc/counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.603     1.522    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  ssc/counter/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ssc/counter/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.801    ssc/counter/count_reg_n_0_[14]
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  ssc/counter/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    ssc/counter/count_reg[12]_i_1_n_5
    SLICE_X6Y95          FDRE                                         r  ssc/counter/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.874     2.039    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  ssc/counter/count_reg[14]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.134     1.656    ssc/counter/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.602     1.521    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  ssc/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ssc/counter/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.800    ssc/counter/count_reg_n_0_[2]
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  ssc/counter/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    ssc/counter/count_reg[0]_i_1_n_5
    SLICE_X6Y92          FDRE                                         r  ssc/counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.873     2.038    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  ssc/counter/count_reg[2]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.134     1.655    ssc/counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.603     1.522    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ssc/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ssc/counter/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.801    ssc/counter/count_reg_n_0_[6]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  ssc/counter/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    ssc/counter/count_reg[4]_i_1_n_5
    SLICE_X6Y93          FDRE                                         r  ssc/counter/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.874     2.039    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ssc/counter/count_reg[6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.134     1.656    ssc/counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.603     1.522    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  ssc/counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ssc/counter/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.801    ssc/counter/count_reg_n_0_[10]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.947 r  ssc/counter/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    ssc/counter/count_reg[8]_i_1_n_4
    SLICE_X6Y94          FDRE                                         r  ssc/counter/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.874     2.039    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  ssc/counter/count_reg[11]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.134     1.656    ssc/counter/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.603     1.522    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  ssc/counter/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ssc/counter/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.801    ssc/counter/count_reg_n_0_[14]
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.947 r  ssc/counter/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    ssc/counter/count_reg[12]_i_1_n_4
    SLICE_X6Y95          FDRE                                         r  ssc/counter/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.874     2.039    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  ssc/counter/count_reg[15]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.134     1.656    ssc/counter/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.602     1.521    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  ssc/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ssc/counter/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.800    ssc/counter/count_reg_n_0_[2]
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.946 r  ssc/counter/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    ssc/counter/count_reg[0]_i_1_n_4
    SLICE_X6Y92          FDRE                                         r  ssc/counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.873     2.038    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  ssc/counter/count_reg[3]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.134     1.655    ssc/counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.603     1.522    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ssc/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ssc/counter/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.801    ssc/counter/count_reg_n_0_[6]
    SLICE_X6Y93          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.947 r  ssc/counter/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    ssc/counter/count_reg[4]_i_1_n_4
    SLICE_X6Y93          FDRE                                         r  ssc/counter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.874     2.039    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ssc/counter/count_reg[7]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.134     1.656    ssc/counter/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     btn_sync1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     btn_sync2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     load_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     ssc/counter/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     ssc/counter/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     ssc/counter/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     ssc/counter/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     ssc/counter/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y95     ssc/counter/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     ssc/counter/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     ssc/counter/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ssc/counter/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ssc/counter/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ssc/counter/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y95     ssc/counter/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     ssc/counter/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     ssc/counter/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     ssc/counter/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y96     ssc/counter/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     btn_sync1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     btn_sync1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     btn_sync2_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     btn_sync2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     load_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     load_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     ssc/counter/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     ssc/counter/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     ssc/counter/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     ssc/counter/count_reg[11]/C



