

================================================================
== Vitis HLS Report for 'ifmap_gen_y'
================================================================
* Date:           Thu Oct 13 07:49:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.536 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      258|  10.000 ns|  1.290 us|    2|  258|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_400_1_VITIS_LOOP_403_2  |        0|      256|         2|          1|          1|  0 ~ 256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read" [src/main.cpp:396]   --->   Operation 9 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cast = zext i8 %p_read14" [src/main.cpp:396]   --->   Operation 10 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.17ns)   --->   "%bound = mul i16 %cast, i16 %cast" [src/main.cpp:396]   --->   Operation 11 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln400 = store i16 0, i16 %indvar_flatten" [src/main.cpp:400]   --->   Operation 12 'store' 'store_ln400' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln400 = store i8 0, i8 %x" [src/main.cpp:400]   --->   Operation 13 'store' 'store_ln400' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln400 = store i8 0, i8 %y" [src/main.cpp:400]   --->   Operation 14 'store' 'store_ln400' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln400 = br void" [src/main.cpp:400]   --->   Operation 15 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten"   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i16 %indvar_flatten_load, i16 %bound"   --->   Operation 18 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.01ns)   --->   "%add_ln1057 = add i16 %indvar_flatten_load, i16 1"   --->   Operation 19 'add' 'add_ln1057' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057, void %._crit_edge, void %._crit_edge7.loopexit"   --->   Operation 20 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_load = load i8 %y"   --->   Operation 21 'load' 'y_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_load = load i8 %x" [src/main.cpp:400]   --->   Operation 22 'load' 'x_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.90ns)   --->   "%add_ln400 = add i8 %x_load, i8 1" [src/main.cpp:400]   --->   Operation 23 'add' 'add_ln400' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln1057_2 = icmp_eq  i8 %y_load, i8 %p_read14"   --->   Operation 24 'icmp' 'icmp_ln1057_2' <Predicate = (!icmp_ln1057)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.44ns)   --->   "%select_ln399 = select i1 %icmp_ln1057_2, i8 0, i8 %y_load" [src/main.cpp:399]   --->   Operation 25 'select' 'select_ln399' <Predicate = (!icmp_ln1057)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%select_ln399_1 = select i1 %icmp_ln1057_2, i8 %add_ln400, i8 %x_load" [src/main.cpp:399]   --->   Operation 26 'select' 'select_ln399_1' <Predicate = (!icmp_ln1057)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln406_mid2_v = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %select_ln399_1, i32 1, i32 7" [src/main.cpp:399]   --->   Operation 27 'partselect' 'zext_ln406_mid2_v' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i7 %zext_ln406_mid2_v" [src/main.cpp:399]   --->   Operation 28 'zext' 'zext_ln399' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln399 = trunc i8 %select_ln399_1" [src/main.cpp:399]   --->   Operation 29 'trunc' 'trunc_ln399' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%and_ln145_cast_mid2_v = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln399, i4 0" [src/main.cpp:399]   --->   Operation 30 'bitconcatenate' 'and_ln145_cast_mid2_v' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln399 = or i5 %and_ln145_cast_mid2_v, i5 15" [src/main.cpp:399]   --->   Operation 31 'or' 'or_ln399' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln406 = trunc i8 %select_ln399" [src/main.cpp:406]   --->   Operation 32 'trunc' 'trunc_ln406' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln406, i5 0" [src/main.cpp:406]   --->   Operation 33 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.94ns)   --->   "%add_ln406 = add i11 %tmp_10_cast, i11 %zext_ln399" [src/main.cpp:406]   --->   Operation 34 'add' 'add_ln406' <Predicate = (!icmp_ln1057)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.50ns)   --->   "%c_fft_col_op_st_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %c_fft_col_op_st" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'c_fft_col_op_st_read' <Predicate = (!icmp_ln1057)> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln145 = icmp_ugt  i5 %and_ln145_cast_mid2_v, i5 %or_ln399" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln1057)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.87ns)   --->   "%icmp_ln145_1 = icmp_ugt  i5 %and_ln145_cast_mid2_v, i5 %or_ln399" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'icmp' 'icmp_ln145_1' <Predicate = (!icmp_ln1057)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.90ns)   --->   "%add_ln403 = add i8 %select_ln399, i8 1" [src/main.cpp:403]   --->   Operation 38 'add' 'add_ln403' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln1057 = store i16 %add_ln1057, i16 %indvar_flatten"   --->   Operation 39 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln399 = store i8 %select_ln399_1, i8 %x" [src/main.cpp:399]   --->   Operation 40 'store' 'store_ln399' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln403 = store i8 %add_ln403, i8 %y" [src/main.cpp:403]   --->   Operation 41 'store' 'store_ln403' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln409 = ret i8 %p_read14" [src/main.cpp:409]   --->   Operation 95 'ret' 'ret_ln409' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_400_1_VITIS_LOOP_403_2_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 256, i64 64"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i11 %add_ln406" [src/main.cpp:406]   --->   Operation 45 'zext' 'zext_ln406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ifmap_CF_M_real_addr = getelementptr i32 %ifmap_CF_M_real, i64 0, i64 %zext_ln406" [src/main.cpp:406]   --->   Operation 46 'getelementptr' 'ifmap_CF_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ifmap_CF_M_imag_addr = getelementptr i32 %ifmap_CF_M_imag, i64 0, i64 %zext_ln406" [src/main.cpp:406]   --->   Operation 47 'getelementptr' 'ifmap_CF_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln399 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/main.cpp:399]   --->   Operation 48 'specloopname' 'specloopname_ln399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%trunc_ln145 = trunc i32 %c_fft_col_op_st_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i5 %and_ln145_cast_mid2_v" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i5 %or_ln399" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'zext' 'zext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%zext_ln145_2 = zext i16 %trunc_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'zext' 'zext_ln145_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%xor_ln145 = xor i6 %zext_ln145, i6 31" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'xor' 'xor_ln145' <Predicate = (icmp_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%select_ln145 = select i1 %icmp_ln145, i6 %zext_ln145, i6 %zext_ln145_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'select' 'select_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%select_ln145_1 = select i1 %icmp_ln145, i6 %zext_ln145_1, i6 %zext_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'select' 'select_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%select_ln145_2 = select i1 %icmp_ln145, i6 %xor_ln145, i6 %zext_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'select' 'select_ln145_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%xor_ln145_1 = xor i6 %select_ln145, i6 31" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'xor' 'xor_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%zext_ln145_3 = zext i6 %select_ln145_2" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'zext' 'zext_ln145_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%zext_ln145_4 = zext i6 %select_ln145_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'zext' 'zext_ln145_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%zext_ln145_5 = zext i6 %xor_ln145_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'zext' 'zext_ln145_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.01ns) (out node of the LUT)   --->   "%shl_ln145 = shl i32 %zext_ln145_2, i32 %zext_ln145_3" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'shl' 'shl_ln145' <Predicate = true> <Delay = 1.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_1)   --->   "%tmp = partselect i32 @llvm.part.select.i32, i32 %shl_ln145, i32 31, i32 0" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'partselect' 'tmp' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_1)   --->   "%select_ln145_3 = select i1 %icmp_ln145, i32 %tmp, i32 %shl_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'select' 'select_ln145_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%shl_ln145_1 = shl i32 4294967295, i32 %zext_ln145_4" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'shl' 'shl_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%lshr_ln145 = lshr i32 4294967295, i32 %zext_ln145_5" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'lshr' 'lshr_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.84ns) (out node of the LUT)   --->   "%and_ln145 = and i32 %shl_ln145_1, i32 %lshr_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'and' 'and_ln145' <Predicate = true> <Delay = 0.84> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.52ns) (out node of the LUT)   --->   "%and_ln145_1 = and i32 %select_ln145_3, i32 %and_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'and' 'and_ln145_1' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln145 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %ifmap_CF_M_real" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'specbramwithbyteenable' 'specbramwithbyteenable_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln399, i1 0" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln145_6 = zext i2 %tmp_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'zext' 'zext_ln145_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.64ns)   --->   "%shl_ln145_2 = shl i4 3, i4 %zext_ln145_6" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'shl' 'shl_ln145_2' <Predicate = true> <Delay = 0.64> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.35ns)   --->   "%store_ln145 = store void @_ssdm_op_Write.bram.i32, i11 %ifmap_CF_M_real_addr, i32 %and_ln145_1, i4 %shl_ln145_2" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'store' 'store_ln145' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145_3)   --->   "%trunc_ln145_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %c_fft_col_op_st_read, i32 16, i32 31" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'partselect' 'trunc_ln145_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln145_7 = zext i5 %and_ln145_cast_mid2_v" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'zext' 'zext_ln145_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln145_8 = zext i5 %or_ln399" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'zext' 'zext_ln145_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145_3)   --->   "%zext_ln145_9 = zext i16 %trunc_ln145_2" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'zext' 'zext_ln145_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145_3)   --->   "%xor_ln145_2 = xor i6 %zext_ln145_7, i6 31" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'xor' 'xor_ln145_2' <Predicate = (icmp_ln145_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%select_ln145_4 = select i1 %icmp_ln145_1, i6 %zext_ln145_7, i6 %zext_ln145_8" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'select' 'select_ln145_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%select_ln145_5 = select i1 %icmp_ln145_1, i6 %zext_ln145_8, i6 %zext_ln145_7" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'select' 'select_ln145_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145_3)   --->   "%select_ln145_6 = select i1 %icmp_ln145_1, i6 %xor_ln145_2, i6 %zext_ln145_7" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'select' 'select_ln145_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%xor_ln145_3 = xor i6 %select_ln145_4, i6 31" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'xor' 'xor_ln145_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145_3)   --->   "%zext_ln145_10 = zext i6 %select_ln145_6" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'zext' 'zext_ln145_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%zext_ln145_11 = zext i6 %select_ln145_5" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'zext' 'zext_ln145_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%zext_ln145_12 = zext i6 %xor_ln145_3" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'zext' 'zext_ln145_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.01ns) (out node of the LUT)   --->   "%shl_ln145_3 = shl i32 %zext_ln145_9, i32 %zext_ln145_10" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'shl' 'shl_ln145_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_3)   --->   "%tmp_2 = partselect i32 @llvm.part.select.i32, i32 %shl_ln145_3, i32 31, i32 0" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'partselect' 'tmp_2' <Predicate = (icmp_ln145_1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_3)   --->   "%select_ln145_7 = select i1 %icmp_ln145_1, i32 %tmp_2, i32 %shl_ln145_3" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'select' 'select_ln145_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%shl_ln145_4 = shl i32 4294967295, i32 %zext_ln145_11" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'shl' 'shl_ln145_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%lshr_ln145_1 = lshr i32 4294967295, i32 %zext_ln145_12" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'lshr' 'lshr_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.84ns) (out node of the LUT)   --->   "%and_ln145_2 = and i32 %shl_ln145_4, i32 %lshr_ln145_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'and' 'and_ln145_2' <Predicate = true> <Delay = 0.84> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.52ns) (out node of the LUT)   --->   "%and_ln145_3 = and i32 %select_ln145_7, i32 %and_ln145_2" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'and' 'and_ln145_3' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln145 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %ifmap_CF_M_imag" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'specbramwithbyteenable' 'specbramwithbyteenable_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.35ns)   --->   "%store_ln145 = store void @_ssdm_op_Write.bram.i32, i11 %ifmap_CF_M_imag_addr, i32 %and_ln145_3, i4 %shl_ln145_2" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'store' 'store_ln145' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_fft_col_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ifmap_CF_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ifmap_CF_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                            (alloca                ) [ 010]
x                            (alloca                ) [ 010]
indvar_flatten               (alloca                ) [ 010]
specinterface_ln0            (specinterface         ) [ 000]
p_read14                     (read                  ) [ 000]
cast                         (zext                  ) [ 000]
bound                        (mul                   ) [ 000]
store_ln400                  (store                 ) [ 000]
store_ln400                  (store                 ) [ 000]
store_ln400                  (store                 ) [ 000]
br_ln400                     (br                    ) [ 000]
indvar_flatten_load          (load                  ) [ 000]
specpipeline_ln0             (specpipeline          ) [ 000]
icmp_ln1057                  (icmp                  ) [ 010]
add_ln1057                   (add                   ) [ 000]
br_ln1057                    (br                    ) [ 000]
y_load                       (load                  ) [ 000]
x_load                       (load                  ) [ 000]
add_ln400                    (add                   ) [ 000]
icmp_ln1057_2                (icmp                  ) [ 000]
select_ln399                 (select                ) [ 000]
select_ln399_1               (select                ) [ 000]
zext_ln406_mid2_v            (partselect            ) [ 000]
zext_ln399                   (zext                  ) [ 000]
trunc_ln399                  (trunc                 ) [ 011]
and_ln145_cast_mid2_v        (bitconcatenate        ) [ 011]
or_ln399                     (or                    ) [ 011]
trunc_ln406                  (trunc                 ) [ 000]
tmp_10_cast                  (bitconcatenate        ) [ 000]
add_ln406                    (add                   ) [ 011]
c_fft_col_op_st_read         (read                  ) [ 011]
icmp_ln145                   (icmp                  ) [ 011]
icmp_ln145_1                 (icmp                  ) [ 011]
add_ln403                    (add                   ) [ 000]
store_ln1057                 (store                 ) [ 000]
store_ln399                  (store                 ) [ 000]
store_ln403                  (store                 ) [ 000]
specloopname_ln0             (specloopname          ) [ 000]
speclooptripcount_ln0        (speclooptripcount     ) [ 000]
specpipeline_ln0             (specpipeline          ) [ 000]
zext_ln406                   (zext                  ) [ 000]
ifmap_CF_M_real_addr         (getelementptr         ) [ 000]
ifmap_CF_M_imag_addr         (getelementptr         ) [ 000]
specloopname_ln399           (specloopname          ) [ 000]
trunc_ln145                  (trunc                 ) [ 000]
zext_ln145                   (zext                  ) [ 000]
zext_ln145_1                 (zext                  ) [ 000]
zext_ln145_2                 (zext                  ) [ 000]
xor_ln145                    (xor                   ) [ 000]
select_ln145                 (select                ) [ 000]
select_ln145_1               (select                ) [ 000]
select_ln145_2               (select                ) [ 000]
xor_ln145_1                  (xor                   ) [ 000]
zext_ln145_3                 (zext                  ) [ 000]
zext_ln145_4                 (zext                  ) [ 000]
zext_ln145_5                 (zext                  ) [ 000]
shl_ln145                    (shl                   ) [ 000]
tmp                          (partselect            ) [ 000]
select_ln145_3               (select                ) [ 000]
shl_ln145_1                  (shl                   ) [ 000]
lshr_ln145                   (lshr                  ) [ 000]
and_ln145                    (and                   ) [ 000]
and_ln145_1                  (and                   ) [ 000]
specbramwithbyteenable_ln145 (specbramwithbyteenable) [ 000]
tmp_1                        (bitconcatenate        ) [ 000]
zext_ln145_6                 (zext                  ) [ 000]
shl_ln145_2                  (shl                   ) [ 000]
store_ln145                  (store                 ) [ 000]
trunc_ln145_2                (partselect            ) [ 000]
zext_ln145_7                 (zext                  ) [ 000]
zext_ln145_8                 (zext                  ) [ 000]
zext_ln145_9                 (zext                  ) [ 000]
xor_ln145_2                  (xor                   ) [ 000]
select_ln145_4               (select                ) [ 000]
select_ln145_5               (select                ) [ 000]
select_ln145_6               (select                ) [ 000]
xor_ln145_3                  (xor                   ) [ 000]
zext_ln145_10                (zext                  ) [ 000]
zext_ln145_11                (zext                  ) [ 000]
zext_ln145_12                (zext                  ) [ 000]
shl_ln145_3                  (shl                   ) [ 000]
tmp_2                        (partselect            ) [ 000]
select_ln145_7               (select                ) [ 000]
shl_ln145_4                  (shl                   ) [ 000]
lshr_ln145_1                 (lshr                  ) [ 000]
and_ln145_2                  (and                   ) [ 000]
and_ln145_3                  (and                   ) [ 000]
specbramwithbyteenable_ln145 (specbramwithbyteenable) [ 000]
store_ln145                  (store                 ) [ 000]
br_ln0                       (br                    ) [ 000]
ret_ln409                    (ret                   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_fft_col_op_st">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_fft_col_op_st"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ifmap_CF_M_real">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifmap_CF_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ifmap_CF_M_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifmap_CF_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_400_1_VITIS_LOOP_403_2_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="y_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read14_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="c_fft_col_op_st_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_fft_col_op_st_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ifmap_CF_M_real_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="0"/>
<pin id="112" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ifmap_CF_M_real_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="ifmap_CF_M_imag_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ifmap_CF_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln145_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln145_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bound_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln400_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln400_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln400_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln1057_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln1057_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="y_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="x_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln400_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln400/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln1057_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln399_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln399/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln399_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln399_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln406_mid2_v_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="0" index="3" bw="4" slack="0"/>
<pin id="211" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="zext_ln406_mid2_v/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln399_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln399_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln399/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="and_ln145_cast_mid2_v_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln145_cast_mid2_v/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="or_ln399_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="5" slack="0"/>
<pin id="235" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln399/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln406_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln406/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_10_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_cast/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln406_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln406/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln145_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln145_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln403_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln403/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln1057_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1057/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln399_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln399/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln403_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln403/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln406_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln406/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln145_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln145_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln145_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="1"/>
<pin id="302" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln145_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln145_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln145_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln145_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln145_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="6" slack="0"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145_2/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="xor_ln145_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="6" slack="0"/>
<pin id="337" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln145_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_3/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln145_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_4/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln145_5_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_5/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="shl_ln145_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln145/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="0" index="3" bw="1" slack="0"/>
<pin id="363" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln145_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145_3/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="shl_ln145_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="0"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln145_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="lshr_ln145_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="6" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln145/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="and_ln145_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="and_ln145_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145_1/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="1"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln145_6_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_6/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="shl_ln145_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="0" index="1" bw="2" slack="0"/>
<pin id="414" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln145_2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln145_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="1"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="0" index="3" bw="6" slack="0"/>
<pin id="424" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln145_7_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="1"/>
<pin id="430" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_7/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln145_8_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="1"/>
<pin id="433" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_8/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln145_9_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_9/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="xor_ln145_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="0"/>
<pin id="441" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145_2/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln145_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="5" slack="0"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145_4/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln145_5_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="0" index="2" bw="5" slack="0"/>
<pin id="455" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145_5/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln145_6_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="6" slack="0"/>
<pin id="461" dir="0" index="2" bw="5" slack="0"/>
<pin id="462" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145_6/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="xor_ln145_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="0" index="1" bw="6" slack="0"/>
<pin id="468" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145_3/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln145_10_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_10/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln145_11_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_11/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln145_12_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_12/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="shl_ln145_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="0" index="1" bw="6" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln145_3/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="6" slack="0"/>
<pin id="493" dir="0" index="3" bw="1" slack="0"/>
<pin id="494" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln145_7_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="32" slack="0"/>
<pin id="503" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145_7/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="shl_ln145_4_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="5" slack="0"/>
<pin id="509" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln145_4/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="lshr_ln145_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="6" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln145_1/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="and_ln145_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145_2/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="and_ln145_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln145_3/2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="y_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="538" class="1005" name="x_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="545" class="1005" name="indvar_flatten_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="555" class="1005" name="trunc_ln399_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln399 "/>
</bind>
</comp>

<comp id="560" class="1005" name="and_ln145_cast_mid2_v_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="1"/>
<pin id="562" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="and_ln145_cast_mid2_v "/>
</bind>
</comp>

<comp id="566" class="1005" name="or_ln399_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="1"/>
<pin id="568" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln399 "/>
</bind>
</comp>

<comp id="572" class="1005" name="add_ln406_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="1"/>
<pin id="574" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln406 "/>
</bind>
</comp>

<comp id="577" class="1005" name="c_fft_col_op_st_read_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_fft_col_op_st_read "/>
</bind>
</comp>

<comp id="583" class="1005" name="icmp_ln145_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln145 "/>
</bind>
</comp>

<comp id="591" class="1005" name="icmp_ln145_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln145_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="56" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="135"><net_src comp="96" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="132" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="136" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="172" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="96" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="172" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="184" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="178" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="175" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="198" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="198" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="190" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="216" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="224" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="232" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="224" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="232" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="190" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="166" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="198" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="268" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="306"><net_src comp="294" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="297" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="297" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="300" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="300" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="297" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="307" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="297" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="313" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="327" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="320" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="334" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="303" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="340" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="66" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="352" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="68" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="14" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="373"><net_src comp="358" pin="4"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="352" pin="2"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="26" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="344" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="26" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="348" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="375" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="368" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="393" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="405"><net_src comp="72" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="74" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="400" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="411" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="418"><net_src comp="411" pin="2"/><net_sink comp="127" pin=2"/></net>

<net id="425"><net_src comp="80" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="82" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="437"><net_src comp="419" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="428" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="428" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="431" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="431" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="428" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="438" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="428" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="444" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="64" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="458" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="451" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="465" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="434" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="471" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="66" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="68" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="14" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="504"><net_src comp="489" pin="4"/><net_sink comp="499" pin=1"/></net>

<net id="505"><net_src comp="483" pin="2"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="475" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="26" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="479" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="506" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="499" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="524" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="534"><net_src comp="84" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="541"><net_src comp="88" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="548"><net_src comp="92" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="558"><net_src comp="220" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="563"><net_src comp="224" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="569"><net_src comp="232" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="575"><net_src comp="250" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="580"><net_src comp="102" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="586"><net_src comp="256" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="594"><net_src comp="262" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="499" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ifmap_CF_M_real | {2 }
	Port: ifmap_CF_M_imag | {2 }
 - Input state : 
	Port: ifmap_gen_y : c_fft_col_op_st | {1 }
	Port: ifmap_gen_y : p_read | {1 }
  - Chain level:
	State 1
		bound : 1
		store_ln400 : 1
		store_ln400 : 1
		store_ln400 : 1
		indvar_flatten_load : 1
		icmp_ln1057 : 2
		add_ln1057 : 2
		br_ln1057 : 3
		y_load : 1
		x_load : 1
		add_ln400 : 2
		icmp_ln1057_2 : 2
		select_ln399 : 3
		select_ln399_1 : 3
		zext_ln406_mid2_v : 4
		zext_ln399 : 5
		trunc_ln399 : 4
		and_ln145_cast_mid2_v : 5
		or_ln399 : 6
		trunc_ln406 : 4
		tmp_10_cast : 5
		add_ln406 : 6
		icmp_ln145 : 6
		icmp_ln145_1 : 6
		add_ln403 : 4
		store_ln1057 : 3
		store_ln399 : 4
		store_ln403 : 5
	State 2
		ifmap_CF_M_real_addr : 1
		ifmap_CF_M_imag_addr : 1
		zext_ln145_2 : 1
		xor_ln145 : 1
		select_ln145 : 1
		select_ln145_1 : 1
		select_ln145_2 : 1
		xor_ln145_1 : 2
		zext_ln145_3 : 2
		zext_ln145_4 : 2
		zext_ln145_5 : 2
		shl_ln145 : 3
		tmp : 4
		select_ln145_3 : 5
		shl_ln145_1 : 3
		lshr_ln145 : 3
		and_ln145 : 4
		and_ln145_1 : 6
		zext_ln145_6 : 1
		shl_ln145_2 : 2
		store_ln145 : 6
		zext_ln145_9 : 1
		xor_ln145_2 : 1
		select_ln145_4 : 1
		select_ln145_5 : 1
		select_ln145_6 : 1
		xor_ln145_3 : 2
		zext_ln145_10 : 2
		zext_ln145_11 : 2
		zext_ln145_12 : 2
		shl_ln145_3 : 3
		tmp_2 : 4
		select_ln145_7 : 5
		shl_ln145_4 : 3
		lshr_ln145_1 : 3
		and_ln145_2 : 4
		and_ln145_3 : 6
		store_ln145 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         and_ln145_fu_387         |    0    |    0    |    32   |
|    and   |        and_ln145_1_fu_393        |    0    |    0    |    32   |
|          |        and_ln145_2_fu_518        |    0    |    0    |    32   |
|          |        and_ln145_3_fu_524        |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln399_fu_190       |    0    |    0    |    8    |
|          |       select_ln399_1_fu_198      |    0    |    0    |    8    |
|          |        select_ln145_fu_313       |    0    |    0    |    5    |
|          |       select_ln145_1_fu_320      |    0    |    0    |    5    |
|  select  |       select_ln145_2_fu_327      |    0    |    0    |    6    |
|          |       select_ln145_3_fu_368      |    0    |    0    |    32   |
|          |       select_ln145_4_fu_444      |    0    |    0    |    5    |
|          |       select_ln145_5_fu_451      |    0    |    0    |    5    |
|          |       select_ln145_6_fu_458      |    0    |    0    |    6    |
|          |       select_ln145_7_fu_499      |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|
|          |         shl_ln145_fu_352         |    0    |    0    |    35   |
|          |        shl_ln145_1_fu_375        |    0    |    0    |    11   |
|    shl   |        shl_ln145_2_fu_411        |    0    |    0    |    7    |
|          |        shl_ln145_3_fu_483        |    0    |    0    |    35   |
|          |        shl_ln145_4_fu_506        |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln1057_fu_166        |    0    |    0    |    23   |
|    add   |         add_ln400_fu_178         |    0    |    0    |    15   |
|          |         add_ln406_fu_250         |    0    |    0    |    18   |
|          |         add_ln403_fu_268         |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |        icmp_ln1057_fu_160        |    0    |    0    |    13   |
|   icmp   |       icmp_ln1057_2_fu_184       |    0    |    0    |    11   |
|          |         icmp_ln145_fu_256        |    0    |    0    |    9    |
|          |        icmp_ln145_1_fu_262       |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |           bound_fu_136           |    0    |    0    |    40   |
|----------|----------------------------------|---------|---------|---------|
|   lshr   |         lshr_ln145_fu_381        |    0    |    0    |    13   |
|          |        lshr_ln145_1_fu_512       |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln145_fu_307         |    0    |    0    |    6    |
|    xor   |        xor_ln145_1_fu_334        |    0    |    0    |    6    |
|          |        xor_ln145_2_fu_438        |    0    |    0    |    6    |
|          |        xor_ln145_3_fu_465        |    0    |    0    |    6    |
|----------|----------------------------------|---------|---------|---------|
|   read   |        p_read14_read_fu_96       |    0    |    0    |    0    |
|          | c_fft_col_op_st_read_read_fu_102 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            cast_fu_132           |    0    |    0    |    0    |
|          |         zext_ln399_fu_216        |    0    |    0    |    0    |
|          |         zext_ln406_fu_289        |    0    |    0    |    0    |
|          |         zext_ln145_fu_297        |    0    |    0    |    0    |
|          |        zext_ln145_1_fu_300       |    0    |    0    |    0    |
|          |        zext_ln145_2_fu_303       |    0    |    0    |    0    |
|          |        zext_ln145_3_fu_340       |    0    |    0    |    0    |
|   zext   |        zext_ln145_4_fu_344       |    0    |    0    |    0    |
|          |        zext_ln145_5_fu_348       |    0    |    0    |    0    |
|          |        zext_ln145_6_fu_407       |    0    |    0    |    0    |
|          |        zext_ln145_7_fu_428       |    0    |    0    |    0    |
|          |        zext_ln145_8_fu_431       |    0    |    0    |    0    |
|          |        zext_ln145_9_fu_434       |    0    |    0    |    0    |
|          |       zext_ln145_10_fu_471       |    0    |    0    |    0    |
|          |       zext_ln145_11_fu_475       |    0    |    0    |    0    |
|          |       zext_ln145_12_fu_479       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     zext_ln406_mid2_v_fu_206     |    0    |    0    |    0    |
|partselect|            tmp_fu_358            |    0    |    0    |    0    |
|          |       trunc_ln145_2_fu_419       |    0    |    0    |    0    |
|          |           tmp_2_fu_489           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln399_fu_220        |    0    |    0    |    0    |
|   trunc  |        trunc_ln406_fu_238        |    0    |    0    |    0    |
|          |        trunc_ln145_fu_294        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |   and_ln145_cast_mid2_v_fu_224   |    0    |    0    |    0    |
|bitconcatenate|        tmp_10_cast_fu_242        |    0    |    0    |    0    |
|          |           tmp_1_fu_400           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          or_ln399_fu_232         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    0    |    0    |   542   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln406_reg_572      |   11   |
|and_ln145_cast_mid2_v_reg_560|    5   |
| c_fft_col_op_st_read_reg_577|   32   |
|     icmp_ln145_1_reg_591    |    1   |
|      icmp_ln145_reg_583     |    1   |
|    indvar_flatten_reg_545   |   16   |
|       or_ln399_reg_566      |    5   |
|     trunc_ln399_reg_555     |    1   |
|          x_reg_538          |    8   |
|          y_reg_531          |    8   |
+-----------------------------+--------+
|            Total            |   88   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   542  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   88   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   88   |   542  |
+-----------+--------+--------+--------+
