[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of CDCM6208V2RGZR production of TEXAS INSTRUMENTS from the text:CDCM6208\nSynthesizer \nModeTMS320TCI6616/18\nDSP\nAIFALT\nCORESRIOPCIePacket\nAccelDR\nBase Band DSP\n Clocking\nPico Cell ClockingDPLLCDCM6208\nAPLL\nGPS receiver\nIEEE1588 timing \nextract\n EthernetSyncE\nEthernetTiming\nServer\n1pps\n1ppsCorePacketnetworkFBADCRXADC\nTXDAC\nRF LORF LO\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018\nCDCM6208 2:8Clock Generator, JitterCleaner WithFractional Dividers\nCheck forSamples: CDCM6208\n11Features\n1•Superior Performance With Low Power:\n–Low Noise Synthesizer (265 fs-rms Typical\nJitter) orLow Noise Jitter Cleaner (1.6ps-rms\nTypical Jitter)\n–0.5-W Typical Power Consumption\n–High Channel-to-Channel Isolation and\nExcellent PSRR\n–Device Performance Customizable Through\nFlexible 1.8-V, 2.5-V and3.3-V Power\nSupplies, Allowing Mixed Output Voltages\n•Flexible Frequency Planning:\n–4xInteger Down-Divided Differential Clock\nOutputs Supporting LVPECL-Like, CML, or\nLVDS-Like Signaling\n–4xFractional orInteger Divided Differential\nClock Outputs Supporting HCSL, LVDS-Like\nSignaling, orEight CMOS Outputs\n–Fractional Output Divider Achieve 0ppm to<1\nppm Frequency Error andEliminates Need for\nCrystal Oscillators andOther Clock Generators\n–Output Frequencies upto800MHz\n•Two Differential Inputs, XTAL Support, Ability for\nSmart Switching\n•SPI, I2C,andPinProgrammable\n•Professional User GUI forQuick Design\nTurnaround\n•7×7mm48-VQFN package (RGZ)\n•–40°Cto85°CTemperature Range2Applications\n•Base Band Clocking (Wireless Infrastructure)\n•Networking andData Communications\n•Micro andPico Base Stations\n•Keystone C66x Multicore DSP Clocking\n•Storage Server, Portable Test Equipment\n•Medical Imaging, High End A/V\n3Description\nThe CDCM6208 isahighly versatile, lowjitter low\npower frequency synthesizer which can generate\neight low jitter clock outputs, selectable between\nLVPECL-like high-swing CML, normal-swing CML,\nLVDS-like low-power CML, HCSL, orLVCMOS, from\none oftwo inputs that can feature alowfrequency\ncrystal orCML, LVPECL, LVDS, orLVCMOS signals\nforavariety ofwireless infrastructure baseband,\nSmall Cells, wireline data communication, computing,\nlow power medical imaging and portable test and\nmeasurement applications. The CDCM6208 also\nfeatures aninnovative fractional divider architecture\nforfourofitsoutputs thatcangenerate anyfrequency\nwith better than 1ppm frequency accuracy. The\nCDCM6208 can beeasily configured through I2Cor\nSPI programming interface and intheabsence of\nserial interface, pinmode isalso available that can\nsetthedevice in1of32distinct pre-programmed\nconfigurations using control pins.\nDevice Information\nDEVICE NAME PACKAGE BODY SIZE\nCDCM6208 VQFN (48) 7.00 mm×7.00 mm\nSimplified Schematic Simplified Schematic\n2CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 6\n6.1 Absolute Maximum Ratings ...................................... 6\n6.2 ESD Ratings .............................................................. 6\n6.3 Recommended Operating Conditions ....................... 7\n6.4 Thermal Information, Airflow =0LFM....................... 7\n6.5 Thermal Information, Airflow =150LFM................... 8\n6.6 Thermal Information, Airflow =250LFM................... 8\n6.7 Thermal Information, Airflow =500LFM................... 8\n6.8 Single-Ended Input Characteristics (SI_MODE[1:0],\nSDI/SDA/PIN1, SCL/PIN4, SDO/ADD0/PIN2,\nSCS/ADD1/PIN3, STATUS1/PIN0, RESETN/PWR,\nPDN, SYNCN, REF_SEL) .......................................... 9\n6.9 Single-Ended Input Characteristics (PRI_REF,\nSEC_REF) ................................................................. 9\n6.10 Differential Input Characteristics (PRI_REF,\nSEC_REF) ............................................................... 10\n6.11 Crystal Input Characteristics (SEC_REF) ............ 10\n6.12 Single-Ended Output Characteristics (STATUS1,\nSTATUS0, SDO, SDA) ............................................ 11\n6.13 PLL Characteristics .............................................. 11\n6.14 LVCMOS Output Characteristics ......................... 12\n6.15 LVPECL (High-Swing CML) Output\nCharacteristics ......................................................... 13\n6.16 CML Output Characteristics ................................. 13\n6.17 LVDS (Low-Power CML) Output Characteristics .14\n6.18 HCSL Output Characteristics ............................... 14\n6.19 Output Skew andSync toOutput Propagation Delay\nCharacteristics ......................................................... 15\n6.20 Device Individual Block Current Consumption ......166.21 Worst Case Current Consumption ........................ 17\n6.22 Timing Requirements, I2CTiming ......................... 17\n6.23 Typical Characteristics .......................................... 19\n7Parameter Measurement Information ................ 21\n8Detailed Description ............................................ 26\n8.1 Overview ................................................................. 26\n8.2 Functional Block Diagram ....................................... 26\n8.3 Feature Description ................................................. 26\n8.4 Device Functional Modes ........................................ 35\n8.5 Programming ........................................................... 51\n8.6 Register Maps ......................................................... 52\n9Application andImplementation ........................ 65\n9.1 Application Information ............................................ 65\n9.2 Typical Applications ................................................ 65\n10Power Supply Recommendations ..................... 74\n10.1 Power RailSequencing, Power Supply Ramp Rate,\nandMixing Supply Domains .................................... 74\n10.2 Device Power-Up Timing ...................................... 75\n10.3 Power Down .......................................................... 78\n10.4 Power Supply Ripple Rejection (PSRR) versus\nRipple Frequency ..................................................... 78\n11Layout ................................................................... 79\n11.1 Layout Guidelines ................................................. 79\n11.2 Reference Schematics .......................................... 81\n12Device andDocumentation Support ................. 85\n12.1 Documentation Support ........................................ 85\n12.2 Receiving Notification ofDocumentation Updates 85\n12.3 Community Resources .......................................... 85\n12.4 Trademarks ........................................................... 85\n12.5 Electrostatic Discharge Caution ............................ 85\n12.6 Glossary ................................................................ 85\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 85\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(April 2014) toRevision G Page\n•Changed Handling Ratings table toESD Ratings .................................................................................................................. 6\n•Added Table 7..................................................................................................................................................................... 38\n•Added Table 10................................................................................................................................................................... 43\nChanges from Revision E(March 2013) toRevision F Page\n•Changed layout ofdata sheet toconform tonew TIstandards. Added thefollowing sections: Handling Ratings,\nThermal Information, Typical Characteristics, Programming, Register Maps, Layout andLayout Guidelines ..................... 1\n•Changed from zero toone................................................................................................................................................... 53\n•Added textattheendofthefirstparagraph inPower Down section .................................................................................. 78\n•Changed fOUT=122.88 MHz, VDD Supply Noise =100mVpp ............................................................................................ 78\n3CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedChanges from Revision D(March 2013) toRevision E Page\n•Changed thedata sheet layout tothenew TIstandard ......................................................................................................... 1\n•Added theHandling Ratings table .......................................................................................................................................... 6\n•Changed Pullup andPulldown value From: MIN =40To:35kΩandMAX =60To:65kΩ................................................ 9\n•Changed thefrom Random Jitter, Maximum inTable 2From: 10k-20MHZ To:12k-20MHZ andFrom: 0.5ps-rms\n(intdiv)To:0.3ps-rms (intdiv)............................................................................................................................................ 27\n•Added new Note 1toTable 2............................................................................................................................................... 27\nChanges from Revision C(September 2012) toRevision D Page\n•Changed theDescription ofpinVDD_PRI_REF .................................................................................................................... 4\n•Changed theDescription ofpinVDD_SEC_REF ................................................................................................................... 4\n•Changed Figure 35............................................................................................................................................................... 33\n•Changed Table 6-Note 2androw10-0x1C, PinMode 29-V1, fout(Y7) From: 33.33 To:44.44....................................... 36\n•Changed Table 8-Note 2androw10-0x13, PinMode 20-V2, fout(Y7) From: 25To:12.5 .............................................. 40\n•Changed textinthePLL lock detect section From: "1/1000thoftheinput reference frequency "To:"1/1000thofthe\nPFD update frequency "........................................................................................................................................................ 45\n•Changed textinthePLL lock detect section From: "approximately 1000 input clock cycles "To:"approximately 1000\nPFD update clock cycles "..................................................................................................................................................... 45\n•Changed Figure 60,From: PDN held Low To:RESETN held low....................................................................................... 76\n•Changed Equation 4............................................................................................................................................................. 78\nChanges from Revision B(August 2012) toRevision C Page\n•Changed Table 39,2:0DIE_REVISION Description ............................................................................................................ 63\n•Added text"Example: SERDES linkwith KeyStone ™IDSP "............................................................................................. 66\nChanges from Revision A(June 2012) toRevision B Page\n•Editorial changes made throughout thedata sheet ................................................................................................................ 1\n•Changed theDescription ofpinVDD_PRI_REF .................................................................................................................... 4\n•Changed theDescription ofpinVDD_SEC_REF ................................................................................................................... 4\n•Added Table Note 1tothedescription ofpin44.................................................................................................................... 6\n•Added Note tothePreventing false output frequencies inSPI/I2C mode atstartup: section .............................................. 34\n•Changed theNOTE following Table 12................................................................................................................................ 45\n•Added Note totheI2CSERIAL INTERFACE section ........................................................................................................... 49\n•Deleted text"Alloutputs PECL (Y4:0) andLVDS (Y7:4). "from theConclusion statement ................................................. 69\n•Changed thetextintheOUTPUT MUX onY4andY5section ............................................................................................ 73\n•Changed thetextinitem 1oftheStaggered CLK output powerup forpower sequencing ofaDSP section ...................... 73\n•Changed thefirstparagraph inthePower Down section ..................................................................................................... 78\n•Changed thefirstparagraph inthePower Supply Ripple Rejection (PSRR) versus Ripple Frequency section ................. 78\nChanges from Original (May 2012) toRevision A Page\n•Changed thedevice From: Product Preview To:Production ................................................................................................. 1\n•Section Header From: RESTN, PWR, SYNC To:RESETN, PWR, SYNCN, PDN, REF_SEL, SI_MODE[1:0] ..................... 9\n•Changed theRPULLUP parametres From: RPULLUP -Input Pullup Resistor To:R-Input Pullup andPulldown Resistor ......... 9\n48VDD_PLL1\n47RESETN/PWR\n46PDN\n45SYNCN\n44\nY7_N43\nY7_P42 41\nVDD_Y740\nY6_N39\nY6_P38\nVDD_Y6\nVDD_Y53637\n35\n34\n33STATUS0\nSTATUS1/PIN0 ELF\n1718 1920 21 22 23 2428\n27\n2629\n25303132\nY0_P Y1_N\nY1_P\nVDD_Y0_Y1\nVDD_Y2_Y3Y2_P\nY2_N\nVDD_Y0_Y1SDI/SDA/PIN1\nSDO/AD0/PIN2\nSCS/AD1/PIN3\nREF_SELSCL/PIN41\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1312\n141516Y5_P\nPRI_REFN\nY0_NPRI_REFPSI_MODE0\nY4_N\nY3_NREG_CAP\nVDD_VCO\nSEC_REFP\nSEC_REFN\nY3_P\nVDD_Y2_Y3Y4_PVDD_Y4Y5_NVDD_PLL2 SI_MODE1 DVDDDVDD\nVDD VDD_Y2_Y3VDD_Y4VDD_Y5VDD_Y6VDD_Y7\nVDD_PRI_REF\nVDD_SECI_REFVDD_SEC_REF\n_Y0_Y1VDD_PRI_REF\n4CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) IfSecondary input buffer isdisabled (Register 4Bit5=0),itispossible toconnect VDD_SEC_REF toGND.5PinConfiguration andFunctions\nRGZ Package\n48-Pin VQFN\n(Top View)\nPinFunctions\nPIN\nI/O TYPE DESCRIPTION\nNAME NO.\nPRI_REFP 8 Input Universal Primary Reference Input +\nPRI_REFN 9 Input Universal Primary Reference Input –\nVDD_PRI_REF 7 PWR AnalogSupply pinforreference inputs tosetbetween 1.8V,2.5V,or3.3V,\norconnected toVDD_SEC_REF.\nSEC_REFP 11 Input Universal Secondary Reference Input +\nSEC_REFN 12 Input Universal Secondary Reference Input –\nVDD_SEC_REF 10 PWR AnalogSupply pinforreference inputs tosetbetween 1.8V,2.5V,or3.3V,\norconnected toVDD_PRI_REF(1).\nREF_SEL 6 InputLVCMOS\nwith 50-kΩpullupManual Reference Selection MUX forPLL. InSPIorI2Cmode the\nreference selection isalso controlled through Register 4bit\n12.REF_SEL =0(≤VIL):selects PRI_REFREF_SEL =1(≥VIH):\nselects SEC_REF (when Reg 4.12 =1).See Table 5fordetail.\nELF 41 Output Analog External loop filter pinforPLL\nY0_P 14 Output Universal Output 0Positive Pin\nY0_N 15 Output Universal Output 0Negative Pin\nY1_P 17 Output Universal Output 1Positive Pin\nY1_N 16 Output Universal Output 1Negative Pin\n5CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O TYPE DESCRIPTION\nNAME NO.\nVDD_Y0_Y1\n(2pins)13,18 PWR Analog Supply pinforoutputs 0,1tosetbetween 1.8V,2.5V,or3.3V\nY2_P 20 Output Universal Output 2Positive Pin\nY2_N 21 Output Universal Output 2Negative Pin\nY3_P 23 Output Universal Output 3Positive Pin\nY3_N 22 Output Universal Output 3Negative Pin\nVDD_Y2_Y3\n(2pins)19,24 PWR Analog Supply pinforoutputs 2,3tosetbetween 1.8V,2.5V,or3.3V\nY4_P 26 Output Universal Output 4Positive Pin\nY4_N 25 Output Universal Output 4Negative Pin\nVDD_Y4 27 PWR Analog Supply pinforoutput 4tosetbetween 1.8V,2.5V,or3.3V\nY5_P 29 Output Universal Output 5Positive Pin\nY5_N 28 Output Universal Output 5Negative Pin\nVDD_Y5 30 PWR Analog Supply pinforoutput 5tosetbetween 1.8V,2.5V,or3.3V\nY6_P 32 Output Universal Output 6Positive Pin\nY6_N 33 Output Universal Output 6Negative Pin\nVDD_Y6 31 PWR Analog Supply pinforoutput 6tosetbetween 1.8V,2.5V,or3.3V\nY7_P 35 Output Universal Output 7Positive Pin\nY7_N 36 Output Universal Output 7Negative Pin\nVDD_Y7 34 PWR Analog Supply pinforoutput 7tosetbetween 1.8V,2.5V,or3.3V\nVDD_VCO 39 PWR AnalogAnalog power supply forPLL/VCO; This pinissensitive topower\nsupply noise; Thesupply ofthispinandtheVDD_PLL2 supply pin\ncanbecombined asthey areboth analog andsensitive supplies;\nVDD_PLL1 37 PWR Analog Analog Power Supply Connections\nVDD_PLL2 38 PWR AnalogAnalog Power Supply Connections; This pinissensitive topower\nsupply noise; Thesupply ofVDD_PLL2 andVDD_VCO canbe\ncombined asthese pins areboth power-sensitive, analog supply pins\nDVDD 48 PWR AnalogDigital Power Supply Connections; This isalso thereference supply\nvoltage forallcontrol inputs andmust match theexpected input\nsignal swing ofcontrol inputs.\nGND PAD PWR Analog Power Supply Ground andThermal Pad\nSTATUS0 46 Output LVCMOS Status pin0(see Table 12fordetails)\nSTATUS1/PIN0 45Output and\nInputLVCMOS\nnopullresistorSTATUS1: Status pininSPI/I2Cmodes. Fordetails, seeTable 10for\npinmodes andTable 12forstatus mode. PIN0: Control pin0inpin\nmode.\nSI_MODE1 47 InputLVCMOS\nwith 50-kΩpullupSerial Interface Mode orPinmode selection. SI_MODE[1:0]=00: SPI\nmode; SI_MODE[1:0]=01: I2Cmode; SI_MODE[1:0]=10: PinMode\n(Noserial programming); SI_MODE[1:0]=11: RESERVED\nSI_MODE0 1LVCMOS\nwith 50-kΩ\npulldown\nSDI/SDA/PIN1 2 I/OLVCMOS in\nOpen drain out\nLVCMOS in\nnopullresistorSDI: SPISerial Data Input SDA: I2CSerial Data (Read/Write\nbidirectional), open-drain output; requires apullup resistor inI2C\nmode; PIN1: Control pin1inpinmode\nSDO/AD0/PIN2 3 Output/InputLVCMOS out\nLVCMOS in\nLVCMOS in\nnopullresistorSDO: SPISerial Data AD0: I2CAddress Offset Bit0input; PIN2:\nControl pin2inpinmode\nSCS/AD1/PIN 3 4 InputLVCMOS nopull\nresistorSCS: SPILatch EnableAD1: I2CAddress Offset Bit1input; PIN3:\nControl pin3inpinmode\nSCL/PIN4 5 InputLVCMOS nopull\nresistorSCL: SPI/I2CClockPIN4: Control pin4inpinmode\n6CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O TYPE DESCRIPTION\nNAME NO.\n(2) Note: thedevice cannot beprogrammed inI2Cwhile RESETN isheld low.RESETN/PWR 44 InputLVCMOS\nwith 50-kΩpullupInSPI/I2Cprogramming mode, external RESETN signal (active low).\nRESETN =VIL:device inreset (registers values areretained)\nRESETN =VIH:device active. Thedevice canbeprogrammed\nthrough SPIwhile RESETN isheld low(this isuseful toavoid any\nfalse output frequencies atpower up).(2)\nInPinmode thispincontrols device core andI/Osupply voltage\nsetting. 0=1.8V,1=2.5/3.3 Vforthedevice core andI/Opower\nsupply voltage. Inpinmode, itisnotpossible tomixandmatch the\nsupplies. Allsupplies should either be1.8Vor2.5/3.3 V.\nREG_CAP 40 Output AnalogRegulator Capacitor; connect a10-µFcapwith ESR below 1Ωto\nGND atfrequencies above 100kHz\nPDN 43 InputLVCMOS\nwith 50-kΩpullupPower Down Active low. When PDN =VIHisnormal operation.\nWhen PDN =VIL,thedevice isdisabled andcurrent consumption\nminimized. Exiting power down resets theentire device anddefaults\nallregisters. Itisrecommended toconnect acapacitor toGND to\nhold thedevice inpower-down until thedigital andPLL related\npower supplies arestable. See section onpower down inthe\napplication section.\nSYNCN 42 InputLVCMOS\nwith 50-kΩpullupActive low. Device outputs aresynchronized onalow-to-high\ntransition ontheSYNCN pin.SYNCN held lowdisables alloutputs.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVDD_PRI, VDD_SEC,\nVDD_Yx_Yy,\nVDD_PLL[2:1], DVDDSupply voltage –0.5 4.6 V\nVIN Input voltage forCMOS control inputs –0.54.6\nAND\nVDVDD +0.5V\nInput voltage forPRI/SEC inputs4.6\nAND\nVVDDPRI.SEC +\n0.5V\nVOUT Output voltage –0.5 VYxYy+0.5 V\nIIN Input current 20 mA\nIOUT Output current 50 mA\nTJ Junction temperature 125 °C\nTstg Storage temperature –65 150 °C\n(1) Electrostatic discharge (ESD) tomeasure device sensitivity andimmunity todamage caused byassembly lineelectrostatic discharges in\ntothedevice.\n(2) Level listed above isthepassing level perANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that500-V HBM allows safe\nmanufacturing with astandard ESD control process.\n(3) Level listed above isthepassing level perEIA-JEDEC JESD22-C101. JEDEC document JEP157 states that250-V CDM allows safe\nmanufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nVESD(1)Electrostatic dischargeHuman Body Model (HBM) ESD Stress Voltage(2)±2000\nV\nCharged Device Model (CDM) ESD Stress Voltage(3)±500\n7CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) Forfastpower upramps under 50msandwhen allsupply pins aredriven from thesame power supply source, PDN canbeleftfloating.\nForslower power-up ramps orifsupply pins aresequenced with uncertain time delays, PDN needs tobeheld lowuntil DVDD,\nVDD_PLLx, andVDD_PRI/SEC reach atleast 1.45-V supply voltage. See application section onmixing power supplies andparticularly\nFigure 59fordetails.6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVDD_Yx_Yy Output supply voltage 1.71 1.8/2.5/3.3 3.465 V\nVDD_PLL1,\nVDD_PLL2Core analog supply voltage 1.71 1.8/2.5/3.3 3.465 V\nDVDD Core digital supply voltage 1.71 1.8/2.5/3.3 3.465 V\nVDD_PRI,\nVDD_SECReference input supply voltage 1.71 1.8/2.5/3.3 3.465 V\nΔVDD/ΔtVDD power-up ramp time (0to3.3V)PDN leftopen,\nallVDD tight together PDN low-high isdelayed(1) 50<tPDN ms\nTA Ambient Temperature –40 85 °C\nSDA andSCL inI2CMode (SI_MODE[1:0] =01)\nVI Input voltageDVDD =1.8V –0.5 2.45 V\nDVDD =3.3V –0.5 3.965 V\ndR Data rate100\n400kbps\nVIH High-level input voltage 0.7×DVDD V\nVIL Low-level input voltage 0.3×DVDD V\nCBUS_I2C Total capacitive load foreach busline 400 pF\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report.\n(2) Thepackage thermal resistance iscalculated inaccordance with JESD 51andJEDEC2S2P (high-k board).\n(3) Connected toGND with 36thermal vias (0.3-mm diameter).\n(4)θJB(junction toboard) isused fortheVQFN package, themain heat flow isfrom thejunction totheGND padoftheVQFN.6.4 Thermal Information, Airflow =0LFM(1)(2)(3)(4)\nTHERMAL METRIC(1)CDCM6208\nUNIT RGZ (VQFN)\n48PINS\nRθJA Junction-to-ambient thermal resistance 30.27 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 16.58 °C/W\nRθJB Junction-to-board thermal resistance 6.83 °C/W\nψJT Junction-to-top characterization parameter 0.23 °C/W\nψJB Junction-to-board characterization parameter 6.8 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.06 °C/W\n8CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report.\n(2) Thepackage thermal resistance iscalculated inaccordance with JESD 51andJEDEC2S2P (high-k board).\n(3) Connected toGND with 36thermal vias (0.3-mm diameter).\n(4)θJB(junction toboard) isused fortheVQFN package, themain heat flow isfrom thejunction totheGND padoftheVQFN.6.5 Thermal Information, Airflow =150LFM(1)(2)(3)(4)\nTHERMAL METRIC(1)CDCM6208\nUNIT RGZ (VQFN)\n48PINS\nRθJA Junction-to-ambient thermal resistance 21.8 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance — °C/W\nRθJB Junction-to-board thermal resistance 6.61 °C/W\nψJT Junction-to-top characterization parameter 0.37 °C/W\nψJB Junction-to-board characterization parameter — °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.06 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report.\n(2) Thepackage thermal resistance iscalculated inaccordance with JESD 51andJEDEC2S2P (high-k board).\n(3) Connected toGND with 36thermal vias (0.3-mm diameter).\n(4)θJB(junction toboard) isused fortheVQFN package, themain heat flow isfrom thejunction totheGND padoftheVQFN.6.6 Thermal Information, Airflow =250LFM(1)(2)(3)(4)\nTHERMAL METRIC(1)CDCM6208\nUNIT RGZ (VQFN)\n48PINS\nRθJA Junction-to-ambient thermal resistance 19.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance — °C/W\nRθJB Junction-to-board thermal resistance 6.6 °C/W\nψJT Junction-to-top characterization parameter 0.45 °C/W\nψJB Junction-to-board characterization parameter — °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.06 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report.\n(2) Thepackage thermal resistance iscalculated inaccordance with JESD 51andJEDEC2S2P (high-k board).\n(3) Connected toGND with 36thermal vias (0.3-mm diameter).\n(4)θJB(junction toboard) isused fortheVQFN package, themain heat flow isfrom thejunction totheGND padoftheVQFN.6.7 Thermal Information, Airflow =500LFM(1)(2)(3)(4)\nTHERMAL METRIC(1)CDCM6208\nUNIT RGZ (VQFN)\n48PINS\nRθJA Junction-to-ambient thermal resistance 17.7 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance — °C/W\nRθJB Junction-to-board thermal resistance 6.58 °C/W\nψJT Junction-to-top characterization parameter 0.58 °C/W\nψJB Junction-to-board characterization parameter — °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 1.05 °C/W\n9CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated6.8 Single-Ended Input Characteristics (SI_MODE[1:0], SDI/SDA/PIN1, SCL/PIN4,\nSDO/ADD0/PIN2, SCS/ADD1/PIN3, STATUS1/PIN0, RESETN/PWR, PDN, SYNCN, REF_SEL)\nDVDD =1.71 Vto1.89 V,2.375 Vto2.625 V,3.135 Vto3.465 V,TA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIH Input high voltage0.8×\nDVDDV\nVIL Input lowvoltage0.2×\nDVDDV\nIIH Input high currentDVDD =3.465V, VIH=3.465 V\n(pullup resistor excluded)30 µA\nIIL Input lowcurrent DVDD =3.465V, VIL=0V –30 µA\nΔV/ΔTPDN, RESETN, SYNCN, REF_SEL\ninput edge rate20% –80% 0.75 V/ns\nminPulsePDN, RESETN, SYNCN lowpulse\ntotrigger proper device reset10 ns\nCIN Input capacitance 2.25 pF\nRESETN, PWR, SYNCN, PDN, REF_SEL, SI_MODE[1:0]\nR Input pullup andpulldown resistor 35 50 65 kΩ\nSDA andSCL inI2CMode (SI_MODE[1:0]=01)\nVHYS_I2C Input hysteresisDVDD =1.8V 0.1VDVDD V\nDVDD =2.5/3.3 V0.05\nVDVDDV\nIH High-level input current VI=DVDD –5 5 µA\nVOL Output lowvoltage IOL=3mA0.2×\nDVDDV\nCIN Input capacitance pin 5 pF\n6.9 Single-Ended Input Characteristics (PRI_REF, SEC_REF)\nVDD_PRI, VDD_SEC =1.71 Vto1.89 V,2.375 Vto2.625 V,3.135 Vto3.465 V,TA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfINReference andbypass input\nfrequencyVDD_PRI/SEC =1.8V 0.008 200 MHz\nVDD_PRI/SEC =3.3V 0.008 250 MHz\nVIH Input high voltage0.8×\nVDD_PRI/\nVDD_SECV\nVIL Input lowvoltage0.2×\nVDD_PRI/\nVDD_SECV\nVHYST Input hysteresis 20 65 150 mV\nIIH Input high currentVDD_PRI/VDD_SEC =3.465 V,VIH\n=3.465 V30 µA\nIIL Input lowcurrentVDD_PRI/VDD_SEC =3.465 V,VIL\n=0V–30 µA\nΔV/ΔT Reference input edge rate 20% –80% 0.75 V/ns\nIDC SE Reference input duty cyclefPRI≤200MHz 40% 60%\n200≤fPRI≤250MHz 43% 60%\nCIN Input capacitance 2.25 pF\n10CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated6.10 Differential Input Characteristics (PRI_REF, SEC_REF)\nVDD_PRI, VDD_SEC =1.71 Vto1.89 V,2.375 Vto2.625 V,3.135 Vto3.465 V,TA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfINReference andbypass input\nfrequency0.008 250 MHz\nVIDifferential input voltage swing,\npeak-to-peakVDD_PRI/SEC =2.5/3.3 V 0.2 1.6 VPP\nVDD_PRI/SEC =1.8V 0.2 1 VPP\nVICM Input common-mode voltage CML input signaling, R4[7:6] =00VDD_PRI/\nVDD_SEC\n-0.4VDD_PRI/\nVDD_SEC\n-0.1V\nVICM Input common-mode voltageLVDS, VDD_PRI/SEC\n=1.8/2.5/3.3 V,\nR4[7:6] =01,R4.1 =d.c.,\nR4.0 =d.c.0.8 1.2 1.5 V\nVHYST Input hysteresisLVDS (Q4[7:6,4:3] =01) 15 65 mVpp\nCML (Q4[7:6,4:3] =00) 20 85 mVpp\nIIH Input high currentVDD_PRI/SEC =3.465 V,\nVIH=3.465 V30 µA\nIIL Input lowcurrent VDD_PRI/SEC =3.465V, VIL=0V –30 µA\nΔV/ΔT Reference input edge rate 20% –80% 0.75 V/ns\nIDC DIFF Reference input duty cycle 30% 70%\nCIN Input capacitance 2.7 pF\n(1) Verified with crystals specified foraload capacitance ofCL=8pF,thePCB related capacitive load was estimated tobe2.3pF,and\ncompleted with aload capacitors of4pFoneach crystal pinconnected toGND. XTALs tested: NX3225GA 10MHz EXS00A-CG02813\nCRG, NX3225GA 19.44MHz EXS00A-CG02810 CRG, NX3225GA 25MHz EXS00A-CG02811 CRG, andNX3225GA 30.72MHz\nEXS00A-CG02812 CRG.\n(2) For30.73 MHz to50MHz, TIrecommends toverify sufficient negative resistance andinitial frequency accuracy with thecrystal vendor.\nThe50-MHz usecase was verified with aNX3225GA 50MHz EXS00A-CG02814 CRG. Tomeet aminimum frequency error, thebest\nchoice oftheXTAL was onewith CL=7pFinstead ofCL=8pF.\n(3) With NX3225GA_10M themeasured remaining negative resistance ontheEVM is6430Ω(43xmargin)\n(4) With NX3225GA_25M themeasured remaining negative resistance ontheEVM is1740Ω(25xmargin)\n(5) With NX3225GA_50M themeasured remaining negative resistance ontheEVM is350Ω(11xmargin)\n(6) Maximum drive level measured was 145µW;XTAL should atleast tolerate 200µW6.11 Crystal Input Characteristics (SEC_REF)\nVDD_SEC =1.71 to1.89 V,2.375 Vto2.625 V,3.135 Vto3.465 V,TA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nMode ofoscillation Fundamental\nFrequencySee note(1)10 30.72 MHz\nSee note(2)30.73 50 MHz\nEquivalent Series Resistance (ESR)10MHz 150(3)\nΩ 25MHz 70(4)\n50MHz 30(5)\nOn-chip load capacitance1.8-V /3.3-V SEC_REFP 3.5 4.5 5.5\npF 1.8-V SEC_REFN 5.5 7.25 8.5\n3.3-V SEC_REFN 6.5 7.34 8.5\nDrive level See note(6)200 µW\n11CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated6.12 Single-Ended Output Characteristics (STATUS1, STATUS0, SDO, SDA)\nVDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO =1.71 Vto1.89 V,2.375 Vto2.625 V,3.135 Vto3.465\nV;TA=–40°Cto85°C(Output load capacitance 10pFunless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOH Output high voltageStatus 1,Status 0,andSDO only;\nSDA isopen drain andrelies on\nexternal pullup forhigh output; IOH=\n1mA0.8×\nDVDDV\nVOL Output lowvoltage IOL=1mA0.2×\nDVDDV\nVslew Output slew rate 30% –70% 0.5 V/ns\nIOZH 3-state output high current DVDD =3.465 V,VIH=3.465 V 5 µA\nIOZL 3-state output lowcurrent DVDD =3.465 V,VIL=0V –5 µA\ntLOS Status loss ofsignal detection time LOS_REFfvco 1 2 1/fPFD\ntLOCK Status PLL lock detection timeDetect lock 2304\n1/fPFDDetect unlock 512\n6.13 PLL Characteristics\nVDD_PLLx, VDD_VCO =1.71 Vto1.89 V,2.375 Vto2.625 V,3.135 Vto3.465 V,TA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfVCO VCO frequency rangeV1 2.39 2.55\nGHz\nV2 2.94 3.13\nKVCO VCO gainV1,2.39 GHz 178\nMHz/VV1,2.50 GHz 204\nV1,2.55 GHz 213\nV2,2.94 GHz 236\nV2,3.00 GHz 250\nV2,3.13 GHz 283\nfPFD PFD input frequency 0.008 100 MHz\nICP-LHigh impedance mode charge pump\nleakage±700 nA\nfFOM Estimated PLL figure ofmerit (FOM)Measured in-band phase noise at\ntheVCO output minus 20log(N-\ndivider) attheflatregion–224 dBc/Hz\ntSTARTUP Start-up time (see Figure 60)Power supply ramp time of1ms from\n0Vto1.7V,final frequency\naccuracy of10ppm, fPFD=25MHz,\nCDCM6208 pinmode usecase #2,\nCPDN_to_GND =22nF\nwith PRIinput signal 12.8 ms\nwith NDK 25MHz crystal 12.85 ms\n12CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) TheUser \'sGUI calculates exact frequency error. Itisafixed, static offset. Ifthedesired output target frequency iswith theexact reach\nofamultiple 1over 220,theactual output frequency error is0.\nNote: InLVCMOS Mode, positive andnegative outputs areinphase.6.14 LVCMOS Output Characteristics\nVDD_Yx_Yy =1.71 Vto1.89V, 2.375 Vto2.625 V,3.135 Vto3.465 V,TA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT-F Output frequencyFract outdivVDD_Yx_Yy =2.5/3.3 V 0.78 250\nMHz Integer outdivVDD_Yx_Yy =2.5/3.3 V 1.55 250\nIntorfracoutdivVDD_Yx_Yy =1.8V 0.78/1.5 200\nfACC-F Output frequency error(1)Fractional output divider –1 1 ppm\nVOHOutput high voltage (normal\nmode)VDD_Yx =mintomax,\nIOH=-1mA0.8×\nVDD_Y\nx_YyV\nVOLOutput lowvoltage (normal\nmode)VDD_Yx =mintomax,\nIOL=100µA0.2×\nVDD_Y\nx_YyV\nVOHOutput high voltage (slow\nmode)VDD_Yx =mintomax,\nIOH=-100 µA0.7×\nVDD_Y\nx_YyV\nVOLOutput lowvoltage (slow\nmode)VDD_Yx =mintomax,\nIOL=100µA0.3×\nVDD_Y\nx_YyV\nIOH Output high currentVOUT=VDD_Yx_Yy/2\nNormal mode –50 –8 mA\nSlow mode –45 –5 mA\nIOL Output lowcurrentVOUT=VDD_Yx_Yy/2\nNormal mode 10 55 mA\nSlow mode 5 40 mA\ntSLEW-RATE-NOutput rise/fall slew rate\n(normal mode)20% to80%, VDD_Yx_Yy =2.5/3.3 V,CL=5pF 5.37 V/ns\nOutput rise/fall slew rate\n(normal mode)20% to80%, VDD_Yx_Yy =1.8V,CL=5pF 2.62 V/ns\ntSLEW-RATE-SOutput rise/fall slew rate\n(slow mode)20% to80%, VDD_Yx_Yy =2.5/3.3 V,CL=5pF 4.17 V/ns\nOutput rise/fall slew rate\n(slow mode)20% to80%, VDD_Yx_Yy =1.8V,CL=5pF 1.46 V/ns\nPN-floor Phase noise floor fOUT=122.88 MHz –159.5 154 dBc/Hz\nODC Output duty cycle Notinbypass mode 45% 55%\nROUT Output impedance VOUT=VDD_Yx/2Normal mode 30 50 90\nΩ\nSlow mode 45 74 130\n13CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated6.15 LVPECL (High-Swing CML) Output Characteristics\nVDD_Yx_Yy =1.71 Vto3.465 V,VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO =1.71 Vto1.89 V,2.375 Vto2.625\nV,3.135 Vto3.465 V,TA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT-I Output frequency Integer Output DividerCDCM6208V1 1.55 800\nMHz\nCDCM6208V2 1.91 800\nVCM-DCOutput DC-coupled common-\nmode voltageDCcoupled with 50-Ωexternal termination to\nVDD_Yx_YyVDD_Yx_Yy –0.4 V\n|VOD| Differential output voltage100-Ωdiffload ACcoupling (see Figure 12),\nfOUT≤250MHz\n1.71 V≤VDD_Yx_Yy ≤1.89 V 0.45 0.75 1.12 V\n2.375 V≤VDD_Yx_Yy ≤3.465 V 0.6 0.8 1.12 V\n100-Ωdiffload ACcoupling (see Figure 12),fOUT≥\n250\n1.71 V≤VDD_Yx_Yy ≤1.89 V 0.73 V\n2.375 V≤VDD_Yx_Yy ≤3.465 V 0.55 0.75 1.12 V\nVOUTDifferential output peak-to-\npeak voltage2×\n|VOD|V\ntR/tF Output rise/fall time±200mVaround crossing point 109 217 ps\n20% to80% VOD 211 ps\ntslew Output rise/fall slew rate 3.7 5.1 7.3 V/ns\nPN-floor Phase noise floor VDD_Yx_Yy =3.3V(see Figure 54) –161.4 –155.8 dBc/Hz\nODC Output duty cycle Notinbypass mode 47.5% 52.5%\nROUT Output impedance Measured from pintoVDD_Yx_Yy 50 Ω\n6.16 CML Output Characteristics\nVDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO =1.71 Vto1.89 V,2.375V to2.625 V,3.135 Vto3.465\nV,TA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT-I Output frequency Integer output dividerV1 1.55 800\nMHz\nV2 1.91 800\nVCM-ACOutput AC-coupled common-\nmode voltageAC-coupled with 50-Ωreceiver terminationVDD_Yx_Yy –\n0.46V\nVCM-DCOutput DC-coupled common-\nmode voltageDC-coupled with 50-Ωon-chip termination to\nVDD_Yx_YyVDD_Yx_Yy –\n0.2V\n|VOD| Differential output voltage 100-Ωdiffload ACcoupling (see Figure 12) 0.3 0.45 0.58 V\nVOUTDifferential output peak-to-\npeak voltage2×|V\nOD|V\ntR/tF Output rise/fall time 20% to80%VDDYx =1.8V 100 151 300 ps\nVDDYx =2.5V/3.3 V 100 143 200 ps\nPN-floorPhase noise floor at>5-Hz\noffsetfOUT=122.88 MHzVDD_Yx_Yy =1.8V –161.2- –155.8 dBc/Hz\nVDD_Yx_Yy =3.3V 161.2 –153.8 dBc/Hz\nODC Output duty cycle Notinbypass mode 47.5% 52.5%\nROUT Output impedance Measured from pintoVDD_Yx_Yy 50 Ω\n14CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) TheUser \'sGUI calculates exact frequency error. Itisafixed, static offset. Ifthedesired output target frequency iswith theexact reach\nofamultiple of1over 220,theactual output frequency error is0.6.17 LVDS (Low-Power CML) Output Characteristics\nVDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO =1.71 Vto1.89 V,2.375 Vto2.625 V,3.135 Vto3.465\nV,TA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT-I Output frequency Integer output dividerCDCM6208V1 1.55 400\nMHz\nCDCM6208V2 1.91 400\nfOUT-F Output frequency Fractional output divider 0.78 400 MHz\nfACC-F Output frequency error(1)Fractional output divider –1 1 ppm\nVCM-ACOutput AC-coupled common-\nmode voltageAC-coupled with 50-Ωreceiver terminationVDD_Yx_Yy –\n0.76V\nVCM-DCOutput DC-coupled common-\nmode voltageDC-coupled with 50-Ωon-chip termination to\nVDD_Yx_YyVDD_Yx_Yy –\n0.13V\n|VOD| Differential output voltage 100-Ωdiffload ACcoupling (see Figure 12) 0.247 0.34 0.454 V\nVOUTDifferential output peak-to-\npeak voltage2×\n|VOD|V\ntR/tF Output rise/fall time ±100mVaround crossing point 300 ps\nPN-floor Phase noise floor fOUT=122.88 MHzVDD_Yx =1.8V –159.3 –154.5 dBc/Hz\nVDD_Yx =2.5/3.3 V –159.1 –154.9 dBc/Hz\nODC Output duty cycle Notinbypass modeY[3:0] 47.5% 52.5%\nY[7:4] 45% 55%\nROUT Output impedance Measured from pintoVDD_Yx_Yy 167 Ω\n(1) TheUser \'sGUI calculates exact frequency error. Itisafixed, static offset. Ifthedesired output target frequency iswith theexact reach\nofa½20multiple, theactual output frequency error is0.6.18 HCSL Output Characteristics\nVDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO =1.71 to1.89 V,2.375 Vto2.625 V,3.135 Vto3.465 V,\nTA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nfOUT-I Output frequency Integer output dividerV1 1.55 400\nMHz\nV2 1.91 400\nfOUT-F Output frequency Fractional output divider 0.78 400 MHz\nfACC-F Output frequency error(1)Fractional output divider –1 1 ppm\nVCMOutput common-mode\nvoltageVDD_Yx_Yy =2.5/3.3 V 0.2 0.34 0.55 V\nVDD_Yx_Yy =1.8V 0.2 0.33 0.55 V\n|VOD| Differential output voltage VDD_Yx_Yy =2.5/3.3 V; 0.4 0.67 1 V\n|VOD| Differential output voltage VDD_Yx_Yy =1.8V 0.4 0.65 1 V\nVOUTDifferential output peak-to-\npeak voltageVDD_Yx_Yy =2.5/3.3 V 1 2.1 V\nDifferential output peak-to-\npeak voltageVDD_Yx_Yy =1.8V2×\n|VOD|V\ntR/tF Output rise/fall timeMeasured from VDIFF=–100mVtoVDIFF=+100mV,\nVDD_Yx_Yy =2.5/3.3 V100 167 250 ps\ntR/tF Output rise/fall timeMeasured from VDIFF=–100mVtoVDIFF=+100 mV,\nVDD_Yx_Yy =1.8V120 192 295 ps\nPN-floor Phase noise floor fOUT=122.88 MHzVDD_Yx_Yy =1.8V –158.8 –153 dBc/Hz\nVDD_Yx =2.5/3.3 V –157.6 –153 dBc/Hz\nODC Output duty cycle Notinbypass mode 45% 55%\n15CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) SYNC istoggled 10,000 times foreach device. Test isrepeated over process voltage andtemperature (PVT).6.19 Output Skew andSync toOutput Propagation Delay Characteristics\nVDD_Yx_Yy =1.71 to1.89 V,2.375 Vto2.625 V,3.135V to3.465 V,TA=–40°Cto85°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPD-PSPropagation delay SYNCN↑\ntooutput toggling highV1:fVCO=2.5GHzPS_A=4 9 10.5 11 1/fPS_A\nPS_A=5 9 10.2 11 1/fPS_A\nPS_A=6 9 10.0 11 1/fPS_A\nV2:fVCO=3GHzPS_A=4 10 10.9 12 1/fPS_A\nPS_A=5 9 10.5 11 1/fPS_A\nPS_A=6 9 10.2 11 1/fPS_A\nΔtPD-PSPart-to-part propagation\ndelay variation SYNCN↑to\noutput toggling high(1)Fixed supply voltage, temp, anddevice setting(1)0 11/fPS_A\nOUTPUT SKEW –ALL OUTPUTS USE IDENTICAL OUTPUT SIGNALING, INTEGER DIVIDERS ONLY; PS_A =PS_B =6,OUTDIV =4\ntSK,LVDS Skew between Y[7:4] LVDS Y[7:4] =LVDS 40 ps\ntSK,LVDS Skew between Y[3:0] LVDS Y[3:0] =LVDS 40 ps\ntSK,LVDS Skew between Y[7:0] LVDS Y[7:0] =LVDS 80 ps\ntSK,CML Skew between Y[3:0] CML Y[3:0] =CML 40 ps\ntSK,PECL Skew between Y[3:0] PECL Y[3:0] =LVPECL 40 ps\ntSK,HCSL Skew between Y[7:4] HCSL Y[7:4] =HCSL 40 ps\ntSK,SE Skew between Y[7:4] CMOS Y[7:4] =CMOS 50 ps\nOUTPUT SKEW -MIXED SIGNAL OUTPUT CONFIGURATION, INTEGER DIVIDERS ONLY; PS_A =PS_B =6,OUTDIV =4\ntSK,CMOS-LVDSSkew between Y[7:4] LVDS\nandCMOS mixedY[4] =CMOS, Y[7:5] =LVDS 2.5 ns\ntSK,CMOS-PECLSkew between Y[7:0] CMOS\nandLVPECL mixedY[7:4] =CMOS, Y[3:0] =LVPECL 2.5 ns\ntSK,PECL-LVDSSkew between Y[3:0]\nLVPECL andLVDS mixedY[0] =LVPECL, Y[3:1] =LVDS 120 ps\ntSK,PECL-CMLSkew between Y[3:0]\nLVPECL andCML mixedY[0] =LVPECL, Y[3:1] =CML 40 ps\ntSK,LVDS-PECLSkew between Y[7:0] LVDS\nandLVPECL mixedY[7:4] =LVDS, Y[3:0] =LVPECL 180 ps\ntSK,LVDS-HCSLSkew between Y[7:4] LVDS\nandHCSL mixedY[4] =LVDS, Y[7:5] =HCSL 250 ps\nOUTPUT SKEW -USING FRACTIONAL OUTPUT DIVISION; PS_A =PS_B =6,OUTDIV =3.125\ntSK,DIFF, fracSkew between Y[7:4] LVDS\nusing allfractional divider\nwith thesame divider settingY[7:4] =LVDS 200 ps\n16CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated6.20 Device Individual Block Current Consumption\nVDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO =1.8V,2.5V,or3.3V,TA=–40°Cto85°C,Output\nTypes =LVPECL/CML/LVDS/LVCMOS/HCSL\nBLOCK CONDITION TYPICAL CURRENT CONSUMPTION (mA)\nCore CDCM6208 Core, active mode, PS_A =PS_B =4 75\nOutput BufferCML output, AC-coupled with 100-Ωdiffload 24.25\nLVPECL, AC-coupled with 100-Ωdiffload 40\nLVCMOS output, transient, \'CL\'load, \'f\'MHz output\nfrequency, \'V\'output swing1.8+VxfOUTx(CL+12x10-12)x103\nLVDS output, AC-coupled with 100-Ωdiffload 19.7\nHCSL output, 50-Ωload toGND oneach output pin 31\nOutput Divide CircuitryInteger Divider Bypass (Divide =1) 3\nInteger Divide Enabled, Divide >1 8\nFractional Divider Enabled 12\nadditional current when PS_A differs from PS_B 15\nTotal Device, CDCM6208Device Settings (V2)\n1.PRIinput enabled, settoLVDS mode\n2.SEC input XTAL\n3.Input bypass off,PRIonly sent toPLL\n4.Reference clock 30.72 MHz\n5.PRIinput divider setto1\n6.Reference input divider setto1\n7.Charge Pump Current =2.5mA\n8.VCO Frequency =3.072 GHz\n9.PS_A =PS_B divider ration =4\n10.Feedback divider ratio =25\n11.Output divider ratio =5\n12.Fractional divider pre-divider =2\n13.Fractional divider core input frequency =384MHz\n14.Fractional divider value =3.84, 5.76, 3.072, 7.68\n15.CML outputs selected forCH0-3 (153.6 MHz)\nLVDS outputs selected forCH4-7 (100 MHz, 66.66 MHz,\n125MHz, 50MHz)(excl. Itermination_resistors )\n(1.8V:251mA\n2.5V:254mA\n3.3V:257mA)\n(incl. Itermination_resistors )\n(1.8V:310mA\n2.5V:313mA\n3.3V:316mA)\nTotal Device, CDCM6208 Power Down (PDN =\'0\') 0.35\nHelpful Note: The CDCM6208 User GUI does anexcellent jobestimating thetotal device current consumption\nbased ontheactual device configuration. Therefore, TIrecommends using theGUI toestimate device power\nconsumption.\nTheindividual supply pincurrent consumption forPinmode P23 was measured tocome outthefollowing:\nTable 1.Individual Supplies Measured\nY0-1 Y2-3 Y4 Y5 Y6 Y7SEC\n(VSEC=1.8V)SEC\n(VSEC=2.5V)PRI PLL1 PLL2 VCO DVDD TotalCustomer EVMPWR PIN39=GND\nVPRI=1.8V\nVOUT=1.8V61mA 40mA 21mA 29mA 30mA 31mA 12mA 70mA 1.5mA295.5\nmA\n17CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated6.21 Worst Case Current Consumption\nVDD_Yx_Yy, VDD_PRI, VDD_SEC, VDD_PLLx, DVDD, VDD_VCO =3.45 V,TA=T-40 °Cto85°C,Output Types =\nmaximum swing, allblocks including duty cycle correction andfractional divider enabled andoperating atmaximum operation\nBLOCK CONDITION CURRENT CONSUMPTION TYP /MAX\nTotal Device, CDCM6208Allconditions over PVT, AC-coupled outputs with all\noutputs terminated, device configuration:\nDevice Settings (V2)\n1.PRIinput enabled, settoLVDS mode\n2.SEC input XTAL\n3.Input bypass off,PRIonly sent toPLL\n4.Reference clock 30.72 MHz\n5.PRIinput divider setto1\n6.Reference input divider setto1\n7.Charge Pump Current =2.5mA\n8.VCO Frequency =3.072 GHz\n9.PS_A =PS_B divider ration =4\n10.Feedback divider ratio =25\n11.Output divider ratio =5\n12.Fractional divider pre-divider =2\n13.Fractional divider core input frequency =384\nMHz\n14.Fractional divider value =3.84, 5.76, 3.072, 7.68\n15.CML outputs selected forCH0-3 (153.6 MHz)\nLVDS outputs selected forCH4-7 (100MHz, 66.66\nMHz, 125MHz, 50MHz)1.8V:310mA/+21% (excl term)\n3.3V:318mA/+21% (excl term)\n(1) TheI2Cmaster must internally provide ahold time ofatleast 300nsfortheSDA signal tobridge theundefined region ofthefalling edge\nofSCL.6.22 Timing Requirements, I2CTiming\nPARAMETER STANDARD MODE FAST MODE UNIT\nMIN MAX MIN MAX\nfSCL SCL clock frequency 0 100 0 400 kHz\ntsu(START) START setup time (SCL high before SDA\nlow)4.7 0.6 μs\nth(START) START hold time (SCL lowafter SDA low) 4 0.6 μs\ntw(SCLL) SCL Low-pulse duration 4.7 1.3 μs\ntw(SCLH) SCL High-pulse duration 4 0.6 μs\nth(SDA) SDA hold time (SDA valid after SCL low) 0(1)3.45 0 0.9 μs\ntsu(SDA) SDA setup time 250 100 ns\ntr-in SCL /SDA input risetime 1000 300 ns\ntf-in SCL /SDA input falltime 300 300 ns\ntf-out SDA output falltime from VIHmintoVILmax\nwith abuscapacitance from 10pFto400pF250 250 ns\ntsu(STOP) STOP setup time 4 0.6 μs\ntBUS Busfreetime between aSTOP andSTART\ncondition4.7 1.3 μs\ntglitch_filter Pulse width ofspikes suppressed bythe\ninput glitch filter75 300 75 300 ns\nSTOP~~START STOP\n~~\n~~~~~~tBUStSU(START)\nSDASCL\nth(START)tr(SM)tSU(SDATA)tW(SCLL)tW(SCLH)\nth(SDATA)tr(SM) tf(SM)\ntf(SM) tSU(STOP)VIH(SM)\nVIL(SM)\nVIH(SM)\nVIL(SM)ACK\n18CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 1.I2CTiming Diagram\nForadditional information, refer totheI2C-Bus specification, Version 2.1(January 2000); theCDCM6208 meets\ntheswitching characteristics forstandard mode andfastmode transfer.\nFrequency (MHz)Jitter\n060100120140180200\n400160\n80\n2040\n200 250 300 350all zero, (0) max\nMSB-9, (1/1024) typMSB-9, (1/1024) max\nMSB-4, (1/32) max\nMSB-13, (1/16384) max\nMSB-13, (1/16384) typ\nLSB, (1/1048576) max\nLSB, (1/1048576) typ\nMSB, (1/2) max\nMSB, (1/2) typ\nFrequency (MHz)Jitter\n0 ps-pp60 ps-pp100 ps-pp120 ps-pp140 ps-pp180 ps-pp200 ps-pp\n400 220 280 380160 ps-pp\n80 ps-pp\n20 ps-pp40 ps-pp\n200 240 260 300 320 340 360\nMSB-9, (1/1024) typall zero, (0) typ\nMSB, (1/2) typ\nMSB-1, (1/4) typ\nMSB-2, (1/8) typ\nMSB-3, (1/16) typ\nMSB-4, (1/32) typ\nMSB-5, (1/54) typ\nMSB-6, (1/128) typ\nMSB-7, (1/256) typ\nMSB-13, (1/16384) typ\n0x50A33D (÷x.315) typLSB, (1/1048576) typ\n0x828F5 (÷x.51) typ\n0xBAE14 (÷x.73) typ\n19CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated6.23 Typical Characteristics\nFigure 2.Typical Device Output Phase Noise andJitter for\n25MHzFigure 3.Typical Device Output Phase Noise andJitter for\n312.5 MHz\nFigure 4.Fractional Divider BitSelection Impact onJitter\n(fFRAC =300MHz)Figure 5.Fractional Divider Input Frequency Impact onJitter\n(Using Divide byx.73 Example)\nFigure 6.Fractional Divider BitSelection Impact onTJ\n(Typical)Figure 7.Fractional Divider BitSelection Impact onTJ\n(Maximum Jitter Across Process, Voltage andTemperature)\n1 10 100 10k 10M 100M\nFrequency (Hz)0\nNoise (dB/Hz)\n-160-140-120-100-80-60-40-20156.25MHz output using 60Hz Loop\nBandwidth; Clock source is ok to be noisy,\nas CDCM6208 filters the jitter out of the\nnoisy source; RJ=1.2ps-rms (12k-20MHz)\n156.25MHz output using 300kHz\nbandwidth; Clock source needs to\nbe clean (e.g. XTAL source)\nRJ=265fs-rms156.25 MHZ\nwith 60 Hz BW\n156.25 MHZ\nclosed loop\n1k 100k 1M\n20CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 8.Phase Noise Plot forJitter Cleaning Mode (Blue) andSynthesizer Mode (Green)\nSet to one of the following signaling \nlevels: LVPECL, CML, LVDSCDCM620850 O\x03\n50 \r \n50\r \n50\r  BalunPhase Noise/\nSpectrum\nAnalyzerYNYP\n \nCDCM6208LVCMOS Phase Noise/\nSpectrum\nAnalyzer50 \r\nCDCM6208LVCMOSOscilloscopeHigh impedance probe\n1mA\nCDCM6208\nLVCMOSOscilloscopeHigh impedance probe\n1mAVDD_Yx\nCDCM6208LVCMOS\n5pFOscilloscopeHigh impedance probe\n21CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated7Parameter Measurement Information\nThis section describes thecharacterization testsetup ofeach block intheCDCM6208.\nFigure 9.LVCMOS Output ACConfiguration During Device Test (VOH,VOL,tSLEW)\nFigure 10.LVCMOS Output DCConfiguration During Device Test\nFigure 11.LVCMOS Output ACConfiguration During Device Phase Noise Test\nFigure 12.LVDS, CML, andLVPECL Output ACConfiguration During Device Test\nSignal \nGeneratorCML\nCDCM6208\n50 \r 50 \r\nVDD_PRI/SECCML\nSignal \nGeneratorLVCMOS\nCDCM6208\n50 \rOffset = VDD_PRI/SEC/2\nCDCM6208HCSL\nHCSL\n50 \r 50 \rBalunPhase Noise/\nSpectrum\nAnalyzer50 \r\nCDCM6208HCSL\nHCSL\n50 \r 50 \rOscilloscopeHigh impedance differential probe\n22CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 13.HCSL Output DCConfiguration During Device Test\nFigure 14.HCSL Output ACConfiguration During Device Test\nFigure 15.LVCMOS Input DCConfiguration During Device Test\nFigure 16.CML Input DCConfiguration During Device Test\nCDCM6208 Crystal\nSignal \nGeneratorCDCM6208 Differential\n100 \r 100 \rVDD_PRI/SEC\n100 \r100 \r\nSignal \nGeneratorLVPECL\nLVPECL\n50 \r 50 \rCDCM6208\nVDD_PRI/SEC - 2\nSignal \nGeneratorLVDS\nCDCM6208\nLVDS100 \r\n23CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 17.LVDS Input DCConfiguration During Device Test\nFigure 18.LVPECL Input DCConfiguration During Device Test\nFigure 19.Differential Input ACConfiguration During Device Test\nFigure 20.Crystal Reference Input Configuration During Device Test\nVODYx_P\nYx_N\nVOUT,DIFF,PP = 2 x V OD0 V\n20%80%\ntR tF\nCDCM6208Signal \nGeneratorSine wave \nModulator\nReference\nInputDevice OutputPower Supply\n50 \r 50 \rBalunPhase Noise/\nSpectrum\nAnalyzer50 \r\nCDCM6208Signal \nGeneratorSine wave \nModulator\nReference\nInputDevice Output\n50 \r 50 \rBalunPhase Noise/\nSpectrum\nAnalyzer50 \r\n24CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 21.Jitter Transfer Test Setup\nFigure 22.PSNR Test Setup\nFigure 23.Differential Output Voltage andRise andFallTime\nVCXO_P\nVCXO_N\nYx_P\nYx_N\nYx_P\nYx_N\nYx_P\nYx_N\nYx_P/N\nYx_P/NDifferential\nDifferential, Integer Divide\nDifferential, Integer Divide\nDifferential, Fractional Divide\nSingle Ended, Integer Divide\nSingle Ended, Integer DividetPD, SE\ntSK,SE,FRACtPD,DIFF\ntSK,DIFF,INT\ntSK,DIFF,FRAC\nYx_P/NtSK,SE,INT\nSingle Ended, Fractional DivideVCXO_PSingle Ended\ntSK,SE-DIFF,INT\nVOUT,SE\ntR tFOUT_REFx/2\n20%80%\n25CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedParameter Measurement Information (continued)\nFigure 24.Single-Ended Output Voltage andRise andFallTime\nFigure 25.Differential andSingle-Ended Output Skew andPropagation Delay\nControl\nOutputPLL InputN8-b,10-b -\n R\n4-b\nHost\nInterfaceStatus/\nMonitoringPower\nConditioning\nCDCM6208Differential/\nLVCMOS \nDifferential\nLVCMOS/\nXTALLVPECL/\nCML/\nLVDS\nLVDS/\nLVCMOS/\nHCSLFractional Div\nM\n14-b\nInteger DivLVDS/\nLVCMOS/\nHCSL\nVCO:\nV1: (2.39-2.55) GHz\nand V2: (2.94-3.13) GHz   Y0\nY1\nY2\nY3Y4\nY5\nY6\nY7PRI_REF\nSEC_REFInteger Div PreScaler PS_A\n÷4, ÷5, ÷6  ELF REF_SEL\nSmat MUX Fractional Div\n20-b\n20-b\n8-b\n8-b\nFractional Div\n20-b\nFractional Div\n20-bPreScaler PS_B\n÷4, ÷5, ÷6  \n26CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nInsynthesizer mode ,theoverall output jitter performance isless than 0.5ps-rms (10k-20MHz) or20ps-pp\nonoutput using integer dividers and isbetween 50to220 ps-pp onoutputs using fractional dividers depending\nontheprescaler output frequency.\nInjitter cleaner mode ,theoverall output jitter isless than 2.1ps-rms (10k-20MHz) or40ps-pp onoutput\nusing integer dividers and isless than 70to240 ps-pp onoutputs using fractional dividers. The CDCM6208 is\npackaged inasmall 48-pin, 7-mm ×7-mm VQFN package.\n8.2 Functional Block Diagram\n8.3 Feature Description\nSupply Voltage: The CDCM6208 supply isinternally regulated. Therefore, each core and I/Osupply can be\nmixed andmatched inanyorder according totheapplication needs. Thedevice jitter performance isindependent\nofsupply voltage.\nFrequency Range: The PLL includes dual reference inputs with input multiplexer, charge pump, loop filter, and\nVCO thatoperates from 2.39 GHz to2.55 GHz (CDCM6208V1) and2.94 GHz to3.13 GHz (CDCM6208V2).\nReference inputs: The primary and secondary reference inputs support differential and single ended signals\nfrom 8kHz to250MHz. The secondary reference input also supports crystals from 10MHz to50MHz. There is\na4-bit reference divider available ontheprimary reference input. The input mux between thetworeferences\nsupports simply switching orcanbeconfigured asSmart MUX andsupports glitchless input switching.\nDivider and Prescaler: Inaddition tothe4-bit input divider oftheprimary reference a14-b input divider atthe\noutput ofinput MUX andacascaded 8-band10-b continuous feedback dividers areavailable. Two independent\nprescaler dividers offer divide by/4,/5and/6options oftheVCO frequency ofwhich anycombination canthen\nbechosen forabank of4outputs (2with fractional dividers and 2that share aninteger divider) through an\noutput MUX. Atotal of2output MUXes areavailable.\nPhase Frequency Detector and Charge Pump: The PFD input frequency canrange from 8kHz to100 MHz.\nThe charge pump gain isprogrammable and theloop filter consists ofinternal +partially external passive\ncomponents andsupports bandwidths from afewHzupto400kHz.\n27CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFeature Description (continued)\n(1) Integrated Phase Noise (12kHz -20MHz) for156.25 MHz output clock measured atroom temperature using a25MHz Low Noise\nreference source\n(2) TJ=20psppapplies forLVPECL, CML, andLVDS signaling. TJlabcharacterization measured 8pspp,(typical) and12pspp(max) over\nPVT.Phase Noise: ThePhase Noise performance ofthedevice canbesummarized to:\nTable 2.Synthesizer Mode (Loop Filter BW>250kHz)\nRANDOM JITTER (ALL OUTPUTS) TOTAL JITTER\nTYPICAL MAXIMUM MAXIMUM\n10k-20MHz 12k-20MHz 10k-100MHzInteger divider\nDJ-unbound\nRJ10k-20MHzFractional divider\nDJ10k-40MHz\nRJ10k-20MHz\n0.27 ps-rms (Integer division)\n0.7ps-rms (fractional div)0.3ps-rms (intdiv)(1)0.625 ps-rms (intdiv) 20ps-pp(2) 50-220 ps-pp,\nseeFigure 30\nTable 3.Jitter Cleaner Mode (Loop Filter BW<1kHz)\nRANDOM JITTER (ALL OUTPUTS) TOTAL JITTER\nTYPICAL MAXIMUM MAXIMUM\n10k-20MHz 10k-20MHz 10k-100MHzInteger divider\nDJunbound\nRJ10k-20MHzFractional divider\nDJ10k-40MHz\nRJ10k-20MHz\n1.6ps-rms (Integer division)\n2.3ps-rms (fractional div)10k-20MHz2.1ps-rms (intdiv) 2.14 ps-rms (intdiv) 40ps-pp70-240 ps-pp,\nseeFigure 30\nSpurious Performance: Thespurious performance isasfollows:\n•Less than -80dBcspurious from PFD/reference clocks at122.88 MHz output frequency intheNyquist range.\n•Less than -68dBc spurious from output channel-to-channel coupling onthevictim output atdifferential\nsignaling level operated at122.88 MHz output frequency intheNyquist range.\nDevice outputs:\nThe Device outputs offer multiple signaling formats: high-swing CML (LVPECL like), normal-swing CML (CML),\nlow-swing CML (LVDS like), HCSL, andLVCMOS signaling.\nTable 4.Supported Output Formats andFrequency Ranges\nOutputs LVPECL CML LVDS HCSL LVCMOS OUTPUT DIVIDERFREQUENCY\nRANGE\nY[3:0] X X X Integer only 1.55 -800MHz\nY[7:4] X X XInteger 1.55 -800MHz\nFractional 1.00 -400MHz\nOutputs [Y0:Y3] aredriven by8-bcontinuous integer dividers perpair. Outputs [Y4:Y7] areeach driven by20-b\nfractional dividers thatcanachieve anyfrequency with better than 1ppm frequency accuracy. The output skew is\ntypically less than 40psfordifferential outputs. The LVCMOS outputs support adjustable slew rate control to\ncontrol EMI. Pairs of2outputs canbeoperated at1.8V,2.5Vor3.3Vpower supply voltage.\nDevice Configuration: 32distinct pinmodes areavailable thatcover many common usecases without theneed\nforany serial programming ofthedevice. For maximum flexibility thedevice also supports SPI and I2C\nprogramming. I2Coffers 4distinct addresses tosupport upto4devices onthesame programming lines.\n10GbECDCM6208\nSynthesizer \nMode4x10G Ethernet ASIC\n10G\nPHY10G\nPHY10G\nPHY10G\nPHYDDR1G\nPHYPCIe10G\nPHY\nDPLL\n28CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 26.Typical UseCase: CDCM6208 Example inWireless Infrastructure Baseband Application\n8.3.1 Typical Device Jitter\nFigure 27.Typical Device Output Phase Noise andJitter\nfor25MHzFigure 28.Typical Device Output Phase Noise andJitter\nfor312.5 MHz\n1 10 100 10k 10M 100M\nFrequency (Hz)0\nNoise (dB/Hz)\n-160-140-120-100-80-60-40-20156.25MHz output using 60Hz Loop\nBandwidth; Clock source is ok to be noisy,\nas CDCM6208 filters the jitter out of the\nnoisy source; RJ=1.2ps-rms (12k-20MHz)\n156.25MHz output using 300kHz\nbandwidth; Clock source needs to\nbe clean (e.g. XTAL source)\nRJ=265fs-rms156.25 MHZ\nwith 60 Hz BW\n156.25 MHZ\nclosed loop\n1k 100k 1M\n29CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 29.Phase Noise Plot forJitter Cleaning Mode (Blue) andSynthesizer Mode (Green)\n8.3.2 Universal Input Buffer (PRI_REF, SEC_REF)\nThe universal input buffers support multiple signaling formats (LVDS, CML orLVCMOS) and these require\nexternal termination schemes. The secondary input buffer also supports crystal inputs and Crystal Input\nCharacteristics (SEC_REF) provides thecharacteristics ofthecrystal that canbeused. Both inputs incorporate\nhysteresis.\n8.3.3 VCO Calibration\nTheLCVCO isdesigned using high-Q monolithic inductors andhaslowphase noise characteristics. TheVCO of\ntheCDCM6208 must becalibrated toensure that theclock outputs deliver optimal phase noise performance.\nFundamentally, aVCO calibration establishes anoptimal operating point within thetuning range oftheVCO.\nWhile transparent totheuser, theCDCM6208 and thehost system perform thefollowing steps comprising a\nVCO calibration sequence:\n1.Normal Operation –When theCDCM6208 isinnormal (operational) mode, thestate ofboth thepower\ndown pin(PDN) andreset pin(RESETN) ishigh.\n2.Entering thereset state –Iftheuser wishes torestore alldevice defaults and initiate aVCO calibration\nsequence, then thehost system must place thedevice inreset viathePDN pin,through theRESETN pin,or\nbyremoving andrestoring device power. Pulling either ofthese pins lowplaces thedevice inthereset state.\nHolding either pinlowholds thedevice inreset.\n3.Exiting thereset state –The device calibrates theVCO either byexiting thedevice reset state orthrough\nthedevice reset command initiated viathehost interface. Exiting thereset state occurs automatically after\npower isapplied and/or thesystem restores thestate ofthePDN orRESETN pins from thelowtohigh state.\nExiting thereset state using thismethod causes thedevice defaults tobeloaded/reloaded intothedevice\nregister bank. Invoking adevice reset viatheregister bitdoes notrestore device defaults; rather, thedevice\nretains settings related tothecurrent clock frequency plan. Using thismethod allows foraVCO calibration\nforafrequency plan other than thedefault state (that is,thedevice calibrates theVCO based onthesettings\ncontained within theregister bank atthetime thattheregister bitisaccessed). Thenominal state ofthisbitis\nlow. Writing thisbittoahigh state and then returning ittothelowstate invokes adevice reset without\nrestoring device defaults.\n4.Device stabilization –After exiting thereset state asdescribed inStep 3,thedevice monitors internal\nvoltages andstarts areset timer. Only after internal voltages areatthecorrect level andthereset time has\nexpired willthedevice initiate aVCO calibration. This ensures that thedevice power supplies and phase\nlocked loops have stabilized prior tocalibrating theVCO.\n5.VCO Calibration –The CDCM6208 calibrates theVCO. During thecalibration routine, thedevice holds all\noutputs inreset sothattheCDCM6208 generates nospurious clock signals.\n30CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.3.4 Reference Divider (R)\nThe reference (R)divider isacontinuous 4-bcounter (1–16)that ispresent ontheprimary input before the\nSmart Input MUX. Itisoperational inthefrequency range of8kHz to250MHz. The output oftheRdivider sets\ntheinput frequency fortheSmart MUX, andtheauto switch capability oftheSmart MUX canthen beemployed\naslong asthesecondary input frequency isnomore than ±20% different from theoutput oftheRdivider.\n8.3.5 Input Divider (M)\nThe input (M)divider isacontinuous 14-b counter (1–16384) that ispresent after theSmart Input MUX. Itis\noperational inthefrequency range of8kHz to250MHz. The output oftheMdivider sets thePFD frequency to\nthePLL andshould beintherange of8kHzto100MHz.\n8.3.6 Feedback Divider (N)\nThefeedback (N)divider ismade upofcascaded 8-bcounter divider (1–256) followed bya10-b counter divider\n(1–1024) thatarepresent onthefeedback path ofthePLL. Itisoperational inthefrequency range of8kHz to\n800MHz. The output oftheNdivider sets thePFD frequency tothePLL andshould beintherange of8kHz to\n100MHz. The frequency outofthefirstdivider isrequired tobeless than orequal to200MHz toensure proper\noperation.\n8.3.7 Prescaler Dividers (PS_A, PS_B)\nThe prescaler (PS) dividers arefedbytheoutput oftheVCO andaredistributed totheoutput dividers (PS_A to\nthedividers forOutputs 0,1,4,and5andPS_B tothedividers forOutputs 2,3,6,and7.PS_A also completes\nthePLL asitalso drives theinput oftheFeedback Divider (N).\n8.3.8 Phase Frequency Detector (PFD)\nThe PFD takes inputs from theSmart Input MUX output andthefeedback divider output andproduces anoutput\nthat isdependent onthephase and frequency difference between thetwo inputs. The allowable range of\nfrequencies attheinputs ofthePFD isfrom 8kHzto100MHz.\n8.3.9 Charge Pump (CP)\nThe charge pump iscontrolled bythePFD which dictates either topump upordown inorder tocharge or\ndischarge theintegrating section oftheon-chip loop filter. Theintegrated andfiltered charge pump current isthen\nconverted toavoltage thatdrives thecontrol voltage node oftheinternal VCO through theloop filter. The range\nofthecharge pump current isfrom 500µAto4mA.\n8.3.10 Fractional Output Divider Jitter Performance\nThe fractional output divider jitter performance isafunction ofthefraction output divider input frequency aswell\nasactual fractional divide setting itself. Tominimize thefractional output jitter, TIrecommends using theleast\nnumber offractional bitsand thehighest input frequency possible intothedivider. Asobservable inFigure 30,\nthelargest jitter contribution occurs when only onefractional divider bitisselected, andespecially when thebits\ninthemiddle range ofthefractional divider areselected.\nFrequency (MHz)Jitter\n060100120140180200\n400160\n80\n2040\n200 250 300 350all zero, (0) max\nMSB-9, (1/1024) typMSB-9, (1/1024) max\nMSB-4, (1/32) max\nMSB-13, (1/16384) max\nMSB-13, (1/16384) typ\nLSB, (1/1048576) max\nLSB, (1/1048576) typ\nMSB, (1/2) max\nMSB, (1/2) typ\nFrequency (MHz)Jitter\n0 ps-pp60 ps-pp100 ps-pp120 ps-pp140 ps-pp180 ps-pp200 ps-pp\n400 220 280 380160 ps-pp\n80 ps-pp\n20 ps-pp40 ps-pp\n200 240 260 300 320 340 360\nMSB-9, (1/1024) typall zero, (0) typ\nMSB, (1/2) typ\nMSB-1, (1/4) typ\nMSB-2, (1/8) typ\nMSB-3, (1/16) typ\nMSB-4, (1/32) typ\nMSB-5, (1/54) typ\nMSB-6, (1/128) typ\nMSB-7, (1/256) typ\nMSB-13, (1/16384) typ\n0x50A33D (÷x.315) typLSB, (1/1048576) typ\n0x828F5 (÷x.51) typ\n0xBAE14 (÷x.73) typ\n31CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 30.Fractional Divider BitSelection Impact onJitter\n(fFRAC =300MHz)Figure 31.Fractional Divider Input Frequency Impact on\nJitter (Using Divide byx.73 Example)\nFigure 32.Fractional Divider BitSelection Impact onTJ\n(Typical)Figure 33.Fractional Divider BitSelection Impact onTJ\n(Maximum Jitter Across Process, Voltage and\nTemperature)\nTested using aLeCroy 40Gbps RealTime scope over atime window of200 ms. The RJimpact onTJis\nestimated foraBERT 10(-12)–1.This measurement result isoverly pessimistic, asitdoes notbandwidth limit the\nhigh-frequencies. Inareal system, theSERDES TXwillBWlimit thejitter through itsPLL roll-off above theTX\nPLL bandwidth oftypically bitratedivided by10.\n8.3.11 Device Block-Level Description\nThe CDCM6208 includes anon-chip PLL with anon-chip VCO. The PLL blocks consist ofauniversal input\ninterface, aphase frequency detector (PFD), charge pump, partially integrated loop filter, andafeedback divider.\nCompleting theCDCM6208 device arethecombination ofinteger and fractional output dividers, and universal\noutput buffers. The PLL ispowered byon-chip lowdropout (LDO), linear voltage regulators and theregulated\nsupply network ispartitioned such that thesensitive analog supplies arerunning from separate LDOs than the\ndigital supplies which usetheir own LDO. The LDOs provide isolation ofthePLL from anynoise intheexternal\npower supply railwith aPSNR ofbetter than –50dBatallfrequencies. The regulator capacitor pinREG_CAP\nshould beconnected toground bya10µFcapacitor with lowESR (forexample, below 1-ΩESR) toensure\nstability.\n(c) (PIN Mode) (b) (SPI/I2C Host Mode)50k\n#44 (RESET)DVDD\nCDCM620850k\n#44 (RESET)DVDD\nCDCM6208GPO50k\n#44 (PWR)DVDD\nCDCM6208RPD\nif I/O power = 1.8V: R PD=0-Ohm\nif I/O power=3.3V:  R PD=open\n(a) (SPI/I2C Host mode)5k\nHost \nController\n32CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.3.12 Device Configuration Control\nFigure 35illustrates the relationships between device states, the control pins, device initialization and\nconfiguration, and device operational modes. Inpinmode, thestate ofthecontrol pins determines the\nconfiguration ofthedevice foralldevice states. Inprogramming mode, thedevice registers areinitialized totheir\ndefault state andthehost canupdate theconfiguration bywriting tothedevice registers.\nAsystem may transition adevice from pinmode tohost connected mode bychanging thestate oftheSI_MODE\npins andthen triggering adevice power cycle bytoggling thePDN input pin(high-low-high); however, outputs will\nbedisabled during thetransition asthedevice registers areinitialized tothehost mode default state.\n8.3.13 Configuring theRESETN Pin\nFigure 34shows twotypical applications examples oftheRESETN pinandusage ofthePWR pininPinMode.\nFigure 34.RESETN/PWR PinConfigurations\nFigure 34(a)SPI/I2Cmode only: shows theRESETN pinconnected toadigital device that controls device\nreset. The resistor and capacitor combination ensure reset isheld loweven iftheCDCM6208 ispowered up\nbefore thehost controller output signal isvalid.\nFigure 34(b)SPI/I2Cmode only: shows aconfiguration inwhich theuser wishes tointroduce adelay between\nthetime that thesystem applies power tothedevice and thedevice exiting reset. Iftheuser does notuse a\ncapacitor, then thedevice effectively ignores thestate oftheRESETN pin.\nFigure 34(c)Pinmode only: shows aconfiguration useful ifthedevice isused inPinMode. Here device pin\nnumber 44becomes thePWR input. Anexternal pulldown resistor can beused topullthispindown. Ifthe\nresistor isnotinstalled, thepinisinternally pulled high.\nFigure 35shows how thedifferent possible device configurations andwhen theVCO becomes calibrated andthe\noutputs turnonandoff.\nPDN =1?no\nI2C Mode\n(activate I2C IF)SI_MODE1\nSI_MODE0\n1001\n00\nSPI Mode\n(activate SPI IF)Pin Mode\nload device registers with defaults; registers\nare customer programmable through serial IF\nwait for selected reference\ninput signal (PRI/SEC) to\nbecome validConfigure all device settings\nCalibrate VCOEnter Pin Mode specified by\nthe PINx and PWR\nPDN=1?Normal device operation in\nPIN mode\nyes\nPDN=1?Normal device operation in\nHOST mode\nyeswait for selected reference input\nsignal (PRI/SEC) to become valid\nCalibrate VCO\nSynchronize outputs\nEnable all outputsRESETN =1?no\nSYNCN=1?noDisable\nall\noutputs\nDisable\nall\noutputsSYNCN =1?no\nRESETN=1?noDisable\nall\noutputs\nSYNCN=1?noSynchronize outputs\nEnable outputsSYNCN =1?no\nDisable\nall\noutputs(all outputs are disabled)Power on\nReset\nRESETN =1?no\nDecode PIN0 to PIN4,\nand PWR input states\n33CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 35.Device Power UpandConfiguration\nRESET=low\nCDCM6208\nStep 1SPI or I2C \nMaster\nGPOConfigure\nRegisters \n0 to 21\nCDCM6208\nStep 2SPI or I2C \nMaster\nGPORelease \nRESET50kDVDD\nRESET=high50kDVDDoutputs off\noutputs onSPI/I2C\nSPI/I2CRegister\nSpaceRegister\nSpace\n34CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.3.14 Preventing False Output Frequencies inSPI/I2C Mode atStart-Up\nSome systems require acustom configuration andcannot tolerate anyoutput tostart upwith awrong frequency.\nHolding RESET lowatpower-up until thedevice isfully configured keeps alloutputs disabled. The device\ncalibrates automatically after RESET becomes released andstarts outwith thedesired output frequency.\nNOTE\nThe RESETN pincannot beheld lowduring I2Ccommunication. Instead, usetheSYNCN\npintodisable the outputs during anI2Cwrite operation, and toggle RESETN pin\nafterwards. Alternatively, other options exist such asusing theRESETN bitintheregister\nspace todisable outputs until thewrite operation iscomplete.\nFigure 36.Reset PinControl During Register Loading\n8.3.15 Input MUX andSmart Input MUX\nThe Smart Input MUX supports auto-switching and manual-switching using control pin(and through register).\nThe Smart Input MUX isdesigned such that glitches created during switching inboth auto and manual modes\naresuppressed attheMUX output.\nTable 5.Input MUX Selection\nSI_MODE1\nPINNO.47REGISTER 4BIT13\nSMUX_MODE_SELREGISTER 4BIT12\nSMUX_REF_SELREF_SEL\nPINNO.6SELECTED INPUT\n0(SPI/I2C mode)0 X XAuto Select Priority isgiven toPrimary\nReference input.\n10\n1Primary input input select through\nSPI/I2C 1 Secondary input\n10 Primary input input select through\nexternal pin 1 Secondary input\n1(pinmode) notavailable0 Primary orAuto (see Table 6)\n1 Secondary orAuto (see Table 6)\n35CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedExample 1:Anapplication desired toauto-select theclock reference inSPI/I2C mode. During production testing\nhowever, thesystem needs toforce thedevice tousetheprimary followed bythesecondary input. The settings\nwould beasfollows:\n1.TieREF_SEL pinalways high\n2.Forprimary clock input testing, useR4[13:12] =10\n3.Forsecondary clock input testing, setR4[13:12] =11.\n4.Fortheauto-mux setting inthefinal product shipment, setR3[13:12]=01 or00\nExample 2:The application wants toselect theclock input manually without programming SPI/I2C. Inthiscase,\nprogram R4[13:12] =11,andselect primary orsecondary input bytoggling REF_SEL loworhigh.\nSmartMux input frequency limitation: Intheautomatic mode, thefrequencies ofboth inputs tothesmart mux\n(PRI_REF divided byRandSEC_REF) need tobesimilar; however, they canvary byupto20%.\nSwitching behavior: Theinput clocks canhave anyphase. When switching happens between oneinput clock to\ntheother, thephase oftheoutput clock slowly transitions tothephase ofthenewly selected input clock. There\nwillbeno-phase jump attheoutput. The phase transition time tothenew reference clock signal depends onthe\nPLL loop filter bandwidth. Auto-switch assigns higher priority toPRI_REF and lower priority toSEC_REF. The\ntiming diagram ofanauto-switch attheinput MUX isshown inFigure 37.\nFigure 37.Smart Input MUX Auto-Switch Mode Timing Diagram\n8.4 Device Functional Modes\n8.4.1 Control Pins Definition\nIntheabsence ofahost interface, theCDCM6208 canbepowered upinoneof32pre-configured settings when\nthepins areSI_MODE[1:0] =10.The CDCM6208 has 5control pins identified toachieve commonly used\nnetworking frequencies, andchange output types. The Smart Input MUX forthePLL issetinmost configurations\ntomanual mode inpinmode. Based onthecontrol pins settings fortheon-chip PLL, thedevice generates the\nappropriate frequencies andappropriate output signaling types atstart-up. Inthecase ofthePLL loop filter, "JC"\ndenotes PLL bandwidths of≤1kHzand"Synth" denotes PLL bandwidths of≥100kHz.\nCDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\n36\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) Thefunctionality ofthestatus 0andstatus 1pins inSPIandI2Cmode isprogrammable.\n(2) TheREF_SEL input pinselects theprimary orsecondary input inMANUAL mode. That is:Ifthesystem only uses aXTAL onthesecondary input, REF_SEL should betiedtoVDD. The\nprimary andsecondary input stage power supply must bealways connected.\nForallpinmodes, STATUS0 outputs thePLL_LOCK signal andSTATUS1 theLOSS OFREFERENCE.\nGeneral Note: inallpinmode, allvoltage supplies must either be1.8Vor2.5/3.3 VandthePWR pinnumber 44must besetto0or1accordingly. InSPIandI2Cmode, thesupply\nvoltages canbe"mixed andmatched "aslong asthecorresponding register bitsreflect thesupply voltage setting foreach desired 1.8Vor2.5/3.3 Vsupply. Exception: inputs configured\nforLVDS signaling (Type =LVDS) aresupply agnostic, andtherefore canbepowered from 2.5V/3.3 Vor1.8Vregardless ofthesupply select setting ofpinnumber 44.Table 6.Pre-Configured Settings ofCDCM6208V1 Accessible byPlN[4:0](1)(2)SI_MODE[1:0]\npin[4:0] UseCase\nfin(PRI_REF) Type\nfin(SEC_REF) Type\nREF_SEL (note 2)\nf(PFD) f(VCO)\nfout(Y0) Type\nfout(Y1) Type\nfout(Y2) Type\nfout(Y3) Type\nfout(Y4) Type\nfout(Y5) Type\nfout(Y6) Type\nfout(Y7) Type\n00 I/O SPIDefault 25 LVDS 25 Crystal MANU 25 2500 156.25 CML 156.25 CML 125.00 LVDS 125.00 LVDS 66.66 LVDS 66.66 LVDS 100.00 LVDS 100.00 LVDS\n01 I/O I2CDefault 25 LVDS 25 Crystal MANU 25 2500 156.25 CML 156.25 CML 125.00 LVDS 125.00 LVDS 66.66 LVDS 66.66 LVDS 100.00 LVDS 100.00 LVDS\n11 RESERVED\n10 0x00 PinMode 1-V1 25 LVDS 25 Crystal MANU 25 2400 100 LVDS 100 LVDS 100 LVDS 100 LVDS 100 LVDS 100 LVDS 100 LVDS 100 LVDS\n10 0x01 PinMode 2-V1 25 LVDS 25 Crystal MANU 25 2400 100 PECL 100 PECL 100 PECL 100 PECL 100 HCSL 100 HCSL 100 HCSL 100 HCSL\n10 0x02 PinMode 3-V1 25 LVDS 25 Crystal MANU 25 2400 100 CML 100 CML 100 CML 100 CML 100 LVDS 100 LVDS 100 LVDS 100 LVDS\n10 0x03 PinMode 4-V1 25 LVDS 25 Crystal MANU 25 2500 156.25 LVDS 156.25 LVDS 156.25 LVDS 156.25 LVDS 156.25 LVDS 156.25 LVDS 156.25 LVDS 156.25 LVDS\n10 0x04 PinMode 5-V1 25 LVDS 25 Crystal MANU 25 2500 156.25 PECL 156.25 PECL 156.25 PECL 156.25 PECL 156.25 HCSL 156.25 HCSL 156.25 HCSL 156.25 HCSL\n10 0x05 PinMode 6-V1 25 LVDS 25 Crystal MANU 25 2500 156.25 CML 156.25 CML 156.25 CML 156.25 CML 156.25 LVDS 156.25 LVDS 156.25 LVDS 156.25 LVDS\n10 0x06 PinMode 7-V1 25 LVDS 25 Crystal MANU 25 2500 125 LVDS 125 LVDS 125 LVDS 125 LVDS 125 LVDS 125 LVDS 125 LVDS 125 LVDS\n10 0x07 PinMode 8-V1 25 LVDS 25 Crystal MANU 25 2500 125 PECL 125 PECL 125 PECL 125 PECL 125 HCSL 125 HCSL 125 HCSL 125 HCSL\n10 0x08 PinMode 9-V1 25 LVDS 25 Crystal MANU 25 2500 125 CML 125 CML 125 CML 125 CML 125 LVDS 125 LVDS 125 LVDS 125 LVDS\n10 0x09 PinMode 10-V1 25 LVDS 25 Crystal MANU 25 2500 125 LVDS 125 LVDS 156.25 LVDS 156.25 LVDS 100 LVDS 100 LVDS 133.33 LVDS 25 LVDS\n10 0x0A PinMode 11-V1 25 LVDS 25 Crystal MANU 25 2500 312.5 PECL 312.5 PECL 312.5 PECL 312.5 PECL 312.5 HCSL 312.5 HCSL 312.5 HCSL 312.5 HCSL\n10 0x0B PinMode 12-V1 25 LVDS 25 Crystal MANU 25 2500 156.25 PECL 156.25 PECL 100 PECL 100 PECL 156.25 HCSL 156.25 HCSL 100 HCSL 100 HCSL\n10 0x0C PinMode 13-V1 25 LVDS 25 Crystal MANU 25 2500 156.25 PECL 156.25 PECL 156.25 PECL 156.25 PECL 125 HCSL 125 HCSL 125 HCSL 125 HCSL\n10 0x0D PinMode 14-V1 25 LVDS 25 Crystal MANU 25 2400 200 PECL 200 PECL 100 PECL 100 PECL 100 HCSL 100 HCSL 200 HCSL 200 HCSL\n10 0x0E PinMode 15-V1 25 LVDS 25 Crystal MANU 25 2500 500 PECL 500 PECL 250 PECL 250 PECL 125 HCSL 125 HCSL 100 HCSL 25 CMOS\n10 0x0F PinMode 16-V1 25 LVDS 25 Crystal MANU 25 2500 625 PECL 625 PECL 312.5 PECL 312.5 PECL 156.25 HCSL 156.25 HCSL 125 HCSL 25 CMOS\n10 0x10 PinMode 17-V1 30.72 LVDS 30.72 Crystal MANU 30.72 2457.6 122.88 PECL 122.88 PECL 153.6 PECL 153.6 PECL 30.72 CMOS 153.6 HCSL 61.44 HCSL 122.88 CMOS\n10 0x11 PinMode 18-V1 24.8832 LVDS 24.8832 Crystal MANU 24.8832 2488.32 622.08 CML 622.08 CML 622.08 CML 622.08 CML 155.52 LVDS 155.52 LVDS 155.52 LVDS 155.52 LVDS\n10 0x12 PinMode 19-V1 25 LVDS 25 Crystal MANU 25 2500 156.25 LVDS 156.25 LVDS 125 LVDS 125 LVDS 66.67 LVDS 25 CMOS 25 LVDS 100 LVDS\n10 0x13 PinMode 20-V1 0.008 CMOS 0.008 CMOS MANU 0.008 2500 156.25 LVDS 156.25 PECL 125 LVDS 125 LVDS 125 CMOS 25 LVDS 100 HCSL 100 HCSL\n10 0x14 PinMode 21-V1 25 LVDS 25 Crystal MANU 25 2500 100 LVDS 100 LVDS 156.25 LVDS 156.25 LVDS 122.88 LVDS 30.72 LVDS 66.67 LVDS 153.6 LVDS\n10 0x15 PinMode 22-V1 25 LVDS 25 Crystal MANU 25 2500 100 PECL 100 PECL 156.25 PECL 156.25 PECL 100 HCSL 100 HCSL 100 HCSL 100 HCSL\n10 0x16 PinMode 23-V1 25 LVDS 25 Crystal MANU 25 2500 100 PECL 100 PECL 156.25 PECL 156.25 PECL 100 HCSL 100 HCSL 156.25 HCSL 100 HCSL\n10 0x17 PinMode 24-V1 25 LVDS 25 Crystal MANU 25 2500 125 PECL 125 PECL 100 PECL 100 PECL 100 HCSL 100 HCSL 100 HCSL 100 HCSL\n10 0x18 PinMode 25-V1 25 LVDS 25 Crystal MANU 25 2500 100 PECL 100 PECL 156.25 PECL 156.25 PECL 100 HCSL 100 HCSL 155.52 HCSL 155.52 HCSL\n10 0x19 PinMode 26-V1 25 LVDS 25 Crystal MANU 25 2500 156.25 PECL 156.25 PECL 100 PECL 100 PECL 125 HCSL 156.26 HCSL 212.5 HCSL 106.25 HCSL\n10 0x1A PinMode 27-V1 25 LVDS 25 Crystal MANU 25 2500 100 PECL 100 PECL 250 PECL 250 PECL 100 HCSL 100 HCSL 100 HCSL 125 HCSL\nCDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\n37\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 6.Pre-Configured Settings ofCDCM6208V1 Accessible byPlN[4:0](1)(2)(continued)SI_MODE[1:0]\npin[4:0] UseCase\nfin(PRI_REF) Type\nfin(SEC_REF) Type\nREF_SEL (note 2)\nf(PFD) f(VCO)\nfout(Y0) Type\nfout(Y1) Type\nfout(Y2) Type\nfout(Y3) Type\nfout(Y4) Type\nfout(Y5) Type\nfout(Y6) Type\nfout(Y7) Type\n10 0x1B PinMode 28-V1 25 LVDS 25 Crystal MANU 25 2500 100 PECL 100 PECL 250 PECL 250 PECL 100 HCSL 100 HCSL 125 HCSL 66.67 HCSL\n10 0x1C PinMode 29-V1 10 CMOS 10 Crystal AUTO 10 2400 25 LVDS 25 LVDS 80 LVDS 80 LVDS 100 LVDS 50 LVDS 66.67 LVDS 44.44 CMOS\n10 0x1D PinMode 30-V1 25 CMOS 25 Crystal MANU 25 2500 100 LVDS 100 LVDS 125 LVDS 125 LVDS 33.33 CMOS 66.67 CMOS 50 CMOS 25 CMOS\n10 0x1E PinMode 31-V1 30.72 LVDS 30.72 LVDS MANU 30.72 2500 156.25 PECL 156.25 PECL 156.25 PECL 156.25 PECL 100 LVDS 100 LVDS 25 CMOS 25 CMOS\n10 0x1F PinMode 32-V1 25 LVDS off off MANU 25 2500 125 CML 125 CML 125 CML 125 CML 100 LVDS 66.67 LVDS 125 LVDS 50 LVDS\nAlternative pinmode usage bymodifying input frequencies:\n10 0x01 PinMode 2-V1 26.5625 LVDS 26.5625 Crystal MANU 26.5625 2550 106.25 PECL 106.25 PECL 106.25 PECL 106.25 PECL 106.25 HCSL 106.25 HCSL 106.25 HCSL 106.25 HCSL\n10 0x02 PinMode 3-V1 26.5625 LVDS 26.5625 Crystal MANU 26.5625 2550 106.25 CML 106.25 CML 106.25 CML 106.25 CML 106.25 LVDS 106.25 LVDS 106.25 LVDS 106.25 LVDS\n10 0x03 PinMode 4-V1 24 LVDS 24 Crystal MANU 24 2400 150 LVDS 150 LVDS 150 LVDS 150 LVDS 150 LVDS 150 LVDS 150 LVDS 150 LVDS\n10 0x03 PinMode 4-V1 24.576 LVDS 24.576 Crystal MANU 24.576 2457.6 153.6 LVDS 153.6 LVDS 153.6 LVDS 153.6 LVDS 153.6 LVDS 153.6 LVDS 153.6 LVDS 153.6 LVDS\n10 0x03 PinMode 4-V1 24.8832 LVDS 24.8832 Crystal MANU 24.8832 2488.32 155.52 LVDS 155.52 LVDS 155.52 LVDS 155.52 LVDS 155.52 LVDS 155.52 LVDS 155.52 LVDS 155.52 LVDS\n10 0x04 PinMode 5-V1 24 LVDS 24 Crystal MANU 24 2400 150 PECL 150 PECL 150 PECL 150 PECL 150 HCSL 150 HCSL 150 HCSL 150 HCSL\n10 0x04 PinMode 5-V1 24.576 LVDS 24.576 Crystal MANU 24.576 2457.6 153.6 PECL 153.6 PECL 153.6 PECL 153.6 PECL 153.6 HCSL 153.6 HCSL 153.6 HCSL 153.6 HCSL\n10 0x04 PinMode 5-V1 24.8832 LVDS 24.8832 Crystal MANU 24.8832 2488.32 155.52 PECL 155.52 PECL 155.52 PECL 155.52 PECL 155.52 HCSL 155.52 HCSL 155.52 HCSL 155.52 HCSL\n10 0x05 PinMode 6-V1 24 LVDS 24 Crystal MANU 24 2400 150 CML 150 CML 150 CML 150 CML 150 LVDS 150 LVDS 150 LVDS 150 LVDS\n10 0x05 PinMode 6-V1 24.576 LVDS 24.576 Crystal MANU 24.576 2457.6 153.6 CML 153.6 CML 153.6 CML 153.6 CML 153.6 LVDS 153.6 LVDS 153.6 LVDS 153.6 LVDS\n10 0x05 PinMode 6-V1 24.8832 LVDS 24.8832 Crystal MANU 24.8832 2488.32 155.52 CML 155.52 CML 155.52 CML 155.52 CML 155.52 LVDS 155.52 LVDS 155.52 LVDS 155.52 LVDS\n10 0x06 PinMode 7-V1 24.576 LVDS 24.576 Crystal MANU 24.576 2457.6 122.88 LVDS 122.88 LVDS 122.88 LVDS 122.88 LVDS 122.88 LVDS 122.88 LVDS 122.88 LVDS 122.88 LVDS\n10 0x07 PinMode 8-V1 24.576 LVDS 24.576 Crystal MANU 24.576 2457.6 122.88 PECL 122.88 PECL 122.88 PECL 122.88 PECL 122.88 HCSL 122.88 HCSL 122.88 HCSL 122.88 HCSL\n10 0x08 PinMode 9-V1 24.576 LVDS 24.576 Crystal MANU 24.576 2457.6 122.88 CML 122.88 CML 122.88 CML 122.88 CML 122.88 LVDS 122.88 LVDS 122.88 LVDS 122.88 LVDS\n10 0x0A PinMode 11-V1 24.576 LVDS 24.576 Crystal MANU 24.576 2457.6 307.2 PECL 307.2 PECL 307.2 PECL 307.2 PECL 307.2 HCSL 307.2 HCSL 307.2 HCSL 307.2 HCSL\n10 0x0C PinMode 13-V1 24.576 LVDS 24.576 Crystal MANU 24.576 2457.6 153.6 PECL 153.6 PECL 153.6 PECL 153.6 PECL 122.88 HCSL 122.88 HCSL 122.88 HCSL 122.88 HCSL\n10 0x0D PinMode 14-V1 26.5625 LVDS 26.5625 Crystal MANU 26.5625 2550 212.5 PECL 212.5 PECL 106.25 PECL 106.25 PECL 106.25 HCSL 106.25 HCSL 212.5 HCSL 212.5 HCSL\n10 0x0E PinMode 15-V1 24.576 LVDS 24.576 Crystal MANU 24.576 2457.6 491.52 PECL 491.52 PECL 245.76 PECL 245.76 PECL 122.88 HCSL 122.88 HCSL 98.304 HCSL 24.576 CMOS\n10 0x0F PinMode 16-V1 24.576 LVDS 24.576 Crystal MANU 24.576 2457.6 622.08 PECL 622.08 PECL 307.2 PECL 307.2 PECL 153.6 HCSL 153.6 HCSL 122.88 HCSL 24.576 CMOS\n10 0x11 PinMode 18-V1 25 LVDS 25 Crystal MANU 25 2500 625 CML 625 CML 625 CML 625 CML 156.25 LVDS 156.25 LVDS 156.25 LVDS 156.25 LVDS\nSI_MODE[1:0] pin[4:0] UseCase fin(PRI_REF) Type fin(SEC_REF) Type REF_SEL\n(note 2) f(PFD) f(VCO) fout(Y0) Type fout(Y1) Type fout(Y2) Type fout(Y3) Type fout(Y4) Type fout(Y5) Type fout(Y6) Type fout(Y7) Type00\n01out SPI/I2C Default 25 LVCMOS 25 XTAL MANU 25 2550 212.5 LVPECL Disable Disable 106.25 LVPECL Disable Disable 50 LVCMOS N+P Disable Disable 133.33 HCSL Disable Disable\n10 0x00\nPin Mode 1 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 LVPECL 156.25 LVPECL 25 LVPECL 25 LVPECL 156.25 HCSL 156.25 HCSL 125 LVCMOS N+P 125 LVCMOS N+P\n10 0x01\nPin Mode 2 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 LVPECL 156.25 LVPECL 156.25 LVPECL 156.25 LVPECL 125 LVCMOS N+P 25 LVCMOS P 125 LVCMOS N+P 125 LVCMOS N+P\n10 0x02\nPin Mode 3 - V1 25 LVCMOS 25 XTALMANU\n25 2500 100 LVPECL 100 LVPECL 100 LVPECL 100 LVPECL 125 LVCMOS N+P 25 LVCMOS N+P 125 LVCMOS N+P 125 LVCMOS N+P\n10 0x03\nPin Mode 4 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 LVPECL 156.25 LVPECL 25 LVPECL 25 LVPECL 100 HCSL 100 HCSL 100 HCSL 100 HCSL\n10 0x04\nPin Mode 5 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 LVPECL 156.25 CML 100 LVPECL 100 CML 125 LVCMOS P 50 LVCMOS P 100 HCSL 100 LVCMOS P\n10 0x05\nPin Mode 6 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 LVPECL 156.25 CML 100 LVPECL 100 CML 125 LVCMOS P 125 HCSL 100 HCSL 100 LVCMOS N+P\n10 0x06\nPin Mode 7 - V1 25 LVCMOS 25 XTALMANU\n25 2500 100 LVPECL 100 LVPECL 100 CML 100 CML 100 LVCMOS P 125 LVCMOS P 25 LVCMOS N+P 25 LVCMOS N+P\n10 0x07\nPin Mode 8 - V1 25 LVCMOS 25 XTALMANU\n25 2500 100 LVPECL 100 LVPECL 156.25 LVPECL 156.25 LVPECL 100 HCSL 100 HCSL 25 LVCMOS P 66.667 LVCMOS P\n10 0x08\nPin Mode 9 - V1 25 LVCMOS 25 XTALMANU\n25 2500 125 LVPECL 125 LVPECL 125 CML 125 CML 125 LVDS 100 LVDS 100 LVCMOS P 24 LVCMOS P\n10 0x09\nPin Mode 10 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 LVPECL Disable Disable 100 CML 100 CML 125 LVDS 100 HCSL 100 LVCMOS P 24 LVCMOS P\n10 0x0A\nPin Mode 11 - V1 25 LVCMOS 25 XTALMANU\n25 2500 125 LVPECL 125 LVPECL 25 LVPECL 25 LVPECL 156.25 LVDS 156.25 HCSL 100 HCSL 100 LVCMOS P\n10 0x0B\nPin Mode 12 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 CML 156.25 LVDS 125 CML 125 LVDS Disable Disable 25 LVCMOS P 100 HCSL 66.67 LVCMOS P\n10 0x0C\nPin Mode 13 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 LVPECL 156.25 LVPECL 100 LVPECL 100 CML 25 HCSL 25 LVCMOS P 100 LVCMOS P 66.667 LVCMOS P\n10 0x0D\nPin Mode 14 - V1 25 LVCMOS 25 XTALMANU\n25 2500 125 LVPECL 125 LVPECL 25 LVPECL 25 LVPECL 100 HCSL 100 LVCMOS P 25 LVCMOS P 66.667 LVCMOS P\n10 0x0E\nPin Mode 15 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 LVPECL 156.25 CML 125 CML 125 CML 12 LVCMOS P 25 LVCMOS P 50 LVCMOS P 100 HCSL\n10 0x0F\nPin Mode 16 - V1 38.88 LVCMOS 38.88 LVCMOSMANU\n38.88 2488.32 622.08 LVPECL Disable Disable 155.52 LVPECL 155.52 LVPECL 155.52 LVDS 155.52 LVDS 77.76 LVDS 77.76 LVDS\nCDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\n38\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) Thefunctionality ofthestatus 0andstatus 1pins inSPIandI2Cmode isprogrammable.\n(2) TheREF_SEL input pinselects theprimary orsecondary input inMANUAL mode. That is:Ifthesystem only uses aXTAL onthesecondary input, REF_SEL should betiedtoVDD. The\nprimary andsecondary input stage power supply must bealways connected.\nForallpinmodes, STATUS0 outputs thePLL_LOCK signal.\nGeneral Note: inallpinmode, allvoltage supplies must either be1.8Vor2.5/3.3 VandthePWR pinnumber 44must besetto0or1accordingly. InSPIandI2Cmode, thesupply\nvoltages canbemixed andmatched aslong asthecorresponding register bitsreflect thesupply voltage setting foreach desired 1.8Vor2.5/3.3 Vsupply. Exception: inputs configured for\nLVDS signaling (Type =LVDS) aresupply agnostic, andtherefore canbepowered from 2.5V/3.3 Vor1.8Vregardless ofthesupply select setting ofpinnumber 44.Table 7.Pre-Configured Settings ofCDCM6208V1H Accessible byPIN[4:0](1)(2)\nPre-Configured Settings ofCDCM6208 Accessible byPIN[4:0]\nSI_MODE[1:0] pin[4:0] UseCase fin(PRI_REF) Type fin(SEC_REF) Type REF_SEL\n(note 2) f(PFD) f(VCO) fout(Y0) Type fout(Y1) Type fout(Y2) Type fout(Y3) Type fout(Y4) Type fout(Y5) Type fout(Y6) Type fout(Y7) Type\n10 0x10\nPin Mode 17 - V1 25 LVCMOS 25 XTALMANU\n25 2500 100 CML 100 CML 125 CML 125 CML 83.33 LVCMOS P 25 LVCMOS N+P 100 LVCMOS N+P 125 LVCMOS N+P\n10 0x11\nPin Mode 18 - V1 25 LVCMOS 25 XTALMANU\n25 2400 100 LVPECL 100 LVPECL 100 LVPECL 100 LVPECL 25 LVCMOS P Disable Disable 40 LVCMOS P 66.667 LVCMOS P\n10 0x12\nPin Mode 19 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 CML 156.25 LVDS 100 CML 100 LVDS Disable Disable 25 LVCMOS N+P 66.67 LVCMOS P 100 HCSL\n10 0x13\nPin Mode 20 - V1 38.88 LVCMOS 38.88 LVCMOSMANU\n38.88 2488.32 155.52 LVPECL 155.52 LVPECL 155.52 LVPECL 155.52 LVPECL 77.76 LVDS Disable Disable Disable Disable 25 LVCMOS N+P\n10 0x14\nPin Mode 21 - V1 38.88 LVCMOS 38.88 LVCMOSMANU\n38.88 2488.32 77.76 LVPECL Disable Disable 77.76 LVDS Disable Disable 77.76 LVCMOS N+P 77.76 LVCMOS N+P 38.88 LVCMOS N+P 25 LVCMOS N+P\n10 0x15\nPin Mode 22 - V1 19.2 LVCMOS 19.2 LVCMOSMANU\n0.8 2500 100 LVPECL Disable Disable 125 LVPECL Disable Disable 125 LVCMOS N+P 25 LVCMOS N+P 66.67 LVCMOS P 2.048 LVCMOS P\n10 0x16\nPin Mode 23 - V1 25 LVCMOS 25 XTALMANU\n25 2500 100 LVPECL 100 LVPECL 125 LVPECL 125 LVPECL Disable Disable 25 LVCMOS P 66.667 LVCMOS P 2.048 LVCMOS P\n10 0x17\nPin Mode 24 - V1 25 LVCMOS 25 XTALMANU\n25 2500 125 LVDS 125 LVDS 100 LVDS 100 LVDS 100 LVDS 100 LVCMOS N+P 25 LVDS 25 LVCMOS N+P\n10 0x18\nPin Mode 25 - V1 25 LVCMOS 25 XTALMANU\n25 2400 100 LVDS 100 LVDS 100 LVDS 100 LVDS 25 LVDS 25 LVCMOS P 133.33 LVDS 66.67 LVCMOS P\n10 0x19\nPin Mode 26 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 LVPECL 156.25 CML 125 LVPECL 125 CML Disable Disable 25 LVCMOS N+P 66.67 LVCMOS P 2.048 LVCMOS P\n10 0x1A\nPin Mode 27 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 LVPECL 156.25 LVPECL 125 LVPECL 125 LVPECL 133.33 LVDS 25 LVCMOS P 100 HCSL 100 HCSL\n10 0x1B\nPin Mode 28 - V1 25 LVCMOS 25 XTALMANU\n25 2400 100 LVPECL 100 LVPECL 96 LVPECL Disable Disable 133.33 HCSL 33.33 LVCMOS P 14.31818 LVCMOS P 48 LVCMOS P\n10 0x1C\nPin Mode 29 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 LVPECL 156.25 CML 100 LVPECL 100 CML 25 HCSL 25 LVDS 100 HCSL 100 HCSL\n10 0x1D\nPin Mode 30 - V1 25 LVCMOS 25 XTALMANU\n25 2500 156.25 LVPECL 156.25 CML 125 LVPECL 125 CML 25 LVDS 33.33 LVCMOS P 100 HCSL 50 LVCMOS P\n10 0x1E\nPin Mode 31 - V1 25 LVCMOS 25 XTALMANU\n25 2500 125 LVPECL 125 LVPECL 25 LVPECL 25 LVPECL 156.25 LVDS Disable Disable 100 LVDS 12 LVCMOS P\n10 0x1F\nPin Mode 32 - V1 25 LVCMOS 25 XTALMANU\n25 2500 125 LVPECL 125 LVPECL 100 LVPECL 100 LVPECL 156.25 LVDS Disable Disable 25 LVCMOS N+P 25 LVCMOS N+P\nCDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\n39\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 7.Pre-Configured Settings ofCDCM6208V1H Accessible byPIN[4:0](1)(2)(continued)\nPre-Configured Settings ofCDCM6208 Accessible byPIN[4:0]\nCDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\n40\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) Thefunctionality ofthestatus 0andstatus 1pins inSPIandI2Cmode isprogrammable.\n(2) TheREF_SEL input pinselects theprimary orsecondary input inMANUAL mode. That is:Ifthesystem only uses aXTAL onthesecondary input, REF_SEL should betiedtoVDD. The\nprimary andsecondary input stage power supply must bealways connected.\nForallpinmodes, STATUS0 outputs thePLL_LOCK signal andSTATUS1 theLOSS OFREFERENCE.\nGeneral Note: inallpinmode, allvoltage supplies must either be1.8Vor2.5/3.3 VandthePWR pinnumber 44must besetto0or1accordingly. InSPIandI2Cmode, thesupply\nvoltages canbemixed andmatched aslong asthecorresponding register bitsreflect thesupply voltage setting foreach desired 1.8-V or2.5/3.3-V supply.Table 8.Pre-Configured Settings ofCDCM6208V2 Accessible byPIN[4:0](1)(2)SI_MODE[1:0]\npin[4:0] UseCase\nfin(PRI_REF) Type\nfin(SEC_REF) Type\nREF_SEL (note 2)\nf(PFD) f(VCO)\nfout(Y0) Type\nfout(Y1) Type\nfout(Y2) Type\nfout(Y3) Type\nfout(Y4) Type\nfout(Y5) Type\nfout(Y6) Type\nfout(Y7) Type\n00 I/O SPIDefault 30.72 LVDS 30.72 Crystal MANU 30.72 3072 153.60 LVDS 153.60 LVDS 122.88 LVDS 122.88 LVDS 61.44 LVDS 61.44 LVDS 30.72 LVDS 30.72 LVDS\n01 I/O I2CDefault 30.72 LVDS 30.72 Crystal MANU 30.72 3072 153.60 LVDS 153.60 LVDS 122.88 LVDS 122.88 LVDS 61.44 LVDS 61.44 LVDS 30.72 LVDS 30.72 LVDS\n11 RESERVED\n10 0x00 PinMode 1-V2 19.44 LVDS 19.44 Crystal MANU 19.44 3110.4 155.52 PECL 155.52 PECL 155.52 PECL 155.52 PECL 155.52 LVDS 155.52 LVDS 155.52 LVDS 155.52 LVDS\n10 0x01 PinMode 2-V2 19.44 LVDS 19.44 Crystal MANU 19.44 3110.4 155.52 PECL 155.52 PECL 155.52 PECL 155.52 PECL 155.52 LVDS 155.52 LVDS 155.52 LVDS 155.52 LVDS\n10 0x02 PinMode 3-V2 19.44 LVDS 19.44 Crystal MANU 19.44 3110.4 155.52 PECL 155.52 PECL 155.52 PECL 155.52 PECL 155.52 HCSL 155.52 HCSL 155.52 HCSL 155.52 HCSL\n10 0x03 PinMode 4-V2 19.44 LVDS 19.44 Crystal MANU 19.44 3110.4 622.08 PECL 622.08 PECL 622.08 PECL 622.08 PECL 155.52 LVDS 155.52 LVDS 155.52 LVDS 155.52 LVDS\n10 0x04 PinMode 5-V2 25 LVDS 25 Crystal MANU 25 3000 125 PECL 125 PECL 125 PECL 125 PECL 100 HCSL 100 HCSL 100 HCSL 100 HCSL\n10 0x05 PinMode 6-V2 25 LVDS 25 Crystal MANU 25 3000 125 LVDS 125 LVDS 125 LVDS 125 LVDS 100 LVDS 100 LVDS 100 LVDS 100 LVDS\n10 0x06 PinMode 7-V2 25 LVDS 25 Crystal MANU 25 3000 250 LVDS 250 LVDS 250 LVDS 250 LVDS 250 LVDS 250 LVDS 250 LVDS 250 LVDS\n10 0x07 PinMode 8-V2 25 LVDS 25 Crystal MANU 25 3000 200 PECL 200 PECL 200 PECL 200 PECL 200 HCSL 200 HCSL 200 HCSL 200 HCSL\n10 0x08 PinMode 9-V2 25 LVDS 25 Crystal MANU 25 3000 187.5 PECL 187.5 PECL 187.5 PECL 187.5 PECL 187.5 HCSL 187.5 HCSL 187.5 HCSL 187.5 HCSL\n10 0x09 PinMode 10-V2 38.4 LVDS 38.4 Crystal MANU 38.4 3072 153.6 LVDS 153.6 LVDS 122.88 LVDS 122.88 LVDS 122.88 LVDS 122.88 LVDS 153.6 LVDS 153.6 LVDS\n10 0x0A PinMode 11-V2 38.4 LVDS 38.4 Crystal MANU 9.6 3072 153.6 LVDS 153.6 LVDS 122.88 LVDS 122.88 LVDS 122.88 LVDS 122.88 LVDS 153.6 LVDS 153.6 LVDS\n10 0x0B PinMode 12-V2 25 LVDS 25 Crystal MANU 25 3000 100 LVDS x x x x x x 100 HCSL 25 CMOS 24 CMOS 27 CMOS\n10 0x0C PinMode 13-V2 122.88 LVDS 122.88 LVDS MANU 3.072 3072 153.6 LVDS 153.6 LVDS 122.88 LVDS 122.88 LVDS 30.72 LVDS 30.72 LVDS 61.44 LVDS 61.44 LVDS\n10 0x0D PinMode 14-V2 153.6 LVDS 153.6 LVDS MANU 0.384 3072 153.6 LVDS 153.6 LVDS 122.88 LVDS 122.88 LVDS 30.72 LVDS 30.72 LVDS 61.44 LVDS 61.44 LVDS\n10 0x0E PinMode 15-V2 30.72 LVDS 30.72 Crystal MANU 30.72 2949.12 491.52 PECL 491.52 PECL 245.76 PECL 245.76 PECL 122.88 LVDS 122.88 LVDS 61.44 LVDS 30.72 LVDS\n10 0x0F PinMode 16-V2 19.44 LVDS 19.44 Crystal MANU 19.44 3110.4 155.52 LVDS 155.52 LVDS 155.52 LVDS 155.52 LVDS 156.25 LVDS 156.25 LVDS 156.25 LVDS 156.25 LVDS\n10 0x10 PinMode 17-V2 30.72 LVDS 30.72 Crystal MANU 30.72 2949.12 245.76 LVDS 245.76 LVDS 245.76 LVDS 245.76 LVDS 122.88 LVDS 122.88 LVDS 122.88 LVDS 122.88 LVDS\n10 0x11 PinMode 18-V2 25 LVDS 25 Crystal MANU 6.25 3125 156.25 LVDS 156.25 LVDS 156.25 LVDS 156.25 LVDS 106.25 LVDS 106.25 LVDS 106.25 LVDS 106.25 LVDS\n10 0x12 PinMode 19-V2 25 LVDS 25 Crystal MANU 25 3000 125 LVDS 125 LVDS 125 LVDS 125 LVDS 106.25 LVDS 106.25 LVDS 106.25 LVDS 106.25 LVDS\n10 0x13 PinMode 20-V2 25 LVDS 25 Crystal MANU 25 3125 156.25 PECL 156.25 PECL 125 PECL 125 PECL 66.67 CMOS 33.33 CMOS 50 CMOS 12.5 CMOS\n10 0x14 PinMode 21-V2 25 CMOS 25 Crystal MANU 25 3125 125 LVDS 125 LVDS 125 LVDS 125 LVDS 66.67 LVDS 156.25 LVDS 125 LVDS 100 LVDS\n10 0x15 PinMode 22-V2 25 LVDS 25 Crystal MANU 1 3072 153.6 LVDS 153.6 LVDS 122.88 LVDS 122.88 LVDS 66.67 LVDS 156.25 LVDS 30.72 LVDS 100 LVDS\n10 0x16 PinMode 23-V2 19.2 LVDS 19.2 Crystal MANU 3.84 2949.12 122.88 LVDS 122.88 PECL 122.88 LVDS 122.88 LVDS 30.72 LVDS 66.67 LVDS 153.6 LVDS 250 LVDS\n10 0x17 PinMode 24-V2 30.72 LVDS 30.72 Crystal MANU 30.72 2949.12 122.88 LVDS 122.88 LVDS 30.72 LVDS 30.72 LVDS 66.67 LVDS 100 LVDS 156.25 LVDS 156.25 LVDS\n10 0x18 PinMode 25-V2 25 LVDS 25 Crystal MANU 25 3000 125 LVDS 125 LVDS 125 LVDS 125 LVDS 68.75 LVDS 68.75 LVDS 68.75 LVDS 68.75 LVDS\n10 0x19 PinMode 26-V2 10 LVDS 10 Crystal MANU 0.08 2949.12 245.76 PECL 245.76 PECL 122.88 PECL 122.88 PECL 125 LVDS 100 LVDS 307.2 LVDS 307.2 LVDS\n10 0x1A PinMode 27-V2 30.72 LVDS 30.72 LVDS MANU 30.72 2949.12 122.88 LVDS x x 30.72 LVDS 30.72 LVDS 156.25 LVDS 156.25 LVDS 100 LVDS 66.67 LVDS\n10 0x1B PinMode 28-V2 10 CMOS 10 LVDS MANU 0.08 2949.12 245.76 CML 245.76 CML 122.88 CML 122.88 CML 30.72 LVDS 66.67 LVDS 156.25 LVDS 307.2 LVDS\nCDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\n41\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 8.Pre-Configured Settings ofCDCM6208V2 Accessible byPIN[4:0]()()(continued)SI_MODE[1:0]\npin[4:0] UseCase\nfin(PRI_REF) Type\nfin(SEC_REF) Type\nREF_SEL (note 2)\nf(PFD) f(VCO)\nfout(Y0) Type\nfout(Y1) Type\nfout(Y2) Type\nfout(Y3) Type\nfout(Y4) Type\nfout(Y5) Type\nfout(Y6) Type\nfout(Y7) Type\n10 0x1C PinMode 29-V2 19.44 LVDS 19.44 Crystal MANU 0.01 3125 156.25 LVDS 156.25 LVDS 125 LVDS 125 LVDS 66.67 LVDS 100 LVDS 25 LVDS 25 LVDS\n10 0x1D PinMode 30-V2 30.72 LVDS 30.72 Crystal MANU 30.72 2949.12 737.28 PECL 737.28 PECL 491.52 PECL 491.52 PECL 122.88 HCSL 122.88 HCSL 122.88 LVDS 122.88 LVDS\n10 0x1E PinMode 31-V2 30.72 LVDS 30.72 Crystal MANU 30.72 3072 614.4 PECL 614.4 PECL 307.2 PECL 307.2 PECL 153.6 HCSL 153.6 HCSL 153.6 LVDS 153.6 LVDS\n10 0x1F PinMode 32-V2 30.72 LVDS 30.72 Crystal MANU 30.72 3072 153.6 CML 153.6 CML 153.6 CML 153.6 CML 100 LVDS 66.67 LVDS 125 LVDS 50 LVDS\nAlternative PinMode usage bymodifying input frequencies:\n10 0x00 PinMode 1-V2 19.2 LVDS 19.2 Crystal MANU 19.2 3072 153.6 PECL 153.6 PECL 153.6 PECL 153.6 PECL 153.6 LVDS 153.6 LVDS 153.6 LVDS 153.6 LVDS\n10 0x01 PinMode 2-V2 19.2 LVDS 19.2 Crystal MANU 19.2 3072 153.6 PECL 153.6 PECL 153.6 PECL 153.6 PECL 153.6 LVDS 153.6 LVDS 153.6 LVDS 153.6 LVDS\n10 0x03 PinMode 4-V2 19.2 LVDS 19.2 Crystal MANU 19.2 3072 614.4 PECL 614.4 PECL 614.4 PECL 614.4 PECL 153.6 LVDS 153.6 LVDS 153.6 LVDS 153.6 LVDS\n10 0x11 PinMode 18-V1 25 LVDS 25 Crystal MANU 25 2500 625 CML 625 CML 625 CML 625 CML 156.25 LVDS 156.25 LVDS 156.25 LVDS 156.25 LVDS\nCDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\n42\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.4.2 Loop Filter Recommendations forPinModes\nThe following twotables provide theinternal charge pump and R3/C3 settings forpinmodes. The designer caneither design their own optimized loop\nfilter, orusethesuggested loop filter intheTable 10.\nTable 9.CDCM6208V1 Loop Filter Recommendation forPinMode\nSI_MODE [1:0] PIN[4:0] USECASEf(PFD)\n[MHz]ICP\n[mA]SUGGESTED LOOP FILTER\nC1/R2/C2INTERNAL LPF COMPONENTS\nR3 C3\n00 out SPIDefault 25 2.5\n100pF/500R/22nF100Ω 242.5 pF\n10 0x00 PinMode 1-V1 25 2.5 100Ω 242.5 pF\n10 0x01 PinMode 2-V1 25 2.5 100Ω 242.5 pF\n10 0x02 PinMode 3-V1 25 2.5 100Ω 242.5 pF\n10 0x03 PinMode 4-V1 25 2.5 100Ω 242.5 pF\n10 0x04 PinMode 5-V1 25 2.5 100Ω 242.5 pF\n10 0x05 PinMode 6-V1 25 2.5 100Ω 242.5 pF\n10 0x06 PinMode 7-V1 25 2.5 100Ω 242.5 pF\n10 0x07 PinMode 8-V1 25 2.5 100Ω 242.5 pF\n10 0x08 PinMode 9-V1 25 2.5 100Ω 242.5 pF\n10 0x09 PinMode 10-V1 25 2.5 100Ω 242.5 pF\n10 0x0A PinMode 11-V1 25 2.5 100Ω 242.5 pF\n10 0x0B PinMode 12-V1 25 2.5 100Ω 242.5 pF\n10 0x0C PinMode 13-V1 25 2.5 100Ω 242.5 pF\n10 0x0D PinMode 14-V1 25 2.5 100Ω 242.5 pF\n10 0x0E PinMode 15-V1 25 2.5 100Ω 242.5 pF\n10 0x0F PinMode 16-V1 25 2.5 100Ω 242.5 pF\n10 0x10 PinMode 17-V1 30.72 2.5 220pF/400/22nF 100Ω 242.5 pF\n10 0x11 PinMode 18-V1 24.8832 2.5\n100pF/500R/22nF100Ω 242.5 pF\n10 0x12 PinMode 19-V1 25 2.5 100Ω 242.5 pF\n10 0x13 PinMode 20-V1 0.008 0.5 1uF/1.3k/22uF 4010Ω 562.5 pF\n10 0x14 PinMode 21-V1 25 2.5\n100pF/500R/22nF100Ω 242.5 pF\n10 0x15 PinMode 22-V1 25 2.5 100Ω 242.5 pF\n10 0x16 PinMode 23-V1 25 2.5 100Ω 242.5 pF\n10 0x17 PinMode 24-V1 25 2.5 100Ω 242.5 pF\n10 0x18 PinMode 25-V1 25 2.5 100Ω 242.5 pF\n10 0x19 PinMode 26-V1 25 2.5 100Ω 242.5 pF\n10 0x1A PinMode 27-V1 25 2.5 10Ω 30.0 pF\n10 0x1B PinMode 28-V1 25 2.5 100Ω 242.5 pF\n10 0x1C PinMode 29-V1 10 2.5 20pF/1210/68nF 100Ω 242.5 pF\n10 0x1D PinMode 30-V1 25 2.5 100pF/500R/22nF 100Ω 242.5 pF\n10 0x1E PinMode 31-V1 0.04 0.5 4.7uF/250/47uF 4010Ω 562.5 pF\n10 0x1F PinMode 32-V1 25 2.5 100pF/500R/22nF 100Ω 242.5 pF\nf(PFD) ICP suggested loop Filter\n[MHz] [mA] C1/R2/C2 R3 C3\n00out SPI/I2C Default 25 2.5 10 Ohm 35 pF\n10 0x00 Pin Mode 1 - V1 25 2.5 10 Ohm 35 pF\n10 0x01 Pin Mode 2 - V1 25 2.5 10 Ohm 35 pF\n10 0x02 Pin Mode 3 - V1 25 2.5 10 Ohm 35 pF\n10 0x03 Pin Mode 4 - V1 25 2.5 10 Ohm 35 pF\n10 0x04 Pin Mode 5 - V1 25 2.5 10 Ohm 35 pF\n10 0x05 Pin Mode 6 - V1 25 2.5 10 Ohm 35 pF\n10 0x06 Pin Mode 7 - V1 25 2.5 10 Ohm 35 pF\n10 0x07 Pin Mode 8 - V1 25 2.5 10 Ohm 35 pF\n10 0x08 Pin Mode 9 - V1 25 2.5 10 Ohm 35 pF\n10 0x09 Pin Mode 10 - V1 25 2.5 10 Ohm 35 pF\n10 0x0A Pin Mode 11 - V1 25 2.5 10 Ohm 35 pF\n10 0x0B Pin Mode 12 - V1 25 2.5 10 Ohm 35 pF\n10 0x0C Pin Mode 13 - V1 25 2.5 10 Ohm 35 pF\n10 0x0D Pin Mode 14 - V1 25 2.5 10 Ohm 35 pF\n10 0x0E Pin Mode 15 - V1 25 2.5 10 Ohm 35 pF\n10 0x0F Pin Mode 16 - V1 38.88 2.0 10 Ohm 35 pF\n10 0x10 Pin Mode 17 - V1 25 2.5 10 Ohm 35 pF\n10 0x11 Pin Mode 18 - V1 2.5 10 Ohm 35 pF\n10 0x12 Pin Mode 19 - V1 25 2.5 10 Ohm 35 pF\n10 0x13 Pin Mode 20 - V1 38.88 2.0 10 Ohm 35 pF\n10 0x14 Pin Mode 21 - V1 2.0 10 Ohm 35 pF\n10 0x15 Pin Mode 22 - V1 0.8 3.0 10 Ohm 35 pF\n10 0x16 Pin Mode 23 - V1 25 2.5 10 Ohm 35 pF\n10 0x17 Pin Mode 24 - V1 25 2.5 10 Ohm 35 pF\n10 0x18 Pin Mode 25 - V1 25 2.5 10 Ohm 35 pF\n10 0x19 Pin Mode 26 - V1 25 2.5 10 Ohm 35 pF\n10 0x1A Pin Mode 27 - V1 25 2.5 10 Ohm 35 pF\n10 0x1B Pin Mode 28 - V1 25 2.5 10 Ohm 35 pF\n10 0x1C Pin Mode 29 - V1 25 2.5 10 Ohm 35 pF\n10 0x1D Pin Mode 30 - V1 25 2.5 10 Ohm 35 pF\n10 0x1E Pin Mode 31 - V1 2.5 10 Ohm 35 pF\n10 0x1F Pin Mode 32 - V1 25 2.5 10 Ohm 35 pFInternal LPF\ncomponents\nSI_MODE[1:0] pin[4:0] UseCase\n100pF/500/22nF\n10pF/2.8k/4.7nF25\n38.88\n25100pF/500/22nF01\n43CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 10.CDCM6208V1H Loop Filter Recommendation forPinMode\nCDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\n44\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 11.CDCM6208V2 Loop Filter Recommendation forPinMode\nSI_MODE [1:0] PIN[4:0] USECASE f(PFD)\n[MHz]ICP\n[mA]SUGGESTED LOOP FILTER\nC1/R2/C2INTERNAL LPF COMPONENTS\nR3 C3\n00 out SPIDefault 30.72 2.5 470pF/560R/100nF 100Ω 242.5 pF\n10 0x00 PinMode 1-V1 19.44 2.5 330pF/530R/22nF 100Ω 242.5 pF\n10 0x01 PinMode 2-V1 19.44 0.5 4.7uF/10R/100uF 4010Ω 562.5 pF\n10 0x02 PinMode 3-V1 19.44 2.5\n330pF/530R/22nF100Ω 242.5 pF\n10 0x03 PinMode 4-V1 19.44 2.5 100Ω 242.5 pF\n10 0x04 PinMode 5-V1 25 2.5\n200pF/400R/22nF100Ω 242.5 pF\n10 0x05 PinMode 6-V1 25 2.5 100Ω 242.5 pF\n10 0x06 PinMode 7-V1 25 2.5 100Ω 242.5 pF\n10 0x07 PinMode 8-V1 25 2.5 100Ω 242.5 pF\n10 0x08 PinMode 9-V1 25 2.5 100Ω 242.5 pF\n10 0x09 PinMode 10-V1 38.4 2.5 220p/280R/22n 100Ω 242.5 pF\n10 0x0A PinMode 11-V1 9.6 0.5 4.7uF/10R/100uF 4010Ω 562.5 pF\n10 0x0B PinMode 12-V1 25 2.5 200pF/400R/22nF 100Ω 242.5 pF\n10 0x0C PinMode 13-V1 3.072 0.5 10uF/15R/100uF 4010Ω 562.5 pF\n10 0x0D PinMode 14-V1 0.384 0.5 10uF/42R/100uF 4010Ω 562.5 pF\n10 0x0E PinMode 15-V1 30.72 2.5 470pF/560R/100nF 100Ω 242.5 pF\n10 0x0F PinMode 16-V1 19.44 2.5 330pF/530R/22nF 100Ω 242.5 pF\n10 0x10 PinMode 17-V1 30.72 2.5 470pF/560R/100nF 100Ω 242.5 pF\n10 0x11 PinMode 18-V1 6.25 2.5 100p/1.1k/10n 530Ω 310.0 pF\n10 0x12 PinMode 19-V1 25 2.5\n200pF/400R/22nF100Ω 242.5 pF\n10 0x13 PinMode 20-V1 25 2.5 100Ω 242.5 pF\n10 0x14 PinMode 21-V1 25 2.5 100Ω 242.5 pF\n10 0x15 PinMode 22-V1 1 2.5 100p/1.5k/100n 4010Ω 562.5 pF\n10 0x16 PinMode 23-V1 3.84 1.5 22nF/220R/1uF 1050Ω 562.5 pF\n10 0x17 PinMode 24-V1 30.72 2.5 470pF/560R/100nF 100Ω 242.5 pF\n10 0x18 PinMode 25-V1 25 2.5 200pF/400R/22nF 100Ω 242.5 pF\n10 0x19 PinMode 26-V1 0.08 1 5uF/100/100uF 4010Ω 562.5 pF\n10 0x1A PinMode 27-V1 30.72 2.5 470pF/560R/100nF 10Ω 242.5 pF\n10 0x1B PinMode 28-V1 0.08 1 5uF/100/100uF 4010Ω 562.5 pF\n10 0x1C PinMode 29-V1 0.01 1.5 5uF/200/100uF 4010Ω 562.5 pF\n10 0x1D PinMode 30-V1 30.72 2.5\n470pF/560R/100nF100Ω 242.5 pF\n10 0x1E PinMode 31-V1 30.72 2.5 100Ω 242.5 pF\n10 0x1F PinMode 32-V1 30.72 2.5 100Ω 242.5 pF\n45CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) Thereverse logic between theregister Q21.2 andtheexternal output signal onSTATUS0 orSTATUS1.8.4.3 Status Pins Definition\nThe device vitals such asinput signal quality, smart mux input selection, and PLL lock can bemonitored by\nreading device registers oratthestatus pins STATUS1, andSTATUS0. Register 3[12:7] allows forcustomization\nofwhich vitals aremapped tothese twopins. Table 12lists thethree events thatcanbemapped toeach status\npinandwhich canalso beread intheregister space.\nTable 12.CDCM6208 Status PinDefinition List\nSTATUS\nSIGNAL NAMESIGNAL TYPE SIGNAL NAME REGISTER BIT\nNO.DESCRIPTION\nSEL_REF LVCMOS STATUS0, 1 Reg 3.12\nReg 3.9Indicates Reference Selected forPLL:\n0→Primary input selected todrive PLL\n1→Secondary input selected todrive PLL\nLOS_REF LVCMOS STATUS0, 1 Reg 3.11\nReg 3.8Loss ofselected reference input observed atactive input:\n0→Reference input present\n1→Loss ofreference input\nImportant Note 1:ForLOS_REF tooperate properly, thesecondary\ninput SEC_IN must beenabled. Setregister Q4.5=1. Ifregister\nQ4.5 issettozero, LOS_REF willoutput astatic high signal\nregardless oftheactual input signal status onPRI_IN.\nPLL_UNLOCK LVCMOS STATUS0, 1 Reg 3.10\nReg 3.7Indicates unlock status forPLL (digital):\nPLL locked→Q21.02 =0andVSTATUS0/1 =VIH\nPLL unlocked →Q21.2 =1andVSTATUS0/1 =VILSee note(1)\nNote 2:Ifthesmartmux isenabled andboth reference clocks stall,\ntheSTATUSx output signal will98% ofthetime indicate theLOS\ncondition with astatic high signal. However, in2%ofthecases, the\nLOS detection engine erroneously stalls atastate where the\nSTATUSx output PLL lock indicator willsignalize high for511outof\nevery 512PFD clock cycles.\nNOTE\nItisrecommended toassert only one outofthethree register bitsforeach ofthestatus\npins. Forexample, tomonitor thePLL lock status onSTATUS0 andtheselected reference\nclock sources onSTATUS1 output, thedevice register settings would beQ3.12 =Q3.7 =\n1andQ3.11 =Q3.10 =Q3.9 =Q3.8 =0.Ifastatus pinisunused, itisrecommended to\nsettheaccording 3register bitstozero (forexample, Q3[12:9] =0forSTATUS0 =0).If\nmore than one bitisenabled foreach STATUS signal, thefunction becomes OR\'ed. For\nexample, ifQ3.11 =Q3.10 =1andQ3.12 =0,theSTATUS0 output would behigh either if\nthedevice goes outoflock ortheselected reference clock signal islost.\n8.4.4 PLL Lock Detect\nThe PLL lock detection circuit isadigital detection circuit which detects anyfrequency error, even asingle cycle\nslip. The PLL unlock issignalized when acertain number ofcycle slips have been exceeded, atwhich point the\ncounter isreset. Afrequency error of2%willcause PLL unlock tostay low. A0.5% frequency error shows upas\ntoggling thePLL lock output with roughly 50% duty cycle atroughly 1/1000thofthePFD update frequency tothe\ndevice. Afrequency error of1ppm would show upasrare toggling lowforaduration ofapproximately 1000 PFD\nupdate clock cycles. Ifthesystem plans using PLL lock totoggle asystem reset, then consider adding anRC\nfilter onthePLL LOCK output (Status 1orStatus 0)toavoid rare cycle slips from triggering anentire system\nreset.\n 5432Reg05\nRegister Number (s)Bit Number(s)\nR05.2\n  \nDevice\nControl\nAnd\nStatusSTATUS0\nSTATUS1/PIN0\nPDN\nRESETN/PWR\nSCL/PIN4\nSDI/SDA/PIN1\nSDO/AD0/PIN2\nSCS/AD1/PIN3\nSI_MODE0 \n1514131211109876543210Reg 01514131211109876543210Reg11514131211109876543210Reg21514131211109876543210Reg31514131211109876543210Reg 201514131211109876543210Reg 211514131211109876543210Reg 221514131211109876543210Reg 231514131211109876543210Reg301514131211109876543210Reg31REGISTER SPACE\nDevice\nHardware\nSPI/I2C\nPortControl/\nStatus Pins\nSPI:  SI_MODE[1:0]=00;    I2C:  SI_MODE[1:0]=01;    Pin Mode: SI_ MODE[1:0]=10SI_MODE1Comm \nSelect\nUser SpaceTI only space\n46CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.4.5 Interface andControl\nThe host (DSP, Microcontroller, FPGA, etc)configures andmonitors theCDCM6208 through theSPIorI2Cport.\nThe host reads andwrites toacollection ofcontrol/status bitscalled theregister file.Typically, ahardware block\niscontrolled and monitored viaaspecific grouping ofbitslocated within theregister file.The host controls and\nmonitors certain device-wide critical parameters directly, through control/status pins. Intheabsence ofahost, the\nCDCM6208 can beconfigured tooperate inpinmode where the control pins [PIN0-PIN4] can beset\nappropriately togenerate thenecessary clock outputs outofthedevice.\nFigure 38.CDCM6208 Interface andControl Block\nWithin thisregister space, there arecertain bitsthathave read/write access. Other bitsareread-only (anattempt\ntowrite toaread only bitwillnotchange thestate ofthebit).\n8.4.5.1 Register FileReference Convention\nFigure 39shows themethod thisdocument employs torefer toanindividual register bitoragrouping ofregister\nbits. Ifadrawing ortextreferences anindividual bit,theformat istospecify theregister number firstandthebit\nnumber second. The CDCM6208 contains 21registers thatare16bitswide. The register addresses andthebit\npositions both begin with thenumber zero (0).Aperiod separates theregister address andbitaddress. The first\nbitintheregister fileisaddress \'R0.0\' meaning thatitislocated inRegister 0andisbitposition 0.The lastbitin\ntheregister fileisaddress R31.15 referring tothe16thbitofregister address 31(the32ndregister inthedevice\nFigure 39.CDCM6208 Register Reference Format\nCDCM6208SDO\n(#34)Data outSCS (#37)\nLVCMOS& 0\n00\nSDO internal \nenable signal\nD\n15D\n14D\n13D\n12D\n11D\n10D\n9D\n8D\n7D\n6D\n5D\n4D\n3D\n2D\n1D\n00000R/WA\n10A\n9A\n8A\n7A\n6A\n5A\n4A\n3A\n2A\n1A\n0\nFixed (4 bits) Register Address (11 bits) Data Payload (16 bits)1234567891011121314151617181920212223242526272829303132\nMessage Field DefinitionBit DefinitionOrder of Transmission\nFirst Out\nExamples: Read Register 4: 1|000 0|000 0000 0100 | xxxx xxxx xxxx xxxx\nWrite 0xF0F1 to Register 5: 0|000 0|000 0000 0101 | 1111 0000 1111 0001MSB LSB\n47CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.4.5.2 SPI-Serial Peripheral Interface\nToenable theSPI port, tiethecommunication select pins SI_MODE[1:0] toground. SPI isamaster/slave\nprotocol inwhich thehost system isalways themaster; therefore, thehost always initiates communication\nto/from thedevice. TheSPIinterface consists offoursignal pins. Thedevice SPIaddress is0000.\nTable 13.Serial Port Signals inSPIMode\nPIN\nI/ODESCRIPTION\nNAME NUMBER\nSDI/SDA/PIN1 2 Input SDI: SPISerial Data Input\nSDO/AD0/PIN2 3 Output SDO: SPISerial Data\nSCS/AD1/PIN3 4 Input SCS: SPILatch Enable\nSCL/PIN4 5 Input SCL: SPI/I2CClock\nThe host must present data tothedevice MSB first. Amessage includes atransfer direction bit,anaddress field,\nandadata field asdepicted inFigure 40\nFigure 40.CDCM6208 SPIMessage Format\n8.4.5.2.1 Writing totheCDCM6208\nToinitiate aSPIdata transfer, thehost asserts theSCS (serial chip select) pinlow. The firstrising edge ofthe\nclock signal (SCL) transfers thebitpresented ontheSDIpinoftheCDCM6208. This bitsignals ifaread (first bit\nhigh) orawrite (first bitlow) willtranspire. The SPIport shifts data totheCDCM6208 with each rising edge of\nSCL. Following theW/R bitare4fixed bitsfollowed by11bitsthat specify theaddress ofthetarget register in\ntheregister file.The 16bitsthatfollow arethedata payload. Ifthehost sends anincomplete message, (i.e.the\nhost de-asserts theSCS pinhigh prior toacomplete message transmission), then theCDCM6208 aborts the\ntransfer, anddevice makes nochanges totheregister fileorthehardware. Figure 42shows theformat ofawrite\ntransaction ontheCDCM6208 SPIport. The host signals theCDCM6208 ofthecompleted transfer anddisables\ntheSPIportbyde-asserting theSCS pinhigh.\n8.4.5.2.2 Reading From theCDCM6208\nAswith thewrite operation, thehost firstinitiates aSPItransfer byasserting theSCS pinlow. The host signals a\nread operation byshifting alogical high inthefirstbitposition, signaling theCDCM6208 thatthehost isimitating\naread data transfer from thedevice. During theportion ofthemessage inwhich thehost specifies the\nCDCM6208 register address, thehost presents thisinformation ontheSDIpinofthedevice (forthefirst15clock\ncycles after theW/R bit). During the16clock cycles that follow, theCDCM6208 presents thedata from the\nregister specified inthefirsthalfofthemessage ontheSDO pin.The SDO output is3-stated anytime SCS is\nhigh, sothat multiple SPI slave devices can beconnected tothesame serial bus. The host signals the\nCDCM6208 thatthetransfer iscomplete byde-asserting theSCS pinhigh.\nFigure 41.Reading From theCDCM6208\nSCL\nSCSSDOt4t5\nt2t3\nt7t6t1\nSDI\nt8A31 D0 D1\nD15 D1 D0A30\n\'21¶7\x03&$5(\'21¶7\x03&$5(\ntri-state\nSCS\nSCL\nSCIWRITE\nREADSCI\nSCO HI-Z\n16-BIT COMMAND 16-BIT DATA\'21¶7\x03&$5(A31 A30 A29 A28 A27A26A25A24 A23 A22A21A20 A19 A18 A17 A16 D15 D14D13D12 D11 D10 D9 D8 D7D6 D5 D4 D3D2 D1 D0\nD0D1D2D3D4D5D6D7D8D9D10D11D12D13D14D15A16A17A18A19A20A21A22A23A24A25A26A27A28A29A30A31\n48CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.4.5.2.3 Block Write/Read Operation\nThedevice supports ablock write andblock read operation. Thehost need only specify thelowest address ofthe\nsequence ofaddresses thatthehost needs toaccess. The CDCM6208 willautomatically increment theinternal\nregister address pointer iftheSCS pinremains lowafter theSPI port finishes theinitial 32-bit transmission\nsequence. Each transmission of16bits(adata payload width) results inthedevice automatically incrementing\ntheaddress pointer (provided theSCS pinremains active lowforallsequences).\nFigure 42.CDCM6208 SPIPort Message Sequencing\nFigure 43.CDCM6208 SPIPort Timing\nTable 14.SPITiming\nPARAMETER MIN TYP MAX UNIT\nfClock Clock Frequency fortheSCL 20 MHz\nt1 SPI_LE toSCL setup time 10 ns\nt2 SDItoSCL setup time 10 ns\nt3 SDO toSCL hold time 10 ns\nt4 SCL high duration 25 ns\nt5 SCL lowduration 25 ns\nt6 SCL toSCS Setup time 10 ns\nt7 SCS Pulse Width 20 ns\nt8 SDItoSCL Data Valid (First Valid Bitafter SCS) 10 ns\nSDA\nData inData out\nCDCM6208\n49CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.4.5.2.4 I2CSerial Interface\nWith SI_MODE1=0 andSI_MODE0=1 theCDCM6208 enters I2Cmode. The I2Cport ontheCDCM6208 works\nasaslave device andsupports both the100kHz standard mode and400kHz fastmode operations. Fast mode\nimposes aglitch tolerance requirement onthecontrol signals. Therefore, theinput receivers ignore pulses ofless\nthan 50nsduration. The inputs ofthedevice also incorporates aSchmitt trigger attheSDA and SCL inputs to\nprovide receiver input hysteresis forincreased noise robustness.\nNOTE\nCommunication through I2Cisnotpossible while RESETN isheld low.\nInanI2Cbussystem, theCDCM6208 acts asaslave device andisconnected totheserial bus(data busSDA\nandclock busSCL). The SDA port isbidirectional anduses anopen drain driver topermit multiple devices tobe\nconnected tothesame serial bus. The CDCM6208 allows uptofour unique CDCM6208 slave devices tooccupy\ntheI2Cbus inaddition toany other I2Cslave device with adifferent I2Caddress. These slave devices are\naccessed viaa7-bit slave address transmitted aspart ofanI2Cpacket. Only thedevice with amatching slave\naddress responds tosubsequent I2Ccommands. The device slave address is10101xx (the two LSBs are\ndetermined bytheAD1 andAD0 pins). The fiveMSBs arehard-wired, while thetwoLSBs aresetthrough pins\nondevice power up.\nFigure 44.I2CSerial Interface\nDuring thedata transfer through theI2Cport interface, oneclock pulse isgenerated foreach data bittransferred.\nThe data ontheSDA linemust bestable during thehigh period oftheclock. The high orlowstate ofthedata\nline can change only when theclock signal ontheSCL line islow. The start data transfer condition is\ncharacterized byahigh-to-low transition ontheSDA linewhile SCL ishigh. The stop data transfer condition is\ncharacterized byalow-to-high transition ontheSDA linewhile SCL ishigh. The start and stop conditions are\nalways initiated bythemaster. Every byte ontheSDA linemust beeight bitslong. Each byte must befollowed\nbyanacknowledge bitandbytes aresent MSB first.\nThe acknowledge bit(A)ornon-acknowledge bit(A)isthe9thbitattached toany8-bit data byte and isalways\ngenerated bythereceiver toinform thetransmitter thatthebyte hasbeen received (when A=0)ornot(when A\n=1).A=0isdone bypulling theSDA linelowduring the9thclock pulse andA=1isdone byleaving theSDA\nlinehigh during the9thclock pulse.\n50CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedThe I2Cmaster initiates thedata transfer byasserting astart condition which initiates aresponse from allslave\ndevices connected totheserial bus. Based onthe8-bit address byte sent bythemaster over theSDA line\n(consisting ofthe7-bit slave address (MSB first) andanR/W bit),thedevice whose address corresponds tothe\ntransmitted address responds bysending anacknowledge bit.Allother devices onthebusremain idlewhile the\nselected device waits fordata transfer with themaster. The CDCM6208 slave address bytes aregiven inbelow\ntable.\nAfter thedata transfer hasoccurred, stop conditions areestablished. Inwrite mode, themaster asserts astop\ncondition toenddata transfer during the10thclock pulse following theacknowledge bitforthelastdata byte from\ntheslave. Inread mode, themaster receives thelastdata byte from theslave butdoes notpullSDA lowduring\nthe9thclock pulse. This isknown asanon-acknowledge bit.Byreceiving thenon-acknowledge bit,theslave\nknows thedata transfer isfinished andenters theidlemode. The master then takes thedata linelowduring the\nlowperiod before the10thclock pulse, andhigh during the10thclock pulse toassert astop condition.\nFor"Register Write/Read" operations, theI2Cmaster canindividually access addressed registers, thataremade\noftwo8-bit data bytes.\nTable 15.I2CSlave Address Byte\nA6 A5 A4 A3 A2 AD1 AD0 R/W\n1 0 1 0 1 0 0 1/0\n1 0 1 0 1 0 1 1/0\n1 0 1 0 1 1 0 1/0\n1 0 1 0 1 1 1 1/0\n51CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.5 Programming\nTable 16.Generic Programming Sequence\nS Start Condition\nSr Repeated Condition\nR/W 1=Read (Rd) from slave; 0=Write (Wr) toslave\nA Acknowledge (ACK =0andNACK =1)\nP Stop Condition\nMaster toSlave Transmission\nSlave toMaster Transmission\nFigure 45.Register Write Programming Sequence\n1 7 1 1 8 1 8 1 8 1 8 1 1\nSSLAVE\nAddressWr ARegister\nAddressARegister\nAddressAData\nByteAData\nByteA P\nFigure 46.Register Read Programming Sequence\n1 7 1 1 8 1 8 1 1 1 1 1 8 1 8 1 1\nSSLAVE\nAddressWr ARegister\nAddressARegister\nAddressA SSlave\nAddressRd AData\nByteAData\nByteA P\nPRI\nY0OUTMUXINT\nDIV\nIINMUX\nSECR\nNMCharge Pump \nand \nLoop Filter\nY1 Y2 Y3 Y6 Y7INT\nDIV\nFRAC\nDIV\nFRAC\nDIV\nFRAC\nDIV\nFRAC\nDIVVCO PSAPSB\nOUTMUXPRI\nSEC\nPRI\nSECREG 6\nREG 8\nREG 9,10,11\nREG 15,16,17\nREG 18,19, 20REG 12,13,14REG 0REG 1\nREG 2 / REG1REG 3REG 4CDCM6208 Register programming\nREG 9\nREG 12REG 4\nREG 4REG 5\nREG 7\nY5 Y4\n52CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated8.6 Register Maps\nInSPI/I2Cmode thedevice canbeconfigured through twenty registers. Register 4configures theinput, Reg 0-3\nthePLL anddividers, andRegister 5-20configures the8different outputs.\nFigure 47.Device Register Map\n53CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedRegister Maps (continued)\nTable 17.Register 0\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15:10 RESERVED These bitsmust besetto0\n9:7 LF_C3[2:0]PLL Internal Loop Filter\n(C3)PLL Internal Loop Filter Capacitor (C3) Selection\n000→35pF\n001→112.5 pF\n010→177.5 pF\n011→242.5 pF\n100→310pF\n101→377.5 pF\n110→445pF\n111→562.5 pF\n6:4 LF_R3[2:0]PLL Internal Loop Filter\n(R3)PLL Internal Loop Filter Resistor (R3) Selection\n000→10Ω\n001→30Ω\n010→60Ω\n011→100Ω\n100→530Ω\n101→1050Ω\n110→2080Ω\n111→4010Ω\n3:1 PLL_ICP[2:0] PLL Charge PumpPLL Charge Pump Current Setting\n000→500µA\n001→1.0mA\n010→1.5mA\n011→2.0mA\n100→2.5mA\n101→3.0mA\n110→3.5mA\n111→4.0mA\n0 RESERVEDThis bitistiedtoonestatically, anditisrecommended tosetto1\nwhen writing toregister.\nTable 18.Register 1\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15:2 PLL_REFDIV[13:0] PLL Reference DividerPLL Reference 14-b Divider Selection\n(Divider value isregister value +1)\n1:0 PLL_FBDIV1[9:8] PLL Feedback Divider 1PLL Feedback 10-b Divider Selection, Bits9:8\nTable 19.Register 2\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15:8 PLL_FBDIV1[7:0] PLL Feedback Divider 1PLL Feedback 10-b Divider Selection, Bits7:0\n(Divider value isregister value +1)\n7:0 PLL_FBDIV0[7:0] PLL Feedback Divider 0PLL Feedback 8-bDivider Selection\n(Divider value isregister value +1)\n54CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 20.Register 3\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15:13 RESERVED These bitsmust besetto0\n12 ST1_SEL_REFCLK\nDevice StatusReference clock status enable onStatus 1pin:\n0→Disable\n1→Enable (See Table 12forfulldescription)\n11 ST1_LOR_ENLoss-of-reference Enable onStatus 1pin:\n0→Disable"\n1→Enable (See Table 12forfulldescription)\n10 ST1_PLLLOCK_ENPLL Lock Indication Enable onStatus 1pin:\n0→Disable\n1→Enable (See Table 12forfulldescription)\n9 ST0_SEL_REFCLKReference clock status enable onStatus 0pin:\n0→Disable\n1→Enable (See Table 12forfulldescription)\n8 ST0_LOR_ENLoss-of-reference Enable onStatus 0pin:\n0→Disable\n1→Enable (See Table 12forfulldescription)\n7 ST0_PLLLOCK_ENPLL Lock Indication Enable onStatus 0pin:"\n0→Disable\n1→Enable (See Table 12forfulldescription)\n6 RSTN Device ResetDevice Reset Selection:\n0→Device InReset (retains register values)\n1→Normal Operation\n5 SYNCN Output DividerOutput Channel Dividers Synchronization Enable:\n0→Forces synchronization\n1→Exits synchronization\n4 ENCAL PLL/VCOPLL/VCO Calibration Enable:\n0→Disable\n1→Enable\n3:2 PS_B[1:0] PLL Prescaler Divider BPLL Prescaler 1Integer Divider Selection:\n00→Divide-by-4\n01→Divide-by-5\n10→Divide-by-6\n11→RESERVED\nused forY2,Y3,Y6,andY7\n1:0 PS_A[1:0] PLL Prescaler Divider APLL Prescaler 0Integer Divider Selection:\n00→Divide-by-4\n01→Divide-by-5\n10→Divide-by-6\n11→RESERVED\nused inPLL feedback, Y0,Y1,Y4,andY5\n55CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) Itisoktopower upthedevice with a2.5V/3.3 Vsupply while thisbitissetto0.Toensure best device performance thisregisters\nshould beupdated after power-up toreflect thetrueVDD_SEC supply voltage used.\n(2) Itisoktopower upthedevice with a2.5V/3.3 Vsupply while thisbitissetto0.Toensure best device performance thisregisters\nshould beupdated after power-up toreflect thetrueVDD_PRI supply voltage used.Table 21.Register 4\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15:14 SMUX_PW[1:0]\nReference Input Smart\nMUXSmart MUX Pulse Width Selection. This bitcontrols theSmart MUX\ndelay andwaveform reshaping.\n00→PLL Smart MUX Clock Delay andReshape Disabled (default\ninallpinmodes)\n01→PLL Smart MUX Clock Delay Enable\n10→PLL Smart MUX Clock Reshape Enable\n11→PLL Smart MUX Clock Delay andReshape Enable\n13 SMUX_MODE_SELSmart MUX Mode Selection:\n0→Auto select\n1→Manual select\nNote: inAuto select mode, both input buffers must beenabled. Set\nR4.5 =1andR4.2 =1\n12 SMUX_REF_SELSmart MUX Selection forPLL Reference:\n0→Primary\n1→Secondary (only ifREF_SEL pinishigh)\nThis bitisignored when smartmux issettoauto select (forexample,\nR4.13 =0).See Table 12fordetails.\n11:8 CLK_PRI_DIV[3:0] Primary Input DividerPrimary Input (R)Divider Selection:\n0000→Divide by1\n1111→Divide by16\n7:6 SEC_SELBUF[1:0]\nSecondary InputSecondary Input Buffer Type Selection:\n00→CML\n01→LVDS\n10→LVCMOS\n11→Crystal\n5 EN_SEC_CLKSecondary input enable:\n0→Disable\n1→Enable\n4:3 PRI_SELBUF[1:0]\nPrimary InputPrimary Input Buffer Type Selection:\n00→CML\n01→LVDS\n10→LVCMOS\n11→LVCMOS\n2 EN_PRI_CLKPrimary input enable:\n0→Disable\n1→Enable\n1 SEC_SUPPLY(1)Secondary InputSupply voltage forsecondary input:\n0→1.8V\n1→2.5/3.3 V\n0 PRI_SUPPLY(2)Primary InputSupply voltage forprimary input:\n0→1.8V\n1→2.5/3.3 V\n56CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated(1) Itisoktopower upthedevice with a2.5V/3.3 Vsupply while thisbitissetto0andtoupdate thisbitthereafter.Table 22.Register 5\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitmust besetto0\n14 RESERVED This bitmust besetto0\n13 RESERVED This bitmust besetto0\n12 RESERVED This bitmust besetto0\n11 RESERVED This bitmust besetto0\n10 RESERVED This bitmust besetto0\n9 RESERVED This bitmust besetto0\n8:7 SEL_DRVR_CH1[1:0]\nOutput Channel 1Output Channel 1Type Selection:\n00,01→LVDS\n10→CML\n11→PECL\n6:5 EN_CH1[1:0]Output channel 1enable:\n00→Disable\n01→Enable\n10→Drive static 0\n11→Drive static 1\n4:3 SEL_DRVR_CH0[1:0]\nOutput Channel 0Output Channel 0Type Selection:\n00,01→LVDS\n10→CML\n11→PECL\n2:1 EN_CH0[1:0]Output channel 0enable:\n00→Disable\n01→Enable\n10→Drive static 0\n11→Drive static 1\n0 SUPPLY_CH0_1(1) Output Channels 0\nand1Output Channels 0and1Supply Voltage Selection:\n0→1.8V\n1→2.5/3.3 V\n57CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 23.Register 6\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitmust besetto0\n14 RESERVED This bitmust besetto0\n13 RESERVED This bitmust besetto0\n12 RESERVED This bitmust besetto0\n11 RESERVED This bitmust besetto0\n10 RESERVED This bitmust besetto0\n9 RESERVED This bitmust besetto0\n8 RESERVED This bitmust besetto0\n7:0 OUTDIV0_1[7:0]Output Channels 0\nand1Output channels 0and18-boutput integer divider setting\n(Divider value isregister value +1)\n(1) Itisoktopower upthedevice with a2.5V/3.3 Vsupply while thisbitissetto0andtoupdate thisbitthereafter.Table 24.Register 7\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitmust besetto0\n14 RESERVED This bitmust besetto0\n13 RESERVED This bitmust besetto0\n12 RESERVED This bitmust besetto0\n11 RESERVED This bitmust besetto0\n10 RESERVED This bitmust besetto0\n9 RESERVED This bitmust besetto0\n8:7 SEL_DRVR_CH3[1:0]\nOutput Channel 3Output Channel 3Type Selection:\n00,01→LVDS\n10→CML\n11→PECL\n6:5 EN_CH3[1:0]Output channel 3enable:\n00→Disable\n01→Enable\n10→Drive static 0\n11→Drive static 1\n4:3 SEL_DRVR_CH2[1:0]\nOutput Channel 2Output Channel 2Type Selection:\n00,01→LVDS\n10→CML"\n11→PECL\n2:1 EN_CH2[1:0]Output channel 2enable:\n00→Disable\n01→Enable\n10→Drive static 0\n11→Drive static 1\n0 SUPPLY_CH2_3(1) Output Channels 2\nand3Output Channels 2and3Supply Voltage Selection:\n0→1.8V\n1→2.5/3.3 V\n58CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 25.Register 8\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitmust besetto0\n14 RESERVED This bitmust besetto0\n13 RESERVED This bitmust besetto0\n12 RESERVED This bitmust besetto0\n11 RESERVED This bitmust besetto0\n10 RESERVED This bitmust besetto0\n9 RESERVED This bitmust besetto0\n8 RESERVED This bitmust besetto0\n7:0 OUTDIV2_3[7:0]Output Channels 2\nand3Output channels 2and38-boutput integer divider setting\n(Divider value isregister value +1)\n(1) Itisoktopower upthedevice with a2.5V/3.3Vsupply while thisbitissetto0andtoupdate thisbitthereafter.Table 26.Register 9\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitmust besetto0\n14:13 OUTMUX_CH4[1:0]\nOutput Channel 4Output MUX setting foroutput channel 4:\n00and11→PLL\n01→Primary input\n10→Secondary input\n12:10 PRE_DIV_CH4[2:0]Output channel 4fractional divider\'s 3-bpre-divider setting (this pre-\ndivider isbypassed ifQ9.9 =0)\n000→Divide by2\n001→Divide by3\n111→Divide by1(only forCDCM6208 with fVCO≤2.4GHz)\nAllother combinations reserved\n9 EN_FRACDIV_CH4Output channel 4fractional divider enable:\n0→Disable\n1→Enable\n8 LVCMOS_SLEW_CH4Output channel 4LVCMOS output slew:\n0→Normal\n1→Slow\n7 EN_LVCMOS_N_CH4Output channel 4negative-side LVCMOS enable:\n0→Disable\n1→Enable (Negative side canonly beenabled ifpositive side is\nenabled)\n6 EN_LVCMOS_P_CH4Output channel 4positive-side LVCMOS enable:\n0→Disable\n1→Enable\n5 RESERVED This bitmust besetto0\n4:3 SEL_DRVR_CH4[2:0]Output channel 4type selection:\n00or01→LVDS\n10→LVCMOS\n11→HCSL\n2:1 EN_CH4[1:0]Output channel 4enable:\n00→Disable\n01→Enable\n10→Drive static 0\n11→Drive static 1\n0 SUPPLY_CH4(1)Output channel 4Supply Voltage Selection:\n0→1.8V\n1→2.5/3.3 V\n59CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 27.Register 10\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitmust besetto0\n14 RESERVED This bitmust besetto0\n13 RESERVED This bitmust besetto0\n12 RESERVED This bitmust besetto0\n11:4 OUTDIV4[7:0]\nOutput Channel 4Output channel 48-binteger divider setting\n(Divider value isregister value +1)\n3:0 FRACDIV4[19:16] Output channel 420-b fractional divider setting, bits19-16\nTable 28.Register 11\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15:0 FRACDIV4[15:0] Output Channel 4 Output channel 420-b fractional divider setting, bits15-0\n(1) Itisoktopower upthedevice with a2.5V/3.3 Vsupply while thisbitissetto0andtoupdate thisbitthereafter.Table 29.Register 12\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitmust besetto0\n14:13 OUTMUX_CH5[1:0]\nOutput Channel 5Output MUX setting foroutput channel 5:\n00and11→PLL\n01→Primary input\n10→Secondary input\n12:10 PRE_DIV_CH5[2:0]Output channel 5fractional divider\'s 3-bpre-divider setting (this pre-\ndivider isbypassed ifQ12.9 =0)\n000→Divide by2\n001→Divide by3\n111→Divide by1;(only forCDCM6208 with fVCO≤2.4GHz)\nAllother combinations reserved\n9 EN_FRACDIV_CH5Output channel 5fractional divider enable:\n0→Disable\n1→Enable\n8 LVCMOS_SLEW_CH5Output channel 5LVCMOS output slew:\n0→Normal\n1→Slow\n7 EN_LVCMOS_N_CH5Output channel 5negative-side LVCMOS enable:\n0→Disable\n1→Enable (Negative side canonly beenabled ifpositive side is\nenabled)\n6 EN_LVCMOS_P_CH5Output channel 5positive-side LVCMOS enable:\n0→Disable\n1→Enable\n5 RESERVED This bitmust besetto0\n4:3 SEL_DRVR_CH5[2:0]Output channel 5type selection:\n00or01→LVDS\n10→LVCMOS\n11→HCSL\n2:1 EN_CH5[1:0]Output channel 5enable:\n00→Disable\n01→Enable\n10→Drive static 0\n11→Drive static 1\n0 SUPPLY_CH5(1)Output channel 5Supply Voltage Selection:\n0→1.8V\n1→2.5/3.3 V\n60CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 30.Register 13\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitmust besetto0\n14 RESERVED This bitmust besetto0\n13 RESERVED This bitmust besetto0\n12 RESERVED This bitmust besetto0\n11:4 OUTDIV5[7:0]\nOutput Channel 5Output channel 58-binteger divider setting\n(Divider value isregister value +1)\n3:0 FRACDIV5[19:16] Output channel 520-b fractional divider setting, bits19-16\nTable 31.Register 14\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15:0 FRACDIV5[15:0] Output Channel 5 Output channel 520-b fractional divider setting, bits15-0\n(1) Itisoktopower upthedevice with a2.5V/3.3 Vsupply while thisbitissetto0andtoupdate thisbitthereafter.Table 32.Register 15\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitmust besetto0\n14 RESERVED This bitmust besetto0\n13 RESERVED This bitmust besetto0\n12:10 PRE_DIV_CH6[2:0]\nOutput Channel 6Output channel 6fractional divider\'s 3-bpre-divider setting (this pre-\ndivider isbypassed ifQ15.9 =0)\n000→Divide by2\n001→Divide by3\n111→Divide by1;(only forCDCM6208V1 with fVCO≤2.4GHz)\nAllother combinations reserved\n9 EN_FRACDIV_CH6Output channel 6fractional divider enable:\n0→Disable\n1→Enable\n8 LVCMOS_SLEW_CH6Output channel 6LVCMOS output slew:\n0→Normal\n1→Slow\n7 EN_LVCMOS_N_CH6Output channel 6negative-side LVCMOS enable:\n0→Disable\n1→Enable (Negative side canonly beenabled ifpositive side is\nenabled)\n6 EN_LVCMOS_P_CH6Output channel 6positive-side LVCMOS enable:\n0→Disable\n1→Enable\n5 RESERVED This bitmust besetto0\n4:3 SEL_DRVR_CH6[1:0]Output channel 6type selection:\n00or01→LVDS\n10→LVCMOS\n11→HCSL\n2:1 EN_CH6[1:0]Output channel 6enable:\n00→Disable\n01→Enable\n10→Drive static 0\n11→Drive static 1\n0 SUPPLY_CH6(1)Output channel 6Supply Voltage Selection:\n0→1.8V\n1→2.5/3.3 V\n61CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 33.Register 16\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitmust besetto0\n14 RESERVED This bitmust besetto0\n13 RESERVED This bitmust besetto0\n12 RESERVED This bitmust besetto0\n11:4 OUTDIV6[7:0]\nOutput Channel 6Output channel 68-binteger divider setting\n(Divider value isregister value +1)\n3:0 FRACDIV6[19:16] Output channel 620-b fractional divider setting, bits19-16\nTable 34.Register 17\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15:0 FRACDIV6[15:0] Output Channel 6 Output channel 620-b fractional divider setting, bits15-0\n(1) Itisoktopower upthedevice with a2.5V/3.3 Vsupply while thisbitissetto0andtoupdate thisbitthereafter.Table 35.Register 18\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitmust besetto0\n14 RESERVED This bitmust besetto0\n13 RESERVED This bitmust besetto0\n12:10 PRE_DIV_CH7[2:0]\nOutput Channel 7Output channel 7fractional divider\'s 3-bpre-divider setting (this pre-\ndivider isbypassed ifQ18.9 =0)\n000→Divide by2\n001→Divide by3\n111→Divide by1;(only forCDCM6208 with fVCO≤2.4GHz)\nAllother combinations reserved\n9 EN_FRACDIV_CH7Output channel 7fractional divider enable: 0→Disable, 1→\nEnable\n8 LVCMOS_SLEW_CH7 Output channel 7LVCMOS output slew: 0→Normal, 1→Slow\n7 EN_LVCMOS_N_CH7Output channel 7negative-side LVCMOS enable: 0→Disable, 1→\nEnable (Negative side canonly beenabled ifpositive side is\nenabled)\n6 EN_LVCMOS_P_CH7Output channel 7positive-side LVCMOS enable: 0→Disable, 1→\nEnable\n5 RESERVED This bitmust besetto0\n4:3 SEL_DRVR_CH7[2:0]Output channel 7type selection:00 or01→LVDS, 10→LVCMOS,\n11→HCSL\n2:1 EN_CH7[1:0]Output channel 7enable: 00→Disable, 01→Enable, 10→Drive\nstatic low, 11→Drive static high\n0 SUPPLY_CH7(1) Output channel 7Supply Voltage Selection: 0→1.8V,1→2.5/3.3\nV\n62CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 36.Register 19\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitmust besetto0\n14 RESERVED This bitmust besetto0\n13 RESERVED This bitmust besetto0\n12 RESERVED This bitmust besetto0\n11:4 OUTDIV7[7:0]\nOutput Channel 7Output channel 78-binteger divider setting\n(Divider value isregister value +1)\n3:0 FRACDIV7[19:16] Output channel 720-b fractional divider setting, bits19-16\nTable 37.Register 20\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15:0 FRACDIV7[15:0] Output Channel 7 Output channel 720-b fractional divider setting, bits15-0\nTable 38.Register 21(Read Only)\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED This bitwillread a0\n14 RESERVED This bitwillread a0\n13 RESERVED This bitwillread a0\n12 RESERVED This bitwillread a0\n11 RESERVED This bitwillread a0\n10 RESERVED This bitwillread a0\n9 RESERVED This bitwillread a0\n8 RESERVED This bitwillread a0\n7 RESERVED This bitwillread a0\n6 RESERVED This bitwillread a0\n5 RESERVED This bitwillread a0\n4 RESERVED This bitwillread a0\n3 RESERVED This bitwillread a0\n2 PLL_UNLOCK\nDevice Status\nMonitoringIndicates unlock status forPLL (digital):\n0→PLL locked\n1→PLL unlocked\nNote: theexternal output signal onStatus 0orStatus 1uses a\nreversed logic, andindicates "lock" with aVOHsignal andunlock\nwith aVOLsignaling level.\n1 LOS_REFLoss ofreference input observed atinput Smart MUX output in\nobservation window forPLL:\n0→Reference input present\n1→Loss ofreference input\n0 SEL_REFIndicates Reference Selected forPLL:\n0→Primary\n1→Secondary\n63CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 39.Register 40(Read Only)\nBIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n15 RESERVED Ignore\n14 RESERVED Ignore\n13 RESERVED Ignore\n12 RESERVED Ignore\n11 RESERVED Ignore\n10 RESERVED Ignore\n9 RESERVED Ignore\n8 RESERVED Ignore\n7 RESERVED Ignore\n6 RESERVED Ignore\n5:3 VCO_VERSION\nDevice InformationIndicates thedevice version (Read only):\n000→CDCM6208V1\n001→CDCM6208V2\n2:0 DIE_REVISIONIndicates thesilicon dierevision (Read only):\n00X -->Engineering Prototypes\n010-->Production Material\n64CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTable 40.Default Register Setting forSPI/I2C Modes\nRegister CDCM6208V1 CDCM6208V2\n0 0x01B9 0x01B9\n1 0x0000 0x0000\n2 0x0018 0x0013\n3 0x08F4 0x08F5\n4 0x30EC 0x30EC\n5 0x0132 0x0022\n6 0x0003 0x0003\n7 0x0022 0x0022\n8 0x0003 0x0004\n9 0x0202 0x0002\n10 0x003B 0x0090\n11 0x01EC 0x0000\n12 0x0202 0x0002\n13 0x003B 0x0090\n14 0x01EC 0x0000\n15 0x0002 0x0002\n16 0x0040 0x0090\n17 0x0000 0x0000\n18 0x0002 0x0002\n19 0x0040 0x0130\n20 0x0000 0x0000\n: : :\n40 0xXX01 0xXX09\nCDCM6208\nSynthesizer \nModeTMS320TCI6616/18\nDSP\nAIFALT\nCORESRIOPCIePacket\nAccelDR\nBase Band DSP\n Clocking\nPico Cell ClockingDPLLCDCM6208\nAPLL\nGPS receiver\nIEEE1588 timing \nextract\n EthernetSyncE\nEthernetTiming\nServer\n1pps\n1ppsCorePacketnetworkFBADCRXADC\nTXDAC\nRF LORF LO\n65CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe CDCM6208 isahighly integrated clock generator and jitter cleaner. The CDCM6208 derives itsoutput\nclocks from anon-chip oscillator which canbebuffered through integer orfractional output dividers.\n9.2 Typical Applications\nFigure 48.Typical Application Circuit Figure 49.Typical Application Circuit\n9.2.1 Design Requirements\nThe most jitter sensitive application besides driving A-to-D converters aresystems deploying aserial linkusing\nSerializer and De-serializer implementation (forexample, a10GigEthernet). Fully estimating theclock jitter\nimpact onthelinkbudget requires anunderstanding ofthetransmit PLL bandwidth and thereceiver CDR\nbandwidth.\n9.2.2 Detailed Design Procedures\n9.2.2.1 Jitter Considerations inSERDES Systems\nAsshown inFigure 50,thebandwidth ofTXandRXisthefrequency range inwhich clock jitter adds without any\nattenuation tothejitter budget ofthelink. Outside ofthese frequencies, theSERDES linkwillattenuate clock\njitter with a20dB/dec oreven steeper roll-off.\nDe-Serializer Serializer\nTX REF \nCLOCKTX PLLserial data with \nembedded clock\nCDR\nRX REF \nCLOCKParallel in\nParallel out\n20\ndB\n/dec\nfhigh=BWTX PLLHTXPLL(f)RX PLL\n20dB/dec\nflow=BWRX PLL1-HRXPLL(f)\n20\ndB\n/dec\nfhighHTransfer(f)\n20dB/dec\nflowHTransfer(f) = H TXPLL * ( 1 - H RXPLL)\nflow=1.875MHz for 10GbE fhigh=20MHz for 10GbE\n66CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 50.Serial Link Jitter Budget Explanation\nExample: SERDES linkwith KeyStone ™IDSP\nThe SERDES TXPLL oftheTIKeyStone ™IDSP family (see Hardware Design Guide forKeyStone Devices\n(SPRABI2)) fortheSRIO interface hasa13-MHz PLL bandwidth (Low Pass Characteristic, seeFigure 50).The\nCDCM6208V2, pin-mode 27,was characterized inthisexample over Process, Voltage and Temperature (PVT)\nwith alow-pass filter of13MHz tosimulate theTXPLL. The attenuation ishigher orequal to20dB/dec;\ntherefore, thecharacterization used 20dB/dec asworst case.\n67CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTypical Applications (continued)\n(1) Input signal: 250-fs RMS (Integration Range 12kHzto5MHz)Table 41shows themaximum total jitter over PVT with andwithout alow-pass filter.\nTable 41.Maximum Total Jitter(1)Over PVT With andWithout Low-Pass Filter\nOUTPUTFREQUENCY\n[MHz]MAX TJ[ps]\nDSP SPECMAX TJ[ps]\nWITHOUT LOW-PASS FILTERMAX TJ[ps]\nWITH 13-MHZ LOW-PASS\nFILTER\nY0 122.88 56 9.43 8.19\nY2 30.72 56 9.60 7.36\nY3 30.72 56 9.47 7.42\nY4156.25\n(6bitfraction)56 57.66 17.48\nY5156.25\n(20bitfraction)56 76.87 32.32\nY6 100.00 56 86.30 33.86\nY7 66.667 300 81.71 35.77\nFigure 51shows themaximum Total Jitter with and without low-pass filter characteristic and themaximum TI\nKeyStone ™Ispecification.\nFigure 51.Maximum Jitter Over PVT\nNOTE\nDue tothedamping characteristic oftheDSP SERDES PLLs, theactual TJdata canbe\nworse.\n68CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated9.2.2.2 Jitter Considerations inADC andDAC Systems\nA/DandD/Aconverters aresensitive toclock jitter intwoways: They aresensitive tophase noise inaparticular\nfrequency band, and also have maximum spur level requirements toachieve maximum noise floor sensitivity.\nThefollowing testresults were achieved connecting theCDCM6208 toADC andDACs:\nFigure 52.IF=60MHz Fclk =122.88 MHz Baseline (Lab ClkGenerator) ADC: ADS62P48-49\nFigure 53.IF=60MHz Fclk =122.88 MHz CDCM6208 Driving ADC\nSEC_REF VCO=M (N × PS_A)f f\nPRI_REF VCO=(M × R) (N × PS_A)f f\n A  Ref -14.1 dB m Att  5 dB**\n*\n*1  RM\nCLRWRRB W 30 kHz\nVB W 300 kHz\nS W T 1 s\nNOR*\nCenter 245.76 M Hz Span 25.5 M Hz 2.55 M Hz/ PR N-110-100-90-80-70-60-50-40-30-20\n Tx Channel  W-CD MA 3GPP F W D\n Bandwidth             3.84 M Hz Powe r       - 9 . 3 9  dBm \n Adjacent  Channel\n Bandwidth             3.84 M Hz  L owe r      - 7 2 . 8 1  dB  \n Spacing                  5 M Hz Up p e r      - 7 2 . 4 0  dB  \n Alternate Channel\n Bandwidth             3.84 M Hz  L owe r      - 7 7 . 7 9  dB  \n Spacing                 10 M Hz Up p e r      - 7 8 . 3 1  dB   A  Ref -14.1 dB m Att  5 dB**\n*\n*1  RM\nCLRWRRB W 30 kHz\nVB W 300 kHz\nS W T 1 s\nNOR*\nCenter 245.76 M Hz Span 25.5 M Hz 2.55 M Hz/ PR N-110-100-90-80-70-60-50-40-30-20\n Tx Channel  W-CD MA 3GPP F W D\n Bandwidth             3.84 M Hz Powe r       - 9 . 4 0  dBm \n Adjacent  Channel\n Bandwidth             3.84 M Hz  L owe r      - 7 3 . 1 2  dB  \n Spacing                  5 M Hz Up p e r      - 7 3 . 0 6  dB  \n Alternate Channel\n Bandwidth             3.84 M Hz  L owe r      - 7 9 . 2 2  dB  \n Spacing                 10 M Hz Up p e r      - 7 9 . 1 9  dB  245.76MHz DAC \ndriven from ³LGHDO\x03VRXUFH´\x03\n(Wenzel oscillator buffered by HP8133A)245.76MHz DAC \ndriven from CDCM6208  \n(no performance degradation observed)\n69CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedObservation :UptoanIF=100 MHz, theADC performance when driven bytheCDCM6208 (Figure 53)is\nsimilar towhen theADC isdriven byanexpensive labsignal generator with additional passive source filtering\n(Figure 52).\nConclusion: Therefore, theCDCM6208 isusable forapplications upto100MHz IF.ForIFabove 100MHz, the\nSNR starts degrading inourexperiments. Measurements were conducted with ADC connected toY0and other\noutputs running atdifferent integer frequencies.\nNOTE\nForcrosstalk, TIhighly recommends configuring both pre-dividers identically, otherwise\ntheSFDR andSNR suffer duetocrosstalk between thetwopre-divider frequencies.\nFigure 54.DAC Driven byLabSource andCDCM6208 inComparison (Performance Identical)\nObservation/Conclusion :The DAC performance was notdegraded atallbytheCDCM6208 compared to\ndriving theDAC with aperfect labsource. Therefore, theCDCM6208 provides sufficient lownoise todrive a\n245.76 MHz DAC.\n9.2.2.3 Configuring thePLL\nThe CDCM6208 allows configuring thePLL toaccommodate various input andoutput frequencies either through\nanI2CorSPI programming interface orintheabsence ofprogramming, thePLL can beconfigured through\ncontrol pins. The PLL canbeconfigured bysetting theSmart Input MUX, Reference Divider, PLL Loop Filter,\nFeedback Divider, Prescaler Divider, andOutput Dividers.\nForthePLL tooperate inclosed-loop mode, thefollowing condition inEquation 1has tobemet when using\nprimary input forthereference clock, andthecondition inEquation 2hastobemetwhen using secondary input\nforthereference clock.\n(1)\n(2)\nInEquation 1andEquation 2,ƒPRI_REF isthereference input frequency ontheprimary input andƒSEC_REF isthe\nreference input frequency onthesecondary input, Risthereference divider, Mistheinput divider, Nisthe\nfeedback divider, andPS_A theprescaler divider A.\nELFR2C2\nC1\nR3\nC3\nOSC=OUT (O × PS_A)f\nf\n70CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedThe output frequency, ƒOUT,isafunction ofƒVCO,theprescaler A,and theoutput divider (O), and isgiven by\nEquation 3.(Use PS_B inforoutputs 2,3,6,and7).\n(3)\nWhen theoutput frequency plan calls fortheuseofsome output dividers asfractional values, thefollowing steps\nareneeded tocalculate theclosest achievable frequencies forthose using fractional output dividers and the\nfrequency errors (difference between thedesired frequency andtheclosest achievable frequency).\n•Based onsystem needs, decide thefrequencies thatneed tohave best possible jitter performance.\n•Once decided, these frequencies need tobeplaced oninteger output dividers.\n•Then afrequency plan forthese frequencies with strict jitter requirements can beworked outusing the\ncommon divisor algorithm.\n•Once theinteger divider plans areworked out,thePLL settings (including VCO frequency, feedback divider,\ninput divider andprescaler divider) canbeworked outtomap theinput frequency tothefrequency outofthe\nprescaler divider.\n•Then calculate thefractional divider values (whose values must begreater than 2)thatareneeded tosupport\ntheoutput frequencies that arenotpart ofthecommon frequency plan from thecommon divisor algorithm\nalready worked out.\n•Foreach fractional divider value, trytorepresent thefractional portion ina20-bit binary scheme, where the\nfirstfractional bitisrepresented as0.5,thesecond fractional bitisrepresented as0.25, third fractional bitis\nrepresented as0.125 and soon.Continue this process until theentire 20-bit fractional binary word is\nexhausted.\n•Once exhausted, thefraction canbecalculated asacumulative sum ofthefractional bitxfractional value of\nthefractional bit.Once this isdone, theclosest achievable output frequency can becalculated with the\nmathematical function ofthefrequency outoftheprescaler divider divided bytheachievable fractional\ndivider.\n•The frequency error canthen becalculated asthedifference between thedesired frequency andtheclosest\nachievable frequency.\n9.2.2.4 Programmable Loop Filter\nThe on-chip PLL supports apartially internal and partially external loop filter configuration forallPLL loop\nbandwidths where thepassive external components C1,C2,andR2areconnected totheELF pinasshown in\nFigure 55toachieve PLL loop bandwidths from 400kHzdown to10Hz.\nFigure 55.CDCM6208 PLL Loop Filter Topology\n71CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated9.2.2.5 Loop filter Component Selection\nTheloop filter setting andexternal resistor selection isimportant tosetthePLL tobest possible bandwidth andto\nminimize jitter. Ahigh bandwidth (≥100kHz) provides best input signal tracking andistherefore desired with a\nclean input reference (synthesizer mode). Alowbandwidth (≤1kHz) isdesired iftheinput signal quality is\nunknown (jitter cleaner mode). TIprovides asoftware tool that makes iteasy toselect theright loop filter\ncomponents. C1,R2,andC2areexternal loop filter components, connected totheELF pin.The 3rdpole ofthe\nloop filter isdevice internal with R3andC3register selectable.\n9.2.2.6 Device Output Signaling\nLVDS-like: Alloutputs Y[7:0] support LVDS-like signaling. The actual output stage uses aCML structure and\ndrives asignal swing identical toLVDS (approximately 350 mV). The output slew rate isfaster than standard\nLVDS forbest jitter performance. The LVDS-like outputs should beAC-coupled when interfacing toaLVDS\nreceiver. See reference schematic Figure 69foranexample. The supply voltage foroutputs configured LVDS\ncanbeselected freely between 1.8Vand3.3V.\nLVPECL-like: Outputs Y[3:0] support LVPECL-like signaling. The actual output stage uses aCML structure but\ndrives thesame signal amplitude and rise time astrue emitter coupled logic output stages. The LVPECL-like\noutputs should beAC-coupled, andcontrary tostandard PECL designs, noexternal termination resistor toVCC-\n2Visused (fewer components forlowest BOM cost). See reference schematic Figure 69foranexample. The\nsupply voltage foroutputs configured LVPECL-like isrecommended tobe3.3V,though even 1.8Vprovides\nnearly thesame output swing andperformance atmuch lower power consumption.\nCML: Outputs Y[3:0] support standard CML signaling. The supply voltage foroutputs configured CML can be\nselected freely between 1.8Vand 3.3V.Atrue CML receiver canbedriven DCcoupled. Allother differential\nreceiver should connected using ACcoupling. See reference schematic Figure 69foracircuit example.\nHCSL: Outputs Y[7:4] support HCSL signaling. The supply voltage foroutputs configured HCSL canbeselected\nfreely between 1.8Vand 3.3V.HCSL isreferenced toGND, and requires external 50-Ωtermination toGND.\nSee thereference schematic foranexample.\nCMOS: Outputs Y[7:4] support 1.8-V, 2.5-V, and 3.3-V CMOS signaling. Afast orreduced slew rate can be\nselected through register programming. Each differential output port candrive oneortwoCMOS output signals.\nBoth signals arein-phase ,meaning their phase offset iszero degrees, andnot180˚.The output swing issetby\nproviding theaccording supply voltage (forexample, ifVDD_Y4=2.5 V,theoutput swing onY4willbe2.5-V\nCMOS). Outputs configured forCMOS should only beterminated with aseries-resistor near thedevice output to\npreserve thefullsignal swing. Terminating CMOS signals with a50-Ωresistor toGND would reduce theoutput\nsignal swing significantly.\n9.2.2.7 Integer Output Divider (IO)\nEach integer output divider ismade upofacontinuous 10-b counter. Theoutput buffer itself contributes only little\ntothetotal device output jitter duetoalowoutput buffer phase noise floor. The typical output phase noise floor\natanoutput frequency of122.88 MHz, 20-MHz offset from thecarrier measures asfollows: LVCMOS: –157.8\ndBc/Hz, LVDS: –158dBc/Hz, LVPECL: –158.25 dBc/Hz, HCSL: –160dBc/Hz. Therefore, theoverall contribution\noftheoutput buffer tothetotal jitter isapproximately 50fs-rms (12k–20MHz). Anactual measurement of\nphase noise floor with different output frequencies foronenominal yielded theresults inTable 42:\nTable 42.Output Noise Floor\nfOUT LVDS (Y0) PECL (Y0) CML (Y0) HCSL (Y4) CMOS 3p3V (Y7)\n737.28 MHz –154.0 dBc/Hz –154.8 dBc/Hz –154.4 dBc/Hz –153.1 dBc/Hz –150.9 dBc/Hz\n368.64 MHz –157.0 dBc/Hz –155.8 dBc/Hz –156.4 dBc/Hz –153.9 dBc/Hz –153.1 dBc/Hz\n184.32 MHz –157.3 dBc/Hz –158.6 dBc/Hz 158.1 dBc/Hz –154.7 dBc/Hz –156.2 dBc/Hz\n92.16 MHz –161.2 dBc/Hz –161.6 dBc/Hz –161.4 dBc/Hz –155.2 dBc/Hz –159.4 dBc/Hz\n46.08 MHz –162.2 dBc/Hz –165.0 dBc/Hz –163.0 dBc/Hz –154.0 dBc/Hz –162.8 dBc/Hz\n÷ 1, 2 or 3Pre-Scaler \noutput clock\n398-800MHzLimit: 200-400MHz÷ 4, 5 or 6VCO\n2.39-2.55GHz\n2.94-3.13GHzPre-Scaler PS_A or PS_BFracDiv Pre Divider\nReg 9.12:10\nReg 12.12:10\nReg 15.12:10\nReg 18.12:10÷ 1 to 256\nReg 10.11:4 \nReg 13.11:4\nReg 16.11:4\nReg 19.11:4Integer Divider\nReg 3.4:0.xxx\nReg 10.3:0 + Reg 11 \nReg 13.3:0 + Reg 14\nReg 16.3:0 + Reg 17\nReg 19.3:0 + Reg 20\nFractional Divider (simplified)Fractional division\n72CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated9.2.2.8 Fractional Output Divider (FOD)\nThe CDCM6208 incorporates afractional output divider onY[7:4], allowing these outputs torunatnon-integer\noutput divide ratios ofthePLL frequencies. This feature isuseful when systems require different, unrelated\nfrequencies. Thefractional output divider architecture isshown inFigure 56.\nFigure 56.Fractional Output Divider Principle Architecture (Simplified Graphic, notShowing Output\nDivider Bypass Options)\nThe fractional output divider requires aninput frequency between 400 MHz and 800 MHz, and outputs any\nfrequency equal orless than 400MHz (the minimum fractional output divider setting is2).The fractional divider\nblock hasafirststage integer pre-divider followed byafractional sigma-delta output divider block that isdeep\nenough such astogenerate anyoutput frequency intherange of0.78 MHz to400MHz from anyinput frequency\nintherange of400 MHz to800 MHz with aworst case frequency accuracy ofnomore than ±1ppm. The\nfractional values available areallpossible 20-b representations offractions within thefollowing range:\n•1.0≤ƒracDIV≤1.9375\n•2.0≤ƒracDIV≤3.875\n•4.0≤ƒracDIV≤5.875\n•x.0≤ƒracDIV≤(x+1)+0.875 with xbeing alleven numbers from x=2,4,6,8,10,....,254\n•254.0≤ƒracDIV≤255.875\n•256.0≤ƒracDIV≤256.99999\nTheCDCM6208 user GUI comprehends thefractional divider limitations; therefore, using theGUI tocomprehend\nfrequency planning isrecommended.\nThe fractional divider output jitter isafunction offractional divider input frequency and furthermore depends on\nwhich bitsareexercised within thefractional divider. Exercising only MSB orLSB bitsprovides better jitter than\nexercising bitsnear thecenter ofthefractional divider. Jitter data areprovided inthisdocument, and vary from\n50ps-pp to200 ps-pp, when thedevice isoperated asafrequency synthesizer with high PLL bandwidths\n(approximately 100kHz to400kHz). When thedevice isoperated asajitter cleaner with lowPLL bandwidths (<\n1kHz), itsadditive total jitter increases byasmuch as30ps-pp. The fractional divider canbeused ininteger\nmode. However, ifonly aninteger divide ratio isneeded, itisimportant todisable thecorresponding fractional\ndivider enable bit,which engages thehigher performing integer divider.\n9.2.2.9 Output Synchronization\nBoth types ofoutput dividers can besynchronized using theSYNCN signal. FortheCDCM6208, thissignal\ncomes from theSYNCN pinorthesoftSYNCN register bitR3.5. The most common way toexecute theoutput\nsynchronization istotoggle theSYNCN pin. When SYNC isasserted (VSYNCN≤VIL),alloutputs aredisabled\n(high-impedance) and theoutput dividers arereset. When SYNC isde-asserted (VSYNCN≥VIH),thedevice first\ninternally latches thesignal, then retimes thesignal with thepre-scaler, and finally turns alloutputs on\nsimultaneously. The firstrising edge oftheoutputs istherefore approximately 15nsto20nsdelayed from the\nSYNC pinassertion. Foroneparticular device configuration, theuncertainty ofthedelay is±1PS_A clock cycles.\nForoneparticular device andoneparticular configuration, thedelay uncertainty isonePS_A clock cycle.\n1 2 3 4 5 6 7 8 9 10 11 12 PS_A\nSYNCN\nY0\nY0One pre-scaler clock cycle \nuncertainty, of when the \noutput turns on for one \ndevice in one particular \nconfiguration\nOutputs tristates\nOutputs turned onPossibility (A)\nPossibility (B)\n73CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedTheSYNC feature isparticularly helpful insystems with multiple CDCM6208. IfSYNC isreleased simultaneously\nforalldevices, thetotal remaining output skew uncertainty is±1clock cycles foralldevices configured to\nidentical pre-scaler settings. Fordevices with varying pre-scaler settings, thetotal part-to-part skew uncertainty\nduetosync remains ±2clock cycles.\nOutputs Y0,Y1,Y4,andY5arealigned with thePS_A output while outputs Y2,Y3,Y6,andY7arealigned with\nthePS_B output). Alloutputs Y[7:0] turn onsimultaneously, ifPS_B andPS_A aresettoidentical divide values\n(PS_A=PS_B).\nFigure 57.SYNCN toOutput Delay Uncertainty\n9.2.2.10 Output Mux onY4andY5\nThe CDCM6208 device outputs Y4and Y5can either beused asindependent fractional outputs orallow\nbypassing ofthePLL inorder tooutput theprimary orsecondary input signal directly.\n9.2.2.11 Staggered CLK Output Power UpforPower Sequencing ofaDSP\nDSPs aresensitive toanykind ofvoltage swing onunpowered input rails. Toprotect theDSP from long-term\nreliability problems, TIrecommends avoiding any clock signal totheDSP until theDSP power railisalso\npowered up.This canbeachieved intwoways using theCDCM6208:\n1.Digital control :Initiating aconfiguration ofallregisters sothatalloutputs aredisabled, andthen turning on\noutputs onebyonethrough serial interface after each DSP railbecomes powered upaccordingly.\n2.Output Power supply domain control :Aneven easier scheme might betoconnect theclock output power\nsupply VDD_Yx tothecorresponding DSP input clock supply domain. Inthiscase, theCDCM6208 output will\nremain disabled until theDSP rails ramps upaswell. Figure 58shows theturnon behavior.\nFigure 58.Sequencing theOutput Turnon Through Sequencing theOutput Supplies\nOutput Y2Powers UpWhile Output Y0isAlready Running\nCDCM 6208 50 k \nC PDN V DVDD \nPDN \nt ? 0 V DVDD \nV PDN 1 . 3 V \nV IH ( min ) \n0 V 0 V 1 . 8 V , \n2 . 5 V , or \n3 . 3 V \nV DVDD VDD _ PLL 1 ,  VDD _ PLL 2 ,  VDD _ PRI , \nVDD _ SEC all must rise before PDN toggles high  \n74CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated10Power Supply Recommendations\n10.1 Power RailSequencing, Power Supply Ramp Rate, andMixing Supply Domains\n10.1.1 Mixing Supplies\nThe CDCM6208 incorporates avery flexible power supply architecture. Each building block hasitsown power\nsupply domain, and canbedriven independently with 1.8V,2.5V,or3.3V.This isespecially ofadvantage to\nminimize total system cost bydeploying multiple low-cost LDOs instead ofone, more-expensive LDO. This also\nallows mixed IOsupply voltages (forexample, oneCMOS output with 1.8V,another with 3.3V)orinterfacing to\naSPI/I2C controller with 3.3-V supply while other blocks aredriven from alower supply voltage tominimize\npower consumption. The CDCM6208 current consumption ispractically independent ofthesupply voltage, and\ntherefore alower supply voltage consumes lower device power. Also note that outputs Y3:0 ifused forPECL\nswing willprovide higher output swing iftheaccording output domains areconnected to2.5Vor3.3V.\n10.1.2 Power-On Reset\nThe CDCM6208 integrates abuilt-in POR circuit, thatholds thedevice inpower down until allinput, digital, and\nPLL supplies have reached atleast 1.06 V(minimum) to1.24 V(maximum). After thispower-on release, device\ninternal counters start (see Device Power-Up Timing )followed bydevice calibration. While thedevice digital\ncircuit resets properly atthissupply voltage level, thedevice isnotready tocalibrate atsuch alowvoltage.\nTherefore, forslow power-up ramps, thecounters expire before thesupply voltage reaches theminimum voltage\nof1.71 V.Hence forslow power-supply ramp rates, itisnecessary todelay calibration further using thePDN\ninput.\n10.1.3 Slow Power-Up Supply Ramp\nNoparticular power supply sequence isrequired fortheCDCM6208. However, itisnecessary toensure that\ndevice calibration occurs AFTER theDVDD supply aswell astheVDD_PLL1, VDD_PLL2, VDD_PRI, and\nVDD_SEC supply arealloperational, andthevoltage oneach supply ishigher than 1.45. This isbest realized by\ndelaying thePDN low-to-high transition. The PDN input incorporates a50-kΩresistor toDVDD. Assuming the\nDVDD supply ramp hasafixed time relationship totheslowest ofallPLL andinput power supplies, acapacitor\nfrom PDN toGND candelay thePDN input signal sufficiently totoggle PDN low-to-high AFTER allother supplies\narestable. However, iftheDVDD supply ramps much sooner than thePLL orinput supplies, additional means\narenecessary toprevent PDN from toggling tooearly. Apremature toggling ofPDN would possibly result in\nfailed PLL calibration, which canonly becorrected byre-calibrating thePLL byeither toggling PDN orRESET\nhigh-low-high.\nFigure 59.PDN Delay When Using Slow Ramping Power Supplies (Supply Ramp >50ms)\n75CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedPower RailSequencing, Power Supply Ramp Rate, andMixing Supply Domains (continued)\n10.1.4 Fast Power-Up Supply Ramp\nIfthesupply ramp time forDVDD, VDD_PLL1, VDD_PLL2, VDD_PRI, andVDD_SEC arefaster than 50msfrom\n0Vto1.8V,nospecial provisions arenecessary onPDN; thePDN pincanbeleftfloating. Even anexternal\ncapacitor toGND can beomitted inthiscircumstance, asthedevice delays calibration sufficiently byinternal\nmeans.\n10.1.5 Delaying VDD_Yx_Yy toProtect DSP IOs\nDSPs and other highly integrated processors sometimes donotpermit anyclock signal tobepresent until the\nDSP power supply forthecorresponding IOisalso present. The CDCM6208 allows toeither sequence output\nclock signals bywriting tothecorresponding output enable bitthrough SPI/I2C, oralternatively itispossible to\nconnect theDSP IOsupply andtheCDCM6208 output supply together, inwhich case theCDCM6208 output will\nnotturnonuntil theDSP supply isalso valid. This second implementation avoids SPI/I2C programming.\n10.2 Device Power-Up Timing\nBefore thedevice outputs turnonafter power up,thedevice goes through thefollowing initialization routine:\nTable 43.Power-Up Timing Procedure\nSTEP DURATION COMMENTS\nStep 1:Power uprampDepends oncustomer supply\nramp timeThePOR monitor holds thedevice inpower-down orreset until the\nVDD supply voltage reaches 1.06 V(min) to1.26 V(max)\nStep 2:XOstartup (ifcrystal is\nused)Depends onXTAL. Could be\nseveral ms;\nForNX3225GA 25MHz typical\nXTAL startup time measures 200\nµs.This step assumes RESETN =1andPDN =1.The XTAL startup\ntime isthetime ittakes fortheXTAL tooscillate with sufficient\namplitude. TheCDCM6208 hasabuilt-in amplitude detection circuit,\nandholds thedevice inreset until theXTAL stage hassufficient\nswing.\nStep 3:RefClock Counter64kReference clock cycles at\nPFD inputThis counter of64kclock cycles needs toexpire before anyfurther\npower-up step isdone inside thedevice. This counter ensures that\ntheinput tothePFD from PRIorSEC input hasstabilized in\nfrequency. Theduration ofthisstep canrange from 640µs(fPFD=\n100MHz) to8sec(8kHzPFD).\nStep 4:FBCLK counter64kFBCLK cycles with CW=32;\nTheduration issimilar toStep 3,\norcanbemore accurately\nestimated as:\nV1:approximately 64kxPS_A x\nN/2.48 GHz\nV2:approximately 64kxPS_A x\nN/3.05 GHzTheFeedback counter delays thestartup byanother 64kPFD clock\ncycles. This issothatallcounters arewellinitialized andalso ensure\nadditional timing margin forthereference clock tosettle. This step\ncanrange from 640µs(fPFD=100MHz) to8sec(fPFD=8kHz).\nStep 5:VCO calibration 128k PFD reference clock cyclesThis step calibrates theVCO totheexact frequency range, and\ntakes exactly 128k PFD clock cycles. Theduration cantherefore\nrange from 1280 µs(fPFD=100MHz) to16sec(fPFD=8KHz).\nStep 6:PLL lock time approximately 3xLBWTheOutputs turnonimmediately after calibration. Asmall frequency\nerror remains fortheduration ofapproximately 3xLBW (soin\nsynthesizer mode typically 10µs).Theinitial output frequency willbe\nlower than thetarget output frequency, astheloop filter starts out\ninitially discharged.\nStep 7:PLL Lock indicator highapproximately 2305 PFD clock\ncyclesThePLL lock indicator ifselected onoutput STATUS0 orSTATUS1\nwillgohigh after approximately 2048 to2560 PFD clock cycles to\nindicate PLL isnow locked.\n \n1.05VOutputs tristated\nStep 2\nXO startupStep 3\nRef Clk CntrStep 4\nFBCLK CntrStep 5\nVCO CAL\nStep 6: PLL lock time\nStep 1: Pwr upRESETN held low\nFrom here \non Device \nis lockedDevice outputs held static low (YxP=low, Yxn=high)\nY4 (HCSL)\nY4pY4n\n1.8V\n76CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 60.Power-Up Time\nFigure 61.XTAL Start-Up Using NX3225GA 25MHz (Step 2)\n4=3.5%\n250ns140nsStep 7\nTime from PLL Lock \nto LOCK signal asserting high on STATUS 0 = 78 \x85s\n77CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 62.PLL Lock Behavior (Step 6)\nFrequency (Hz)Jitter2.9 ps-50\n10M 10K 100 1000 100k 1M\n9.2 ps\n0.92 ps-60\n0.29 ps-70\n-100-80\n-90\n0.092 ps-65-55\n-75\n-85\n-95PSRR (dBc)\n78CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated10.3 Power Down\nWhen thePDN pin=0,thedevice enters acomplete power down mode with acurrent consumption ofnomore\nthan 1mAfrom theentire device. Exiting power down resets theentire device and defaults allregisters. Itis\nrecommended toconnect acapacitor between thePDN pinandGND toimplement aRCtime delay andensure\nthedigital andPLL related power supplies arestable before thedevice calibration sequences isinitiated. Refer to\nPower RailSequencing, Power Supply Ramp Rate, andMixing Supply Domains formore details.\n10.4 Power Supply Ripple Rejection (PSRR) versus Ripple Frequency\nMany system designs become increasingly more sensitive topower supply noise rejection. Tosimplify design\nand cost, theCDCM6208 has built-in internal voltage regulation, which improves thepower supply noise\nrejection over designs with noregulators. Asaresult, thefollowing output rejection isachieved:\nFigure 63.PSRR (indBc andDJ[ps]) Over Frequency [Hz] andOutput Signal Format\nfOUT=122.88 MHz\nVDD Supply Noise =100mVpp\nTheDJduetoPSRR canbeestimated using Equation 4:\n(4)\nExample: Therefore, if100 mVnoise with afrequency of10kHz were observed attheoutput supply, the\naccording output jitter fora122.88-MHz output signal with LVDS signaling could beestimated with DJ=0.7ps.\n79CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nEmploying thethermally enhanced printed-circuit board layout shown inFigure 64insures good thermal\nperformance ofthesolution. Observing good thermal layout practices enables thethermal padonthebackside of\ntheVQFN-48 package toprovide agood thermal path between thediecontained within thepackage and the\nambient air.This thermal pad also serves astheground connection thedevice; therefore, alowinductance\nconnection totheground plane isessential.\nFigure 64shows alayout optimized forgood thermal performance andagood power supply connection aswell.\nThe7×7filled viapattern facilitates both considerations.\nFigure 64.Recommended PCB Layout ofCDCM6208\n80CDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedLayout Guidelines (continued)\nFigure 65shows the conceptual layout detailing the recommended placement ofpower supply bypass\ncapacitors. Ifthecapacitors aremounted ontheback side, 0402 components can beemployed; however,\nsoldering totheThermal Dissipation Pad can bedifficult. Forcomponent side mounting, use 0201 body size\ncapacitors tofacilitate signal routing. Keep theconnections between thebypass capacitors andthepower supply\nonthedevice asshort aspossible. Ground theother side ofthecapacitor using alowimpedance connection to\ntheground plane.\nFigure 65.PCB Conceptual Layouts\n55\n44\n33\n22\n11\nD D\nC C\nB B\nA A\n01 CDCM6208 Reference Schematic\n1 3 December, 2011Title Rev\nDate: Sheet of DNI\nC308\n1uFC291\n0.1uF\n0.1uF   \nC303\n0.1uFC286\n1uF\n0.1uF   C279\n0.1uF\nC274\n0.1uF0.1uF   C82\n10uF/6.3V\n0.1uF   C275\n1uFDNI\n0.1uF   \nC305\n1uFC295\n0.1uFDNI\nC300\n1uFC285\n0.1uFC284\n0.1uF\nU1SI_MODE01\nSDI/SDA/PIN12\nSDO/AD0/PIN23\nSCS/AD1/PIN34\nSCL/PIN45\nREF_SEL6\nVDD_PRI_REF7\nPRI_REFP8\nPRI_REFN9\nVDD_SEC_REF10\nSEC_REFP11\nSEC_REFN12Y4_N25Y4_P26VDD_Y427Y5_N28Y5_P29VDD_Y530VDD_Y631Y6_P32Y6_N33VDD_Y734Y7_P35Y7_N36VDD_PLL137VDD_PLL238VDD_VCO39REG_CAP40ELF41SYNCN42PDN43RESETN/PWR44STATUS1/PIN045STATUS046SI_MODE147DVDD48POWER_PAD49\nVDD1_Y0_Y113\nY0_P14\nY0_N15\nY1_N16\nY1_P17\nVDD2_Y0_Y118\nVDD1_Y2_Y319\nY2_P20\nY2_N21\nY3_N22\nY3_P23\nVDD2_Y2_Y324CDCM6208C282\n1uF0.1uF   DNI\nC307\n0.1uF0.1uF   DNI DNI\n0.1uF   L1BLM15HD102SN1D\n1 2\nC298\n0.1uF0.1uF   \n0.1uF   C304\n0.1uFC302\n1uFC281\n10uF\nC287\n0.1uFC280\n0.1uF\nC288\n0.1uF\nC292\n0.1uFC290\n0.1uFC289\n0.1uF\nC293\n1uF0.1uF   C277\n1uFC276\n1uF0.1uF    DNI  DNI\n0.1uF   0.1uF   0.1uF   \nC301\n0.1uFC299\n0.1uFC283\n100p\nF DNI DNI\n0.1uF   VDD_OUT01\nDVDDVDD_PLL_A\nVDD_OUT7VDD_OUT23VDD_OUT23VDD_OUT01\nVDD_OUT01DVDD\nVDD_PLL\nVDD_SEC_INVDD_PRI_INVDD_OUT6\nVDD_OUT5\nVDD_OUT4REG_CAP\nREG_CAPVDD_PLLVDD_PLL_ARESET_PWR\nVDD_OUT23\nVDD_OUT4\nVDD_OUT5\nVDD_OUT6\nVDD_OUT7\nVDD_PRI_IN\nVDD_SEC_INDVDD DVDD DVDD DVDD DVDD\nDSP_CLK7PDSP_CLK7N\nDSP_CLK6PDSP_CLK6N\nDSP_CLK5N\nDSP_CLK5P\nDSP_CLK4N\nDSP_CLK4PREF_SELSCL_PIN4SCS_AD1_PIN3SDO_AD0_PIN2SDI_SDA_PIN1SI_MODE0\nPRI_REFP\nPRI_REFN\nSEC_REFP\nSEC_REFN\nDSP_CLK0P\nDSP_CLK0N\nDSP_CLK1P\nDSP_CLK1N\nDSP_CLK2P\nDSP_CLK2N\nDSP_CLK3P\nDSP_CLK3NELFSYNCNPDNRESET_PWRSTATUS1_PIN0STATUS0SI_MODE1STATUS1_PIN0 SDI_SDA_PIN1 SDO_AD0_PIN2 SCS_AD1_PIN3 SCL_PIN4\nPlace 10uF close to \ndevice pin to \nminimize series \nresistanceGeneral Power supply related note: \nPlace all 0.1uF bypass caps as close as possible to device pins.\nDevice Reset can  connect to \npower monitor or left \nunconnected; pin has internal \n150k pullupPWR_MONITO\nR\nCDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\n81\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated11.2 Reference Schematics\nFigure 66.Schematic Page 1\n55\n44\n33\n22\n11\nD D\nC C\nB B\nA A\n01 CDCM 6208 Reference Schematic\nDecember, 2011Title Rev\nDate: Sheet ofC1\nR8649.9C296\n1uF\nR_SEC_PDNR73\nDNIR_PRI_PUP\nC28\n4pF\nC297\n1uFC2\nR8349.9\nR8449.9\nR72\nDNI\nR890.0R8549.9 R_SEC_PUPR_PRI_PDN\nC27\n4pFC_PRI_N\n1uF\nC29\n1uFC_PRI _P\n1uF\nR870.0\nC30\n1uFR2\nY1\nNX3225GA11GND1233\nGND0425MHz\nVDD_SEC_INCLKIN_SECP\nCLKIN_SECNVDD_PRI_INCLKIN_PRIP\nCLKIN_PRINPRI_REFP\nPRI_REFN\nSEC_REFP\nSEC_REFNELFPRIMARY REFERENCE INPUT\nSECONDARY REFERENCE INPUTLoop Filter \nExamples :LOOP FILTER\nSynthesizer mode (high loop bandwidth)\nCDCM6208V1:\nWith C1=100pF, R2=500 \r, C2=22nF and\nInternal components R 3=100 \r, C3=242.5pF,\nfPF\nD=25MHz, and IC\nP=2.5mA: \nLoop bandwidth ~ (300kHz) \nCDCM6208V2:\nWith C1=470pF, R2=560 \r, C2=100nF and\nInternal components R 3=100 \r, C3=242.5pF,\nfPF\nD=30.72MHz, and IC\nP=2.5mA: \nLoop bandwidth ~ (300kHz) \nJitter cleaner mode (low loop bandwidth ):\nCDCM6208V1:\nWith C1=4. 7\x1dF, R2=145\r, C2=47\x1dF and\nInternal components R 3=4.01k \r, C3=662.5pF,\nfPF\nD=40kHz, and I C\nP=500\x1dA: \nLoop bandwidth ~ (40Hz) \nCDCM6208V2:\nWith C1=5\x1dF, R2=100\r, C2=100\x1dF and\nInternal components R 3=4.01k \r, C3=662.5pF,\nfPF\nD=80kHz, and IC\nP=500\x1dA: \nLoop bandwidth ~ (100Hz) \n2 3The following input biasing is recommended:\nAC coupled differential signals with VDD _PRI/SEC=2.5/3.3V:\nselect Reg4[7:6]=01 and/or Reg4[4:3]=01 (LVDS),\ntarget VBIAS=1.2V , therefore\nset R_PRI_PUP=5. 5k, RPRI_PDN=3.14k\nDC coupled LVDS signals with VDD_PRI/SEC=2.5/3.3V:\nselect Reg4[7:6]=01 and/or Reg4[4:3]=01 (LVDS),\nR_PRI_PUP=5. 5k, RPRI_PDN=3.14k\nreplace C _PRI_P=C_PRI_N=0 \r\nDC coupled 3.3V CMOS signals :\nConnect VDD _SEC_IN=3.3V,\nselect Reg4[ 7:6]=10 and/or Reg4[4:3]=10 (CMOS),\nR83,R84,R85, & R86=DNI, replace C _PRI_P=C_PRI_N=0 \rfor VDD_PRI/ SEC=1.8V:\ntarget VBIAS=0.9V, therefore\nset R_PRI_PUP=5.5k, RPRI_PDN=5.5k\nfor VDD_PRI/ SEC=1.8V:\nR_PRI_PUP=5.5k, RPRI_PDN=3.14k\nfor 1.8V CMOS signals :\nConnect VDD_SEC_IN=1.8V:\nDC coupled CML only (VDD_PRI/ 6(&\x03YROWDJH\x03LV\x03GRQ¶W\x03FDUH ):\nselect Reg4[7:6]=00 and/or Reg4[4: 3]=00 (CML), \nset R_PRI_PUP=0 \r, RPRI_PDN=DNI, \nReplace CPRI _P=0 \r, C_PRI_N=0\r\nUse of Crystal on secondary reference input (VDD_SEC_ ,1\x03YROWDJH\x03LV\x03GRQ¶W\x03FDUH ):\nselect Reg4[7:6]=11 (XTAL), \nset R87=DNI, R89=DNI, R72=0 \r, R73=0\r\nCDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\n82\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedReference Schematics (continued)\nFigure 67.Schematic Page 2\n55\n44\n33\n22\n11\nD D\nC C\nB B\nA AC48\n0.01uF\nDNI2DNI2\n02 0202\nR58\n12.5k\n12C38\n0.01uF\nR2p5\nDNI\nDNI2\nC51\n0.01uFR54\n10k\n1202\nDNI2DNI2C50\n750pFDNI2\nDNI202DNI202\n02DNI2\nR56\n10k\n12C39\n10uF/6.3V\nC53\n1300pFDNI2DNI2R41\n10k\n12\nU7OUT11\nOUT22\nFB3\nGND4EN5\nNR6\nIN27\nIN18GND_PAD9TPS7A8001\nDNI2DNI2DNI2C35\n10uF/6.3VC34\n10uF/6.3V\n0202\nC49\n10uF/6.3VR40\n30.9k\n12\nDNI2\nDNI2DNI2\nU8OUT11\nOUT22\nFB3\nGND4EN5\nNR6\nIN27\nIN18GND_PAD9TPS7A8001C37\n510pF\nR3p3\nDNI\nDNI2\nC36\n10uF/6.3VU6OUT11\nOUT22\nFB3\nGND4EN5\nNR6\nIN27\nIN18GND_PAD9TPS7A8001\nR1p8\n0\nC52\n10uF/6.3VR55\n21k\n123p3V\n3p3V1p8V\n2p5V+5V\n2p5V\n+5V\n1p8V\n+5VVDD_PLL\n3p3V1p8V\n2p5VVDD_OUT01\n3p3V1p8V\n2p5VVDD_OUT23\n3p3V1p8V\n2p5VVDD_OUT4\n3p3V1p8V\n2p5VVDD_OUT53p3V1p8V\n2p5VVDD_OUT7\n3p3V1p8V\n2p5VVDD_PRI_IN\n3p3V1p8V\n2p5VVDD_SEC_IN3p3V1p8V\n2p5V\n3p3V1p8V\n2p5VDVDDVDD_OUT63.3V Power Supply\nMANY VIAS with Heat Sink\n2.5V Power Supply\nMANY VIAS with Heat Sink\n1.8V Power Supply\nMANY VIAS with Heat SinkIf SPI or I2C is used, set DVDD to the same \nsupply voltage (e.g. 1.8V, 2.5V, or 3.3V)VDD_OUT4, 5, 6, and VDD_OUT7 supply setting \nreflect the CMOS signal output swing\n01CDCM6208 Reference Schematic\nDecember, 2011Title Rev\nDate: Sheet of3 3Every supply can individually be connected to either 1.8V, 2.5V, or 3.3V.  It is also possible to run all \nIO from one single supply at 1.8V, 2.5V, or 3.3V. \nCDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\n83\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 68.Schematic Page 3\nPICe phy DSP with receiver input \ntermination and self-biasing\n55\n44\n33\n22\n11\nD\nD\nC\nB B\nA A\n01 CDCM6208 Reference Schematic (Extra: output termination)\nDecember, 2011TitleRev\nDate: Sheet of1uF\n0\n1uF49.9 49.90Y4-7_HCSL_P\nY4-7_HCSL_NY0-7 LVDS_P\nPCIe_PHY_NPCIe_PHY_PHCSL connection example (DC coupled)\nOutputs 4 to 7 have option for HCSL, LVCMOS, LPCML\nFor HCSL, install 50 ohm termination resistors and adjust\nseries resistor between 0 and 33 ohms to improve ringing.TX-line 50\rRS(P)\nRS(N)\nTX-line 50\r\nDiff_in_NDiff_in_PLVDS or LVPECL connection example (AC coupled)\nTX-line 50\r\nTX-line 50\r Y0-7 LVDS_N\nDSP without receiver input \ntermination and self-biasing1uF\n1uFY0-7 LVDS_P\nDiff_in_NDiff_in_PLVDS or LVPECL connection example (AC coupled)\nTX-line 50\r\nTX-line 50\r Y0-7 LVDS_N\n49.9\nVbias\n100n49.9\nextra\nCDCM6208\nSCAS931G –MAY 2012 –REVISED JANUARY 2018 www.ti.com\n84\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments IncorporatedFigure 69.Schematic Page 4\n85CDCM6208\nwww.ti.com SCAS931G –MAY 2012 –REVISED JANUARY 2018\nProduct Folder Links: CDCM6208Submit Documentation Feedback Copyright ©2012 –2018, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation, seethefollowing:\nHardware Design Guide forKeyStone Devices (SPRABI2)\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nKeyStone, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nCDCM6208V1HRGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 CM6208V1H\nCDCM6208V1RGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 CDCM6208V1\nCDCM6208V1RGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 CDCM6208V1\nCDCM6208V2RGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 CDCM6208V2\nCDCM6208V2RGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 CDCM6208V2\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2Important Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nCDCM6208V1HRGZR VQFN RGZ 482500 330.0 16.4 7.37.31.512.016.0 Q2\nCDCM6208V1RGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nCDCM6208V1RGZT VQFN RGZ 48250 180.0 16.4 7.37.31.112.016.0 Q2\nCDCM6208V2RGZR VQFN RGZ 482500 330.0 16.4 7.37.31.112.016.0 Q2\nCDCM6208V2RGZT VQFN RGZ 48250 180.0 16.4 7.37.31.112.016.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nCDCM6208V1HRGZR VQFN RGZ 482500 356.0 356.0 35.0\nCDCM6208V1RGZR VQFN RGZ 482500 367.0 367.0 38.0\nCDCM6208V1RGZT VQFN RGZ 48250 210.0 185.0 35.0\nCDCM6208V2RGZR VQFN RGZ 482500 367.0 367.0 38.0\nCDCM6208V2RGZT VQFN RGZ 48250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGZ 48\nPLASTIC QUADFLAT PACK- NO LEAD 7 x 7, 0.5 mm pitch\n4224671/A\nwww.ti.comPACKAGE OUTLINE\nC\n48X 0.30\n0.184.1 0.1\n48X 0.50.31 MAX\n(0.2) TYP0.050.00\n44X 0.5\n2X\n5.52X 5.5B7.156.85 A\n7.156.85VQFN - 1 mm max height RGZ0048B\nPLASTIC QUAD FLATPACK - NO LEAD\n4218795/B   02/2017PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n11225\n3613 24\n48 37\n(OPTIONAL)PIN 1 ID0.1 C B A\n0.05EXPOSEDTHERMAL PAD\n49 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND48X (0.24)48X (0.6)\n(0.2) TYP\nVIA44X (0.5)\n(6.8)\n(6.8)(1.115)\nTYP(4.1)\n(R0.05)\nTYP(0.685)\nTYP(1.115) TYP\n(0.685)\nTYPVQFN - 1 mm max height RGZ0048B\nPLASTIC QUAD FLATPACK - NO LEAD\n4218795/B   02/2017SYMM1\n12\n13 24253637 48\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:12X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.49\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n48X (0.6)\n48X (0.24)\n44X (0.5)\n(6.8)(6.8)(1.37)\nTYP\n(R0.05) TYP\n9X\n(1.17)(1.37)\nTYPVQFN - 1 mm max height RGZ0048B\nPLASTIC QUAD FLATPACK - NO LEAD\n4218795/B   02/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  49\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 49\n73% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:12XSYMM1\n12\n13 24253637 48\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Technical Summary of CDCM6208V2RGZR

**Component Overview:**
The CDCM6208 is a highly versatile, low-jitter clock generator and jitter cleaner from Texas Instruments. It is designed to produce multiple clock outputs with low jitter, making it suitable for various applications in wireless infrastructure, networking, and data communications. The device can generate eight low-jitter clock outputs from two differential inputs, supporting various signaling formats.

**Key Specifications:**
- **Voltage Ratings:**
  - Supply Voltage: 1.8V, 2.5V, or 3.3V (configurable)
  - VDD_Yx_Yy (Output Supply Voltage): 1.71V to 3.465V

- **Current Ratings:**
  - Typical Power Consumption: 0.5W
  - Maximum Output Current: 50mA per output

- **Power Consumption:**
  - Typical: 0.5W
  - Power Down Mode: <1mA

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - 48-Pin VQFN (RGZ), 7mm x 7mm

- **Special Features:**
  - Low Noise Synthesizer with 265 fs-rms typical jitter
  - Low Noise Jitter Cleaner with 1.6 ps-rms typical jitter
  - Supports SPI, I2C, and pin programmable configurations
  - Flexible frequency planning with fractional dividers
  - High channel-to-channel isolation and excellent PSRR

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E

**Description:**
The CDCM6208 is a clock generator that can produce eight clock outputs with low jitter, configurable through SPI or I2C interfaces. It features a fractional output divider that allows for precise frequency generation without the need for external crystal oscillators. The device is suitable for applications requiring high-frequency clock signals with minimal jitter, such as in baseband DSP clocking, networking, and data communications.

**Typical Applications:**
- Baseband clocking for wireless infrastructure
- Networking and data communications
- Micro and pico base stations
- Clocking for Keystone C66x multicore DSPs
- Storage servers and portable test equipment
- Medical imaging and high-end audio/video applications

The CDCM6208 is particularly useful in systems where clock jitter is critical, such as in ADC/DAC applications and high-speed serial links (e.g., 10G Ethernet). Its ability to support multiple output formats (LVPECL, CML, LVDS, HCSL, and LVCMOS) makes it adaptable for various design requirements.