Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 22 13:43:45 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: scan_0/clkout1_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scan_0/scan_cnt1_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scan_0/scan_cnt1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scan_0/scan_cnt1_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.747     -393.015                     32                 2756        0.264        0.000                      0                 2756        3.000        0.000                       0                  1216  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clock              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.786}     43.571          22.951          
  clk_out2_cpuclk  {0.000 5.000}      10.000          100.000         
  clkfbout_cpuclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk        1.199        0.000                      0                 2691        0.448        0.000                      0                 2691       21.286        0.000                       0                  1161  
  clk_out2_cpuclk        5.505        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    51  
  clkfbout_cpuclk                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_cpuclk  clk_out2_cpuclk      -16.747     -393.015                     32                   32        0.457        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        1.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.549ns  (logic 4.572ns (23.388%)  route 14.977ns (76.612%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.930 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.861    -2.130    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.324 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.751     2.075    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.199 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.279     3.477    Idecode32_0/douta[20]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.601 r  Idecode32_0/PC[10]_i_8/O
                         net (fo=1, routed)           0.000     3.601    Idecode32_0/PC[10]_i_8_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     3.810 r  Idecode32_0/PC_reg[10]_i_4/O
                         net (fo=2, routed)           0.859     4.670    Idecode32_0/PC_reg[10]_i_4_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.297     4.967 r  Idecode32_0/PC[10]_i_2/O
                         net (fo=10, routed)          0.947     5.914    Idecode32_0/Idecode32_0_read_data_1[8]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.038 r  Idecode32_0/ram_i_740/O
                         net (fo=14, routed)          1.037     7.075    Idecode32_0/ram_i_740_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.199 r  Idecode32_0/ram_i_578/O
                         net (fo=39, routed)          1.114     8.313    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  Idecode32_0/register[0][15]_i_28/O
                         net (fo=5, routed)           0.797     9.234    Idecode32_0/register[0][15]_i_28_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.358 r  Idecode32_0/register[0][15]_i_14/O
                         net (fo=3, routed)           0.969    10.327    Idecode32_0/register_reg[0][15]_2
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.451 r  Idecode32_0/ledout[23]_i_40/O
                         net (fo=1, routed)           0.293    10.744    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.868 r  Ifetc32_0/ledout[23]_i_35/O
                         net (fo=1, routed)           0.585    11.453    Ifetc32_0/ledout[23]_i_35_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.577 f  Ifetc32_0/ledout[23]_i_21/O
                         net (fo=2, routed)           0.827    12.404    Ifetc32_0/Executs32_0_ALU_Result[15]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.528 r  Ifetc32_0/register[0][31]_i_23/O
                         net (fo=19, routed)          1.607    14.135    Ifetc32_0/register[0][31]_i_23_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.124    14.259 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.820    15.080    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X59Y60         LUT5 (Prop_lut5_I0_O)        0.124    15.204 r  Ifetc32_0/ram_i_118/O
                         net (fo=1, routed)           0.666    15.870    Ifetc32_0/ram_i_118_n_0
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.124    15.994 r  Ifetc32_0/ram_i_23/O
                         net (fo=4, routed)           1.424    17.418    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[2]
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.628    19.930    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.430    
                         clock uncertainty           -0.076    19.354    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    18.617    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -17.418    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.460ns  (logic 4.572ns (23.494%)  route 14.888ns (76.506%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.930 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.861    -2.130    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.324 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.751     2.075    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.199 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.279     3.477    Idecode32_0/douta[20]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.601 r  Idecode32_0/PC[10]_i_8/O
                         net (fo=1, routed)           0.000     3.601    Idecode32_0/PC[10]_i_8_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     3.810 r  Idecode32_0/PC_reg[10]_i_4/O
                         net (fo=2, routed)           0.859     4.670    Idecode32_0/PC_reg[10]_i_4_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.297     4.967 r  Idecode32_0/PC[10]_i_2/O
                         net (fo=10, routed)          0.947     5.914    Idecode32_0/Idecode32_0_read_data_1[8]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.038 r  Idecode32_0/ram_i_740/O
                         net (fo=14, routed)          1.037     7.075    Idecode32_0/ram_i_740_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.199 r  Idecode32_0/ram_i_578/O
                         net (fo=39, routed)          1.114     8.313    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  Idecode32_0/register[0][15]_i_28/O
                         net (fo=5, routed)           0.797     9.234    Idecode32_0/register[0][15]_i_28_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.358 r  Idecode32_0/register[0][15]_i_14/O
                         net (fo=3, routed)           0.969    10.327    Idecode32_0/register_reg[0][15]_2
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.451 r  Idecode32_0/ledout[23]_i_40/O
                         net (fo=1, routed)           0.293    10.744    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.868 r  Ifetc32_0/ledout[23]_i_35/O
                         net (fo=1, routed)           0.585    11.453    Ifetc32_0/ledout[23]_i_35_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.577 f  Ifetc32_0/ledout[23]_i_21/O
                         net (fo=2, routed)           0.827    12.404    Ifetc32_0/Executs32_0_ALU_Result[15]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.528 r  Ifetc32_0/register[0][31]_i_23/O
                         net (fo=19, routed)          1.607    14.135    Ifetc32_0/register[0][31]_i_23_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.124    14.259 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.568    14.827    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.951 r  Ifetc32_0/ram_i_117/O
                         net (fo=1, routed)           0.790    15.740    Ifetc32_0/ram_i_117_n_0
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124    15.864 r  Ifetc32_0/ram_i_22/O
                         net (fo=4, routed)           1.465    17.330    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[3]
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.628    19.930    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.430    
                         clock uncertainty           -0.076    19.354    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    18.617    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -17.330    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.436ns  (logic 4.572ns (23.524%)  route 14.864ns (76.476%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.851ns = ( 19.935 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.861    -2.130    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.324 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.751     2.075    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.199 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.279     3.477    Idecode32_0/douta[20]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.601 r  Idecode32_0/PC[10]_i_8/O
                         net (fo=1, routed)           0.000     3.601    Idecode32_0/PC[10]_i_8_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     3.810 r  Idecode32_0/PC_reg[10]_i_4/O
                         net (fo=2, routed)           0.859     4.670    Idecode32_0/PC_reg[10]_i_4_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.297     4.967 r  Idecode32_0/PC[10]_i_2/O
                         net (fo=10, routed)          0.947     5.914    Idecode32_0/Idecode32_0_read_data_1[8]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.038 r  Idecode32_0/ram_i_740/O
                         net (fo=14, routed)          1.037     7.075    Idecode32_0/ram_i_740_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.199 r  Idecode32_0/ram_i_578/O
                         net (fo=39, routed)          1.114     8.313    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  Idecode32_0/register[0][15]_i_28/O
                         net (fo=5, routed)           0.797     9.234    Idecode32_0/register[0][15]_i_28_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.358 r  Idecode32_0/register[0][15]_i_14/O
                         net (fo=3, routed)           0.969    10.327    Idecode32_0/register_reg[0][15]_2
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.451 r  Idecode32_0/ledout[23]_i_40/O
                         net (fo=1, routed)           0.293    10.744    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.868 r  Ifetc32_0/ledout[23]_i_35/O
                         net (fo=1, routed)           0.585    11.453    Ifetc32_0/ledout[23]_i_35_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.577 f  Ifetc32_0/ledout[23]_i_21/O
                         net (fo=2, routed)           0.827    12.404    Ifetc32_0/Executs32_0_ALU_Result[15]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.528 r  Ifetc32_0/register[0][31]_i_23/O
                         net (fo=19, routed)          1.607    14.135    Ifetc32_0/register[0][31]_i_23_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.124    14.259 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.564    14.823    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.124    14.947 r  Ifetc32_0/ram_i_119/O
                         net (fo=1, routed)           0.789    15.736    Ifetc32_0/ram_i_119_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.124    15.860 r  Ifetc32_0/ram_i_24/O
                         net (fo=4, routed)           1.445    17.305    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y13         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.633    19.935    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.435    
                         clock uncertainty           -0.076    19.359    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    18.622    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                         -17.305    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.434ns  (logic 4.572ns (23.526%)  route 14.862ns (76.474%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.851ns = ( 19.935 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.861    -2.130    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.324 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.751     2.075    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.199 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.279     3.477    Idecode32_0/douta[20]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.601 r  Idecode32_0/PC[10]_i_8/O
                         net (fo=1, routed)           0.000     3.601    Idecode32_0/PC[10]_i_8_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     3.810 r  Idecode32_0/PC_reg[10]_i_4/O
                         net (fo=2, routed)           0.859     4.670    Idecode32_0/PC_reg[10]_i_4_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.297     4.967 r  Idecode32_0/PC[10]_i_2/O
                         net (fo=10, routed)          0.947     5.914    Idecode32_0/Idecode32_0_read_data_1[8]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.038 r  Idecode32_0/ram_i_740/O
                         net (fo=14, routed)          1.037     7.075    Idecode32_0/ram_i_740_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.199 r  Idecode32_0/ram_i_578/O
                         net (fo=39, routed)          1.114     8.313    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  Idecode32_0/register[0][15]_i_28/O
                         net (fo=5, routed)           0.797     9.234    Idecode32_0/register[0][15]_i_28_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.358 r  Idecode32_0/register[0][15]_i_14/O
                         net (fo=3, routed)           0.969    10.327    Idecode32_0/register_reg[0][15]_2
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.451 r  Idecode32_0/ledout[23]_i_40/O
                         net (fo=1, routed)           0.293    10.744    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.868 r  Ifetc32_0/ledout[23]_i_35/O
                         net (fo=1, routed)           0.585    11.453    Ifetc32_0/ledout[23]_i_35_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.577 f  Ifetc32_0/ledout[23]_i_21/O
                         net (fo=2, routed)           0.827    12.404    Ifetc32_0/Executs32_0_ALU_Result[15]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.528 r  Ifetc32_0/register[0][31]_i_23/O
                         net (fo=19, routed)          1.607    14.135    Ifetc32_0/register[0][31]_i_23_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.124    14.259 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.568    14.827    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y61         LUT5 (Prop_lut5_I0_O)        0.124    14.951 r  Ifetc32_0/ram_i_117/O
                         net (fo=1, routed)           0.790    15.740    Ifetc32_0/ram_i_117_n_0
    SLICE_X63Y61         LUT2 (Prop_lut2_I0_O)        0.124    15.864 r  Ifetc32_0/ram_i_22/O
                         net (fo=4, routed)           1.439    17.303    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[3]
    RAMB36_X3Y13         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.633    19.935    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.435    
                         clock uncertainty           -0.076    19.359    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    18.622    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                         -17.303    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.365ns  (logic 4.572ns (23.609%)  route 14.793ns (76.391%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 19.925 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.861    -2.130    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.324 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.751     2.075    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.199 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.279     3.477    Idecode32_0/douta[20]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.601 r  Idecode32_0/PC[10]_i_8/O
                         net (fo=1, routed)           0.000     3.601    Idecode32_0/PC[10]_i_8_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     3.810 r  Idecode32_0/PC_reg[10]_i_4/O
                         net (fo=2, routed)           0.859     4.670    Idecode32_0/PC_reg[10]_i_4_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.297     4.967 r  Idecode32_0/PC[10]_i_2/O
                         net (fo=10, routed)          0.947     5.914    Idecode32_0/Idecode32_0_read_data_1[8]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.038 r  Idecode32_0/ram_i_740/O
                         net (fo=14, routed)          1.037     7.075    Idecode32_0/ram_i_740_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.199 r  Idecode32_0/ram_i_578/O
                         net (fo=39, routed)          1.114     8.313    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  Idecode32_0/register[0][15]_i_28/O
                         net (fo=5, routed)           0.797     9.234    Idecode32_0/register[0][15]_i_28_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.358 r  Idecode32_0/register[0][15]_i_14/O
                         net (fo=3, routed)           0.969    10.327    Idecode32_0/register_reg[0][15]_2
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.451 r  Idecode32_0/ledout[23]_i_40/O
                         net (fo=1, routed)           0.293    10.744    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.868 r  Ifetc32_0/ledout[23]_i_35/O
                         net (fo=1, routed)           0.585    11.453    Ifetc32_0/ledout[23]_i_35_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.577 f  Ifetc32_0/ledout[23]_i_21/O
                         net (fo=2, routed)           0.827    12.404    Ifetc32_0/Executs32_0_ALU_Result[15]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.528 r  Ifetc32_0/register[0][31]_i_23/O
                         net (fo=19, routed)          1.607    14.135    Ifetc32_0/register[0][31]_i_23_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.124    14.259 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.567    14.826    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.124    14.950 r  Ifetc32_0/ram_i_111/O
                         net (fo=1, routed)           0.712    15.663    Ifetc32_0/ram_i_111_n_0
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.124    15.787 r  Ifetc32_0/ram_i_17/O
                         net (fo=4, routed)           1.448    17.235    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.623    19.925    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.425    
                         clock uncertainty           -0.076    19.349    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    18.612    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                         -17.235    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.366ns  (logic 4.572ns (23.608%)  route 14.794ns (76.392%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.930 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.861    -2.130    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.324 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.751     2.075    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.199 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.279     3.477    Idecode32_0/douta[20]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.601 r  Idecode32_0/PC[10]_i_8/O
                         net (fo=1, routed)           0.000     3.601    Idecode32_0/PC[10]_i_8_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     3.810 r  Idecode32_0/PC_reg[10]_i_4/O
                         net (fo=2, routed)           0.859     4.670    Idecode32_0/PC_reg[10]_i_4_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.297     4.967 r  Idecode32_0/PC[10]_i_2/O
                         net (fo=10, routed)          0.947     5.914    Idecode32_0/Idecode32_0_read_data_1[8]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.038 r  Idecode32_0/ram_i_740/O
                         net (fo=14, routed)          1.037     7.075    Idecode32_0/ram_i_740_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.199 r  Idecode32_0/ram_i_578/O
                         net (fo=39, routed)          1.114     8.313    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  Idecode32_0/register[0][15]_i_28/O
                         net (fo=5, routed)           0.797     9.234    Idecode32_0/register[0][15]_i_28_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.358 r  Idecode32_0/register[0][15]_i_14/O
                         net (fo=3, routed)           0.969    10.327    Idecode32_0/register_reg[0][15]_2
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.451 r  Idecode32_0/ledout[23]_i_40/O
                         net (fo=1, routed)           0.293    10.744    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.868 r  Ifetc32_0/ledout[23]_i_35/O
                         net (fo=1, routed)           0.585    11.453    Ifetc32_0/ledout[23]_i_35_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.577 f  Ifetc32_0/ledout[23]_i_21/O
                         net (fo=2, routed)           0.827    12.404    Ifetc32_0/Executs32_0_ALU_Result[15]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.528 r  Ifetc32_0/register[0][31]_i_23/O
                         net (fo=19, routed)          1.607    14.135    Ifetc32_0/register[0][31]_i_23_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.124    14.259 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.564    14.823    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.124    14.947 r  Ifetc32_0/ram_i_119/O
                         net (fo=1, routed)           0.789    15.736    Ifetc32_0/ram_i_119_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.124    15.860 r  Ifetc32_0/ram_i_24/O
                         net (fo=4, routed)           1.375    17.236    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[1]
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.628    19.930    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.430    
                         clock uncertainty           -0.076    19.354    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    18.617    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -17.236    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.163ns  (logic 4.597ns (23.989%)  route 14.566ns (76.011%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 19.940 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.861    -2.130    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.324 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.751     2.075    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.199 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.279     3.477    Idecode32_0/douta[20]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.601 r  Idecode32_0/PC[10]_i_8/O
                         net (fo=1, routed)           0.000     3.601    Idecode32_0/PC[10]_i_8_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     3.810 r  Idecode32_0/PC_reg[10]_i_4/O
                         net (fo=2, routed)           0.859     4.670    Idecode32_0/PC_reg[10]_i_4_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.297     4.967 r  Idecode32_0/PC[10]_i_2/O
                         net (fo=10, routed)          0.947     5.914    Idecode32_0/Idecode32_0_read_data_1[8]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.038 r  Idecode32_0/ram_i_740/O
                         net (fo=14, routed)          1.037     7.075    Idecode32_0/ram_i_740_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.199 r  Idecode32_0/ram_i_578/O
                         net (fo=39, routed)          1.114     8.313    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  Idecode32_0/register[0][15]_i_28/O
                         net (fo=5, routed)           0.797     9.234    Idecode32_0/register[0][15]_i_28_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.358 r  Idecode32_0/register[0][15]_i_14/O
                         net (fo=3, routed)           0.969    10.327    Idecode32_0/register_reg[0][15]_2
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.451 r  Idecode32_0/ledout[23]_i_40/O
                         net (fo=1, routed)           0.293    10.744    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.868 r  Ifetc32_0/ledout[23]_i_35/O
                         net (fo=1, routed)           0.585    11.453    Ifetc32_0/ledout[23]_i_35_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.577 f  Ifetc32_0/ledout[23]_i_21/O
                         net (fo=2, routed)           0.827    12.404    Ifetc32_0/Executs32_0_ALU_Result[15]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.528 r  Ifetc32_0/register[0][31]_i_23/O
                         net (fo=19, routed)          1.607    14.135    Ifetc32_0/register[0][31]_i_23_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.124    14.259 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.573    14.832    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.124    14.956 r  Ifetc32_0/ram_i_127/O
                         net (fo=1, routed)           0.495    15.451    Ifetc32_0/ram_i_127_n_0
    SLICE_X59Y59         LUT2 (Prop_lut2_I0_O)        0.149    15.600 r  Ifetc32_0/ram_i_32/O
                         net (fo=4, routed)           1.432    17.033    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[2]
    RAMB36_X3Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.638    19.940    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.440    
                         clock uncertainty           -0.076    19.364    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.945    18.419    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.419    
                         arrival time                         -17.033    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.340ns  (logic 4.572ns (23.641%)  route 14.768ns (76.359%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 19.930 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.861    -2.130    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.324 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.751     2.075    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.199 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.279     3.477    Idecode32_0/douta[20]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.601 r  Idecode32_0/PC[10]_i_8/O
                         net (fo=1, routed)           0.000     3.601    Idecode32_0/PC[10]_i_8_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     3.810 r  Idecode32_0/PC_reg[10]_i_4/O
                         net (fo=2, routed)           0.859     4.670    Idecode32_0/PC_reg[10]_i_4_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.297     4.967 r  Idecode32_0/PC[10]_i_2/O
                         net (fo=10, routed)          0.947     5.914    Idecode32_0/Idecode32_0_read_data_1[8]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.038 r  Idecode32_0/ram_i_740/O
                         net (fo=14, routed)          1.037     7.075    Idecode32_0/ram_i_740_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.199 r  Idecode32_0/ram_i_578/O
                         net (fo=39, routed)          1.114     8.313    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  Idecode32_0/register[0][15]_i_28/O
                         net (fo=5, routed)           0.797     9.234    Idecode32_0/register[0][15]_i_28_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.358 r  Idecode32_0/register[0][15]_i_14/O
                         net (fo=3, routed)           0.969    10.327    Idecode32_0/register_reg[0][15]_2
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.451 r  Idecode32_0/ledout[23]_i_40/O
                         net (fo=1, routed)           0.293    10.744    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.868 r  Ifetc32_0/ledout[23]_i_35/O
                         net (fo=1, routed)           0.585    11.453    Ifetc32_0/ledout[23]_i_35_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.577 f  Ifetc32_0/ledout[23]_i_21/O
                         net (fo=2, routed)           0.827    12.404    Ifetc32_0/Executs32_0_ALU_Result[15]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.528 r  Ifetc32_0/register[0][31]_i_23/O
                         net (fo=19, routed)          1.607    14.135    Ifetc32_0/register[0][31]_i_23_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.124    14.259 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.567    14.826    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.124    14.950 r  Ifetc32_0/ram_i_111/O
                         net (fo=1, routed)           0.712    15.663    Ifetc32_0/ram_i_111_n_0
    SLICE_X62Y62         LUT2 (Prop_lut2_I0_O)        0.124    15.787 r  Ifetc32_0/ram_i_17/O
                         net (fo=4, routed)           1.422    17.209    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[8]
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.628    19.930    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.430    
                         clock uncertainty           -0.076    19.354    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    18.617    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                         -17.209    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.136ns  (logic 4.597ns (24.022%)  route 14.539ns (75.978%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns = ( 19.944 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.861    -2.130    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.324 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.751     2.075    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.199 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.279     3.477    Idecode32_0/douta[20]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.601 r  Idecode32_0/PC[10]_i_8/O
                         net (fo=1, routed)           0.000     3.601    Idecode32_0/PC[10]_i_8_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     3.810 r  Idecode32_0/PC_reg[10]_i_4/O
                         net (fo=2, routed)           0.859     4.670    Idecode32_0/PC_reg[10]_i_4_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.297     4.967 r  Idecode32_0/PC[10]_i_2/O
                         net (fo=10, routed)          0.947     5.914    Idecode32_0/Idecode32_0_read_data_1[8]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.038 r  Idecode32_0/ram_i_740/O
                         net (fo=14, routed)          1.037     7.075    Idecode32_0/ram_i_740_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.199 r  Idecode32_0/ram_i_578/O
                         net (fo=39, routed)          1.114     8.313    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  Idecode32_0/register[0][15]_i_28/O
                         net (fo=5, routed)           0.797     9.234    Idecode32_0/register[0][15]_i_28_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.358 r  Idecode32_0/register[0][15]_i_14/O
                         net (fo=3, routed)           0.969    10.327    Idecode32_0/register_reg[0][15]_2
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.451 r  Idecode32_0/ledout[23]_i_40/O
                         net (fo=1, routed)           0.293    10.744    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.868 r  Ifetc32_0/ledout[23]_i_35/O
                         net (fo=1, routed)           0.585    11.453    Ifetc32_0/ledout[23]_i_35_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.577 f  Ifetc32_0/ledout[23]_i_21/O
                         net (fo=2, routed)           0.827    12.404    Ifetc32_0/Executs32_0_ALU_Result[15]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.528 r  Ifetc32_0/register[0][31]_i_23/O
                         net (fo=19, routed)          1.607    14.135    Ifetc32_0/register[0][31]_i_23_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.124    14.259 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.573    14.832    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.124    14.956 r  Ifetc32_0/ram_i_127/O
                         net (fo=1, routed)           0.495    15.451    Ifetc32_0/ram_i_127_n_0
    SLICE_X59Y59         LUT2 (Prop_lut2_I0_O)        0.149    15.600 r  Ifetc32_0/ram_i_32/O
                         net (fo=4, routed)           1.405    17.006    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[2]
    RAMB36_X3Y11         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.642    19.944    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.444    
                         clock uncertainty           -0.076    19.368    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.945    18.423    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.423    
                         arrival time                         -17.006    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.786ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.313ns  (logic 4.572ns (23.673%)  route 14.741ns (76.327%))
  Logic Levels:           15  (LUT2=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.861ns = ( 19.925 - 21.786 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.861    -2.130    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     0.324 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.751     2.075    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.199 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         1.279     3.477    Idecode32_0/douta[20]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     3.601 r  Idecode32_0/PC[10]_i_8/O
                         net (fo=1, routed)           0.000     3.601    Idecode32_0/PC[10]_i_8_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     3.810 r  Idecode32_0/PC_reg[10]_i_4/O
                         net (fo=2, routed)           0.859     4.670    Idecode32_0/PC_reg[10]_i_4_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.297     4.967 r  Idecode32_0/PC[10]_i_2/O
                         net (fo=10, routed)          0.947     5.914    Idecode32_0/Idecode32_0_read_data_1[8]
    SLICE_X45Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.038 r  Idecode32_0/ram_i_740/O
                         net (fo=14, routed)          1.037     7.075    Idecode32_0/ram_i_740_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.199 r  Idecode32_0/ram_i_578/O
                         net (fo=39, routed)          1.114     8.313    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_25
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.437 r  Idecode32_0/register[0][15]_i_28/O
                         net (fo=5, routed)           0.797     9.234    Idecode32_0/register[0][15]_i_28_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.358 r  Idecode32_0/register[0][15]_i_14/O
                         net (fo=3, routed)           0.969    10.327    Idecode32_0/register_reg[0][15]_2
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.124    10.451 r  Idecode32_0/ledout[23]_i_40/O
                         net (fo=1, routed)           0.293    10.744    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_59
    SLICE_X32Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.868 r  Ifetc32_0/ledout[23]_i_35/O
                         net (fo=1, routed)           0.585    11.453    Ifetc32_0/ledout[23]_i_35_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.577 f  Ifetc32_0/ledout[23]_i_21/O
                         net (fo=2, routed)           0.827    12.404    Ifetc32_0/Executs32_0_ALU_Result[15]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124    12.528 r  Ifetc32_0/register[0][31]_i_23/O
                         net (fo=19, routed)          1.607    14.135    Ifetc32_0/register[0][31]_i_23_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.124    14.259 r  Ifetc32_0/ram_i_50/O
                         net (fo=17, routed)          0.564    14.823    Ifetc32_0/control32_0/MemWrite0__2
    SLICE_X58Y59         LUT5 (Prop_lut5_I0_O)        0.124    14.947 r  Ifetc32_0/ram_i_119/O
                         net (fo=1, routed)           0.789    15.736    Ifetc32_0/ram_i_119_n_0
    SLICE_X62Y61         LUT2 (Prop_lut2_I0_O)        0.124    15.860 r  Ifetc32_0/ram_i_24/O
                         net (fo=4, routed)           1.322    17.182    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.259 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    24.440    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    16.586 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    18.211    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.302 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.623    19.925    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.500    19.425    
                         clock uncertainty           -0.076    19.349    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    18.612    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                         -17.182    
  -------------------------------------------------------------------
                         slack                                  1.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.838ns  (logic 0.445ns (53.078%)  route 0.393ns (46.921%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns = ( 21.526 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 21.296 - 21.786 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.561    21.296    Ifetc32_0/CLK
    SLICE_X53Y58         FDCE                                         r  Ifetc32_0/PC_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDCE (Prop_fdce_C_Q)         0.146    21.442 r  Ifetc32_0/PC_reg[5]/Q
                         net (fo=17, routed)          0.213    21.655    Ifetc32_0/p_0_in[3]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    21.846 r  Ifetc32_0/PC_reg[8]_i_3/O[2]
                         net (fo=3, routed)           0.181    22.026    Ifetc32_0/Ifetc32_0_branch_base_addr[7]
    SLICE_X50Y58         LUT6 (Prop_lut6_I4_O)        0.108    22.134 r  Ifetc32_0/PC[7]_i_1/O
                         net (fo=1, routed)           0.000    22.134    Ifetc32_0/PC[7]_i_1_n_0
    SLICE_X50Y58         FDCE                                         r  Ifetc32_0/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.832    21.526    Ifetc32_0/CLK
    SLICE_X50Y58         FDCE                                         r  Ifetc32_0/PC_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.562    
    SLICE_X50Y58         FDCE (Hold_fdce_C_D)         0.124    21.686    Ifetc32_0/PC_reg[7]
  -------------------------------------------------------------------
                         required time                        -21.686    
                         arrival time                          22.134    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.900ns  (logic 0.541ns (60.091%)  route 0.359ns (39.909%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns = ( 21.525 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 21.296 - 21.786 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.561    21.296    Ifetc32_0/CLK
    SLICE_X53Y59         FDCE                                         r  Ifetc32_0/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDCE (Prop_fdce_C_Q)         0.146    21.442 r  Ifetc32_0/PC_reg[13]/Q
                         net (fo=17, routed)          0.220    21.662    Ifetc32_0/p_0_in[11]
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    21.859 r  Ifetc32_0/PC_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.859    Ifetc32_0/PC_reg[16]_i_3_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    21.950 r  Ifetc32_0/PC_reg[20]_i_3/O[1]
                         net (fo=3, routed)           0.139    22.089    Ifetc32_0/Ifetc32_0_branch_base_addr[18]
    SLICE_X50Y60         LUT6 (Prop_lut6_I4_O)        0.107    22.196 r  Ifetc32_0/PC[18]_i_1/O
                         net (fo=1, routed)           0.000    22.196    Ifetc32_0/PC[18]_i_1_n_0
    SLICE_X50Y60         FDCE                                         r  Ifetc32_0/PC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.831    21.525    Ifetc32_0/CLK
    SLICE_X50Y60         FDCE                                         r  Ifetc32_0/PC_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.561    
    SLICE_X50Y60         FDCE (Hold_fdce_C_D)         0.124    21.685    Ifetc32_0/PC_reg[18]
  -------------------------------------------------------------------
                         required time                        -21.685    
                         arrival time                          22.196    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.895ns  (logic 0.467ns (52.157%)  route 0.428ns (47.843%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns = ( 21.527 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 21.296 - 21.786 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.561    21.296    Ifetc32_0/CLK
    SLICE_X53Y59         FDCE                                         r  Ifetc32_0/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDCE (Prop_fdce_C_Q)         0.146    21.442 r  Ifetc32_0/PC_reg[13]/Q
                         net (fo=17, routed)          0.220    21.662    Ifetc32_0/p_0_in[11]
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.211    21.873 r  Ifetc32_0/PC_reg[16]_i_3/O[3]
                         net (fo=3, routed)           0.208    22.081    Ifetc32_0/Ifetc32_0_branch_base_addr[16]
    SLICE_X47Y60         LUT6 (Prop_lut6_I4_O)        0.110    22.191 r  Ifetc32_0/PC[16]_i_1/O
                         net (fo=1, routed)           0.000    22.191    Ifetc32_0/PC[16]_i_1_n_0
    SLICE_X47Y60         FDCE                                         r  Ifetc32_0/PC_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.833    21.527    Ifetc32_0/CLK
    SLICE_X47Y60         FDCE                                         r  Ifetc32_0/PC_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.563    
    SLICE_X47Y60         FDCE (Hold_fdce_C_D)         0.098    21.661    Ifetc32_0/PC_reg[16]
  -------------------------------------------------------------------
                         required time                        -21.661    
                         arrival time                          22.191    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.923ns  (logic 0.488ns (52.886%)  route 0.435ns (47.114%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns = ( 21.525 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.489ns = ( 21.297 - 21.786 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.562    21.297    Ifetc32_0/CLK
    SLICE_X50Y59         FDCE                                         r  Ifetc32_0/PC_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDCE (Prop_fdce_C_Q)         0.167    21.464 r  Ifetc32_0/PC_reg[8]/Q
                         net (fo=17, routed)          0.214    21.678    Ifetc32_0/p_0_in[6]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    21.838 r  Ifetc32_0/PC_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.838    Ifetc32_0/PC_reg[8]_i_3_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    21.892 r  Ifetc32_0/PC_reg[12]_i_3/O[0]
                         net (fo=3, routed)           0.221    22.113    Ifetc32_0/Ifetc32_0_branch_base_addr[9]
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.107    22.220 r  Ifetc32_0/PC[9]_i_1/O
                         net (fo=1, routed)           0.000    22.220    Ifetc32_0/PC[9]_i_1_n_0
    SLICE_X54Y57         FDCE                                         r  Ifetc32_0/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.831    21.525    Ifetc32_0/CLK
    SLICE_X54Y57         FDCE                                         r  Ifetc32_0/PC_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.561    
    SLICE_X54Y57         FDCE (Hold_fdce_C_D)         0.124    21.685    Ifetc32_0/PC_reg[9]
  -------------------------------------------------------------------
                         required time                        -21.685    
                         arrival time                          22.220    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.918ns  (logic 0.580ns (63.158%)  route 0.338ns (36.842%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns = ( 21.527 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 21.296 - 21.786 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.561    21.296    Ifetc32_0/CLK
    SLICE_X53Y59         FDCE                                         r  Ifetc32_0/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDCE (Prop_fdce_C_Q)         0.146    21.442 r  Ifetc32_0/PC_reg[13]/Q
                         net (fo=17, routed)          0.220    21.662    Ifetc32_0/p_0_in[11]
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    21.859 r  Ifetc32_0/PC_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.859    Ifetc32_0/PC_reg[16]_i_3_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    21.898 r  Ifetc32_0/PC_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.898    Ifetc32_0/PC_reg[20]_i_3_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    21.989 r  Ifetc32_0/PC_reg[24]_i_3/O[1]
                         net (fo=3, routed)           0.118    22.107    Ifetc32_0/Ifetc32_0_branch_base_addr[22]
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.107    22.214 r  Ifetc32_0/PC[22]_i_1/O
                         net (fo=1, routed)           0.000    22.214    Ifetc32_0/PC[22]_i_1_n_0
    SLICE_X47Y61         FDCE                                         r  Ifetc32_0/PC_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.833    21.527    Ifetc32_0/CLK
    SLICE_X47Y61         FDCE                                         r  Ifetc32_0/PC_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.563    
    SLICE_X47Y61         FDCE (Hold_fdce_C_D)         0.099    21.662    Ifetc32_0/PC_reg[22]
  -------------------------------------------------------------------
                         required time                        -21.662    
                         arrival time                          22.214    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.923ns  (logic 0.451ns (48.853%)  route 0.472ns (51.147%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns = ( 21.525 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.489ns = ( 21.297 - 21.786 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.562    21.297    Ifetc32_0/CLK
    SLICE_X47Y61         FDCE                                         r  Ifetc32_0/PC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDCE (Prop_fdce_C_Q)         0.146    21.443 r  Ifetc32_0/PC_reg[10]/Q
                         net (fo=17, routed)          0.185    21.628    Ifetc32_0/p_0_in[8]
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197    21.825 r  Ifetc32_0/PC_reg[12]_i_3/O[2]
                         net (fo=3, routed)           0.287    22.112    Ifetc32_0/Ifetc32_0_branch_base_addr[11]
    SLICE_X53Y58         LUT6 (Prop_lut6_I4_O)        0.108    22.220 r  Ifetc32_0/PC[11]_i_1/O
                         net (fo=1, routed)           0.000    22.220    Ifetc32_0/PC[11]_i_1_n_0
    SLICE_X53Y58         FDCE                                         r  Ifetc32_0/PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.831    21.525    Ifetc32_0/CLK
    SLICE_X53Y58         FDCE                                         r  Ifetc32_0/PC_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.561    
    SLICE_X53Y58         FDCE (Hold_fdce_C_D)         0.098    21.659    Ifetc32_0/PC_reg[11]
  -------------------------------------------------------------------
                         required time                        -21.659    
                         arrival time                          22.220    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.960ns  (logic 0.466ns (48.522%)  route 0.494ns (51.478%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns = ( 21.526 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.489ns = ( 21.297 - 21.786 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.562    21.297    Ifetc32_0/CLK
    SLICE_X50Y58         FDCE                                         r  Ifetc32_0/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.167    21.464 r  Ifetc32_0/PC_reg[1]/Q
                         net (fo=1, routed)           0.174    21.638    Ifetc32_0/PC_reg_n_0_[1]
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191    21.829 r  Ifetc32_0/PC_reg[4]_i_3/O[2]
                         net (fo=3, routed)           0.321    22.149    Ifetc32_0/Ifetc32_0_branch_base_addr[3]
    SLICE_X54Y56         LUT6 (Prop_lut6_I4_O)        0.108    22.257 r  Ifetc32_0/PC[3]_i_1/O
                         net (fo=1, routed)           0.000    22.257    Ifetc32_0/PC[3]_i_1_n_0
    SLICE_X54Y56         FDCE                                         r  Ifetc32_0/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.832    21.526    Ifetc32_0/CLK
    SLICE_X54Y56         FDCE                                         r  Ifetc32_0/PC_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.562    
    SLICE_X54Y56         FDCE (Hold_fdce_C_D)         0.125    21.687    Ifetc32_0/PC_reg[3]
  -------------------------------------------------------------------
                         required time                        -21.687    
                         arrival time                          22.257    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.979ns  (logic 0.467ns (47.688%)  route 0.512ns (52.312%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns = ( 21.526 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 21.296 - 21.786 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.561    21.296    Ifetc32_0/CLK
    SLICE_X53Y58         FDCE                                         r  Ifetc32_0/PC_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDCE (Prop_fdce_C_Q)         0.146    21.442 r  Ifetc32_0/PC_reg[5]/Q
                         net (fo=17, routed)          0.213    21.655    Ifetc32_0/p_0_in[3]
    SLICE_X48Y57         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.211    21.866 r  Ifetc32_0/PC_reg[8]_i_3/O[3]
                         net (fo=3, routed)           0.300    22.165    Ifetc32_0/Ifetc32_0_branch_base_addr[8]
    SLICE_X50Y59         LUT6 (Prop_lut6_I4_O)        0.110    22.275 r  Ifetc32_0/PC[8]_i_1/O
                         net (fo=1, routed)           0.000    22.275    Ifetc32_0/PC[8]_i_1_n_0
    SLICE_X50Y59         FDCE                                         r  Ifetc32_0/PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.832    21.526    Ifetc32_0/CLK
    SLICE_X50Y59         FDCE                                         r  Ifetc32_0/PC_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.562    
    SLICE_X50Y59         FDCE (Hold_fdce_C_D)         0.125    21.687    Ifetc32_0/PC_reg[8]
  -------------------------------------------------------------------
                         required time                        -21.687    
                         arrival time                          22.275    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.956ns  (logic 0.425ns (44.437%)  route 0.531ns (55.563%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns = ( 21.527 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 21.296 - 21.786 ) 
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.561    21.296    Ifetc32_0/CLK
    SLICE_X54Y57         FDCE                                         r  Ifetc32_0/PC_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.167    21.463 r  Ifetc32_0/PC_reg[9]/Q
                         net (fo=17, routed)          0.266    21.729    Ifetc32_0/p_0_in[7]
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    21.880 r  Ifetc32_0/PC_reg[12]_i_3/O[1]
                         net (fo=3, routed)           0.266    22.145    Ifetc32_0/Ifetc32_0_branch_base_addr[10]
    SLICE_X47Y61         LUT6 (Prop_lut6_I4_O)        0.107    22.252 r  Ifetc32_0/PC[10]_i_1/O
                         net (fo=1, routed)           0.000    22.252    Ifetc32_0/PC[10]_i_1_n_0
    SLICE_X47Y61         FDCE                                         r  Ifetc32_0/PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.833    21.527    Ifetc32_0/CLK
    SLICE_X47Y61         FDCE                                         r  Ifetc32_0/PC_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.036    21.563    
    SLICE_X47Y61         FDCE (Hold_fdce_C_D)         0.099    21.662    Ifetc32_0/PC_reg[10]
  -------------------------------------------------------------------
                         required time                        -21.662    
                         arrival time                          22.252    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 Ifetc32_0/PC_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            Ifetc32_0/PC_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.786ns - clk_out1_cpuclk fall@21.786ns)
  Data Path Delay:        0.695ns  (logic 0.364ns (52.342%)  route 0.331ns (47.658%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns = ( 21.525 - 21.786 ) 
    Source Clock Delay      (SCD):    -0.490ns = ( 21.296 - 21.786 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    22.098 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    22.538    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    20.200 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    20.709    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.735 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.561    21.296    Ifetc32_0/CLK
    SLICE_X47Y62         FDCE                                         r  Ifetc32_0/PC_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.146    21.442 r  Ifetc32_0/PC_reg[28]/Q
                         net (fo=2, routed)           0.169    21.611    Ifetc32_0/p_0_in[26]
    SLICE_X48Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    21.719 r  Ifetc32_0/PC_reg[28]_i_2/O[3]
                         net (fo=3, routed)           0.163    21.882    Ifetc32_0/Ifetc32_0_branch_base_addr[28]
    SLICE_X47Y62         LUT5 (Prop_lut5_I1_O)        0.110    21.992 r  Ifetc32_0/PC[28]_i_1/O
                         net (fo=1, routed)           0.000    21.992    Ifetc32_0/PC[28]_i_1_n_0
    SLICE_X47Y62         FDCE                                         r  Ifetc32_0/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.786    21.786 f  
    Y18                                               0.000    21.786 f  clock (IN)
                         net (fo=0)                   0.000    21.786    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    22.286 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    22.767    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    20.110 f  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    20.666    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    20.695 f  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.831    21.525    Ifetc32_0/CLK
    SLICE_X47Y62         FDCE                                         r  Ifetc32_0/PC_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.229    21.296    
    SLICE_X47Y62         FDCE (Hold_fdce_C_D)         0.099    21.395    Ifetc32_0/PC_reg[28]
  -------------------------------------------------------------------
                         required time                        -21.395    
                         arrival time                          21.992    
  -------------------------------------------------------------------
                         slack                                  0.596    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.786 }
Period(ns):         43.571
Sources:            { c/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y10    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y10    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y9     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y9     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y12    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X1Y12    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y13    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y13    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y10    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.571      40.995     RAMB36_X0Y10    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.571      116.429    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X49Y49    Idecode32_0/register_reg[0][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X53Y48    Idecode32_0/register_reg[0][21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X42Y39    Idecode32_0/register_reg[0][22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X43Y53    Idecode32_0/register_reg[0][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X46Y43    Idecode32_0/register_reg[6][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X46Y43    Idecode32_0/register_reg[6][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X44Y46    Idecode32_0/register_reg[6][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X43Y41    Idecode32_0/register_reg[6][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X50Y50    Idecode32_0/register_reg[6][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.786      21.286     SLICE_X43Y41    Idecode32_0/register_reg[6][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X47Y61    Ifetc32_0/PC_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X53Y59    Ifetc32_0/PC_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X52Y60    Ifetc32_0/PC_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X49Y64    Ifetc32_0/PC_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X50Y61    Ifetc32_0/PC_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X50Y58    Ifetc32_0/PC_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X50Y63    Ifetc32_0/PC_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X47Y61    Ifetc32_0/PC_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X48Y64    Ifetc32_0/PC_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.786      21.286     SLICE_X49Y64    Ifetc32_0/PC_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        5.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.890ns (19.852%)  route 3.593ns (80.148%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.623    -2.368    scan_0/CLK
    SLICE_X54Y96         FDCE                                         r  scan_0/cnt1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.518    -1.850 r  scan_0/cnt1_reg[31]/Q
                         net (fo=2, routed)           0.839    -1.011    scan_0/cnt1[31]
    SLICE_X54Y97         LUT4 (Prop_lut4_I2_O)        0.124    -0.887 r  scan_0/cnt1[31]_i_9/O
                         net (fo=1, routed)           0.567    -0.320    scan_0/cnt1[31]_i_9_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I4_O)        0.124    -0.196 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          2.187     1.991    scan_0/cnt1[31]_i_4_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I2_O)        0.124     2.115 r  scan_0/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.115    scan_0/cnt1_4[4]
    SLICE_X54Y91         FDCE                                         r  scan_0/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.500     8.017    scan_0/CLK
    SLICE_X54Y91         FDCE                                         r  scan_0/cnt1_reg[4]/C
                         clock pessimism             -0.411     7.606    
                         clock uncertainty           -0.062     7.544    
    SLICE_X54Y91         FDCE (Setup_fdce_C_D)        0.077     7.621    scan_0/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -2.115    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 0.890ns (20.386%)  route 3.476ns (79.614%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 8.019 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X54Y92         FDCE                                         r  scan_0/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  scan_0/cnt1_reg[7]/Q
                         net (fo=2, routed)           0.991    -0.860    scan_0/cnt1[7]
    SLICE_X52Y92         LUT4 (Prop_lut4_I2_O)        0.124    -0.736 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.715    -0.021    scan_0/cnt1[31]_i_8_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.103 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.770     1.873    scan_0/cnt1[31]_i_3_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I1_O)        0.124     1.997 r  scan_0/cnt1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.997    scan_0/cnt1_4[29]
    SLICE_X54Y97         FDCE                                         r  scan_0/cnt1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.502     8.019    scan_0/CLK
    SLICE_X54Y97         FDCE                                         r  scan_0/cnt1_reg[29]/C
                         clock pessimism             -0.411     7.608    
                         clock uncertainty           -0.062     7.546    
    SLICE_X54Y97         FDCE (Setup_fdce_C_D)        0.081     7.627    scan_0/cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                          7.627    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.890ns (20.733%)  route 3.403ns (79.267%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 8.019 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X54Y92         FDCE                                         r  scan_0/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  scan_0/cnt1_reg[7]/Q
                         net (fo=2, routed)           0.991    -0.860    scan_0/cnt1[7]
    SLICE_X52Y92         LUT4 (Prop_lut4_I2_O)        0.124    -0.736 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.715    -0.021    scan_0/cnt1[31]_i_8_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.103 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.697     1.800    scan_0/cnt1[31]_i_3_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     1.924 r  scan_0/cnt1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.924    scan_0/cnt1_4[27]
    SLICE_X52Y97         FDCE                                         r  scan_0/cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.502     8.019    scan_0/CLK
    SLICE_X52Y97         FDCE                                         r  scan_0/cnt1_reg[27]/C
                         clock pessimism             -0.411     7.608    
                         clock uncertainty           -0.062     7.546    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.031     7.577    scan_0/cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -1.924    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 0.890ns (20.863%)  route 3.376ns (79.137%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 8.018 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X54Y92         FDCE                                         r  scan_0/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  scan_0/cnt1_reg[7]/Q
                         net (fo=2, routed)           0.991    -0.860    scan_0/cnt1[7]
    SLICE_X52Y92         LUT4 (Prop_lut4_I2_O)        0.124    -0.736 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.715    -0.021    scan_0/cnt1[31]_i_8_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.103 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.670     1.773    scan_0/cnt1[31]_i_3_n_0
    SLICE_X54Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.897 r  scan_0/cnt1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.897    scan_0/cnt1_4[18]
    SLICE_X54Y95         FDCE                                         r  scan_0/cnt1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     8.018    scan_0/CLK
    SLICE_X54Y95         FDCE                                         r  scan_0/cnt1_reg[18]/C
                         clock pessimism             -0.411     7.607    
                         clock uncertainty           -0.062     7.545    
    SLICE_X54Y95         FDCE (Setup_fdce_C_D)        0.081     7.626    scan_0/cnt1_reg[18]
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -1.897    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.890ns (21.402%)  route 3.268ns (78.598%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.623    -2.368    scan_0/CLK
    SLICE_X54Y96         FDCE                                         r  scan_0/cnt1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.518    -1.850 r  scan_0/cnt1_reg[31]/Q
                         net (fo=2, routed)           0.839    -1.011    scan_0/cnt1[31]
    SLICE_X54Y97         LUT4 (Prop_lut4_I2_O)        0.124    -0.887 r  scan_0/cnt1[31]_i_9/O
                         net (fo=1, routed)           0.567    -0.320    scan_0/cnt1[31]_i_9_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I4_O)        0.124    -0.196 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          1.862     1.667    scan_0/cnt1[31]_i_4_n_0
    SLICE_X52Y92         LUT5 (Prop_lut5_I2_O)        0.124     1.791 r  scan_0/cnt1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.791    scan_0/cnt1_4[8]
    SLICE_X52Y92         FDCE                                         r  scan_0/cnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.500     8.017    scan_0/CLK
    SLICE_X52Y92         FDCE                                         r  scan_0/cnt1_reg[8]/C
                         clock pessimism             -0.411     7.606    
                         clock uncertainty           -0.062     7.544    
    SLICE_X52Y92         FDCE (Setup_fdce_C_D)        0.031     7.575    scan_0/cnt1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.890ns (21.157%)  route 3.317ns (78.843%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 8.018 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X54Y92         FDCE                                         r  scan_0/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  scan_0/cnt1_reg[7]/Q
                         net (fo=2, routed)           0.991    -0.860    scan_0/cnt1[7]
    SLICE_X52Y92         LUT4 (Prop_lut4_I2_O)        0.124    -0.736 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.715    -0.021    scan_0/cnt1[31]_i_8_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.103 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.611     1.714    scan_0/cnt1[31]_i_3_n_0
    SLICE_X54Y96         LUT5 (Prop_lut5_I1_O)        0.124     1.838 r  scan_0/cnt1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.838    scan_0/cnt1_4[31]
    SLICE_X54Y96         FDCE                                         r  scan_0/cnt1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     8.018    scan_0/CLK
    SLICE_X54Y96         FDCE                                         r  scan_0/cnt1_reg[31]/C
                         clock pessimism             -0.411     7.607    
                         clock uncertainty           -0.062     7.545    
    SLICE_X54Y96         FDCE (Setup_fdce_C_D)        0.081     7.626    scan_0/cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.626    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.890ns (21.531%)  route 3.244ns (78.469%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 8.018 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X54Y92         FDCE                                         r  scan_0/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  scan_0/cnt1_reg[7]/Q
                         net (fo=2, routed)           0.991    -0.860    scan_0/cnt1[7]
    SLICE_X52Y92         LUT4 (Prop_lut4_I2_O)        0.124    -0.736 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.715    -0.021    scan_0/cnt1[31]_i_8_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.103 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.538     1.641    scan_0/cnt1[31]_i_3_n_0
    SLICE_X52Y96         LUT5 (Prop_lut5_I1_O)        0.124     1.765 r  scan_0/cnt1[23]_i_1/O
                         net (fo=1, routed)           0.000     1.765    scan_0/cnt1_4[23]
    SLICE_X52Y96         FDCE                                         r  scan_0/cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.501     8.018    scan_0/CLK
    SLICE_X52Y96         FDCE                                         r  scan_0/cnt1_reg[23]/C
                         clock pessimism             -0.411     7.607    
                         clock uncertainty           -0.062     7.545    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.031     7.576    scan_0/cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                          7.576    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 0.890ns (21.556%)  route 3.239ns (78.444%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 8.019 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X54Y92         FDCE                                         r  scan_0/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  scan_0/cnt1_reg[7]/Q
                         net (fo=2, routed)           0.991    -0.860    scan_0/cnt1[7]
    SLICE_X52Y92         LUT4 (Prop_lut4_I2_O)        0.124    -0.736 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.715    -0.021    scan_0/cnt1[31]_i_8_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.103 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.533     1.636    scan_0/cnt1[31]_i_3_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.124     1.760 r  scan_0/cnt1[25]_i_1/O
                         net (fo=1, routed)           0.000     1.760    scan_0/cnt1_4[25]
    SLICE_X52Y97         FDCE                                         r  scan_0/cnt1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.502     8.019    scan_0/CLK
    SLICE_X52Y97         FDCE                                         r  scan_0/cnt1_reg[25]/C
                         clock pessimism             -0.411     7.608    
                         clock uncertainty           -0.062     7.546    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.029     7.575    scan_0/cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -1.760    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.890ns (21.370%)  route 3.275ns (78.630%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.981ns = ( 8.019 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.369ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.622    -2.369    scan_0/CLK
    SLICE_X54Y92         FDCE                                         r  scan_0/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDCE (Prop_fdce_C_Q)         0.518    -1.851 f  scan_0/cnt1_reg[7]/Q
                         net (fo=2, routed)           0.991    -0.860    scan_0/cnt1[7]
    SLICE_X52Y92         LUT4 (Prop_lut4_I2_O)        0.124    -0.736 r  scan_0/cnt1[31]_i_8/O
                         net (fo=1, routed)           0.715    -0.021    scan_0/cnt1[31]_i_8_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I4_O)        0.124     0.103 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          1.569     1.672    scan_0/cnt1[31]_i_3_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I1_O)        0.124     1.796 r  scan_0/cnt1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.796    scan_0/cnt1_4[28]
    SLICE_X54Y97         FDCE                                         r  scan_0/cnt1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.502     8.019    scan_0/CLK
    SLICE_X54Y97         FDCE                                         r  scan_0/cnt1_reg[28]/C
                         clock pessimism             -0.411     7.608    
                         clock uncertainty           -0.062     7.546    
    SLICE_X54Y97         FDCE (Setup_fdce_C_D)        0.077     7.623    scan_0/cnt1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 scan_0/cnt1_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_cpuclk rise@10.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.890ns (21.705%)  route 3.210ns (78.295%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.590    -5.792 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.704    -4.087    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.623    -2.368    scan_0/CLK
    SLICE_X54Y96         FDCE                                         r  scan_0/cnt1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.518    -1.850 r  scan_0/cnt1_reg[31]/Q
                         net (fo=2, routed)           0.839    -1.011    scan_0/cnt1[31]
    SLICE_X54Y97         LUT4 (Prop_lut4_I2_O)        0.124    -0.887 r  scan_0/cnt1[31]_i_9/O
                         net (fo=1, routed)           0.567    -0.320    scan_0/cnt1[31]_i_9_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I4_O)        0.124    -0.196 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          1.804     1.609    scan_0/cnt1[31]_i_4_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I2_O)        0.124     1.733 r  scan_0/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.733    scan_0/cnt1_4[3]
    SLICE_X52Y91         FDCE                                         r  scan_0/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855     4.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.500     8.017    scan_0/CLK
    SLICE_X52Y91         FDCE                                         r  scan_0/cnt1_reg[3]/C
                         clock pessimism             -0.411     7.606    
                         clock uncertainty           -0.062     7.544    
    SLICE_X52Y91         FDCE (Setup_fdce_C_D)        0.031     7.575    scan_0/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                  5.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 scan_0/clkout1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/clkout1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.489    scan_0/CLK
    SLICE_X54Y96         FDCE                                         r  scan_0/clkout1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164    -0.325 r  scan_0/clkout1_reg/Q
                         net (fo=2, routed)           0.175    -0.149    scan_0/clkout1
    SLICE_X54Y96         LUT5 (Prop_lut5_I4_O)        0.045    -0.104 r  scan_0/clkout1_i_1/O
                         net (fo=1, routed)           0.000    -0.104    scan_0/clkout1_i_1_n_0
    SLICE_X54Y96         FDCE                                         r  scan_0/clkout1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X54Y96         FDCE                                         r  scan_0/clkout1_reg/C
                         clock pessimism             -0.229    -0.489    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.120    -0.369    scan_0/clkout1_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X54Y91         FDCE                                         r  scan_0/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.326 f  scan_0/cnt1_reg[0]/Q
                         net (fo=3, routed)           0.233    -0.092    scan_0/cnt1[0]
    SLICE_X54Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.047 r  scan_0/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    scan_0/cnt1_4[0]
    SLICE_X54Y91         FDCE                                         r  scan_0/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.831    -0.260    scan_0/CLK
    SLICE_X54Y91         FDCE                                         r  scan_0/cnt1_reg[0]/C
                         clock pessimism             -0.229    -0.490    
    SLICE_X54Y91         FDCE (Hold_fdce_C_D)         0.121    -0.369    scan_0/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.231ns (44.168%)  route 0.292ns (55.832%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.489    scan_0/CLK
    SLICE_X52Y96         FDCE                                         r  scan_0/cnt1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  scan_0/cnt1_reg[24]/Q
                         net (fo=2, routed)           0.127    -0.220    scan_0/cnt1[24]
    SLICE_X52Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.175 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          0.165    -0.011    scan_0/cnt1[31]_i_4_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I2_O)        0.045     0.034 r  scan_0/cnt1[28]_i_1/O
                         net (fo=1, routed)           0.000     0.034    scan_0/cnt1_4[28]
    SLICE_X54Y97         FDCE                                         r  scan_0/cnt1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.258    scan_0/CLK
    SLICE_X54Y97         FDCE                                         r  scan_0/cnt1_reg[28]/C
                         clock pessimism             -0.213    -0.472    
    SLICE_X54Y97         FDCE (Hold_fdce_C_D)         0.120    -0.352    scan_0/cnt1_reg[28]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.231ns (45.955%)  route 0.272ns (54.045%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.489    scan_0/CLK
    SLICE_X52Y96         FDCE                                         r  scan_0/cnt1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  scan_0/cnt1_reg[24]/Q
                         net (fo=2, routed)           0.127    -0.220    scan_0/cnt1[24]
    SLICE_X52Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.175 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          0.144    -0.031    scan_0/cnt1[31]_i_4_n_0
    SLICE_X52Y97         LUT5 (Prop_lut5_I2_O)        0.045     0.014 r  scan_0/cnt1[27]_i_1/O
                         net (fo=1, routed)           0.000     0.014    scan_0/cnt1_4[27]
    SLICE_X52Y97         FDCE                                         r  scan_0/cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.833    -0.258    scan_0/CLK
    SLICE_X52Y97         FDCE                                         r  scan_0/cnt1_reg[27]/C
                         clock pessimism             -0.213    -0.472    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.092    -0.380    scan_0/cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.360%)  route 0.278ns (54.640%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X52Y91         FDCE                                         r  scan_0/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  scan_0/cnt1_reg[3]/Q
                         net (fo=2, routed)           0.134    -0.215    scan_0/cnt1[3]
    SLICE_X52Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.170 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          0.144    -0.025    scan_0/cnt1[31]_i_3_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I1_O)        0.045     0.020 r  scan_0/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.020    scan_0/cnt1_4[3]
    SLICE_X52Y91         FDCE                                         r  scan_0/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.831    -0.260    scan_0/CLK
    SLICE_X52Y91         FDCE                                         r  scan_0/cnt1_reg[3]/C
                         clock pessimism             -0.229    -0.490    
    SLICE_X52Y91         FDCE (Hold_fdce_C_D)         0.092    -0.398    scan_0/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.231ns (42.778%)  route 0.309ns (57.222%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X52Y91         FDCE                                         r  scan_0/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  scan_0/cnt1_reg[3]/Q
                         net (fo=2, routed)           0.134    -0.215    scan_0/cnt1[3]
    SLICE_X52Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.170 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          0.175     0.005    scan_0/cnt1[31]_i_3_n_0
    SLICE_X52Y92         LUT5 (Prop_lut5_I1_O)        0.045     0.050 r  scan_0/cnt1[8]_i_1/O
                         net (fo=1, routed)           0.000     0.050    scan_0/cnt1_4[8]
    SLICE_X52Y92         FDCE                                         r  scan_0/cnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.831    -0.260    scan_0/CLK
    SLICE_X52Y92         FDCE                                         r  scan_0/cnt1_reg[8]/C
                         clock pessimism             -0.213    -0.474    
    SLICE_X52Y92         FDCE (Hold_fdce_C_D)         0.092    -0.382    scan_0/cnt1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (41.974%)  route 0.319ns (58.026%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.489    scan_0/CLK
    SLICE_X52Y94         FDCE                                         r  scan_0/cnt1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.348 f  scan_0/cnt1_reg[16]/Q
                         net (fo=2, routed)           0.213    -0.134    scan_0/cnt1[16]
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.089 r  scan_0/cnt1[31]_i_5/O
                         net (fo=32, routed)          0.106     0.017    scan_0/cnt1[31]_i_5_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.045     0.062 r  scan_0/cnt1[20]_i_1/O
                         net (fo=1, routed)           0.000     0.062    scan_0/cnt1_4[20]
    SLICE_X52Y95         FDCE                                         r  scan_0/cnt1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X52Y95         FDCE                                         r  scan_0/cnt1_reg[20]/C
                         clock pessimism             -0.213    -0.473    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.092    -0.381    scan_0/cnt1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.898%)  route 0.320ns (58.102%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.562    -0.489    scan_0/CLK
    SLICE_X52Y94         FDCE                                         r  scan_0/cnt1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.348 f  scan_0/cnt1_reg[16]/Q
                         net (fo=2, routed)           0.213    -0.134    scan_0/cnt1[16]
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.089 r  scan_0/cnt1[31]_i_5/O
                         net (fo=32, routed)          0.107     0.018    scan_0/cnt1[31]_i_5_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.045     0.063 r  scan_0/cnt1[19]_i_1/O
                         net (fo=1, routed)           0.000     0.063    scan_0/cnt1_4[19]
    SLICE_X52Y95         FDCE                                         r  scan_0/cnt1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X52Y95         FDCE                                         r  scan_0/cnt1_reg[19]/C
                         clock pessimism             -0.213    -0.473    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.091    -0.382    scan_0/cnt1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.745%)  route 0.365ns (61.255%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X52Y91         FDCE                                         r  scan_0/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.349 f  scan_0/cnt1_reg[3]/Q
                         net (fo=2, routed)           0.134    -0.215    scan_0/cnt1[3]
    SLICE_X52Y91         LUT5 (Prop_lut5_I1_O)        0.045    -0.170 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          0.231     0.062    scan_0/cnt1[31]_i_3_n_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.045     0.107 r  scan_0/cnt1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.107    scan_0/cnt1_4[7]
    SLICE_X54Y92         FDCE                                         r  scan_0/cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.831    -0.260    scan_0/CLK
    SLICE_X54Y92         FDCE                                         r  scan_0/cnt1_reg[7]/C
                         clock pessimism             -0.213    -0.474    
    SLICE_X54Y92         FDCE (Hold_fdce_C_D)         0.120    -0.354    scan_0/cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scan_0/cnt1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.231ns (40.358%)  route 0.341ns (59.642%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.561    -0.490    scan_0/CLK
    SLICE_X52Y92         FDCE                                         r  scan_0/cnt1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  scan_0/cnt1_reg[8]/Q
                         net (fo=2, routed)           0.207    -0.142    scan_0/cnt1[8]
    SLICE_X52Y93         LUT5 (Prop_lut5_I2_O)        0.045    -0.097 r  scan_0/cnt1[31]_i_2/O
                         net (fo=32, routed)          0.134     0.038    scan_0/cnt1[31]_i_2_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I0_O)        0.045     0.083 r  scan_0/cnt1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.083    scan_0/cnt1_4[9]
    SLICE_X52Y93         FDCE                                         r  scan_0/cnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.832    -0.259    scan_0/CLK
    SLICE_X52Y93         FDCE                                         r  scan_0/cnt1_reg[9]/C
                         clock pessimism             -0.213    -0.473    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.092    -0.381    scan_0/cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.463    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   c/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X54Y96    scan_0/clkout1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X54Y91    scan_0/cnt1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X52Y93    scan_0/cnt1_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X52Y93    scan_0/cnt1_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X54Y93    scan_0/cnt1_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X52Y94    scan_0/cnt1_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X52Y94    scan_0/cnt1_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X54Y94    scan_0/cnt1_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X54Y96    scan_0/clkout1_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y93    scan_0/cnt1_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y93    scan_0/cnt1_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X54Y93    scan_0/cnt1_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y94    scan_0/cnt1_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y94    scan_0/cnt1_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X54Y94    scan_0/cnt1_reg[15]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y94    scan_0/cnt1_reg[16]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X54Y95    scan_0/cnt1_reg[17]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X54Y95    scan_0/cnt1_reg[18]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X54Y96    scan_0/clkout1_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X54Y91    scan_0/cnt1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y93    scan_0/cnt1_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y93    scan_0/cnt1_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X54Y93    scan_0/cnt1_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y94    scan_0/cnt1_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y94    scan_0/cnt1_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X54Y94    scan_0/cnt1_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X52Y94    scan_0/cnt1_reg[16]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X54Y95    scan_0/cnt1_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   c/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  c/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :           32  Failing Endpoints,  Worst Slack      -16.747ns,  Total Violation     -393.015ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.747ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.642ns  (logic 4.844ns (29.108%)  route 11.798ns (70.892%))
  Logic Levels:           14  (LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 478.029 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.144ns = ( 477.141 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.847   477.141    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.595 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.865   481.461    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124   481.585 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.616   483.201    Idecode32_0/douta[21]
    SLICE_X38Y48         MUXF7 (Prop_muxf7_S_O)       0.314   483.515 r  Idecode32_0/PC_reg[27]_i_8/O
                         net (fo=2, routed)           0.000   483.515    Idecode32_0/PC_reg[27]_i_8_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098   483.613 r  Idecode32_0/ram_i_753/O
                         net (fo=1, routed)           0.956   484.569    Idecode32_0/ram_i_753_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.319   484.888 r  Idecode32_0/ram_i_554/O
                         net (fo=2, routed)           0.598   485.486    Idecode32_0/ram_i_554_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124   485.610 r  Idecode32_0/ram_i_345/O
                         net (fo=31, routed)          1.028   486.637    Idecode32_0/ram_i_345_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.124   486.761 f  Idecode32_0/register[0][15]_i_49/O
                         net (fo=2, routed)           0.866   487.628    Idecode32_0/register[0][15]_i_49_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124   487.751 f  Idecode32_0/register[0][15]_i_26/O
                         net (fo=5, routed)           0.615   488.367    Idecode32_0/register[0][15]_i_26_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.124   488.491 f  Idecode32_0/ram_i_271/O
                         net (fo=2, routed)           0.737   489.228    Idecode32_0/ram_i_271_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.124   489.352 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.352    Idecode32_0/ram_i_147_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.245   489.597 f  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.733   490.330    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_6
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.298   490.628 r  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          0.802   491.430    Ifetc32_0/addra[10]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124   491.554 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.520   492.074    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.124   492.198 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.813   493.012    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124   493.135 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.647   493.783    scan_0/E[0]
    SLICE_X44Y56         FDRE                                         r  scan_0/store_scanwdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.512   478.029    scan_0/CLK
    SLICE_X44Y56         FDRE                                         r  scan_0/store_scanwdata_reg[2]/C
                         clock pessimism             -0.592   477.437    
                         clock uncertainty           -0.196   477.241    
    SLICE_X44Y56         FDRE (Setup_fdre_C_CE)      -0.205   477.036    scan_0/store_scanwdata_reg[2]
  -------------------------------------------------------------------
                         required time                        477.036    
                         arrival time                        -493.783    
  -------------------------------------------------------------------
                         slack                                -16.747    

Slack (VIOLATED) :        -16.747ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.642ns  (logic 4.844ns (29.108%)  route 11.798ns (70.892%))
  Logic Levels:           14  (LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 478.029 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.144ns = ( 477.141 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.847   477.141    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.595 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.865   481.461    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124   481.585 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.616   483.201    Idecode32_0/douta[21]
    SLICE_X38Y48         MUXF7 (Prop_muxf7_S_O)       0.314   483.515 r  Idecode32_0/PC_reg[27]_i_8/O
                         net (fo=2, routed)           0.000   483.515    Idecode32_0/PC_reg[27]_i_8_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098   483.613 r  Idecode32_0/ram_i_753/O
                         net (fo=1, routed)           0.956   484.569    Idecode32_0/ram_i_753_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.319   484.888 r  Idecode32_0/ram_i_554/O
                         net (fo=2, routed)           0.598   485.486    Idecode32_0/ram_i_554_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124   485.610 r  Idecode32_0/ram_i_345/O
                         net (fo=31, routed)          1.028   486.637    Idecode32_0/ram_i_345_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.124   486.761 f  Idecode32_0/register[0][15]_i_49/O
                         net (fo=2, routed)           0.866   487.628    Idecode32_0/register[0][15]_i_49_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124   487.751 f  Idecode32_0/register[0][15]_i_26/O
                         net (fo=5, routed)           0.615   488.367    Idecode32_0/register[0][15]_i_26_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.124   488.491 f  Idecode32_0/ram_i_271/O
                         net (fo=2, routed)           0.737   489.228    Idecode32_0/ram_i_271_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.124   489.352 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.352    Idecode32_0/ram_i_147_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.245   489.597 f  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.733   490.330    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_6
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.298   490.628 r  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          0.802   491.430    Ifetc32_0/addra[10]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124   491.554 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.520   492.074    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.124   492.198 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.813   493.012    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124   493.135 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.647   493.783    scan_0/E[0]
    SLICE_X44Y56         FDRE                                         r  scan_0/store_scanwdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.512   478.029    scan_0/CLK
    SLICE_X44Y56         FDRE                                         r  scan_0/store_scanwdata_reg[6]/C
                         clock pessimism             -0.592   477.437    
                         clock uncertainty           -0.196   477.241    
    SLICE_X44Y56         FDRE (Setup_fdre_C_CE)      -0.205   477.036    scan_0/store_scanwdata_reg[6]
  -------------------------------------------------------------------
                         required time                        477.036    
                         arrival time                        -493.783    
  -------------------------------------------------------------------
                         slack                                -16.747    

Slack (VIOLATED) :        -16.747ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.642ns  (logic 4.844ns (29.108%)  route 11.798ns (70.892%))
  Logic Levels:           14  (LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.971ns = ( 478.029 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.144ns = ( 477.141 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.847   477.141    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.595 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.865   481.461    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124   481.585 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.616   483.201    Idecode32_0/douta[21]
    SLICE_X38Y48         MUXF7 (Prop_muxf7_S_O)       0.314   483.515 r  Idecode32_0/PC_reg[27]_i_8/O
                         net (fo=2, routed)           0.000   483.515    Idecode32_0/PC_reg[27]_i_8_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098   483.613 r  Idecode32_0/ram_i_753/O
                         net (fo=1, routed)           0.956   484.569    Idecode32_0/ram_i_753_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.319   484.888 r  Idecode32_0/ram_i_554/O
                         net (fo=2, routed)           0.598   485.486    Idecode32_0/ram_i_554_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124   485.610 r  Idecode32_0/ram_i_345/O
                         net (fo=31, routed)          1.028   486.637    Idecode32_0/ram_i_345_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.124   486.761 f  Idecode32_0/register[0][15]_i_49/O
                         net (fo=2, routed)           0.866   487.628    Idecode32_0/register[0][15]_i_49_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124   487.751 f  Idecode32_0/register[0][15]_i_26/O
                         net (fo=5, routed)           0.615   488.367    Idecode32_0/register[0][15]_i_26_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.124   488.491 f  Idecode32_0/ram_i_271/O
                         net (fo=2, routed)           0.737   489.228    Idecode32_0/ram_i_271_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.124   489.352 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.352    Idecode32_0/ram_i_147_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.245   489.597 f  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.733   490.330    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_6
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.298   490.628 r  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          0.802   491.430    Ifetc32_0/addra[10]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124   491.554 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.520   492.074    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.124   492.198 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.813   493.012    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124   493.135 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.647   493.783    scan_0/E[0]
    SLICE_X44Y56         FDRE                                         r  scan_0/store_scanwdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.512   478.029    scan_0/CLK
    SLICE_X44Y56         FDRE                                         r  scan_0/store_scanwdata_reg[7]/C
                         clock pessimism             -0.592   477.437    
                         clock uncertainty           -0.196   477.241    
    SLICE_X44Y56         FDRE (Setup_fdre_C_CE)      -0.205   477.036    scan_0/store_scanwdata_reg[7]
  -------------------------------------------------------------------
                         required time                        477.036    
                         arrival time                        -493.783    
  -------------------------------------------------------------------
                         slack                                -16.747    

Slack (VIOLATED) :        -16.664ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.561ns  (logic 4.844ns (29.250%)  route 11.717ns (70.750%))
  Logic Levels:           14  (LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 478.031 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.144ns = ( 477.141 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.847   477.141    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.595 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.865   481.461    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124   481.585 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.616   483.201    Idecode32_0/douta[21]
    SLICE_X38Y48         MUXF7 (Prop_muxf7_S_O)       0.314   483.515 r  Idecode32_0/PC_reg[27]_i_8/O
                         net (fo=2, routed)           0.000   483.515    Idecode32_0/PC_reg[27]_i_8_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098   483.613 r  Idecode32_0/ram_i_753/O
                         net (fo=1, routed)           0.956   484.569    Idecode32_0/ram_i_753_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.319   484.888 r  Idecode32_0/ram_i_554/O
                         net (fo=2, routed)           0.598   485.486    Idecode32_0/ram_i_554_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124   485.610 r  Idecode32_0/ram_i_345/O
                         net (fo=31, routed)          1.028   486.637    Idecode32_0/ram_i_345_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.124   486.761 f  Idecode32_0/register[0][15]_i_49/O
                         net (fo=2, routed)           0.866   487.628    Idecode32_0/register[0][15]_i_49_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124   487.751 f  Idecode32_0/register[0][15]_i_26/O
                         net (fo=5, routed)           0.615   488.367    Idecode32_0/register[0][15]_i_26_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.124   488.491 f  Idecode32_0/ram_i_271/O
                         net (fo=2, routed)           0.737   489.228    Idecode32_0/ram_i_271_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.124   489.352 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.352    Idecode32_0/ram_i_147_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.245   489.597 f  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.733   490.330    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_6
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.298   490.628 r  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          0.802   491.430    Ifetc32_0/addra[10]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124   491.554 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.520   492.074    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.124   492.198 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.813   493.012    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124   493.135 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.567   493.702    scan_0/E[0]
    SLICE_X41Y57         FDRE                                         r  scan_0/store_scanwdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.514   478.031    scan_0/CLK
    SLICE_X41Y57         FDRE                                         r  scan_0/store_scanwdata_reg[14]/C
                         clock pessimism             -0.592   477.439    
                         clock uncertainty           -0.196   477.243    
    SLICE_X41Y57         FDRE (Setup_fdre_C_CE)      -0.205   477.038    scan_0/store_scanwdata_reg[14]
  -------------------------------------------------------------------
                         required time                        477.038    
                         arrival time                        -493.702    
  -------------------------------------------------------------------
                         slack                                -16.664    

Slack (VIOLATED) :        -16.664ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.561ns  (logic 4.844ns (29.250%)  route 11.717ns (70.750%))
  Logic Levels:           14  (LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 478.031 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.144ns = ( 477.141 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.847   477.141    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.595 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.865   481.461    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124   481.585 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.616   483.201    Idecode32_0/douta[21]
    SLICE_X38Y48         MUXF7 (Prop_muxf7_S_O)       0.314   483.515 r  Idecode32_0/PC_reg[27]_i_8/O
                         net (fo=2, routed)           0.000   483.515    Idecode32_0/PC_reg[27]_i_8_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098   483.613 r  Idecode32_0/ram_i_753/O
                         net (fo=1, routed)           0.956   484.569    Idecode32_0/ram_i_753_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.319   484.888 r  Idecode32_0/ram_i_554/O
                         net (fo=2, routed)           0.598   485.486    Idecode32_0/ram_i_554_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124   485.610 r  Idecode32_0/ram_i_345/O
                         net (fo=31, routed)          1.028   486.637    Idecode32_0/ram_i_345_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.124   486.761 f  Idecode32_0/register[0][15]_i_49/O
                         net (fo=2, routed)           0.866   487.628    Idecode32_0/register[0][15]_i_49_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124   487.751 f  Idecode32_0/register[0][15]_i_26/O
                         net (fo=5, routed)           0.615   488.367    Idecode32_0/register[0][15]_i_26_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.124   488.491 f  Idecode32_0/ram_i_271/O
                         net (fo=2, routed)           0.737   489.228    Idecode32_0/ram_i_271_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.124   489.352 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.352    Idecode32_0/ram_i_147_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.245   489.597 f  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.733   490.330    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_6
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.298   490.628 r  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          0.802   491.430    Ifetc32_0/addra[10]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124   491.554 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.520   492.074    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.124   492.198 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.813   493.012    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124   493.135 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.567   493.702    scan_0/E[0]
    SLICE_X41Y57         FDRE                                         r  scan_0/store_scanwdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.514   478.031    scan_0/CLK
    SLICE_X41Y57         FDRE                                         r  scan_0/store_scanwdata_reg[15]/C
                         clock pessimism             -0.592   477.439    
                         clock uncertainty           -0.196   477.243    
    SLICE_X41Y57         FDRE (Setup_fdre_C_CE)      -0.205   477.038    scan_0/store_scanwdata_reg[15]
  -------------------------------------------------------------------
                         required time                        477.038    
                         arrival time                        -493.702    
  -------------------------------------------------------------------
                         slack                                -16.664    

Slack (VIOLATED) :        -16.664ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.561ns  (logic 4.844ns (29.250%)  route 11.717ns (70.750%))
  Logic Levels:           14  (LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 478.031 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.144ns = ( 477.141 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.847   477.141    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.595 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.865   481.461    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124   481.585 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.616   483.201    Idecode32_0/douta[21]
    SLICE_X38Y48         MUXF7 (Prop_muxf7_S_O)       0.314   483.515 r  Idecode32_0/PC_reg[27]_i_8/O
                         net (fo=2, routed)           0.000   483.515    Idecode32_0/PC_reg[27]_i_8_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098   483.613 r  Idecode32_0/ram_i_753/O
                         net (fo=1, routed)           0.956   484.569    Idecode32_0/ram_i_753_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.319   484.888 r  Idecode32_0/ram_i_554/O
                         net (fo=2, routed)           0.598   485.486    Idecode32_0/ram_i_554_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124   485.610 r  Idecode32_0/ram_i_345/O
                         net (fo=31, routed)          1.028   486.637    Idecode32_0/ram_i_345_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.124   486.761 f  Idecode32_0/register[0][15]_i_49/O
                         net (fo=2, routed)           0.866   487.628    Idecode32_0/register[0][15]_i_49_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124   487.751 f  Idecode32_0/register[0][15]_i_26/O
                         net (fo=5, routed)           0.615   488.367    Idecode32_0/register[0][15]_i_26_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.124   488.491 f  Idecode32_0/ram_i_271/O
                         net (fo=2, routed)           0.737   489.228    Idecode32_0/ram_i_271_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.124   489.352 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.352    Idecode32_0/ram_i_147_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.245   489.597 f  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.733   490.330    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_6
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.298   490.628 r  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          0.802   491.430    Ifetc32_0/addra[10]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124   491.554 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.520   492.074    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.124   492.198 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.813   493.012    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124   493.135 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.567   493.702    scan_0/E[0]
    SLICE_X41Y57         FDRE                                         r  scan_0/store_scanwdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.514   478.031    scan_0/CLK
    SLICE_X41Y57         FDRE                                         r  scan_0/store_scanwdata_reg[1]/C
                         clock pessimism             -0.592   477.439    
                         clock uncertainty           -0.196   477.243    
    SLICE_X41Y57         FDRE (Setup_fdre_C_CE)      -0.205   477.038    scan_0/store_scanwdata_reg[1]
  -------------------------------------------------------------------
                         required time                        477.038    
                         arrival time                        -493.702    
  -------------------------------------------------------------------
                         slack                                -16.664    

Slack (VIOLATED) :        -16.449ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.347ns  (logic 4.844ns (29.633%)  route 11.503ns (70.367%))
  Logic Levels:           14  (LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 478.032 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.144ns = ( 477.141 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.847   477.141    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.595 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.865   481.461    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124   481.585 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.616   483.201    Idecode32_0/douta[21]
    SLICE_X38Y48         MUXF7 (Prop_muxf7_S_O)       0.314   483.515 r  Idecode32_0/PC_reg[27]_i_8/O
                         net (fo=2, routed)           0.000   483.515    Idecode32_0/PC_reg[27]_i_8_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098   483.613 r  Idecode32_0/ram_i_753/O
                         net (fo=1, routed)           0.956   484.569    Idecode32_0/ram_i_753_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.319   484.888 r  Idecode32_0/ram_i_554/O
                         net (fo=2, routed)           0.598   485.486    Idecode32_0/ram_i_554_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124   485.610 r  Idecode32_0/ram_i_345/O
                         net (fo=31, routed)          1.028   486.637    Idecode32_0/ram_i_345_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.124   486.761 f  Idecode32_0/register[0][15]_i_49/O
                         net (fo=2, routed)           0.866   487.628    Idecode32_0/register[0][15]_i_49_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124   487.751 f  Idecode32_0/register[0][15]_i_26/O
                         net (fo=5, routed)           0.615   488.367    Idecode32_0/register[0][15]_i_26_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.124   488.491 f  Idecode32_0/ram_i_271/O
                         net (fo=2, routed)           0.737   489.228    Idecode32_0/ram_i_271_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.124   489.352 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.352    Idecode32_0/ram_i_147_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.245   489.597 f  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.733   490.330    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_6
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.298   490.628 r  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          0.802   491.430    Ifetc32_0/addra[10]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124   491.554 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.520   492.074    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.124   492.198 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.813   493.012    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124   493.135 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.353   493.488    scan_0/E[0]
    SLICE_X41Y55         FDRE                                         r  scan_0/store_scanwdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.515   478.032    scan_0/CLK
    SLICE_X41Y55         FDRE                                         r  scan_0/store_scanwdata_reg[11]/C
                         clock pessimism             -0.592   477.440    
                         clock uncertainty           -0.196   477.244    
    SLICE_X41Y55         FDRE (Setup_fdre_C_CE)      -0.205   477.039    scan_0/store_scanwdata_reg[11]
  -------------------------------------------------------------------
                         required time                        477.039    
                         arrival time                        -493.488    
  -------------------------------------------------------------------
                         slack                                -16.449    

Slack (VIOLATED) :        -16.449ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.347ns  (logic 4.844ns (29.633%)  route 11.503ns (70.367%))
  Logic Levels:           14  (LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 478.032 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.144ns = ( 477.141 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.847   477.141    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.595 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.865   481.461    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124   481.585 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.616   483.201    Idecode32_0/douta[21]
    SLICE_X38Y48         MUXF7 (Prop_muxf7_S_O)       0.314   483.515 r  Idecode32_0/PC_reg[27]_i_8/O
                         net (fo=2, routed)           0.000   483.515    Idecode32_0/PC_reg[27]_i_8_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098   483.613 r  Idecode32_0/ram_i_753/O
                         net (fo=1, routed)           0.956   484.569    Idecode32_0/ram_i_753_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.319   484.888 r  Idecode32_0/ram_i_554/O
                         net (fo=2, routed)           0.598   485.486    Idecode32_0/ram_i_554_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124   485.610 r  Idecode32_0/ram_i_345/O
                         net (fo=31, routed)          1.028   486.637    Idecode32_0/ram_i_345_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.124   486.761 f  Idecode32_0/register[0][15]_i_49/O
                         net (fo=2, routed)           0.866   487.628    Idecode32_0/register[0][15]_i_49_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124   487.751 f  Idecode32_0/register[0][15]_i_26/O
                         net (fo=5, routed)           0.615   488.367    Idecode32_0/register[0][15]_i_26_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.124   488.491 f  Idecode32_0/ram_i_271/O
                         net (fo=2, routed)           0.737   489.228    Idecode32_0/ram_i_271_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.124   489.352 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.352    Idecode32_0/ram_i_147_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.245   489.597 f  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.733   490.330    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_6
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.298   490.628 r  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          0.802   491.430    Ifetc32_0/addra[10]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124   491.554 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.520   492.074    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.124   492.198 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.813   493.012    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124   493.135 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.353   493.488    scan_0/E[0]
    SLICE_X41Y55         FDRE                                         r  scan_0/store_scanwdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.515   478.032    scan_0/CLK
    SLICE_X41Y55         FDRE                                         r  scan_0/store_scanwdata_reg[3]/C
                         clock pessimism             -0.592   477.440    
                         clock uncertainty           -0.196   477.244    
    SLICE_X41Y55         FDRE (Setup_fdre_C_CE)      -0.205   477.039    scan_0/store_scanwdata_reg[3]
  -------------------------------------------------------------------
                         required time                        477.039    
                         arrival time                        -493.488    
  -------------------------------------------------------------------
                         slack                                -16.449    

Slack (VIOLATED) :        -16.449ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.347ns  (logic 4.844ns (29.633%)  route 11.503ns (70.367%))
  Logic Levels:           14  (LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 478.032 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.144ns = ( 477.141 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.847   477.141    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.595 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.865   481.461    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124   481.585 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.616   483.201    Idecode32_0/douta[21]
    SLICE_X38Y48         MUXF7 (Prop_muxf7_S_O)       0.314   483.515 r  Idecode32_0/PC_reg[27]_i_8/O
                         net (fo=2, routed)           0.000   483.515    Idecode32_0/PC_reg[27]_i_8_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098   483.613 r  Idecode32_0/ram_i_753/O
                         net (fo=1, routed)           0.956   484.569    Idecode32_0/ram_i_753_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.319   484.888 r  Idecode32_0/ram_i_554/O
                         net (fo=2, routed)           0.598   485.486    Idecode32_0/ram_i_554_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124   485.610 r  Idecode32_0/ram_i_345/O
                         net (fo=31, routed)          1.028   486.637    Idecode32_0/ram_i_345_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.124   486.761 f  Idecode32_0/register[0][15]_i_49/O
                         net (fo=2, routed)           0.866   487.628    Idecode32_0/register[0][15]_i_49_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124   487.751 f  Idecode32_0/register[0][15]_i_26/O
                         net (fo=5, routed)           0.615   488.367    Idecode32_0/register[0][15]_i_26_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.124   488.491 f  Idecode32_0/ram_i_271/O
                         net (fo=2, routed)           0.737   489.228    Idecode32_0/ram_i_271_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.124   489.352 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.352    Idecode32_0/ram_i_147_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.245   489.597 f  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.733   490.330    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_6
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.298   490.628 r  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          0.802   491.430    Ifetc32_0/addra[10]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124   491.554 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.520   492.074    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.124   492.198 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.813   493.012    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124   493.135 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.353   493.488    scan_0/E[0]
    SLICE_X41Y55         FDRE                                         r  scan_0/store_scanwdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.515   478.032    scan_0/CLK
    SLICE_X41Y55         FDRE                                         r  scan_0/store_scanwdata_reg[4]/C
                         clock pessimism             -0.592   477.440    
                         clock uncertainty           -0.196   477.244    
    SLICE_X41Y55         FDRE (Setup_fdre_C_CE)      -0.205   477.039    scan_0/store_scanwdata_reg[4]
  -------------------------------------------------------------------
                         required time                        477.039    
                         arrival time                        -493.488    
  -------------------------------------------------------------------
                         slack                                -16.449    

Slack (VIOLATED) :        -16.449ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_cpuclk rise@480.000ns - clk_out1_cpuclk rise@479.286ns)
  Data Path Delay:        16.347ns  (logic 4.844ns (29.633%)  route 11.503ns (70.367%))
  Logic Levels:           14  (LUT5=3 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 478.032 - 480.000 ) 
    Source Clock Delay      (SCD):    -2.144ns = ( 477.141 - 479.286 ) 
    Clock Pessimism Removal (CPR):    -0.592ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                    479.286   479.286 r  
    Y18                                               0.000   479.286 r  clock (IN)
                         net (fo=0)                   0.000   479.286    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545   480.831 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   482.084    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590   473.494 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704   475.198    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   475.294 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        1.847   477.141    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454   479.595 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.865   481.461    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X47Y43         LUT6 (Prop_lut6_I1_O)        0.124   481.585 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         1.616   483.201    Idecode32_0/douta[21]
    SLICE_X38Y48         MUXF7 (Prop_muxf7_S_O)       0.314   483.515 r  Idecode32_0/PC_reg[27]_i_8/O
                         net (fo=2, routed)           0.000   483.515    Idecode32_0/PC_reg[27]_i_8_n_0
    SLICE_X38Y48         MUXF8 (Prop_muxf8_I0_O)      0.098   483.613 r  Idecode32_0/ram_i_753/O
                         net (fo=1, routed)           0.956   484.569    Idecode32_0/ram_i_753_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.319   484.888 r  Idecode32_0/ram_i_554/O
                         net (fo=2, routed)           0.598   485.486    Idecode32_0/ram_i_554_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I5_O)        0.124   485.610 r  Idecode32_0/ram_i_345/O
                         net (fo=31, routed)          1.028   486.637    Idecode32_0/ram_i_345_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I4_O)        0.124   486.761 f  Idecode32_0/register[0][15]_i_49/O
                         net (fo=2, routed)           0.866   487.628    Idecode32_0/register[0][15]_i_49_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124   487.751 f  Idecode32_0/register[0][15]_i_26/O
                         net (fo=5, routed)           0.615   488.367    Idecode32_0/register[0][15]_i_26_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.124   488.491 f  Idecode32_0/ram_i_271/O
                         net (fo=2, routed)           0.737   489.228    Idecode32_0/ram_i_271_n_0
    SLICE_X35Y53         LUT5 (Prop_lut5_I0_O)        0.124   489.352 f  Idecode32_0/ram_i_147/O
                         net (fo=1, routed)           0.000   489.352    Idecode32_0/ram_i_147_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I1_O)      0.245   489.597 f  Idecode32_0/ram_i_66/O
                         net (fo=1, routed)           0.733   490.330    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_6
    SLICE_X35Y56         LUT6 (Prop_lut6_I2_O)        0.298   490.628 r  Ifetc32_0/ram_i_6/O
                         net (fo=17, routed)          0.802   491.430    Ifetc32_0/addra[10]
    SLICE_X37Y56         LUT5 (Prop_lut5_I0_O)        0.124   491.554 f  Ifetc32_0/register[0][31]_i_24/O
                         net (fo=21, routed)          0.520   492.074    Ifetc32_0/register[0][31]_i_24_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.124   492.198 f  Ifetc32_0/store_scanwdata[15]_i_2/O
                         net (fo=1, routed)           0.813   493.012    Ifetc32_0/store_scanwdata[15]_i_2_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124   493.135 r  Ifetc32_0/store_scanwdata[15]_i_1/O
                         net (fo=16, routed)          0.353   493.488    scan_0/E[0]
    SLICE_X41Y55         FDRE                                         r  scan_0/store_scanwdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    480.000   480.000 r  
    Y18                                               0.000   480.000 r  clock (IN)
                         net (fo=0)                   0.000   480.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   481.474 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   482.655    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.855   474.800 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.625   476.425    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   476.516 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          1.515   478.032    scan_0/CLK
    SLICE_X41Y55         FDRE                                         r  scan_0/store_scanwdata_reg[5]/C
                         clock pessimism             -0.592   477.440    
                         clock uncertainty           -0.196   477.244    
    SLICE_X41Y55         FDRE (Setup_fdre_C_CE)      -0.205   477.039    scan_0/store_scanwdata_reg[5]
  -------------------------------------------------------------------
                         required time                        477.039    
                         arrival time                        -493.488    
  -------------------------------------------------------------------
                         slack                                -16.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.356ns (34.096%)  route 0.688ns (65.904%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.570    -0.481    Idecode32_0/CLK
    SLICE_X31Y51         FDRE                                         r  Idecode32_0/register_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  Idecode32_0/register_reg[8][2]/Q
                         net (fo=2, routed)           0.213    -0.127    Idecode32_0/register_reg[8]_8[2]
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.082 r  Idecode32_0/ledout[18]_i_10/O
                         net (fo=1, routed)           0.000    -0.082    Idecode32_0/ledout[18]_i_10_n_0
    SLICE_X32Y51         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.020 r  Idecode32_0/ledout_reg[18]_i_4/O
                         net (fo=1, routed)           0.168     0.148    Idecode32_0/ledout_reg[18]_i_4_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I3_O)        0.108     0.256 r  Idecode32_0/ledout[18]_i_1/O
                         net (fo=8, routed)           0.307     0.563    scan_0/D[2]
    SLICE_X44Y56         FDRE                                         r  scan_0/store_scanwdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.836    -0.255    scan_0/CLK
    SLICE_X44Y56         FDRE                                         r  scan_0/store_scanwdata_reg[2]/C
                         clock pessimism              0.089    -0.166    
                         clock uncertainty            0.196     0.030    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.076     0.106    scan_0/store_scanwdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[27][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.379ns (35.665%)  route 0.684ns (64.335%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.569    -0.482    Idecode32_0/CLK
    SLICE_X34Y50         FDRE                                         r  Idecode32_0/register_reg[27][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  Idecode32_0/register_reg[27][1]/Q
                         net (fo=2, routed)           0.213    -0.105    Idecode32_0/register_reg[27]_27[1]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.045    -0.060 r  Idecode32_0/ledout[17]_i_6/O
                         net (fo=1, routed)           0.000    -0.060    Idecode32_0/ledout[17]_i_6_n_0
    SLICE_X34Y48         MUXF7 (Prop_muxf7_I0_O)      0.062     0.002 r  Idecode32_0/ledout_reg[17]_i_2/O
                         net (fo=1, routed)           0.110     0.112    Idecode32_0/ledout_reg[17]_i_2_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.108     0.220 r  Idecode32_0/ledout[17]_i_1/O
                         net (fo=9, routed)           0.361     0.581    scan_0/D[1]
    SLICE_X41Y57         FDRE                                         r  scan_0/store_scanwdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.837    -0.254    scan_0/CLK
    SLICE_X41Y57         FDRE                                         r  scan_0/store_scanwdata_reg[1]/C
                         clock pessimism              0.089    -0.165    
                         clock uncertainty            0.196     0.031    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.070     0.101    scan_0/store_scanwdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[20][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.359ns (34.978%)  route 0.667ns (65.022%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.636    -0.414    Idecode32_0/CLK
    SLICE_X32Y45         FDRE                                         r  Idecode32_0/register_reg[20][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  Idecode32_0/register_reg[20][11]/Q
                         net (fo=2, routed)           0.068    -0.205    Idecode32_0/register_reg[20]_20[11]
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.160 r  Idecode32_0/ledout[11]_i_9/O
                         net (fo=1, routed)           0.000    -0.160    Idecode32_0/ledout[11]_i_9_n_0
    SLICE_X33Y45         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.095 r  Idecode32_0/ledout_reg[11]_i_3/O
                         net (fo=1, routed)           0.199     0.104    Idecode32_0/ledout_reg[11]_i_3_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I1_O)        0.108     0.212 r  Idecode32_0/ledout[11]_i_1/O
                         net (fo=8, routed)           0.400     0.612    scan_0/D[11]
    SLICE_X41Y55         FDRE                                         r  scan_0/store_scanwdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.253    scan_0/CLK
    SLICE_X41Y55         FDRE                                         r  scan_0/store_scanwdata_reg[11]/C
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.196     0.032    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.078     0.110    scan_0/store_scanwdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[9][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.356ns (31.572%)  route 0.772ns (68.428%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.632    -0.418    Idecode32_0/CLK
    SLICE_X43Y45         FDRE                                         r  Idecode32_0/register_reg[9][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.277 r  Idecode32_0/register_reg[9][15]/Q
                         net (fo=2, routed)           0.336     0.059    Idecode32_0/register_reg[9]_9[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.104 r  Idecode32_0/ledout[15]_i_11/O
                         net (fo=1, routed)           0.000     0.104    Idecode32_0/ledout[15]_i_11_n_0
    SLICE_X34Y47         MUXF7 (Prop_muxf7_I0_O)      0.062     0.166 r  Idecode32_0/ledout_reg[15]_i_5/O
                         net (fo=1, routed)           0.105     0.271    Idecode32_0/ledout_reg[15]_i_5_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.108     0.379 r  Idecode32_0/ledout[15]_i_2/O
                         net (fo=7, routed)           0.331     0.710    scan_0/D[15]
    SLICE_X41Y57         FDRE                                         r  scan_0/store_scanwdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.837    -0.254    scan_0/CLK
    SLICE_X41Y57         FDRE                                         r  scan_0/store_scanwdata_reg[15]/C
                         clock pessimism              0.089    -0.165    
                         clock uncertainty            0.196     0.031    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.071     0.102    scan_0/store_scanwdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.368ns (31.811%)  route 0.789ns (68.189%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.636    -0.414    Idecode32_0/CLK
    SLICE_X31Y46         FDRE                                         r  Idecode32_0/register_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  Idecode32_0/register_reg[6][5]/Q
                         net (fo=2, routed)           0.297     0.024    Idecode32_0/register_reg[6]_6[5]
    SLICE_X31Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.069 r  Idecode32_0/ledout[21]_i_13/O
                         net (fo=1, routed)           0.000     0.069    Idecode32_0/ledout[21]_i_13_n_0
    SLICE_X31Y48         MUXF7 (Prop_muxf7_I1_O)      0.074     0.143 r  Idecode32_0/ledout_reg[21]_i_5/O
                         net (fo=1, routed)           0.164     0.306    Idecode32_0/ledout_reg[21]_i_5_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.108     0.414 r  Idecode32_0/ledout[21]_i_1/O
                         net (fo=10, routed)          0.328     0.743    scan_0/D[5]
    SLICE_X41Y55         FDRE                                         r  scan_0/store_scanwdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.253    scan_0/CLK
    SLICE_X41Y55         FDRE                                         r  scan_0/store_scanwdata_reg[5]/C
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.196     0.032    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.076     0.108    scan_0/store_scanwdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[9][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.367ns (31.826%)  route 0.786ns (68.174%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.636    -0.414    Idecode32_0/CLK
    SLICE_X33Y46         FDRE                                         r  Idecode32_0/register_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  Idecode32_0/register_reg[9][7]/Q
                         net (fo=2, routed)           0.195    -0.078    Idecode32_0/register_reg[9]_9[7]
    SLICE_X30Y47         LUT6 (Prop_lut6_I3_O)        0.045    -0.033 r  Idecode32_0/ledout[23]_i_26/O
                         net (fo=1, routed)           0.000    -0.033    Idecode32_0/ledout[23]_i_26_n_0
    SLICE_X30Y47         MUXF7 (Prop_muxf7_I0_O)      0.073     0.040 r  Idecode32_0/ledout_reg[23]_i_10/O
                         net (fo=1, routed)           0.169     0.209    Idecode32_0/ledout_reg[23]_i_10_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.108     0.317 r  Idecode32_0/ledout[23]_i_2/O
                         net (fo=8, routed)           0.422     0.739    scan_0/D[7]
    SLICE_X44Y56         FDRE                                         r  scan_0/store_scanwdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.836    -0.255    scan_0/CLK
    SLICE_X44Y56         FDRE                                         r  scan_0/store_scanwdata_reg[7]/C
                         clock pessimism              0.089    -0.166    
                         clock uncertainty            0.196     0.030    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.071     0.101    scan_0/store_scanwdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[4][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.359ns (30.542%)  route 0.816ns (69.458%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.635    -0.415    Idecode32_0/CLK
    SLICE_X37Y43         FDRE                                         r  Idecode32_0/register_reg[4][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  Idecode32_0/register_reg[4][14]/Q
                         net (fo=2, routed)           0.204    -0.070    Idecode32_0/register_reg[4]_4[14]
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.045    -0.025 r  Idecode32_0/ledout[14]_i_13/O
                         net (fo=1, routed)           0.000    -0.025    Idecode32_0/ledout[14]_i_13_n_0
    SLICE_X37Y44         MUXF7 (Prop_muxf7_I1_O)      0.065     0.040 r  Idecode32_0/ledout_reg[14]_i_5/O
                         net (fo=1, routed)           0.246     0.286    Idecode32_0/ledout_reg[14]_i_5_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.108     0.394 r  Idecode32_0/ledout[14]_i_1/O
                         net (fo=7, routed)           0.367     0.760    scan_0/D[14]
    SLICE_X41Y57         FDRE                                         r  scan_0/store_scanwdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.837    -0.254    scan_0/CLK
    SLICE_X41Y57         FDRE                                         r  scan_0/store_scanwdata_reg[14]/C
                         clock pessimism              0.089    -0.165    
                         clock uncertainty            0.196     0.031    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.076     0.107    scan_0/store_scanwdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[8][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.356ns (30.642%)  route 0.806ns (69.358%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.634    -0.416    Idecode32_0/CLK
    SLICE_X37Y42         FDRE                                         r  Idecode32_0/register_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.275 r  Idecode32_0/register_reg[8][12]/Q
                         net (fo=2, routed)           0.391     0.116    Idecode32_0/register_reg[8]_8[12]
    SLICE_X35Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.161 r  Idecode32_0/ledout[12]_i_10/O
                         net (fo=1, routed)           0.000     0.161    Idecode32_0/ledout[12]_i_10_n_0
    SLICE_X35Y53         MUXF7 (Prop_muxf7_I0_O)      0.062     0.223 r  Idecode32_0/ledout_reg[12]_i_4/O
                         net (fo=1, routed)           0.117     0.340    Idecode32_0/ledout_reg[12]_i_4_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.108     0.448 r  Idecode32_0/ledout[12]_i_1/O
                         net (fo=8, routed)           0.298     0.746    scan_0/D[12]
    SLICE_X38Y56         FDRE                                         r  scan_0/store_scanwdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.253    scan_0/CLK
    SLICE_X38Y56         FDRE                                         r  scan_0/store_scanwdata_reg[12]/C
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.196     0.032    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.052     0.084    scan_0/store_scanwdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[28][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.359ns (30.070%)  route 0.835ns (69.930%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.635    -0.415    Idecode32_0/CLK
    SLICE_X36Y46         FDRE                                         r  Idecode32_0/register_reg[28][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  Idecode32_0/register_reg[28][10]/Q
                         net (fo=2, routed)           0.210    -0.064    Idecode32_0/register_reg[28]_28[10]
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.019 r  Idecode32_0/ledout[10]_i_7/O
                         net (fo=1, routed)           0.000    -0.019    Idecode32_0/ledout[10]_i_7_n_0
    SLICE_X37Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     0.046 r  Idecode32_0/ledout_reg[10]_i_2/O
                         net (fo=1, routed)           0.248     0.294    Idecode32_0/ledout_reg[10]_i_2_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.108     0.402 r  Idecode32_0/ledout[10]_i_1/O
                         net (fo=11, routed)          0.377     0.779    scan_0/D[10]
    SLICE_X38Y56         FDRE                                         r  scan_0/store_scanwdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.253    scan_0/CLK
    SLICE_X38Y56         FDRE                                         r  scan_0/store_scanwdata_reg[10]/C
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.196     0.032    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.085     0.117    scan_0/store_scanwdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 Idecode32_0/register_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.786ns period=43.571ns})
  Destination:            scan_0/store_scanwdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.356ns (30.121%)  route 0.826ns (69.879%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  c/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  c/inst/clkout1_buf/O
                         net (fo=1159, routed)        0.632    -0.418    Idecode32_0/CLK
    SLICE_X43Y44         FDRE                                         r  Idecode32_0/register_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.277 r  Idecode32_0/register_reg[2][0]/Q
                         net (fo=2, routed)           0.354     0.077    Idecode32_0/register_reg[2]_2[0]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.045     0.122 r  Idecode32_0/ledout[16]_i_12/O
                         net (fo=1, routed)           0.000     0.122    Idecode32_0/ledout[16]_i_12_n_0
    SLICE_X41Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     0.184 r  Idecode32_0/ledout_reg[16]_i_5/O
                         net (fo=1, routed)           0.118     0.301    Idecode32_0/ledout_reg[16]_i_5_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.108     0.409 r  Idecode32_0/ledout[16]_i_1/O
                         net (fo=9, routed)           0.355     0.764    scan_0/D[0]
    SLICE_X38Y56         FDRE                                         r  scan_0/store_scanwdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    c/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.675 r  c/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -1.120    c/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  c/inst/clkout2_buf/O
                         net (fo=49, routed)          0.838    -0.253    scan_0/CLK
    SLICE_X38Y56         FDRE                                         r  scan_0/store_scanwdata_reg[0]/C
                         clock pessimism              0.089    -0.164    
                         clock uncertainty            0.196     0.032    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.064     0.096    scan_0/store_scanwdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.668    





