// Seed: 3290393467
module module_0 (
    input uwire id_0,
    input uwire id_1
    , id_16,
    input wor id_2,
    input wire id_3,
    input uwire id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri0 id_7
    , id_17,
    input tri0 id_8,
    output wor id_9,
    input uwire id_10,
    output tri1 id_11,
    output wor id_12,
    output supply0 id_13,
    input wand id_14
);
  assign id_9 = id_16;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1
    , id_5,
    input supply0 id_2,
    output supply0 id_3
);
  wire id_6;
  wire id_7;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_1, id_1, id_2, id_1, id_2, id_1, id_0, id_0, id_2
  );
endmodule
