library verilog;
use verilog.vl_types.all;
entity mux_2_1_rtl is
    port(
        i1              : in     vl_logic;
        i2              : in     vl_logic;
        sel             : in     vl_logic;
        \out\           : out    vl_logic
    );
end mux_2_1_rtl;
