#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f0cf9bec00 .scope module, "cpu_tb" "cpu_tb" 2 13;
 .timescale -9 -10;
v000001f0cfa28bd0_0 .net "ADDRESS", 7 0, L_000001f0cf9ad900;  1 drivers
v000001f0cfa28c70_0 .net "BUSYWAIT", 0 0, v000001f0cfa24ba0_0;  1 drivers
v000001f0cfa29170_0 .var "CLK", 0 0;
v000001f0cfa28d10_0 .net "CPU_READDATA", 7 0, v000001f0cfa25820_0;  1 drivers
v000001f0cfa28f90_0 .net "CPU_WRITEDATA", 7 0, L_000001f0cf9ad820;  1 drivers
v000001f0cfa29030_0 .var "INSTRUCTION", 31 0;
v000001f0cfa290d0_0 .net "MEM_ADDRESS", 5 0, v000001f0cfa288b0_0;  1 drivers
v000001f0cfa29210_0 .net "MEM_BUSYWAIT", 0 0, v000001f0cfa2a070_0;  1 drivers
v000001f0cfa32c90_0 .net "MEM_READ", 0 0, v000001f0cfa295d0_0;  1 drivers
v000001f0cfa33230_0 .net "MEM_READDATA", 31 0, v000001f0cfa2a430_0;  1 drivers
v000001f0cfa33410_0 .net "MEM_WRITE", 0 0, v000001f0cfa29490_0;  1 drivers
v000001f0cfa32f10_0 .net "MEM_WRITEDATA", 31 0, v000001f0cfa28a90_0;  1 drivers
v000001f0cfa34450_0 .net "PC", 31 0, v000001f0cfa25320_0;  1 drivers
v000001f0cfa33af0_0 .net "READ", 0 0, v000001f0cfa25a00_0;  1 drivers
v000001f0cfa33550_0 .var "RESET", 0 0;
v000001f0cfa33b90_0 .net "WRITE", 0 0, v000001f0cfa24e20_0;  1 drivers
v000001f0cfa332d0 .array "instr_mem", 1023 0, 7 0;
S_000001f0cf9bed90 .scope module, "mycpu" "cpu" 2 94, 2 126 0, S_000001f0cf9bec00;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 8 "WRITEDATA";
    .port_info 5 /INPUT 8 "READDATA";
    .port_info 6 /OUTPUT 8 "ADDRESS";
    .port_info 7 /OUTPUT 1 "WRITE_D";
    .port_info 8 /OUTPUT 1 "READ_D";
    .port_info 9 /INPUT 1 "BUSYWAIT";
L_000001f0cf9ad820 .functor BUFZ 8, L_000001f0cf9adf90, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001f0cf9ad900 .functor BUFZ 8, v000001f0cf9b5f70_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f0cfa21b80_0 .net "ADDRESS", 7 0, L_000001f0cf9ad900;  alias, 1 drivers
v000001f0cfa22300_0 .var "ALU_SELECT", 2 0;
v000001f0cfa22940_0 .net "BUSYWAIT", 0 0, v000001f0cfa24ba0_0;  alias, 1 drivers
v000001f0cfa265e0_0 .net "CLK", 0 0, v000001f0cfa29170_0;  1 drivers
v000001f0cfa26040_0 .var "DESTINATIONADDRESS", 2 0;
v000001f0cfa264a0_0 .net "EXTENDEDJUMPCOUNT", 31 0, v000001f0cf99fc40_0;  1 drivers
v000001f0cfa25be0_0 .net "FINALJUMPCOUNT", 31 0, L_000001f0cfa33e10;  1 drivers
v000001f0cfa25c80_0 .var "IMMEDIATE", 7 0;
v000001f0cfa25d20_0 .net "INSTRUCTION", 31 0, v000001f0cfa29030_0;  1 drivers
v000001f0cfa24f60_0 .var "JUMPCOUNT", 7 0;
v000001f0cfa24ce0_0 .net "MUX1OUT", 7 0, v000001f0cfa22580_0;  1 drivers
v000001f0cfa262c0_0 .net "MUX2OUT", 7 0, v000001f0cfa21c20_0;  1 drivers
v000001f0cfa25dc0_0 .net "NEXTPC", 31 0, v000001f0cfa22b20_0;  1 drivers
v000001f0cfa25e60_0 .var "OPCODE", 7 0;
v000001f0cfa256e0_0 .net "OPERAND1", 7 0, L_000001f0cf9adf90;  1 drivers
v000001f0cfa258c0_0 .net "OPERAND2", 7 0, L_000001f0cf9ad5f0;  1 drivers
v000001f0cfa25320_0 .var "PC", 31 0;
v000001f0cfa26540_0 .net "PCJUMP", 31 0, L_000001f0cfa32ab0;  1 drivers
v000001f0cfa26680_0 .net "PCPLUSFOUR", 31 0, v000001f0cfa22120_0;  1 drivers
v000001f0cfa24920_0 .net "READDATA", 7 0, v000001f0cfa25820_0;  alias, 1 drivers
v000001f0cfa25a00_0 .var "READ_D", 0 0;
v000001f0cfa24d80_0 .net "REGWRITEDATA", 7 0, v000001f0cfa23020_0;  1 drivers
v000001f0cfa247e0_0 .net "RESET", 0 0, v000001f0cfa33550_0;  1 drivers
v000001f0cfa25960_0 .net "RESULT", 7 0, v000001f0cf9b5f70_0;  1 drivers
v000001f0cfa26400_0 .var "SOURCE1ADDRESS", 2 0;
v000001f0cfa26360_0 .var "SOURCE2ADDRESS", 2 0;
v000001f0cfa25b40_0 .var "WRITE", 0 0;
v000001f0cfa24c40_0 .net "WRITEDATA", 7 0, L_000001f0cf9ad820;  alias, 1 drivers
v000001f0cfa24e20_0 .var "WRITE_D", 0 0;
v000001f0cfa24880_0 .net "ZERO", 0 0, v000001f0cf99f380_0;  1 drivers
v000001f0cfa260e0_0 .var "isBEQ", 0 0;
v000001f0cfa249c0_0 .var "isBNE", 0 0;
v000001f0cfa25aa0_0 .var "isIMMEDIATE", 0 0;
v000001f0cfa25f00_0 .var "isJUMP", 0 0;
v000001f0cfa25fa0_0 .var "isRIGHTSHIFT", 0 0;
v000001f0cfa25140_0 .var "isSUBSTRACT", 0 0;
v000001f0cfa24a60_0 .var "twosComplement", 7 0;
E_000001f0cf9c0210 .event anyedge, v000001f0cfa25d20_0;
E_000001f0cf9c0910 .event anyedge, v000001f0cfa224e0_0;
E_000001f0cf9c1050 .event anyedge, v000001f0cfa22da0_0;
S_000001f0cf9223d0 .scope module, "ALU" "alu" 2 161, 3 9 0, S_000001f0cf9bed90;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
    .port_info 5 /INPUT 1 "SHIFTINDICATOR";
v000001f0cf9b4cb0_0 .net "Add", 7 0, v000001f0cf9b6470_0;  1 drivers
v000001f0cf9b4d50_0 .net "And", 7 0, v000001f0cf9b5b10_0;  1 drivers
v000001f0cf9b4e90_0 .net "ArithmeticShift", 7 0, v000001f0cf9b51b0_0;  1 drivers
v000001f0cf9b5cf0_0 .net "DATA1", 7 0, L_000001f0cf9adf90;  alias, 1 drivers
v000001f0cf9b4f30_0 .net "DATA2", 7 0, v000001f0cfa21c20_0;  alias, 1 drivers
v000001f0cf9b5d90_0 .net "Fwd", 7 0, v000001f0cf9b61f0_0;  1 drivers
v000001f0cf9b63d0_0 .net "LogicalShift", 7 0, v000001f0cf9b5890_0;  1 drivers
v000001f0cf9b5e30_0 .net "Or", 7 0, v000001f0cf9b4fd0_0;  1 drivers
v000001f0cf9b5f70_0 .var "RESULT", 7 0;
v000001f0cf9b6150_0 .net "Rotate", 7 0, v000001f0cf9b4b70_0;  1 drivers
v000001f0cf9b60b0_0 .net "SELECT", 2 0, v000001f0cfa22300_0;  1 drivers
v000001f0cf99f2e0_0 .net "SHIFTINDICATOR", 0 0, v000001f0cfa25fa0_0;  1 drivers
v000001f0cf99f380_0 .var "ZERO", 0 0;
v000001f0cf99f9c0_0 .var "zero_flag", 0 0;
E_000001f0cf9c5e50/0 .event anyedge, v000001f0cf9b60b0_0, v000001f0cf9b61f0_0, v000001f0cf9b6470_0, v000001f0cf9b5b10_0;
E_000001f0cf9c5e50/1 .event anyedge, v000001f0cf9b4fd0_0, v000001f0cf9b5890_0, v000001f0cf9b51b0_0, v000001f0cf9b4b70_0;
E_000001f0cf9c5e50/2 .event anyedge, v000001f0cf99f9c0_0;
E_000001f0cf9c5e50 .event/or E_000001f0cf9c5e50/0, E_000001f0cf9c5e50/1, E_000001f0cf9c5e50/2;
E_000001f0cf9c5a50 .event anyedge, v000001f0cf9b6470_0;
S_000001f0cf922560 .scope module, "Add_" "ADD" 3 24, 3 88 0, S_000001f0cf9223d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001f0cf9b6330_0 .net "DATA1", 7 0, L_000001f0cf9adf90;  alias, 1 drivers
v000001f0cf9b4990_0 .net "DATA2", 7 0, v000001f0cfa21c20_0;  alias, 1 drivers
v000001f0cf9b6470_0 .var "RESULT", 7 0;
E_000001f0cf9c5b10 .event anyedge, v000001f0cf9b4990_0, v000001f0cf9b6330_0;
S_000001f0cf9341a0 .scope module, "And_" "AND" 3 25, 3 100 0, S_000001f0cf9223d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001f0cf9b5a70_0 .net "DATA1", 7 0, L_000001f0cf9adf90;  alias, 1 drivers
v000001f0cf9b6650_0 .net "DATA2", 7 0, v000001f0cfa21c20_0;  alias, 1 drivers
v000001f0cf9b5b10_0 .var "RESULT", 7 0;
S_000001f0cf934330 .scope module, "ArithmeticShift_" "ARITHMETICSHIFT" 3 28, 3 153 0, S_000001f0cf9223d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "OPERAND";
    .port_info 1 /INPUT 8 "SHIFTAMOUNT";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001f0cf9b5ed0_0 .net "OPERAND", 7 0, L_000001f0cf9adf90;  alias, 1 drivers
v000001f0cf9b51b0_0 .var "RESULT", 7 0;
v000001f0cf9b47b0_0 .net "SHIFTAMOUNT", 7 0, v000001f0cfa21c20_0;  alias, 1 drivers
v000001f0cf9b6010_0 .var/i "j", 31 0;
v000001f0cf9b5430_0 .var "temp", 6 0;
v000001f0cf9b54d0_0 .var "tempOperand", 7 0;
S_000001f0cf927b10 .scope module, "Forward_" "FORWARD" 3 23, 3 76 0, S_000001f0cf9223d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
v000001f0cf9b4850_0 .net "DATA2", 7 0, v000001f0cfa21c20_0;  alias, 1 drivers
v000001f0cf9b61f0_0 .var "RESULT", 7 0;
E_000001f0cf9c6450 .event anyedge, v000001f0cf9b4990_0;
S_000001f0cf927ca0 .scope module, "LogicalShift_" "LOGICALSHIFT" 3 27, 3 124 0, S_000001f0cf9223d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "OPERAND";
    .port_info 1 /INPUT 8 "SHIFTAMOUNT";
    .port_info 2 /INPUT 1 "SHIFTSIDE";
    .port_info 3 /OUTPUT 8 "RESULT";
v000001f0cf9b5250_0 .net "OPERAND", 7 0, L_000001f0cf9adf90;  alias, 1 drivers
v000001f0cf9b5890_0 .var "RESULT", 7 0;
v000001f0cf9b5c50_0 .net "SHIFTAMOUNT", 7 0, v000001f0cfa21c20_0;  alias, 1 drivers
v000001f0cf9b5750_0 .net "SHIFTSIDE", 0 0, v000001f0cfa25fa0_0;  alias, 1 drivers
v000001f0cf9b56b0_0 .var/i "i", 31 0;
v000001f0cf9b6510_0 .var "temp", 6 0;
v000001f0cf9b4a30_0 .var "tempOperand", 7 0;
S_000001f0cf945670 .scope module, "Or_" "OR" 3 26, 3 112 0, S_000001f0cf9223d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001f0cf9b5930_0 .net "DATA1", 7 0, L_000001f0cf9adf90;  alias, 1 drivers
v000001f0cf9b4ad0_0 .net "DATA2", 7 0, v000001f0cfa21c20_0;  alias, 1 drivers
v000001f0cf9b4fd0_0 .var "RESULT", 7 0;
S_000001f0cf945800 .scope module, "Rotate_" "ROTATE" 3 29, 3 181 0, S_000001f0cf9223d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "OPERAND";
    .port_info 1 /INPUT 8 "ROTATEAMOUNT";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001f0cf9b57f0_0 .net "OPERAND", 7 0, L_000001f0cf9adf90;  alias, 1 drivers
v000001f0cf9b4b70_0 .var "RESULT", 7 0;
v000001f0cf9b4c10_0 .net "ROTATEAMOUNT", 7 0, v000001f0cfa21c20_0;  alias, 1 drivers
v000001f0cf9b6290_0 .var/i "k", 31 0;
v000001f0cf9b59d0_0 .var "temp", 6 0;
v000001f0cf9b4df0_0 .var "tempLSB", 0 0;
v000001f0cf9b5bb0_0 .var "tempOperand", 7 0;
S_000001f0cf95f380 .scope module, "EXTENDOFFSET" "extend" 2 163, 2 490 0, S_000001f0cf9bed90;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "OFFSET";
    .port_info 1 /OUTPUT 32 "EXTENDEDOFFSET";
v000001f0cf99fc40_0 .var "EXTENDEDOFFSET", 31 0;
v000001f0cfa23660_0 .net "OFFSET", 7 0, v000001f0cfa24f60_0;  1 drivers
E_000001f0cf9c0f50 .event anyedge, v000001f0cfa23660_0;
S_000001f0cf95f510 .scope module, "JUMPTO" "jump" 2 167, 2 482 0, S_000001f0cf9bed90;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "CURRENTPC";
    .port_info 1 /OUTPUT 32 "TARGETPC";
    .port_info 2 /INPUT 32 "JUMPBY";
v000001f0cfa22bc0_0 .net "CURRENTPC", 31 0, v000001f0cfa22120_0;  alias, 1 drivers
v000001f0cfa23160_0 .net "JUMPBY", 31 0, L_000001f0cfa33e10;  alias, 1 drivers
v000001f0cfa223a0_0 .net "TARGETPC", 31 0, L_000001f0cfa32ab0;  alias, 1 drivers
L_000001f0cfa32ab0 .delay 32 (20,20,20) L_000001f0cfa32ab0/d;
L_000001f0cfa32ab0/d .arith/sum 32, v000001f0cfa22120_0, L_000001f0cfa33e10;
S_000001f0cf91a9f0 .scope module, "MUX1" "mux" 2 151, 2 433 0, S_000001f0cf9bed90;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001f0cfa22440_0 .net "DATA1", 7 0, v000001f0cfa24a60_0;  1 drivers
v000001f0cfa22da0_0 .net "DATA2", 7 0, L_000001f0cf9ad5f0;  alias, 1 drivers
v000001f0cfa22580_0 .var "OUTPUT", 7 0;
v000001f0cfa22a80_0 .net "SELECT", 0 0, v000001f0cfa25140_0;  1 drivers
E_000001f0cf9c6b10 .event anyedge, v000001f0cfa22a80_0, v000001f0cfa22440_0, v000001f0cfa22da0_0;
S_000001f0cf91ab80 .scope module, "MUX2" "mux" 2 153, 2 433 0, S_000001f0cf9bed90;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001f0cfa22c60_0 .net "DATA1", 7 0, v000001f0cfa25c80_0;  1 drivers
v000001f0cfa21fe0_0 .net "DATA2", 7 0, v000001f0cfa22580_0;  alias, 1 drivers
v000001f0cfa21c20_0 .var "OUTPUT", 7 0;
v000001f0cfa21e00_0 .net "SELECT", 0 0, v000001f0cfa25aa0_0;  1 drivers
E_000001f0cf9c70d0 .event anyedge, v000001f0cfa21e00_0, v000001f0cfa22c60_0, v000001f0cfa22580_0;
S_000001f0cf90f140 .scope module, "MUX3" "mux_pc" 2 155, 2 450 0, S_000001f0cf9bed90;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "JUMPSELECT";
    .port_info 3 /INPUT 1 "BEQSELECT";
    .port_info 4 /INPUT 1 "BNESELECT";
    .port_info 5 /INPUT 1 "ZEROSELECT";
    .port_info 6 /OUTPUT 32 "OUTPUT";
v000001f0cfa22f80_0 .net "BEQSELECT", 0 0, v000001f0cfa260e0_0;  1 drivers
v000001f0cfa22260_0 .net "BNESELECT", 0 0, v000001f0cfa249c0_0;  1 drivers
v000001f0cfa22d00_0 .net "DATA1", 31 0, L_000001f0cfa32ab0;  alias, 1 drivers
v000001f0cfa21ea0_0 .net "DATA2", 31 0, v000001f0cfa22120_0;  alias, 1 drivers
v000001f0cfa22080_0 .net "JUMPSELECT", 0 0, v000001f0cfa25f00_0;  1 drivers
v000001f0cfa22b20_0 .var "OUTPUT", 31 0;
v000001f0cfa22e40_0 .net "ZEROSELECT", 0 0, v000001f0cf99f380_0;  alias, 1 drivers
E_000001f0cf9c6710/0 .event anyedge, v000001f0cfa22080_0, v000001f0cfa223a0_0, v000001f0cfa22f80_0, v000001f0cf99f380_0;
E_000001f0cf9c6710/1 .event anyedge, v000001f0cfa22260_0, v000001f0cfa22bc0_0;
E_000001f0cf9c6710 .event/or E_000001f0cf9c6710/0, E_000001f0cf9c6710/1;
S_000001f0cf90f2d0 .scope module, "MUX4" "mux" 2 157, 2 433 0, S_000001f0cf9bed90;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001f0cfa22ee0_0 .net "DATA1", 7 0, v000001f0cfa25820_0;  alias, 1 drivers
v000001f0cfa21ae0_0 .net "DATA2", 7 0, v000001f0cf9b5f70_0;  alias, 1 drivers
v000001f0cfa23020_0 .var "OUTPUT", 7 0;
v000001f0cfa21cc0_0 .net "SELECT", 0 0, v000001f0cfa25a00_0;  alias, 1 drivers
E_000001f0cf9c6510 .event anyedge, v000001f0cfa21cc0_0, v000001f0cfa22ee0_0, v000001f0cf9b5f70_0;
S_000001f0cf911210 .scope module, "NEXTPCVAl" "next_PC" 2 149, 2 472 0, S_000001f0cf9bed90;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT";
v000001f0cfa21d60_0 .net "IN", 31 0, v000001f0cfa25320_0;  alias, 1 drivers
v000001f0cfa22120_0 .var "OUT", 31 0;
E_000001f0cf9c66d0 .event anyedge, v000001f0cfa21d60_0;
S_000001f0cfa23c80 .scope module, "REGISTER" "reg_file" 2 159, 4 9 0, S_000001f0cf9bed90;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
    .port_info 9 /INPUT 1 "BUSYWAIT";
L_000001f0cf9adf90/d .functor BUFZ 8, L_000001f0cfa33a50, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001f0cf9adf90 .delay 8 (20,20,20) L_000001f0cf9adf90/d;
L_000001f0cf9ad5f0/d .functor BUFZ 8, L_000001f0cfa32a10, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001f0cf9ad5f0 .delay 8 (20,20,20) L_000001f0cf9ad5f0/d;
v000001f0cfa224e0_0 .net "BUSYWAIT", 0 0, v000001f0cfa24ba0_0;  alias, 1 drivers
v000001f0cfa230c0_0 .net "CLK", 0 0, v000001f0cfa29170_0;  alias, 1 drivers
v000001f0cfa23200_0 .net "IN", 7 0, v000001f0cfa23020_0;  alias, 1 drivers
v000001f0cfa232a0_0 .net "INADDRESS", 2 0, v000001f0cfa26040_0;  1 drivers
v000001f0cfa23340_0 .net "OUT1", 7 0, L_000001f0cf9adf90;  alias, 1 drivers
v000001f0cfa22620_0 .net "OUT1ADDRESS", 2 0, v000001f0cfa26400_0;  1 drivers
v000001f0cfa233e0_0 .net "OUT2", 7 0, L_000001f0cf9ad5f0;  alias, 1 drivers
v000001f0cfa229e0_0 .net "OUT2ADDRESS", 2 0, v000001f0cfa26360_0;  1 drivers
v000001f0cfa23480_0 .net "RESET", 0 0, v000001f0cfa33550_0;  alias, 1 drivers
v000001f0cfa21f40_0 .net "WRITE", 0 0, v000001f0cfa25b40_0;  1 drivers
v000001f0cfa23520_0 .net *"_ivl_0", 7 0, L_000001f0cfa33a50;  1 drivers
v000001f0cfa235c0_0 .net *"_ivl_10", 4 0, L_000001f0cfa33f50;  1 drivers
L_000001f0cfa34918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f0cfa217c0_0 .net *"_ivl_13", 1 0, L_000001f0cfa34918;  1 drivers
v000001f0cfa21860_0 .net *"_ivl_2", 4 0, L_000001f0cfa334b0;  1 drivers
L_000001f0cfa348d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f0cfa226c0_0 .net *"_ivl_5", 1 0, L_000001f0cfa348d0;  1 drivers
v000001f0cfa21900_0 .net *"_ivl_8", 7 0, L_000001f0cfa32a10;  1 drivers
v000001f0cfa22760_0 .var/i "i", 31 0;
v000001f0cfa22800 .array "register", 0 7, 7 0;
E_000001f0cf9c6d50 .event posedge, v000001f0cfa230c0_0;
L_000001f0cfa33a50 .array/port v000001f0cfa22800, L_000001f0cfa334b0;
L_000001f0cfa334b0 .concat [ 3 2 0 0], v000001f0cfa26400_0, L_000001f0cfa348d0;
L_000001f0cfa32a10 .array/port v000001f0cfa22800, L_000001f0cfa33f50;
L_000001f0cfa33f50 .concat [ 3 2 0 0], v000001f0cfa26360_0, L_000001f0cfa34918;
S_000001f0cfa237d0 .scope module, "SHIFT" "shift" 2 165, 2 505 0, S_000001f0cf9bed90;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "VALUE";
    .port_info 1 /OUTPUT 32 "SHIFTEDVALUE";
v000001f0cfa219a0_0 .net/s "SHIFTEDVALUE", 31 0, L_000001f0cfa33e10;  alias, 1 drivers
v000001f0cfa228a0_0 .net/s "VALUE", 31 0, v000001f0cf99fc40_0;  alias, 1 drivers
v000001f0cfa221c0_0 .net *"_ivl_2", 29 0, L_000001f0cfa33d70;  1 drivers
L_000001f0cfa34960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f0cfa21a40_0 .net *"_ivl_4", 1 0, L_000001f0cfa34960;  1 drivers
L_000001f0cfa33d70 .part v000001f0cf99fc40_0, 0, 30;
L_000001f0cfa33e10 .concat [ 2 30 0 0], L_000001f0cfa34960, L_000001f0cfa33d70;
S_000001f0cfa23e10 .scope module, "mydatacache" "dcache" 2 79, 5 13 0, S_000001f0cf9bec00;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "cpu_writeData";
    .port_info 1 /OUTPUT 8 "cpu_readData";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /OUTPUT 1 "busywait";
    .port_info 6 /OUTPUT 32 "mem_writedata";
    .port_info 7 /INPUT 32 "mem_readdata";
    .port_info 8 /OUTPUT 6 "mem_address";
    .port_info 9 /OUTPUT 1 "mem_read";
    .port_info 10 /OUTPUT 1 "mem_write";
    .port_info 11 /INPUT 1 "mem_busywait";
    .port_info 12 /INPUT 1 "clock";
    .port_info 13 /INPUT 1 "reset";
P_000001f0cfa270e0 .param/l "IDLE" 0 5 113, C4<000>;
P_000001f0cfa27118 .param/l "MEM_READ" 0 5 113, C4<001>;
P_000001f0cfa27150 .param/l "MEM_WRITE" 0 5 113, C4<010>;
L_000001f0cf9adc80/d .functor BUFZ 1, L_000001f0cfa33870, C4<0>, C4<0>, C4<0>;
L_000001f0cf9adc80 .delay 1 (10,10,10) L_000001f0cf9adc80/d;
L_000001f0cf9adf20 .functor AND 1, v000001f0cfa29670_0, L_000001f0cfa33cd0, C4<1>, C4<1>;
L_000001f0cfa347f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f0cfa24b00_0 .net *"_ivl_11", 1 0, L_000001f0cfa347f8;  1 drivers
v000001f0cfa25000_0 .net *"_ivl_14", 0 0, L_000001f0cfa33cd0;  1 drivers
v000001f0cfa25780_0 .net *"_ivl_16", 4 0, L_000001f0cfa32e70;  1 drivers
L_000001f0cfa34840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f0cfa250a0_0 .net *"_ivl_19", 1 0, L_000001f0cfa34840;  1 drivers
v000001f0cfa26180_0 .net *"_ivl_27", 2 0, L_000001f0cfa339b0;  1 drivers
v000001f0cfa26220_0 .net *"_ivl_29", 4 0, L_000001f0cfa34090;  1 drivers
L_000001f0cfa34888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f0cfa24ec0_0 .net *"_ivl_32", 1 0, L_000001f0cfa34888;  1 drivers
v000001f0cfa253c0_0 .net *"_ivl_6", 0 0, L_000001f0cfa33870;  1 drivers
v000001f0cfa25280_0 .net *"_ivl_8", 4 0, L_000001f0cfa32d30;  1 drivers
v000001f0cfa251e0_0 .net "address", 7 0, L_000001f0cf9ad900;  alias, 1 drivers
v000001f0cfa24ba0_0 .var "busywait", 0 0;
o000001f0cf9d72b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001f0cfa25460_0 .net "cache_tag", 2 0, o000001f0cf9d72b8;  0 drivers
v000001f0cfa25500_0 .var "cache_write", 0 0;
v000001f0cfa255a0 .array "cacheblock_array", 0 7, 31 0;
v000001f0cfa25640_0 .net "clock", 0 0, v000001f0cfa29170_0;  alias, 1 drivers
v000001f0cfa25820_0 .var "cpu_readData", 7 0;
v000001f0cfa2a110_0 .net "cpu_writeData", 7 0, L_000001f0cf9ad820;  alias, 1 drivers
v000001f0cfa298f0_0 .net "dirty", 0 0, L_000001f0cf9adc80;  1 drivers
v000001f0cfa29530 .array "dirty_array", 0 7, 0 0;
v000001f0cfa2a250_0 .net "hit", 0 0, L_000001f0cf9adf20;  1 drivers
v000001f0cfa29f30_0 .var/i "i", 31 0;
v000001f0cfa293f0_0 .net "index", 2 0, L_000001f0cfa33c30;  1 drivers
v000001f0cfa288b0_0 .var "mem_address", 5 0;
v000001f0cfa28e50_0 .net "mem_busywait", 0 0, v000001f0cfa2a070_0;  alias, 1 drivers
v000001f0cfa295d0_0 .var "mem_read", 0 0;
v000001f0cfa29df0_0 .net "mem_readdata", 31 0, v000001f0cfa2a430_0;  alias, 1 drivers
v000001f0cfa29490_0 .var "mem_write", 0 0;
v000001f0cfa28a90_0 .var "mem_writedata", 31 0;
v000001f0cfa29cb0_0 .var "next_state", 2 0;
v000001f0cfa2a4d0_0 .net "offset", 1 0, L_000001f0cfa32970;  1 drivers
v000001f0cfa29350_0 .net "read", 0 0, v000001f0cfa25a00_0;  alias, 1 drivers
v000001f0cfa29ad0_0 .net "reset", 0 0, v000001f0cfa33550_0;  alias, 1 drivers
v000001f0cfa28b30_0 .var "state", 2 0;
v000001f0cfa29990_0 .net "tag", 2 0, L_000001f0cfa328d0;  1 drivers
v000001f0cfa2a6b0 .array "tagArray", 0 7, 2 0;
v000001f0cfa29670_0 .var "tagmatch", 0 0;
v000001f0cfa28ef0 .array "valid_array", 0 7, 0 0;
v000001f0cfa29c10_0 .net "write", 0 0, v000001f0cfa24e20_0;  alias, 1 drivers
E_000001f0cf9c6a50/0 .event anyedge, v000001f0cfa23480_0;
E_000001f0cf9c6a50/1 .event posedge, v000001f0cfa230c0_0;
E_000001f0cf9c6a50 .event/or E_000001f0cf9c6a50/0, E_000001f0cf9c6a50/1;
E_000001f0cf9c65d0/0 .event anyedge, v000001f0cfa28b30_0, v000001f0cfa29990_0, v000001f0cfa293f0_0, v000001f0cfa28e50_0;
v000001f0cfa255a0_0 .array/port v000001f0cfa255a0, 0;
v000001f0cfa255a0_1 .array/port v000001f0cfa255a0, 1;
E_000001f0cf9c65d0/1 .event anyedge, v000001f0cfa29df0_0, v000001f0cfa25460_0, v000001f0cfa255a0_0, v000001f0cfa255a0_1;
v000001f0cfa255a0_2 .array/port v000001f0cfa255a0, 2;
v000001f0cfa255a0_3 .array/port v000001f0cfa255a0, 3;
v000001f0cfa255a0_4 .array/port v000001f0cfa255a0, 4;
v000001f0cfa255a0_5 .array/port v000001f0cfa255a0, 5;
E_000001f0cf9c65d0/2 .event anyedge, v000001f0cfa255a0_2, v000001f0cfa255a0_3, v000001f0cfa255a0_4, v000001f0cfa255a0_5;
v000001f0cfa255a0_6 .array/port v000001f0cfa255a0, 6;
v000001f0cfa255a0_7 .array/port v000001f0cfa255a0, 7;
E_000001f0cf9c65d0/3 .event anyedge, v000001f0cfa255a0_6, v000001f0cfa255a0_7;
E_000001f0cf9c65d0 .event/or E_000001f0cf9c65d0/0, E_000001f0cf9c65d0/1, E_000001f0cf9c65d0/2, E_000001f0cf9c65d0/3;
E_000001f0cf9c6790/0 .event anyedge, v000001f0cfa28b30_0, v000001f0cfa21cc0_0, v000001f0cfa24e20_0, v000001f0cfa298f0_0;
E_000001f0cf9c6790/1 .event anyedge, v000001f0cfa2a250_0, v000001f0cfa28e50_0;
E_000001f0cf9c6790 .event/or E_000001f0cf9c6790/0, E_000001f0cf9c6790/1;
E_000001f0cf9c6390 .event anyedge, v000001f0cfa2a250_0, v000001f0cfa21cc0_0, v000001f0cfa24e20_0;
E_000001f0cf9c7050/0 .event anyedge, v000001f0cfa2a4d0_0, v000001f0cfa293f0_0, v000001f0cfa255a0_0, v000001f0cfa255a0_1;
E_000001f0cf9c7050/1 .event anyedge, v000001f0cfa255a0_2, v000001f0cfa255a0_3, v000001f0cfa255a0_4, v000001f0cfa255a0_5;
E_000001f0cf9c7050/2 .event anyedge, v000001f0cfa255a0_6, v000001f0cfa255a0_7;
E_000001f0cf9c7050 .event/or E_000001f0cf9c7050/0, E_000001f0cf9c7050/1, E_000001f0cf9c7050/2;
E_000001f0cf9c67d0 .event anyedge, v000001f0cfa29990_0, L_000001f0cfa339b0, v000001f0cfa293f0_0;
E_000001f0cf9c6ed0 .event anyedge, v000001f0cfa24e20_0, v000001f0cfa21cc0_0;
L_000001f0cfa328d0 .delay 3 (10,10,10) L_000001f0cfa328d0/d;
L_000001f0cfa328d0/d .part L_000001f0cf9ad900, 5, 3;
L_000001f0cfa33c30 .delay 3 (10,10,10) L_000001f0cfa33c30/d;
L_000001f0cfa33c30/d .part L_000001f0cf9ad900, 2, 3;
L_000001f0cfa32970 .delay 2 (10,10,10) L_000001f0cfa32970/d;
L_000001f0cfa32970/d .part L_000001f0cf9ad900, 0, 2;
L_000001f0cfa33870 .array/port v000001f0cfa29530, L_000001f0cfa32d30;
L_000001f0cfa32d30 .concat [ 3 2 0 0], L_000001f0cfa33c30, L_000001f0cfa347f8;
L_000001f0cfa33cd0 .array/port v000001f0cfa28ef0, L_000001f0cfa32e70;
L_000001f0cfa32e70 .concat [ 3 2 0 0], L_000001f0cfa33c30, L_000001f0cfa34840;
L_000001f0cfa339b0 .array/port v000001f0cfa2a6b0, L_000001f0cfa34090;
L_000001f0cfa34090 .concat [ 3 2 0 0], L_000001f0cfa33c30, L_000001f0cfa34888;
S_000001f0cfa24450 .scope module, "mydatamemory" "data_memory" 2 87, 6 14 0, S_000001f0cf9bec00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 6 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v000001f0cfa2a2f0_0 .var *"_ivl_10", 7 0; Local signal
v000001f0cfa29b70_0 .var *"_ivl_3", 7 0; Local signal
v000001f0cfa29d50_0 .var *"_ivl_4", 7 0; Local signal
v000001f0cfa292b0_0 .var *"_ivl_5", 7 0; Local signal
v000001f0cfa2a570_0 .var *"_ivl_6", 7 0; Local signal
v000001f0cfa29e90_0 .var *"_ivl_7", 7 0; Local signal
v000001f0cfa29fd0_0 .var *"_ivl_8", 7 0; Local signal
v000001f0cfa29710_0 .var *"_ivl_9", 7 0; Local signal
v000001f0cfa297b0_0 .net "address", 5 0, v000001f0cfa288b0_0;  alias, 1 drivers
v000001f0cfa2a070_0 .var "busywait", 0 0;
v000001f0cfa29850_0 .net "clock", 0 0, v000001f0cfa29170_0;  alias, 1 drivers
v000001f0cfa29a30_0 .var/i "i", 31 0;
v000001f0cfa2a1b0 .array "memory_array", 0 255, 7 0;
v000001f0cfa2a390_0 .net "read", 0 0, v000001f0cfa295d0_0;  alias, 1 drivers
v000001f0cfa2a610_0 .var "readaccess", 0 0;
v000001f0cfa2a430_0 .var "readdata", 31 0;
v000001f0cfa28810_0 .net "reset", 0 0, v000001f0cfa33550_0;  alias, 1 drivers
v000001f0cfa28db0_0 .net "write", 0 0, v000001f0cfa29490_0;  alias, 1 drivers
v000001f0cfa28950_0 .var "writeaccess", 0 0;
v000001f0cfa289f0_0 .net "writedata", 31 0, v000001f0cfa28a90_0;  alias, 1 drivers
E_000001f0cf9c7090 .event posedge, v000001f0cfa23480_0;
E_000001f0cf9c63d0 .event anyedge, v000001f0cfa29490_0, v000001f0cfa295d0_0;
    .scope S_000001f0cfa23e10;
T_0 ;
    %wait E_000001f0cf9c6ed0;
    %load/vec4 v000001f0cfa29350_0;
    %flag_set/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f0cfa29c10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.2;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/s 1;
    %store/vec4 v000001f0cfa24ba0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f0cfa23e10;
T_1 ;
    %wait E_000001f0cf9c67d0;
    %delay 9, 0;
    %load/vec4 v000001f0cfa29990_0;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa2a6b0, 4;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa29670_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa29670_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f0cfa23e10;
T_2 ;
    %wait E_000001f0cf9c7050;
    %load/vec4 v000001f0cfa2a4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa255a0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v000001f0cfa25820_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa255a0, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v000001f0cfa25820_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa255a0, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v000001f0cfa25820_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa255a0, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v000001f0cfa25820_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f0cfa23e10;
T_3 ;
    %wait E_000001f0cf9c6390;
    %load/vec4 v000001f0cfa2a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001f0cfa29350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001f0cfa29c10_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa29670_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001f0cfa29c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v000001f0cfa29350_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25500_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f0cfa23e10;
T_4 ;
    %wait E_000001f0cf9c6d50;
    %load/vec4 v000001f0cfa25500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %delay 10, 0;
    %load/vec4 v000001f0cfa2a4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v000001f0cfa2a110_0;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001f0cfa255a0, 4, 5;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v000001f0cfa2a110_0;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001f0cfa255a0, 4, 5;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v000001f0cfa2a110_0;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001f0cfa255a0, 4, 5;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v000001f0cfa2a110_0;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001f0cfa255a0, 4, 5;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001f0cfa29530, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f0cfa23e10;
T_5 ;
    %wait E_000001f0cf9c6790;
    %load/vec4 v000001f0cfa28b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v000001f0cfa29350_0;
    %flag_set/vec4 10;
    %jmp/1 T_5.8, 10;
    %load/vec4 v000001f0cfa29c10_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_5.8;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v000001f0cfa298f0_0;
    %nor/r;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v000001f0cfa2a250_0;
    %nor/r;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f0cfa29cb0_0, 0, 3;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001f0cfa29350_0;
    %flag_set/vec4 10;
    %jmp/1 T_5.13, 10;
    %load/vec4 v000001f0cfa29c10_0;
    %flag_set/vec4 11;
    %flag_or 10, 11;
T_5.13;
    %flag_get/vec4 10;
    %jmp/0 T_5.12, 10;
    %load/vec4 v000001f0cfa298f0_0;
    %and;
T_5.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.11, 9;
    %load/vec4 v000001f0cfa2a250_0;
    %nor/r;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f0cfa29cb0_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f0cfa29cb0_0, 0, 3;
T_5.10 ;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v000001f0cfa28e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f0cfa29cb0_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f0cfa29cb0_0, 0, 3;
T_5.15 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001f0cfa28e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f0cfa29cb0_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f0cfa29cb0_0, 0, 3;
T_5.17 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f0cfa23e10;
T_6 ;
    %wait E_000001f0cf9c65d0;
    %load/vec4 v000001f0cfa28b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa295d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa29490_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v000001f0cfa288b0_0, 0, 6;
    %pushi/vec4 255, 255, 32;
    %store/vec4 v000001f0cfa28a90_0, 0, 32;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa295d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa29490_0, 0, 1;
    %load/vec4 v000001f0cfa29990_0;
    %load/vec4 v000001f0cfa293f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f0cfa288b0_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001f0cfa28a90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa24ba0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001f0cfa28e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000001f0cfa29df0_0;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001f0cfa255a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001f0cfa28ef0, 4, 0;
    %load/vec4 v000001f0cfa29990_0;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001f0cfa2a6b0, 4, 0;
T_6.4 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa295d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa29490_0, 0, 1;
    %load/vec4 v000001f0cfa25460_0;
    %load/vec4 v000001f0cfa293f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f0cfa288b0_0, 0, 6;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa255a0, 4;
    %store/vec4 v000001f0cfa28a90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa24ba0_0, 0, 1;
    %load/vec4 v000001f0cfa28e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001f0cfa293f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001f0cfa29530, 4, 0;
T_6.6 ;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f0cfa23e10;
T_7 ;
    %wait E_000001f0cf9c6a50;
    %load/vec4 v000001f0cfa29ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f0cfa28b30_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f0cfa29f30_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001f0cfa29f30_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000001f0cfa29f30_0;
    %store/vec4a v000001f0cfa29530, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000001f0cfa29f30_0;
    %store/vec4a v000001f0cfa28ef0, 4, 0;
    %load/vec4 v000001f0cfa29f30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f0cfa29f30_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f0cfa29cb0_0;
    %store/vec4 v000001f0cfa28b30_0, 0, 3;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f0cfa24450;
T_8 ;
    %wait E_000001f0cf9c63d0;
    %load/vec4 v000001f0cfa2a390_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.2, 8;
    %load/vec4 v000001f0cfa28db0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %pad/s 1;
    %store/vec4 v000001f0cfa2a070_0, 0, 1;
    %load/vec4 v000001f0cfa2a390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.5, 9;
    %load/vec4 v000001f0cfa28db0_0;
    %nor/r;
    %and;
T_8.5;
    %flag_set/vec4 8;
    %jmp/0 T_8.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.4, 8;
T_8.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.4, 8;
 ; End of false expr.
    %blend;
T_8.4;
    %pad/s 1;
    %store/vec4 v000001f0cfa2a610_0, 0, 1;
    %load/vec4 v000001f0cfa2a390_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.8, 9;
    %load/vec4 v000001f0cfa28db0_0;
    %and;
T_8.8;
    %flag_set/vec4 8;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %pad/s 1;
    %store/vec4 v000001f0cfa28950_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f0cfa24450;
T_9 ;
    %wait E_000001f0cf9c6d50;
    %load/vec4 v000001f0cfa2a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001f0cfa297b0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa2a1b0, 4;
    %store/vec4 v000001f0cfa29b70_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001f0cfa29b70_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cfa2a430_0, 4, 8;
    %load/vec4 v000001f0cfa297b0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa2a1b0, 4;
    %store/vec4 v000001f0cfa29d50_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001f0cfa29d50_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cfa2a430_0, 4, 8;
    %load/vec4 v000001f0cfa297b0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa2a1b0, 4;
    %store/vec4 v000001f0cfa292b0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001f0cfa292b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cfa2a430_0, 4, 8;
    %load/vec4 v000001f0cfa297b0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa2a1b0, 4;
    %store/vec4 v000001f0cfa2a570_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001f0cfa2a570_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cfa2a430_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa2a070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa2a610_0, 0, 1;
T_9.0 ;
    %load/vec4 v000001f0cfa28950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001f0cfa289f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001f0cfa29e90_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001f0cfa29e90_0;
    %load/vec4 v000001f0cfa297b0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000001f0cfa2a1b0, 4, 0;
    %load/vec4 v000001f0cfa289f0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000001f0cfa29fd0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001f0cfa29fd0_0;
    %load/vec4 v000001f0cfa297b0_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000001f0cfa2a1b0, 4, 0;
    %load/vec4 v000001f0cfa289f0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000001f0cfa29710_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001f0cfa29710_0;
    %load/vec4 v000001f0cfa297b0_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000001f0cfa2a1b0, 4, 0;
    %load/vec4 v000001f0cfa289f0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001f0cfa2a2f0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001f0cfa2a2f0_0;
    %load/vec4 v000001f0cfa297b0_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000001f0cfa2a1b0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa2a070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa28950_0, 0, 1;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f0cfa24450;
T_10 ;
    %wait E_000001f0cf9c7090;
    %load/vec4 v000001f0cfa28810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f0cfa29a30_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001f0cfa29a30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001f0cfa29a30_0;
    %store/vec4a v000001f0cfa2a1b0, 4, 0;
    %load/vec4 v000001f0cfa29a30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f0cfa29a30_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa2a070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa2a610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa28950_0, 0, 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f0cf911210;
T_11 ;
    %wait E_000001f0cf9c66d0;
    %delay 10, 0;
    %load/vec4 v000001f0cfa21d60_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001f0cfa22120_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001f0cf91a9f0;
T_12 ;
    %wait E_000001f0cf9c6b10;
    %load/vec4 v000001f0cfa22a80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0cfa22580_0, 0;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v000001f0cfa22440_0;
    %assign/vec4 v000001f0cfa22580_0, 0;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v000001f0cfa22da0_0;
    %assign/vec4 v000001f0cfa22580_0, 0;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001f0cf91ab80;
T_13 ;
    %wait E_000001f0cf9c70d0;
    %load/vec4 v000001f0cfa21e00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0cfa21c20_0, 0;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v000001f0cfa22c60_0;
    %assign/vec4 v000001f0cfa21c20_0, 0;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v000001f0cfa21fe0_0;
    %assign/vec4 v000001f0cfa21c20_0, 0;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001f0cf90f140;
T_14 ;
    %wait E_000001f0cf9c6710;
    %load/vec4 v000001f0cfa22080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001f0cfa22d00_0;
    %store/vec4 v000001f0cfa22b20_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001f0cfa22f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v000001f0cfa22e40_0;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001f0cfa22d00_0;
    %store/vec4 v000001f0cfa22b20_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001f0cfa22260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.7, 9;
    %load/vec4 v000001f0cfa22e40_0;
    %nor/r;
    %and;
T_14.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %load/vec4 v000001f0cfa22d00_0;
    %store/vec4 v000001f0cfa22b20_0, 0, 32;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v000001f0cfa21ea0_0;
    %store/vec4 v000001f0cfa22b20_0, 0, 32;
T_14.6 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001f0cf90f2d0;
T_15 ;
    %wait E_000001f0cf9c6510;
    %load/vec4 v000001f0cfa21cc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f0cfa23020_0, 0;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v000001f0cfa22ee0_0;
    %assign/vec4 v000001f0cfa23020_0, 0;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v000001f0cfa21ae0_0;
    %assign/vec4 v000001f0cfa23020_0, 0;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001f0cfa23c80;
T_16 ;
    %wait E_000001f0cf9c6d50;
    %load/vec4 v000001f0cfa21f40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v000001f0cfa224e0_0;
    %nor/r;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000001f0cfa232a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %jmp T_16.11;
T_16.3 ;
    %load/vec4 v000001f0cfa23200_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v000001f0cfa22800, 0, 4;
    %jmp T_16.11;
T_16.4 ;
    %load/vec4 v000001f0cfa23200_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v000001f0cfa22800, 0, 4;
    %jmp T_16.11;
T_16.5 ;
    %load/vec4 v000001f0cfa23200_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v000001f0cfa22800, 0, 4;
    %jmp T_16.11;
T_16.6 ;
    %load/vec4 v000001f0cfa23200_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v000001f0cfa22800, 0, 4;
    %jmp T_16.11;
T_16.7 ;
    %load/vec4 v000001f0cfa23200_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v000001f0cfa22800, 0, 4;
    %jmp T_16.11;
T_16.8 ;
    %load/vec4 v000001f0cfa23200_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v000001f0cfa22800, 0, 4;
    %jmp T_16.11;
T_16.9 ;
    %load/vec4 v000001f0cfa23200_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v000001f0cfa22800, 0, 4;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v000001f0cfa23200_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v000001f0cfa22800, 0, 4;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
T_16.0 ;
    %load/vec4 v000001f0cfa23480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.12, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f0cfa22760_0, 0, 32;
T_16.14 ;
    %load/vec4 v000001f0cfa22760_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.15, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001f0cfa22760_0;
    %store/vec4a v000001f0cfa22800, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f0cfa22760_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f0cfa22760_0, 0, 32;
    %jmp T_16.14;
T_16.15 ;
T_16.12 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001f0cf927b10;
T_17 ;
    %wait E_000001f0cf9c6450;
    %delay 10, 0;
    %load/vec4 v000001f0cf9b4850_0;
    %store/vec4 v000001f0cf9b61f0_0, 0, 8;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001f0cf922560;
T_18 ;
    %wait E_000001f0cf9c5b10;
    %delay 20, 0;
    %load/vec4 v000001f0cf9b6330_0;
    %load/vec4 v000001f0cf9b4990_0;
    %add;
    %store/vec4 v000001f0cf9b6470_0, 0, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001f0cf9341a0;
T_19 ;
    %wait E_000001f0cf9c5b10;
    %delay 10, 0;
    %load/vec4 v000001f0cf9b5a70_0;
    %load/vec4 v000001f0cf9b6650_0;
    %and;
    %store/vec4 v000001f0cf9b5b10_0, 0, 8;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001f0cf945670;
T_20 ;
    %wait E_000001f0cf9c5b10;
    %delay 10, 0;
    %load/vec4 v000001f0cf9b5930_0;
    %load/vec4 v000001f0cf9b4ad0_0;
    %or;
    %store/vec4 v000001f0cf9b4fd0_0, 0, 8;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001f0cf927ca0;
T_21 ;
    %wait E_000001f0cf9c5b10;
    %delay 10, 0;
    %load/vec4 v000001f0cf9b5250_0;
    %store/vec4 v000001f0cf9b4a30_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f0cf9b56b0_0, 0, 32;
T_21.0 ;
    %load/vec4 v000001f0cf9b56b0_0;
    %load/vec4 v000001f0cf9b5c50_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_21.1, 5;
    %load/vec4 v000001f0cf9b5750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v000001f0cf9b4a30_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000001f0cf9b6510_0, 0, 7;
    %load/vec4 v000001f0cf9b6510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf9b5890_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf9b5890_0, 4, 1;
    %load/vec4 v000001f0cf9b5890_0;
    %store/vec4 v000001f0cf9b4a30_0, 0, 8;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000001f0cf9b4a30_0;
    %parti/s 7, 1, 2;
    %store/vec4 v000001f0cf9b6510_0, 0, 7;
    %load/vec4 v000001f0cf9b6510_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf9b5890_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf9b5890_0, 4, 1;
    %load/vec4 v000001f0cf9b5890_0;
    %store/vec4 v000001f0cf9b4a30_0, 0, 8;
T_21.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f0cf9b56b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f0cf9b56b0_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001f0cf934330;
T_22 ;
    %wait E_000001f0cf9c5b10;
    %delay 10, 0;
    %load/vec4 v000001f0cf9b5ed0_0;
    %store/vec4 v000001f0cf9b54d0_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f0cf9b6010_0, 0, 32;
T_22.0 ;
    %load/vec4 v000001f0cf9b6010_0;
    %load/vec4 v000001f0cf9b47b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_22.1, 5;
    %load/vec4 v000001f0cf9b54d0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v000001f0cf9b54d0_0;
    %parti/s 7, 1, 2;
    %store/vec4 v000001f0cf9b5430_0, 0, 7;
    %load/vec4 v000001f0cf9b5430_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf9b51b0_0, 4, 7;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf9b51b0_0, 4, 1;
    %load/vec4 v000001f0cf9b51b0_0;
    %store/vec4 v000001f0cf9b54d0_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v000001f0cf9b54d0_0;
    %parti/s 7, 1, 2;
    %store/vec4 v000001f0cf9b5430_0, 0, 7;
    %load/vec4 v000001f0cf9b5430_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf9b51b0_0, 4, 7;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf9b51b0_0, 4, 1;
    %load/vec4 v000001f0cf9b51b0_0;
    %store/vec4 v000001f0cf9b54d0_0, 0, 8;
T_22.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f0cf9b6010_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f0cf9b6010_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001f0cf945800;
T_23 ;
    %wait E_000001f0cf9c5b10;
    %delay 10, 0;
    %load/vec4 v000001f0cf9b57f0_0;
    %store/vec4 v000001f0cf9b5bb0_0, 0, 8;
    %load/vec4 v000001f0cf9b57f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001f0cf9b4df0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001f0cf9b6290_0, 0, 32;
T_23.0 ;
    %load/vec4 v000001f0cf9b6290_0;
    %load/vec4 v000001f0cf9b4c10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v000001f0cf9b5bb0_0;
    %parti/s 7, 1, 2;
    %store/vec4 v000001f0cf9b59d0_0, 0, 7;
    %load/vec4 v000001f0cf9b59d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf9b4b70_0, 4, 7;
    %load/vec4 v000001f0cf9b4df0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf9b4b70_0, 4, 1;
    %load/vec4 v000001f0cf9b4b70_0;
    %store/vec4 v000001f0cf9b5bb0_0, 0, 8;
    %load/vec4 v000001f0cf9b4b70_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001f0cf9b4df0_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f0cf9b6290_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f0cf9b6290_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001f0cf9223d0;
T_24 ;
    %wait E_000001f0cf9c5a50;
    %load/vec4 v000001f0cf9b4cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cf99f380_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cf99f380_0, 0, 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001f0cf9223d0;
T_25 ;
    %wait E_000001f0cf9c5e50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cf99f9c0_0, 0, 1;
    %load/vec4 v000001f0cf9b60b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cf99f9c0_0, 0, 1;
    %jmp T_25.8;
T_25.0 ;
    %load/vec4 v000001f0cf9b5d90_0;
    %store/vec4 v000001f0cf9b5f70_0, 0, 8;
    %jmp T_25.8;
T_25.1 ;
    %load/vec4 v000001f0cf9b4cb0_0;
    %store/vec4 v000001f0cf9b5f70_0, 0, 8;
    %jmp T_25.8;
T_25.2 ;
    %load/vec4 v000001f0cf9b4d50_0;
    %store/vec4 v000001f0cf9b5f70_0, 0, 8;
    %jmp T_25.8;
T_25.3 ;
    %load/vec4 v000001f0cf9b5e30_0;
    %store/vec4 v000001f0cf9b5f70_0, 0, 8;
    %jmp T_25.8;
T_25.4 ;
    %load/vec4 v000001f0cf9b63d0_0;
    %store/vec4 v000001f0cf9b5f70_0, 0, 8;
    %jmp T_25.8;
T_25.5 ;
    %load/vec4 v000001f0cf9b4e90_0;
    %store/vec4 v000001f0cf9b5f70_0, 0, 8;
    %jmp T_25.8;
T_25.6 ;
    %load/vec4 v000001f0cf9b6150_0;
    %store/vec4 v000001f0cf9b5f70_0, 0, 8;
    %jmp T_25.8;
T_25.8 ;
    %pop/vec4 1;
    %load/vec4 v000001f0cf99f9c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.9, 4;
    %vpi_call 3 67 "$display", "Invalid OP code.." {0 0 0};
    %vpi_call 3 68 "$finish" {0 0 0};
T_25.9 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001f0cf95f380;
T_26 ;
    %wait E_000001f0cf9c0f50;
    %load/vec4 v000001f0cfa23660_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf99fc40_0, 4, 8;
    %load/vec4 v000001f0cfa23660_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf99fc40_0, 4, 24;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f0cf99fc40_0, 4, 24;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001f0cf9bed90;
T_27 ;
    %wait E_000001f0cf9c6d50;
    %load/vec4 v000001f0cfa247e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f0cfa25320_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001f0cf9bed90;
T_28 ;
    %wait E_000001f0cf9c6d50;
    %load/vec4 v000001f0cfa22940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %delay 10, 0;
    %load/vec4 v000001f0cfa25dc0_0;
    %assign/vec4 v000001f0cfa25320_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000001f0cf9bed90;
T_29 ;
    %wait E_000001f0cf9c1050;
    %delay 10, 0;
    %load/vec4 v000001f0cfa258c0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000001f0cfa24a60_0, 0, 8;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001f0cf9bed90;
T_30 ;
    %wait E_000001f0cf9c0910;
    %load/vec4 v000001f0cfa22940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001f0cf9bed90;
T_31 ;
    %wait E_000001f0cf9c0210;
    %load/vec4 v000001f0cfa25d20_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001f0cfa25e60_0, 0, 8;
    %load/vec4 v000001f0cfa25d20_0;
    %parti/s 3, 16, 6;
    %store/vec4 v000001f0cfa26040_0, 0, 3;
    %load/vec4 v000001f0cfa25d20_0;
    %parti/s 3, 8, 5;
    %store/vec4 v000001f0cfa26400_0, 0, 3;
    %load/vec4 v000001f0cfa25d20_0;
    %parti/s 3, 0, 2;
    %store/vec4 v000001f0cfa26360_0, 0, 3;
    %load/vec4 v000001f0cfa25d20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001f0cfa25c80_0, 0, 8;
    %load/vec4 v000001f0cfa25d20_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000001f0cfa24f60_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v000001f0cfa25e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_31.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_31.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_31.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_31.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.16, 6;
    %jmp T_31.17;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa25aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa260e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa249c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f0cfa22300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa25a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa24e20_0, 0, 1;
    %jmp T_31.17;
T_31.17 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001f0cf9bec00;
T_32 ;
    %wait E_000001f0cf9c66d0;
    %delay 20, 0;
    %load/vec4 v000001f0cfa34450_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa332d0, 4;
    %load/vec4 v000001f0cfa34450_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa332d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f0cfa34450_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f0cfa332d0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001f0cfa34450_0;
    %load/vec4a v000001f0cfa332d0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f0cfa29030_0, 0, 32;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001f0cf9bec00;
T_33 ;
    %pushi/vec4 9, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 100728832, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 65540, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 65546, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 117506304, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 131081, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 117506560, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 50528257, 0, 32;
    %split/vec4 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 33751041, 0, 32;
    %split/vec4 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 151257346, 0, 32;
    %split/vec4 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 168100354, 0, 32;
    %split/vec4 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 184615939, 0, 32;
    %split/vec4 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 393219, 0, 32;
    %split/vec4 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 458760, 0, 32;
    %split/vec4 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 201785859, 0, 32;
    %split/vec4 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 268435712, 0, 32;
    %split/vec4 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 251658756, 0, 32;
    %split/vec4 8;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 235143168, 0, 32;
    %split/vec4 8;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %pushi/vec4 218169349, 0, 32;
    %split/vec4 8;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %split/vec4 8;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f0cfa332d0, 4, 0;
    %end;
    .thread T_33;
    .scope S_000001f0cf9bec00;
T_34 ;
    %vpi_call 2 100 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 101 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f0cf9bec00, &A<v000001f0cfa22800, 0>, &A<v000001f0cfa22800, 1>, &A<v000001f0cfa22800, 2>, &A<v000001f0cfa22800, 3>, &A<v000001f0cfa22800, 4>, &A<v000001f0cfa22800, 5>, &A<v000001f0cfa22800, 6>, &A<v000001f0cfa22800, 7>, &A<v000001f0cfa2a1b0, 0>, &A<v000001f0cfa2a1b0, 1>, &A<v000001f0cfa2a1b0, 2>, &A<v000001f0cfa2a1b0, 3> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa29170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa33550_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0cfa33550_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0cfa33550_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 115 "$finish" {0 0 0};
    %end;
    .thread T_34;
    .scope S_000001f0cf9bec00;
T_35 ;
    %delay 40, 0;
    %load/vec4 v000001f0cfa29170_0;
    %inv;
    %store/vec4 v000001f0cfa29170_0, 0, 1;
    %jmp T_35;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./ALU.V";
    "./Reg_file.v";
    "./dcache.v";
    "./Data_mem.v";
