# Tiny Tapeout project information
project:
  title:        "Synthesized Time-to-Digital Converter (TDC) v2"
  author:       "Harald Pretl"
  discord:      "hpretl"
  description:  "Synthesized TDC based on two Vernier delay rings"
  language:     "Verilog"
  clock_hz:     50000000 # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_hpretl_tt06_tdc_v2"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "tt_um_hpretl_tt06_tdc_v2.v"
    - "tdc_ring.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Start signal of TDC"
  ui[1]: "Stop signal of the TDC"
  ui[2]: "Select result of ring for output"
  ui[3]: "output select (LSB)"
  ui[4]: "output select"
  ui[5]: "output select"
  ui[6]: "output select"
  ui[7]: "output select (MSB)"

  # Outputs
  uo[0]: "Result (LSB)"
  uo[1]: "Result"
  uo[2]: "Result"
  uo[3]: "Result"
  uo[4]: "Result"
  uo[5]: "Result"
  uo[6]: "Result"
  uo[7]: "Result (MSB)"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
