#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jan 12 14:30:07 2025
# Process ID: 6144
# Current directory: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_Decode_0_0_synth_1
# Command line: vivado -log simpleRisc_Decode_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source simpleRisc_Decode_0_0.tcl
# Log file: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_Decode_0_0_synth_1/simpleRisc_Decode_0_0.vds
# Journal file: /home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_Decode_0_0_synth_1/vivado.jou
# Running On: 94e62420d91b, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 14638 MB
#-----------------------------------------------------------
source simpleRisc_Decode_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/project/riscv2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: simpleRisc_Decode_0_0
Command: synth_design -top simpleRisc_Decode_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6173
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2315.266 ; gain = 388.734 ; free physical = 6899 ; free virtual = 12192
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'simpleRisc_Decode_0_0' [/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_Decode_0_0/synth/simpleRisc_Decode_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Decode' [/home/user/project/riscv2/src/Decode.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/project/riscv2/src/Decode.v:290]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/project/riscv2/src/Decode.v:136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/project/riscv2/src/Decode.v:468]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/project/riscv2/src/Decode.v:554]
WARNING: [Synth 8-324] index 12 out of range [/home/user/project/riscv2/src/Decode.v:630]
WARNING: [Synth 8-324] index 12 out of range [/home/user/project/riscv2/src/Decode.v:646]
WARNING: [Synth 8-324] index 12 out of range [/home/user/project/riscv2/src/Decode.v:662]
WARNING: [Synth 8-324] index 12 out of range [/home/user/project/riscv2/src/Decode.v:678]
WARNING: [Synth 8-324] index 12 out of range [/home/user/project/riscv2/src/Decode.v:694]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/project/riscv2/src/Decode.v:608]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/project/riscv2/src/Decode.v:792]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (0#1) [/home/user/project/riscv2/src/Decode.v:1]
INFO: [Synth 8-6155] done synthesizing module 'simpleRisc_Decode_0_0' (0#1) [/home/user/project/riscv2/genProject/riscv2/riscv2.gen/sources_1/bd/simpleRisc/ip/simpleRisc_Decode_0_0/synth/simpleRisc_Decode_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2386.707 ; gain = 460.176 ; free physical = 6014 ; free virtual = 11527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2401.727 ; gain = 475.195 ; free physical = 5968 ; free virtual = 11482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.809 ; gain = 483.277 ; free physical = 5968 ; free virtual = 11482
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2438.352 ; gain = 511.820 ; free physical = 5905 ; free virtual = 11419
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 2     
	  12 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2633.719 ; gain = 707.188 ; free physical = 5354 ; free virtual = 10896
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2634.105 ; gain = 707.574 ; free physical = 5346 ; free virtual = 10888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2634.332 ; gain = 707.801 ; free physical = 5338 ; free virtual = 10880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2634.434 ; gain = 707.902 ; free physical = 5287 ; free virtual = 10829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2634.449 ; gain = 707.918 ; free physical = 5287 ; free virtual = 10829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2634.516 ; gain = 707.984 ; free physical = 5287 ; free virtual = 10829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2634.527 ; gain = 707.996 ; free physical = 5287 ; free virtual = 10829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2634.559 ; gain = 708.027 ; free physical = 5287 ; free virtual = 10829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2634.562 ; gain = 708.031 ; free physical = 5287 ; free virtual = 10829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    15|
|2     |LUT3 |    11|
|3     |LUT4 |    27|
|4     |LUT5 |    29|
|5     |LUT6 |    33|
|6     |FDRE |    86|
|7     |FDSE |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   210|
|2     |  inst   |Decode |   210|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2634.598 ; gain = 708.066 ; free physical = 5287 ; free virtual = 10829
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2634.621 ; gain = 708.090 ; free physical = 5287 ; free virtual = 10829
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2634.637 ; gain = 708.090 ; free physical = 5287 ; free virtual = 10829
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.965 ; gain = 0.047 ; free physical = 5608 ; free virtual = 11157
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.473 ; gain = 0.000 ; free physical = 5511 ; free virtual = 11074
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8531c623
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2781.559 ; gain = 858.805 ; free physical = 5507 ; free virtual = 11070
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1903.748; main = 1594.040; forked = 479.057
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4913.312; main = 2781.562; forked = 2297.090
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_Decode_0_0_synth_1/simpleRisc_Decode_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3105.676 ; gain = 324.102 ; free physical = 5261 ; free virtual = 10844
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP simpleRisc_Decode_0_0, cache-ID = 6e98a60a36f07813
INFO: [Common 17-1381] The checkpoint '/home/user/project/riscv2/genProject/riscv2/riscv2.runs/simpleRisc_Decode_0_0_synth_1/simpleRisc_Decode_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simpleRisc_Decode_0_0_utilization_synth.rpt -pb simpleRisc_Decode_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 12 14:30:40 2025...
