##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1(routed):R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_1(routed):F vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1          | N/A                   | Target: 0.05 MHz   | 
Clock: Clock_1(routed)  | N/A                   | Target: 0.05 MHz   | 
Clock: Clock_2          | Frequency: 75.99 MHz  | Target: 4.80 MHz   | 
Clock: CyBUS_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO            | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT        | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1(routed)  Clock_2        41666.7          27699       N/A              N/A         N/A              N/A         20833.3          6865        
Clock_2          Clock_2        208333           195173      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
PWM_OUT(0)_PAD  20927         Clock_1(routed):R  
PWM_OUT(0)_PAD  20927         Clock_1(routed):F  
Pin_2(0)_PAD    24901         Clock_2:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 75.99 MHz | Target: 4.80 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_2\/q
Path End       : Net_4/main_3
Capture Clock  : Net_4/clock_0
Path slack     : 195173p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9650
-------------------------------------   ---- 
End-of-path arrival time (ps)           9650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_2\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_2\/q                macrocell13   1250   1250  195173  RISE       1
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\/main_0  macrocell10   2762   4012  195173  RISE       1
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\/q       macrocell10   3350   7362  195173  RISE       1
Net_4/main_3                                    macrocell30   2289   9650  195173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell30         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1(routed):R vs. Clock_2:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:down_time_6\/main_6
Capture Clock  : \cheap_pwm_1:down_time_6\/clock_0
Path slack     : 27699p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_1(routed):R#5 vs. Clock_2:R#410)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Data path
pin name                          model name      delay     AT  slack  edge  Fanout
--------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_1                 clockblockcell      0      0   COMP  RISE       1
\cheap_pwm_1:down_time_6\/main_6  macrocell23     10458  10458  27699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_6\/clock_0                          macrocell23         0      0  RISE       1


5.2::Critical Path Report for (Clock_1(routed):F vs. Clock_2:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:down_time_6\/main_6
Capture Clock  : \cheap_pwm_1:down_time_6\/clock_0
Path slack     : 6865p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                          10458
-------------------------------------   -------- 
End-of-path arrival time (ps)           10656291
 
Data path
pin name                          model name      delay        AT  slack  edge  Fanout
--------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1                 clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:down_time_6\/main_6  macrocell23     10458  10656291   6865  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_6\/clock_0                          macrocell23         0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_2\/q
Path End       : Net_4/main_3
Capture Clock  : Net_4/clock_0
Path slack     : 195173p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9650
-------------------------------------   ---- 
End-of-path arrival time (ps)           9650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_2\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_2\/q                macrocell13   1250   1250  195173  RISE       1
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\/main_0  macrocell10   2762   4012  195173  RISE       1
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\/q       macrocell10   3350   7362  195173  RISE       1
Net_4/main_3                                    macrocell30   2289   9650  195173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell30         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:down_time_6\/main_6
Capture Clock  : \cheap_pwm_1:down_time_6\/clock_0
Path slack     : 6865p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                          10458
-------------------------------------   -------- 
End-of-path arrival time (ps)           10656291
 
Data path
pin name                          model name      delay        AT  slack  edge  Fanout
--------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1                 clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:down_time_6\/main_6  macrocell23     10458  10656291   6865  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_6\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:down_time_5\/main_5
Capture Clock  : \cheap_pwm_1:down_time_5\/clock_0
Path slack     : 6865p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                          10458
-------------------------------------   -------- 
End-of-path arrival time (ps)           10656291
 
Data path
pin name                          model name      delay        AT  slack  edge  Fanout
--------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1                 clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:down_time_5\/main_5  macrocell24     10458  10656291   6865  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_5\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:down_time_4\/main_4
Capture Clock  : \cheap_pwm_1:down_time_4\/clock_0
Path slack     : 6865p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                          10458
-------------------------------------   -------- 
End-of-path arrival time (ps)           10656291
 
Data path
pin name                          model name      delay        AT  slack  edge  Fanout
--------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1                 clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:down_time_4\/main_4  macrocell25     10458  10656291   6865  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_4\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:down_time_3\/main_3
Capture Clock  : \cheap_pwm_1:down_time_3\/clock_0
Path slack     : 6865p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                          10458
-------------------------------------   -------- 
End-of-path arrival time (ps)           10656291
 
Data path
pin name                          model name      delay        AT  slack  edge  Fanout
--------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1                 clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:down_time_3\/main_3  macrocell26     10458  10656291   6865  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_3\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:down_time_2\/main_2
Capture Clock  : \cheap_pwm_1:down_time_2\/clock_0
Path slack     : 6874p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                          10449
-------------------------------------   -------- 
End-of-path arrival time (ps)           10656283
 
Data path
pin name                          model name      delay        AT  slack  edge  Fanout
--------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1                 clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:down_time_2\/main_2  macrocell27     10449  10656283   6874  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_2\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:down_time_1\/main_1
Capture Clock  : \cheap_pwm_1:down_time_1\/clock_0
Path slack     : 6874p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                          10449
-------------------------------------   -------- 
End-of-path arrival time (ps)           10656283
 
Data path
pin name                          model name      delay        AT  slack  edge  Fanout
--------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1                 clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:down_time_1\/main_1  macrocell28     10449  10656283   6874  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:down_time_0\/main_0
Capture Clock  : \cheap_pwm_1:down_time_0\/clock_0
Path slack     : 6874p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                          10449
-------------------------------------   -------- 
End-of-path arrival time (ps)           10656283
 
Data path
pin name                          model name      delay        AT  slack  edge  Fanout
--------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1                 clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:down_time_0\/main_0  macrocell29     10449  10656283   6874  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:up_time_2\/main_2
Capture Clock  : \cheap_pwm_1:up_time_2\/clock_0
Path slack     : 7636p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                           9687
-------------------------------------   -------- 
End-of-path arrival time (ps)           10655521
 
Data path
pin name                        model name      delay        AT  slack  edge  Fanout
------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1               clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:up_time_2\/main_2  macrocell20      9687  10655521   7636  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:up_time_1\/main_1
Capture Clock  : \cheap_pwm_1:up_time_1\/clock_0
Path slack     : 7636p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                           9687
-------------------------------------   -------- 
End-of-path arrival time (ps)           10655521
 
Data path
pin name                        model name      delay        AT  slack  edge  Fanout
------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1               clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:up_time_1\/main_1  macrocell21      9687  10655521   7636  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_1\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:up_time_0\/main_0
Capture Clock  : \cheap_pwm_1:up_time_0\/clock_0
Path slack     : 7636p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                           9687
-------------------------------------   -------- 
End-of-path arrival time (ps)           10655521
 
Data path
pin name                        model name      delay        AT  slack  edge  Fanout
------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1               clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:up_time_0\/main_0  macrocell22      9687  10655521   7636  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:up_time_6\/main_6
Capture Clock  : \cheap_pwm_1:up_time_6\/clock_0
Path slack     : 7659p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                           9665
-------------------------------------   -------- 
End-of-path arrival time (ps)           10655498
 
Data path
pin name                        model name      delay        AT  slack  edge  Fanout
------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1               clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:up_time_6\/main_6  macrocell16      9665  10655498   7659  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_6\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:up_time_5\/main_5
Capture Clock  : \cheap_pwm_1:up_time_5\/clock_0
Path slack     : 7659p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                           9665
-------------------------------------   -------- 
End-of-path arrival time (ps)           10655498
 
Data path
pin name                        model name      delay        AT  slack  edge  Fanout
------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1               clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:up_time_5\/main_5  macrocell17      9665  10655498   7659  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_5\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:up_time_4\/main_4
Capture Clock  : \cheap_pwm_1:up_time_4\/clock_0
Path slack     : 7659p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                           9665
-------------------------------------   -------- 
End-of-path arrival time (ps)           10655498
 
Data path
pin name                        model name      delay        AT  slack  edge  Fanout
------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1               clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:up_time_4\/main_4  macrocell18      9665  10655498   7659  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_4\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \cheap_pwm_1:up_time_3\/main_3
Capture Clock  : \cheap_pwm_1:up_time_3\/clock_0
Path slack     : 7659p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_1(routed):F#5 vs. Clock_2:R#460)   10458333
- Setup time                                                -3510
------------------------------------------------------   -------- 
End-of-path required time (ps)                           10454823

Launch Clock Arrival Time                   10645833
+ Clock path delay                             0
+ Data path delay                           9665
-------------------------------------   -------- 
End-of-path arrival time (ps)           10655498
 
Data path
pin name                        model name      delay        AT  slack  edge  Fanout
------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1               clockblockcell      0  10645833   COMP  FALL       1
\cheap_pwm_1:up_time_3\/main_3  macrocell19      9665  10655498   7659  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_3\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_2\/q
Path End       : Net_4/main_3
Capture Clock  : Net_4/clock_0
Path slack     : 195173p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9650
-------------------------------------   ---- 
End-of-path arrival time (ps)           9650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_2\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_2\/q                macrocell13   1250   1250  195173  RISE       1
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\/main_0  macrocell10   2762   4012  195173  RISE       1
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:gt_2\/q       macrocell10   3350   7362  195173  RISE       1
Net_4/main_3                                    macrocell30   2289   9650  195173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell30         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_2\/q
Path End       : Net_4/main_2
Capture Clock  : Net_4/clock_0
Path slack     : 195174p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9649
-------------------------------------   ---- 
End-of-path arrival time (ps)           9649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_2\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_2\/q                macrocell13   1250   1250  195173  RISE       1
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_2\/main_0  macrocell9    2762   4012  195174  RISE       1
\cheap_pwm_1:MODULE_5:g1:a0:gx:u0:lt_2\/q       macrocell9    3350   7362  195174  RISE       1
Net_4/main_2                                    macrocell30   2288   9649  195174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell30         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_0\/q
Path End       : \cheap_pwm_1:down_time_2\/main_1
Capture Clock  : \cheap_pwm_1:down_time_2\/clock_0
Path slack     : 200483p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_0\/q       macrocell29   1250   1250  200483  RISE       1
\cheap_pwm_1:down_time_2\/main_1  macrocell27   3090   4340  200483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_2\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_0\/q
Path End       : \cheap_pwm_1:down_time_1\/main_0
Capture Clock  : \cheap_pwm_1:down_time_1\/clock_0
Path slack     : 200483p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_0\/q       macrocell29   1250   1250  200483  RISE       1
\cheap_pwm_1:down_time_1\/main_0  macrocell28   3090   4340  200483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_0\/q
Path End       : \cheap_pwm_1:down_time_6\/main_5
Capture Clock  : \cheap_pwm_1:down_time_6\/clock_0
Path slack     : 200485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_0\/q       macrocell29   1250   1250  200483  RISE       1
\cheap_pwm_1:down_time_6\/main_5  macrocell23   3088   4338  200485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_6\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_0\/q
Path End       : \cheap_pwm_1:down_time_5\/main_4
Capture Clock  : \cheap_pwm_1:down_time_5\/clock_0
Path slack     : 200485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_0\/q       macrocell29   1250   1250  200483  RISE       1
\cheap_pwm_1:down_time_5\/main_4  macrocell24   3088   4338  200485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_5\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_0\/q
Path End       : \cheap_pwm_1:down_time_4\/main_3
Capture Clock  : \cheap_pwm_1:down_time_4\/clock_0
Path slack     : 200485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_0\/q       macrocell29   1250   1250  200483  RISE       1
\cheap_pwm_1:down_time_4\/main_3  macrocell25   3088   4338  200485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_4\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_0\/q
Path End       : \cheap_pwm_1:down_time_3\/main_2
Capture Clock  : \cheap_pwm_1:down_time_3\/clock_0
Path slack     : 200485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_0\/q       macrocell29   1250   1250  200483  RISE       1
\cheap_pwm_1:down_time_3\/main_2  macrocell26   3088   4338  200485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_3\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_1\/q
Path End       : \cheap_pwm_1:down_time_6\/main_4
Capture Clock  : \cheap_pwm_1:down_time_6\/clock_0
Path slack     : 200488p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_1\/q       macrocell28   1250   1250  200488  RISE       1
\cheap_pwm_1:down_time_6\/main_4  macrocell23   3085   4335  200488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_6\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_1\/q
Path End       : \cheap_pwm_1:down_time_5\/main_3
Capture Clock  : \cheap_pwm_1:down_time_5\/clock_0
Path slack     : 200488p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_1\/q       macrocell28   1250   1250  200488  RISE       1
\cheap_pwm_1:down_time_5\/main_3  macrocell24   3085   4335  200488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_5\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_1\/q
Path End       : \cheap_pwm_1:down_time_4\/main_2
Capture Clock  : \cheap_pwm_1:down_time_4\/clock_0
Path slack     : 200488p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_1\/q       macrocell28   1250   1250  200488  RISE       1
\cheap_pwm_1:down_time_4\/main_2  macrocell25   3085   4335  200488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_4\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_1\/q
Path End       : \cheap_pwm_1:down_time_3\/main_1
Capture Clock  : \cheap_pwm_1:down_time_3\/clock_0
Path slack     : 200488p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_1\/q       macrocell28   1250   1250  200488  RISE       1
\cheap_pwm_1:down_time_3\/main_1  macrocell26   3085   4335  200488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_3\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_1\/q
Path End       : \cheap_pwm_1:down_time_2\/main_0
Capture Clock  : \cheap_pwm_1:down_time_2\/clock_0
Path slack     : 200489p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_1\/q       macrocell28   1250   1250  200488  RISE       1
\cheap_pwm_1:down_time_2\/main_0  macrocell27   3085   4335  200489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_2\/clock_0                          macrocell27         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_5\/q
Path End       : \cheap_pwm_1:down_time_6\/main_0
Capture Clock  : \cheap_pwm_1:down_time_6\/clock_0
Path slack     : 200773p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_5\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_5\/q       macrocell24   1250   1250  200773  RISE       1
\cheap_pwm_1:down_time_6\/main_0  macrocell23   2800   4050  200773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_6\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_2\/q
Path End       : \cheap_pwm_1:down_time_6\/main_3
Capture Clock  : \cheap_pwm_1:down_time_6\/clock_0
Path slack     : 200779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_2\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_2\/q       macrocell27   1250   1250  200779  RISE       1
\cheap_pwm_1:down_time_6\/main_3  macrocell23   2794   4044  200779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_6\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_2\/q
Path End       : \cheap_pwm_1:down_time_5\/main_2
Capture Clock  : \cheap_pwm_1:down_time_5\/clock_0
Path slack     : 200779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_2\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_2\/q       macrocell27   1250   1250  200779  RISE       1
\cheap_pwm_1:down_time_5\/main_2  macrocell24   2794   4044  200779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_5\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_2\/q
Path End       : \cheap_pwm_1:down_time_4\/main_1
Capture Clock  : \cheap_pwm_1:down_time_4\/clock_0
Path slack     : 200779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_2\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_2\/q       macrocell27   1250   1250  200779  RISE       1
\cheap_pwm_1:down_time_4\/main_1  macrocell25   2794   4044  200779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_4\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_2\/q
Path End       : \cheap_pwm_1:down_time_3\/main_0
Capture Clock  : \cheap_pwm_1:down_time_3\/clock_0
Path slack     : 200779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_2\/clock_0                          macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_2\/q       macrocell27   1250   1250  200779  RISE       1
\cheap_pwm_1:down_time_3\/main_0  macrocell26   2794   4044  200779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_3\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_1\/q
Path End       : \cheap_pwm_1:up_time_2\/main_0
Capture Clock  : \cheap_pwm_1:up_time_2\/clock_0
Path slack     : 200784p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_1\/q       macrocell21   1250   1250  200784  RISE       1
\cheap_pwm_1:up_time_2\/main_0  macrocell20   2789   4039  200784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_3\/q
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 200787p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_3\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_3\/q  macrocell12   1250   1250  200787  RISE       1
Net_4/main_1                      macrocell30   2786   4036  200787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell30         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_3\/q
Path End       : \cheap_pwm_1:period_counter_4\/main_0
Capture Clock  : \cheap_pwm_1:period_counter_4\/clock_0
Path slack     : 200792p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_3\/clock_0                     macrocell12         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_3\/q       macrocell12   1250   1250  200787  RISE       1
\cheap_pwm_1:period_counter_4\/main_0  macrocell11   2781   4031  200792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_4\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_0\/q
Path End       : \cheap_pwm_1:up_time_2\/main_1
Capture Clock  : \cheap_pwm_1:up_time_2\/clock_0
Path slack     : 200795p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_0\/q       macrocell22   1250   1250  200795  RISE       1
\cheap_pwm_1:up_time_2\/main_1  macrocell20   2779   4029  200795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_2\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_0\/q
Path End       : \cheap_pwm_1:up_time_1\/main_0
Capture Clock  : \cheap_pwm_1:up_time_1\/clock_0
Path slack     : 200795p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_0\/q       macrocell22   1250   1250  200795  RISE       1
\cheap_pwm_1:up_time_1\/main_0  macrocell21   2779   4029  200795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_1\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_2\/q
Path End       : \cheap_pwm_1:period_counter_4\/main_1
Capture Clock  : \cheap_pwm_1:period_counter_4\/clock_0
Path slack     : 200799p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_2\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_2\/q       macrocell13   1250   1250  195173  RISE       1
\cheap_pwm_1:period_counter_4\/main_1  macrocell11   2775   4025  200799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_4\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_2\/q
Path End       : \cheap_pwm_1:period_counter_3\/main_0
Capture Clock  : \cheap_pwm_1:period_counter_3\/clock_0
Path slack     : 200799p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_2\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_2\/q       macrocell13   1250   1250  195173  RISE       1
\cheap_pwm_1:period_counter_3\/main_0  macrocell12   2775   4025  200799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_3\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_1\/q
Path End       : \cheap_pwm_1:up_time_6\/main_4
Capture Clock  : \cheap_pwm_1:up_time_6\/clock_0
Path slack     : 200805p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_1\/q       macrocell21   1250   1250  200784  RISE       1
\cheap_pwm_1:up_time_6\/main_4  macrocell16   2768   4018  200805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_6\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_1\/q
Path End       : \cheap_pwm_1:up_time_5\/main_3
Capture Clock  : \cheap_pwm_1:up_time_5\/clock_0
Path slack     : 200805p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_1\/q       macrocell21   1250   1250  200784  RISE       1
\cheap_pwm_1:up_time_5\/main_3  macrocell17   2768   4018  200805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_5\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_1\/q
Path End       : \cheap_pwm_1:up_time_4\/main_2
Capture Clock  : \cheap_pwm_1:up_time_4\/clock_0
Path slack     : 200805p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_1\/q       macrocell21   1250   1250  200784  RISE       1
\cheap_pwm_1:up_time_4\/main_2  macrocell18   2768   4018  200805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_4\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_1\/q
Path End       : \cheap_pwm_1:up_time_3\/main_1
Capture Clock  : \cheap_pwm_1:up_time_3\/clock_0
Path slack     : 200805p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_1\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_1\/q       macrocell21   1250   1250  200784  RISE       1
\cheap_pwm_1:up_time_3\/main_1  macrocell19   2768   4018  200805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_3\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_0\/q
Path End       : \cheap_pwm_1:up_time_6\/main_5
Capture Clock  : \cheap_pwm_1:up_time_6\/clock_0
Path slack     : 200807p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_0\/q       macrocell22   1250   1250  200795  RISE       1
\cheap_pwm_1:up_time_6\/main_5  macrocell16   2766   4016  200807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_6\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_0\/q
Path End       : \cheap_pwm_1:up_time_5\/main_4
Capture Clock  : \cheap_pwm_1:up_time_5\/clock_0
Path slack     : 200807p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_0\/q       macrocell22   1250   1250  200795  RISE       1
\cheap_pwm_1:up_time_5\/main_4  macrocell17   2766   4016  200807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_5\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_0\/q
Path End       : \cheap_pwm_1:up_time_4\/main_3
Capture Clock  : \cheap_pwm_1:up_time_4\/clock_0
Path slack     : 200807p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_0\/q       macrocell22   1250   1250  200795  RISE       1
\cheap_pwm_1:up_time_4\/main_3  macrocell18   2766   4016  200807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_4\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_0\/q
Path End       : \cheap_pwm_1:up_time_3\/main_2
Capture Clock  : \cheap_pwm_1:up_time_3\/clock_0
Path slack     : 200807p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_0\/q       macrocell22   1250   1250  200795  RISE       1
\cheap_pwm_1:up_time_3\/main_2  macrocell19   2766   4016  200807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_3\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_3\/q
Path End       : \cheap_pwm_1:up_time_6\/main_2
Capture Clock  : \cheap_pwm_1:up_time_6\/clock_0
Path slack     : 200949p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_3\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_3\/q       macrocell19   1250   1250  200949  RISE       1
\cheap_pwm_1:up_time_6\/main_2  macrocell16   2625   3875  200949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_6\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_3\/q
Path End       : \cheap_pwm_1:up_time_5\/main_1
Capture Clock  : \cheap_pwm_1:up_time_5\/clock_0
Path slack     : 200949p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_3\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_3\/q       macrocell19   1250   1250  200949  RISE       1
\cheap_pwm_1:up_time_5\/main_1  macrocell17   2625   3875  200949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_5\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_3\/q
Path End       : \cheap_pwm_1:up_time_4\/main_0
Capture Clock  : \cheap_pwm_1:up_time_4\/clock_0
Path slack     : 200949p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_3\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_3\/q       macrocell19   1250   1250  200949  RISE       1
\cheap_pwm_1:up_time_4\/main_0  macrocell18   2625   3875  200949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_4\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_4\/q
Path End       : \cheap_pwm_1:down_time_6\/main_1
Capture Clock  : \cheap_pwm_1:down_time_6\/clock_0
Path slack     : 200955p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_4\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_4\/q       macrocell25   1250   1250  200955  RISE       1
\cheap_pwm_1:down_time_6\/main_1  macrocell23   2618   3868  200955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_6\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_4\/q
Path End       : \cheap_pwm_1:down_time_5\/main_0
Capture Clock  : \cheap_pwm_1:down_time_5\/clock_0
Path slack     : 200955p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_4\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_4\/q       macrocell25   1250   1250  200955  RISE       1
\cheap_pwm_1:down_time_5\/main_0  macrocell24   2618   3868  200955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_5\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_1\/q
Path End       : \cheap_pwm_1:period_counter_4\/main_2
Capture Clock  : \cheap_pwm_1:period_counter_4\/clock_0
Path slack     : 200969p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_1\/q       macrocell14   1250   1250  195332  RISE       1
\cheap_pwm_1:period_counter_4\/main_2  macrocell11   2604   3854  200969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_4\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_1\/q
Path End       : \cheap_pwm_1:period_counter_3\/main_1
Capture Clock  : \cheap_pwm_1:period_counter_3\/clock_0
Path slack     : 200969p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_1\/q       macrocell14   1250   1250  195332  RISE       1
\cheap_pwm_1:period_counter_3\/main_1  macrocell12   2604   3854  200969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_3\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_1\/q
Path End       : \cheap_pwm_1:period_counter_2\/main_0
Capture Clock  : \cheap_pwm_1:period_counter_2\/clock_0
Path slack     : 200971p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_1\/q       macrocell14   1250   1250  195332  RISE       1
\cheap_pwm_1:period_counter_2\/main_0  macrocell13   2602   3852  200971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_2\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_0\/q
Path End       : \cheap_pwm_1:period_counter_4\/main_3
Capture Clock  : \cheap_pwm_1:period_counter_4\/clock_0
Path slack     : 200975p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_0\/q       macrocell15   1250   1250  195339  RISE       1
\cheap_pwm_1:period_counter_4\/main_3  macrocell11   2599   3849  200975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_4\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_0\/q
Path End       : \cheap_pwm_1:period_counter_3\/main_2
Capture Clock  : \cheap_pwm_1:period_counter_3\/clock_0
Path slack     : 200975p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_0\/q       macrocell15   1250   1250  195339  RISE       1
\cheap_pwm_1:period_counter_3\/main_2  macrocell12   2599   3849  200975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_3\/clock_0                     macrocell12         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_0\/q
Path End       : \cheap_pwm_1:period_counter_1\/main_0
Capture Clock  : \cheap_pwm_1:period_counter_1\/clock_0
Path slack     : 200975p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_0\/q       macrocell15   1250   1250  195339  RISE       1
\cheap_pwm_1:period_counter_1\/main_0  macrocell14   2599   3849  200975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_1\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_0\/q
Path End       : \cheap_pwm_1:period_counter_2\/main_1
Capture Clock  : \cheap_pwm_1:period_counter_2\/clock_0
Path slack     : 200976p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_0\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_0\/q       macrocell15   1250   1250  195339  RISE       1
\cheap_pwm_1:period_counter_2\/main_1  macrocell13   2597   3847  200976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_2\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_3\/q
Path End       : \cheap_pwm_1:down_time_6\/main_2
Capture Clock  : \cheap_pwm_1:down_time_6\/clock_0
Path slack     : 200980p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_3\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_3\/q       macrocell26   1250   1250  200980  RISE       1
\cheap_pwm_1:down_time_6\/main_2  macrocell23   2593   3843  200980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_6\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_3\/q
Path End       : \cheap_pwm_1:down_time_5\/main_1
Capture Clock  : \cheap_pwm_1:down_time_5\/clock_0
Path slack     : 200980p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_3\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_3\/q       macrocell26   1250   1250  200980  RISE       1
\cheap_pwm_1:down_time_5\/main_1  macrocell24   2593   3843  200980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_5\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:down_time_3\/q
Path End       : \cheap_pwm_1:down_time_4\/main_0
Capture Clock  : \cheap_pwm_1:down_time_4\/clock_0
Path slack     : 200980p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_3\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:down_time_3\/q       macrocell26   1250   1250  200980  RISE       1
\cheap_pwm_1:down_time_4\/main_0  macrocell25   2593   3843  200980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:down_time_4\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:period_counter_4\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 201267p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:period_counter_4\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:period_counter_4\/q  macrocell11   1250   1250  201267  RISE       1
Net_4/main_0                      macrocell30   2306   3556  201267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_4\/q
Path End       : \cheap_pwm_1:up_time_6\/main_1
Capture Clock  : \cheap_pwm_1:up_time_6\/clock_0
Path slack     : 201274p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_4\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_4\/q       macrocell18   1250   1250  201274  RISE       1
\cheap_pwm_1:up_time_6\/main_1  macrocell16   2299   3549  201274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_6\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_4\/q
Path End       : \cheap_pwm_1:up_time_5\/main_0
Capture Clock  : \cheap_pwm_1:up_time_5\/clock_0
Path slack     : 201274p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_4\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_4\/q       macrocell18   1250   1250  201274  RISE       1
\cheap_pwm_1:up_time_5\/main_0  macrocell17   2299   3549  201274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_5\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_5\/q
Path End       : \cheap_pwm_1:up_time_6\/main_0
Capture Clock  : \cheap_pwm_1:up_time_6\/clock_0
Path slack     : 201280p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_5\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_5\/q       macrocell17   1250   1250  201280  RISE       1
\cheap_pwm_1:up_time_6\/main_0  macrocell16   2293   3543  201280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_6\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_2\/q
Path End       : \cheap_pwm_1:up_time_6\/main_3
Capture Clock  : \cheap_pwm_1:up_time_6\/clock_0
Path slack     : 201284p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_2\/q       macrocell20   1250   1250  201284  RISE       1
\cheap_pwm_1:up_time_6\/main_3  macrocell16   2289   3539  201284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_6\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_2\/q
Path End       : \cheap_pwm_1:up_time_5\/main_2
Capture Clock  : \cheap_pwm_1:up_time_5\/clock_0
Path slack     : 201284p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_2\/q       macrocell20   1250   1250  201284  RISE       1
\cheap_pwm_1:up_time_5\/main_2  macrocell17   2289   3539  201284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_5\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_2\/q
Path End       : \cheap_pwm_1:up_time_4\/main_1
Capture Clock  : \cheap_pwm_1:up_time_4\/clock_0
Path slack     : 201284p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_2\/q       macrocell20   1250   1250  201284  RISE       1
\cheap_pwm_1:up_time_4\/main_1  macrocell18   2289   3539  201284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_4\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \cheap_pwm_1:up_time_2\/q
Path End       : \cheap_pwm_1:up_time_3\/main_0
Capture Clock  : \cheap_pwm_1:up_time_3\/clock_0
Path slack     : 201284p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   208333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 204823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_2\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\cheap_pwm_1:up_time_2\/q       macrocell20   1250   1250  201284  RISE       1
\cheap_pwm_1:up_time_3\/main_0  macrocell19   2289   3539  201284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\cheap_pwm_1:up_time_3\/clock_0                            macrocell19         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

