0.7
2020.2
Apr 18 2022
16:05:34
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.srcs/sim_1/new/circuit_tb.vhd,1665594458,vhdl,,,,circuit_tb,,,,,,,,
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.srcs/sources_1/imports/Handed out files/memIN2.vhd,1665590014,vhdl,,,,memin,,,,,,,,
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.srcs/sources_1/imports/Handed out files/memOUT.vhd,1665590055,vhdl,,,,memout,,,,,,,,
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.srcs/sources_1/new/circuit.vhd,1665592343,vhdl,,,,circuit,,,,,,,,
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.srcs/sources_1/new/control.vhd,1665594327,vhdl,,,,control,,,,,,,,
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_2_gr_13/Lab2/Lab2.srcs/sources_1/new/datapath.vhd,1665593124,vhdl,,,,datapath,,,,,,,,
