// Seed: 915049345
module module_0 (
    input wand id_0,
    input wor id_1,
    output supply0 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    output wand id_6,
    output tri1 id_7
);
  reg
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  always @(*) id_15 <= #id_25 1;
endmodule
module module_1 (
    output wand id_0
    , id_15,
    input uwire id_1,
    input tri1 id_2,
    input wand id_3,
    output wor id_4,
    output tri1 id_5,
    output supply1 id_6,
    output logic id_7,
    input tri1 id_8,
    input wire id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri id_12,
    output wor id_13
);
  initial begin
    id_7 = #((1)) 1;
  end
  module_0(
      id_8, id_11, id_4, id_4, id_4, id_2, id_0, id_4
  );
endmodule
