============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  01:10:50 pm
  Module:                 INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                       Type          Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)              launch                                          0 R 
reg_line_in_reg[3][4]/CP                                          0             0 R 
reg_line_in_reg[3][4]/Q         HS65_LS_DFPRQX27       15 82.9  122  +241     241 F 
gen_filter[1].U_S0/e3[4] 
  csa_tree_U_S20_add_18_10_groupi/in_0[4] 
    g492/S0                                                            +0     241   
    g492/Z                      HS65_LS_MUX21X18        3 25.6   48  +147     388 F 
    g469/B                                                             +0     388   
    g469/Z                      HS65_LS_NOR2X38         3 19.7   39   +42     430 R 
    g461/A                                                             +0     430   
    g461/Z                      HS65_LS_IVX18           1  7.3   18   +28     457 F 
    g458/B                                                             +0     457   
    g458/Z                      HS65_LS_NAND2X14        1  7.7   30   +21     479 R 
    g440/B                                                             +0     479   
    g440/Z                      HS65_LS_XOR2X18         3 23.6   45   +94     573 F 
  csa_tree_U_S20_add_18_10_groupi/out_0[4] 
  addinc_U_S22_add_18_16/A[4] 
    g523/A                                                             +0     573   
    g523/Z                      HS65_LS_NOR2X25         2 13.5   45   +46     618 R 
    g515/A                                                             +0     619   
    g515/Z                      HS65_LS_IVX18           1 10.0   23   +33     651 F 
    g502/B                                                             +0     652   
    g502/Z                      HS65_LS_NAND2X21        1  9.2   30   +22     673 R 
    g491/B                                                             +0     673   
    g491/Z                      HS65_LSS_XNOR2X12       3 13.8   66   +74     747 R 
  addinc_U_S22_add_18_16/Z[4] 
  csa_tree_U_s23_add_18_10_groupi/in_0[4] 
    g1157/B                                                            +0     747   
    g1157/Z                     HS65_LSS_XOR2X6         1  6.2   78  +105     852 R 
    g1127/C                                                            +0     852   
    g1127/Z                     HS65_LS_XOR3X9          1  4.9   38  +167    1019 F 
    g3/P                                                               +0    1019   
    g3/Z                        HS65_LS_PAO2X18         1  7.1   27   +81    1100 F 
    g1174/A                                                            +0    1100   
    g1174/Z                     HS65_LS_PAOI2X6         2 12.1  108   +82    1182 R 
    g288/B                                                             +0    1182   
    g288/Z                      HS65_LS_OAI12X12        2 14.6   60   +77    1259 F 
    g287/B                                                             +0    1259   
    g287/Z                      HS65_LS_NAND2AX21       1 12.3   30   +38    1297 R 
    g285/B                                                             +0    1297   
    g285/Z                      HS65_LS_NAND2AX29       1 15.6   29   +32    1329 F 
    g284/A0                                                            +0    1330   
    g284/CO                     HS65_LS_FA1X27          1 15.6   34   +99    1429 F 
    g283/A0                                                            +0    1429   
    g283/CO                     HS65_LS_FA1X27          1 15.6   34  +101    1530 F 
    g282/A0                                                            +0    1530   
    g282/CO                     HS65_LS_FA1X27          1 15.6   34  +101    1632 F 
    g281/A0                                                            +0    1632   
    g281/CO                     HS65_LS_FA1X27          1 15.6   34  +102    1734 F 
    g280/A0                                                            +0    1734   
    g280/CO                     HS65_LS_FA1X27          1 12.8   31   +99    1833 F 
    g279/CI                                                            +0    1833   
    g279/CO                     HS65_LS_FA1X27          1 15.6   34   +97    1930 F 
    g278/A0                                                            +0    1930   
    g278/CO                     HS65_LS_FA1X27          1  9.2   30   +95    2025 F 
    g277/A                                                             +0    2025   
    g277/Z                      HS65_LSS_XNOR2X12       1  3.8   34   +64    2089 F 
  csa_tree_U_s23_add_18_10_groupi/out_0[15] 
gen_filter[1].U_S0/f3[9] 
reg_out_inter_reg[5][9]/D  <<<  HS65_LS_DFPRQX4                        +0    2090   
reg_out_inter_reg[5][9]/CP      setup                             0  +110    2200 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)              capture                                      2300 R 
                                adjustments                          -100    2200   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : reg_line_in_reg[3][4]/CP
End-point    : reg_out_inter_reg[5][9]/D
