<Qucs Library 2.1.0 "IHP_PDK_nonlinear_components">

<Component dantenna>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
</Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_dantenna Pcathode Panode w="0.78u" l="0.78u"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_dantenna  gnd Pcathode Panode w=0.78u l=0.78u
XD1 Pcathode Panode dantenna w={w} l={l}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Line 0 20 20 -20 #ff0000 3 1>
    <Line -20 0 20 20 #ff0000 3 1>
    <Line -20 0 40 0 #ff0000 3 1>
    <Line 0 20 0 20 #000080 2 1>
    <Line 0 -20 0 20 #000080 2 1>
    <Line -20 20 40 0 #ff0000 3 1>
    <.PortSym 0 -20 1 0>
    <.PortSym 0 40 2 0>
    <.ID 40 -16 dantenna "1=w=0.78u==" "1=l=0.78u==">
  </Symbol>
</Component>

<Component dpantenna>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_dpantenna Pcathode Panode w="0.78u" l="0.78u"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_dpantenna  gnd Pcathode Panode w=0.78u l=0.78u
XD2 Pcathode Panode dpantenna w={w} l={l}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Line 0 20 20 -20 #ff0000 3 1>
    <Line -20 0 20 20 #ff0000 3 1>
    <Line -20 0 40 0 #ff0000 3 1>
    <Line 0 20 0 20 #000080 2 1>
    <Line 0 -20 0 20 #000080 2 1>
    <Line -20 20 40 0 #ff0000 3 1>
    <.PortSym 0 -20 1 0>
    <.PortSym 0 40 2 0>
    <.ID 40 -16 dpantenna "1=w=0.78u==" "1=l=0.78u==">
  </Symbol>
</Component>

<Component sg13_lv_nmos>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_sg13_lv_nmos d g s b w="0.35u" l="0.34u" ng="1" m="1" as="0" ad="0" pd="0" ps="0" trise="0" z1="0.346e-6" z2="0.38e-6" wmin="0.15e-6" rfmode="0" pre_layout="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_sg13_lv_nmos  gnd d g s b w=0.35u l=0.34u ng=1 m=1 as=0 ad=0 pd=0 ps=0 trise=0 z1=0.346e-6 z2=0.38e-6 wmin=0.15e-6 rfmode=0 pre_layout=1 mlist=1
X1 d g s b  sg13_lv_nmos w={w} l={l} ng={ng} m={m} as={as} ad={ad} pd={pd} 
+ ps={ps} trise={trise} z1={z1} z2={z2} wmin={wmin} rfmode={rfmode} pre_layout={pre_layout} 
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Line -30 -20 0 40 #ff0000 3 1>
    <Line -20 -30 0 60 #ff0000 3 1>
    <Line 10 0 -30 0 #ff0000 3 1>
    <Line 0 25 0 35 #ff0000 3 1>
    <Line 0 -25 -20 0 #ff0000 3 1>
    <Line 0 25 -20 0 #ff0000 3 1>
    <Line -10 50 20 -10 #ff0000 3 1>
    <Line 0 -25 0 -25 #ff0000 3 1>
    <.PortSym 0 -50 1 0>
    <.PortSym 10 0 4 180>
    <.PortSym 0 60 3 0>
    <Line -30 0 -20 0 #ff0000 3 1>
    <.PortSym -50 0 2 0>
    <Line -20 0 10 -10 #ff0000 3 1>
    <Line -10 10 -10 -10 #ff0000 3 1>
    <.ID 55 -121 sg13_lv_nmos "1=w=0.35u==" "1=l=0.34u==" "1=ng=1==" "1=m=1==" "0=as=0==" "0=ad=0==" "0=pd=0==" "0=ps=0==" "0=trise=0==" "0=z1=0.346e-6==" "0=z2=0.38e-6==" "0=wmin=0.15e-6==" "0=rfmode=0==" "0=pre_layout=1==">
  </Symbol>
</Component>


<Component sg13_hv_nmos>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_sg13_hv_nmos d g s b w="1.0u" l="0.45u" ng="1" m="1" as="0" ad="0" pd="0" ps="0" trise="0" z1="0.346e-6" z2="0.38e-6" wmin="0.15e-6" rfmode="0" pre_layout="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_sg13_hv_nmos  gnd d g s b w=0.35u l=0.34u ng=1 m=1 as=0 ad=0 pd=0 ps=0 trise=0 z1=0.346e-6 z2=0.38e-6 wmin=0.15e-6 rfmode=0 pre_layout=1 mlist=1
X1 d g s b  sg13_hv_nmos w={w} l={l} ng={ng} m={m} as={as} ad={ad} pd={pd} 
+ ps={ps} trise={trise} z1={z1} z2={z2} wmin={wmin} rfmode={rfmode} pre_layout={pre_layout} 
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Line -30 -20 0 40 #ff0000 3 1>
    <Line -20 -30 0 60 #ff0000 3 1>
    <Line 10 0 -30 0 #ff0000 3 1>
    <Line 0 25 0 35 #ff0000 3 1>
    <Line 0 -25 -20 0 #ff0000 3 1>
    <Line 0 25 -20 0 #ff0000 3 1>
    <Line -10 50 20 -10 #ff0000 3 1>
    <Line 0 -25 0 -25 #ff0000 3 1>
    <.PortSym 0 -50 1 0>
    <.PortSym 10 0 4 180>
    <.PortSym 0 60 3 0>
    <Line -30 0 -20 0 #ff0000 3 1>
    <.PortSym -50 0 2 0>
    <Line -20 0 10 -10 #ff0000 3 1>
    <Line -10 10 -10 -10 #ff0000 3 1>
    <.ID 55 -121 sg13_hv_nmos "1=w=1.0u==" "1=l=0.45u==" "1=ng=1==" "1=m=1==" "0=as=0==" "0=ad=0==" "0=pd=0==" "0=ps=0==" "0=trise=0==" "0=z1=0.346e-6==" "0=z2=0.38e-6==" "0=wmin=0.15e-6==" "0=rfmode=0==" "0=pre_layout=1==">
  </Symbol>
</Component>


<Component sg13_lv_pmos>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_sg13_lv_pmos d g s b w="0.35u" l="0.34u" ng="1" m="1" as="0" ad="0" pd="0" ps="0" trise="0" z1="0.346e-6" z2="0.38e-6" wmin="0.15e-6" rfmode="0" pre_layout="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_sg13_lv_pmos  gnd d g s b w=0.35u l=0.34u ng=1 m=1 as=0 ad=0 pd=0 ps=0 trise=0 z1=0.346e-6 z2=0.38e-6 wmin=0.15e-6 rfmode=0 pre_layout=1 
X1 d g s b  sg13_lv_pmos w={w} l={l} ng={ng} m={1} as={as} ad={ad} pd={pd} 
+ ps={ps} trise={trise} z1={z1} z2={z2} wmin={wmin} rfmode={rfmode} pre_layout={pre_layout}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Line -30 -20 0 40 #ff0000 3 1>
    <Line -20 -30 0 60 #ff0000 3 1>
    <Line 10 0 -30 0 #ff0000 3 1>
    <Line 0 25 0 35 #ff0000 3 1>
    <Line 0 -25 -20 0 #ff0000 3 1>
    <Line 0 25 -20 0 #ff0000 3 1>
    <Line -10 50 20 -10 #ff0000 3 1>
    <Line 0 -25 0 -25 #ff0000 3 1>
    <.PortSym 0 -50 1 0>
    <.PortSym 10 0 4 180>
    <.PortSym 0 60 3 0>
    <Line -30 0 -20 0 #ff0000 3 1>
    <.PortSym -50 0 2 0>
    <Line 0 0 -10 -10 #ff0000 3 1>
    <Line -10 10 10 -10 #ff0000 3 1>
    <.ID 45 -101 sg13_lv_pmos "1=w=0.35u==" "1=l=0.34u==" "0=ng=1==" "1=m=1==" "0=as=0==" "0=ad=0==" "0=pd=0==" "0=ps=0==" "0=trise=0==" "0=z1=0.346e-6==" "0=z2=0.38e-6==" "0=wmin=0.15e-6==" "0=rfmode=0==" "0=pre_layout=1==">
</Symbol>
</Component>

<Component sg13_hv_pmos>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_sg13_hv_pmos d g s b w="1.0u" l="0.45u" ng="1" m="1" as="0" ad="0" pd="0" ps="0" trise="0" z1="0.346e-6" z2="0.38e-6" wmin="0.15e-6" rfmode="0" pre_layout="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_sg13_hv_pmos  gnd d g s b w=0.35u l=0.34u ng=1 m=1 as=0 ad=0 pd=0 ps=0 trise=0 z1=0.346e-6 z2=0.38e-6 wmin=0.15e-6 rfmode=0 pre_layout=1 
X1 d g s b  sg13_hv_pmos w={w} l={l} ng={ng} m={m} as={as} ad={ad} pd={pd} 
+ ps={ps} trise={trise} z1={z1} z2={z2} wmin={wmin} rfmode={rfmode} pre_layout={pre_layout}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Line -30 -20 0 40 #ff0000 3 1>
    <Line -20 -30 0 60 #ff0000 3 1>
    <Line 10 0 -30 0 #ff0000 3 1>
    <Line 0 25 0 35 #ff0000 3 1>
    <Line 0 -25 -20 0 #ff0000 3 1>
    <Line 0 25 -20 0 #ff0000 3 1>
    <Line -10 50 20 -10 #ff0000 3 1>
    <Line 0 -25 0 -25 #ff0000 3 1>
    <.PortSym 0 -50 1 0>
    <.PortSym 10 0 4 180>
    <.PortSym 0 60 3 0>
    <Line -30 0 -20 0 #ff0000 3 1>
    <.PortSym -50 0 2 0>
    <Line 0 0 -10 -10 #ff0000 3 1>
    <Line -10 10 10 -10 #ff0000 3 1>
    <.ID 45 -101 sg13_hv_pmos "1=w=1.0u==" "1=l=0.45u==" "0=ng=1==" "1=m=1==" "0=as=0==" "0=ad=0==" "0=pd=0==" "0=ps=0==" "0=trise=0==" "0=z1=0.346e-6==" "0=z2=0.38e-6==" "0=wmin=0.15e-6==" "0=rfmode=0==" "0=pre_layout=1==">
  </Symbol>
</Component>

<Component npn13G2>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_npn13G2 c b e bn Nx="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_npn13G2  gnd c b e bn Nx=1  
X1 c b e bn npn13G2 Nx={Nx} 
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 0 20 0 30 #ff0000 4 1>
  <Line 0 -50 0 30 #ff0000 4 1>
  <Line 0 -20 -10 10 #ff0000 4 1>
  <Line -10 -20 0 40 #ff0000 4 1>
  <Line -10 10 10 10 #ff0000 4 1>
  <Line -10 0 -20 0 #ff0000 4 1>
  <Line 10 0 -10 0 #ff0000 4 1>
  <.PortSym 10 0 4 180>
  <Arrow -10 10 10 10 6 3 #ff0000 3 1 1>
  <.PortSym 0 50 3 0>
  <.PortSym -30 0 2 0>
  <.PortSym 0 -50 1 0>
  <.ID 10 64 npn13G2 "1=Nx=1">
  </Symbol>
</Component>

<Component npn13G2l>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_npn13G2l c b e bn Nx="1" El="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_npn13G2l  gnd c b e bn Nx=1 El=1 
X1 c b e bn npn13G2l Nx={Nx} El={El} 
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 0 20 0 30 #ff0000 4 1>
  <Line 0 -50 0 30 #ff0000 4 1>
  <Line 0 -20 -10 10 #ff0000 4 1>
  <Line -10 -20 0 40 #ff0000 4 1>
  <Line -10 10 10 10 #ff0000 4 1>
  <Line -10 0 -20 0 #ff0000 4 1>
  <Line 10 0 -10 0 #ff0000 4 1>
  <.PortSym 10 0 4 180>
  <Arrow -10 10 10 10 6 3 #ff0000 3 1 1>
  <.PortSym 0 50 3 0>
  <.PortSym -30 0 2 0>
  <.PortSym 0 -50 1 0>
  <.ID 10 64 npn13G2l "1=Nx=1" "1=El=1">
  </Symbol>
</Component>


<Component npn13G2v>
  <Description>
Author: Mike Brinson, Feb 2024
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_nonlinear_components_npn13G2v c b e bn Nx="1" 
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_nonlinear_components_npn13G2v  gnd c b e bn Nx=1  
X1 c b e bn npn13G2v Nx={Nx} 
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
  <Line 0 20 0 30 #ff0000 4 1>
  <Line 0 -50 0 30 #ff0000 4 1>
  <Line 0 -20 -10 10 #ff0000 4 1>
  <Line -10 -20 0 40 #ff0000 4 1>
  <Line -10 10 10 10 #ff0000 4 1>
  <Line -10 0 -20 0 #ff0000 4 1>
  <Line 10 0 -10 0 #ff0000 4 1>
  <.PortSym 10 0 4 180>
  <Arrow -10 10 10 10 6 3 #ff0000 3 1 1>
  <.PortSym 0 50 3 0>
  <.PortSym -30 0 2 0>
  <.PortSym 0 -50 1 0>
  <.ID 10 64 npn13G2v "1=Nx=1">
  </Symbol>
</Component>

