
AVRASM ver. 2.1.30  D:\university\7term\micro_graderi\project\adc\4\codeVisionAdc\Debug\List\analog_comparetor.asm Wed Jan 23 00:34:27 2019

D:\university\7term\micro_graderi\project\adc\4\codeVisionAdc\Debug\List\analog_comparetor.asm(1088): warning: Register r4 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\adc\4\codeVisionAdc\Debug\List\analog_comparetor.asm(1089): warning: Register r5 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\adc\4\codeVisionAdc\Debug\List\analog_comparetor.asm(1090): warning: Register r6 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\adc\4\codeVisionAdc\Debug\List\analog_comparetor.asm(1091): warning: Register r7 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\adc\4\codeVisionAdc\Debug\List\analog_comparetor.asm(1092): warning: Register r8 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\adc\4\codeVisionAdc\Debug\List\analog_comparetor.asm(1093): warning: Register r9 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\adc\4\codeVisionAdc\Debug\List\analog_comparetor.asm(1094): warning: Register r10 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\adc\4\codeVisionAdc\Debug\List\analog_comparetor.asm(1095): warning: Register r11 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\adc\4\codeVisionAdc\Debug\List\analog_comparetor.asm(1096): warning: Register r12 already defined by the .DEF directive
D:\university\7term\micro_graderi\project\adc\4\codeVisionAdc\Debug\List\analog_comparetor.asm(1097): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _temp1=R4
                 	.DEF _temp1_msb=R5
                 	.DEF _temp2=R6
                 	.DEF _temp2_msb=R7
                 	.DEF _flag=R8
                 	.DEF _flag_msb=R9
                 	.DEF _thous=R10
                 	.DEF _thous_msb=R11
                 	.DEF _second=R12
                 	.DEF _second_msb=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 004d 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 008b 	JMP  _timer0_comp_isr
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 00bb 	JMP  _ana_comp_isr
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000033 0000
000034 0000      	.DB  0x0,0x0,0x0,0x0
000035 0000      	.DB  0x0,0x0
                 
                 _0x0:
000036 3174
000037 253d
000038 2064
000039 3274      	.DB  0x74,0x31,0x3D,0x25,0x64,0x20,0x74,0x32
00003a 203d
00003b 6425
00003c 200a
00003d 3d73      	.DB  0x3D,0x20,0x25,0x64,0xA,0x20,0x73,0x3D
00003e 6425
00003f 6620
000040 616c
000041 3d67      	.DB  0x25,0x64,0x20,0x66,0x6C,0x61,0x67,0x3D
000042 6425
000043 2020
D:\university\7term\micro_graderi\project\adc\4\codeVisionAdc\Debug\List\analog_comparetor.asm(1143): warning: .cseg .db misalignment - padding zero byte
000044 0000      	.DB  0x25,0x64,0x20,0x20,0x0
                 _0x2000003:
000045 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000046 0006      	.DW  0x06
000047 0004      	.DW  0x04
000048 0066      	.DW  __REG_VARS*2
                 
000049 0002      	.DW  0x02
00004a 0260      	.DW  __base_y_G100
00004b 008a      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00004c 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00004d 94f8      	CLI
00004e 27ee      	CLR  R30
00004f bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000050 e0f1      	LDI  R31,1
000051 bffb      	OUT  GICR,R31
000052 bfeb      	OUT  GICR,R30
000053 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000054 e08d      	LDI  R24,(14-2)+1
000055 e0a2      	LDI  R26,2
000056 27bb      	CLR  R27
                 __CLEAR_REG:
000057 93ed      	ST   X+,R30
000058 958a      	DEC  R24
000059 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00005a e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00005b e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00005c e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00005d 93ed      	ST   X+,R30
00005e 9701      	SBIW R24,1
00005f f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000060 e8ec      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000061 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000062 9185      	LPM  R24,Z+
000063 9195      	LPM  R25,Z+
000064 9700      	SBIW R24,0
000065 f061      	BREQ __GLOBAL_INI_END
000066 91a5      	LPM  R26,Z+
000067 91b5      	LPM  R27,Z+
000068 9005      	LPM  R0,Z+
000069 9015      	LPM  R1,Z+
00006a 01bf      	MOVW R22,R30
00006b 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00006c 9005      	LPM  R0,Z+
00006d 920d      	ST   X+,R0
00006e 9701      	SBIW R24,1
00006f f7e1      	BRNE __GLOBAL_INI_LOOP
000070 01fb      	MOVW R30,R22
000071 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000072 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000073 bfed      	OUT  SPL,R30
000074 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000075 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000076 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000077 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000078 940c 00e9 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 1/22/2019
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;#include <stdio.h>
                 ;// Declare your global variables here
                 ;unsigned int read_adc(unsigned char adc_input);
                 ;int temp1=0;
                 ;int temp2=0;
                 ;int flag=0;
                 ;// Timer 0 output compare interrupt service routine
                 ;void read_two_temperature(){
                 ; 0000 0025 void read_two_temperature(){
                 
                 	.CSEG
                 _read_two_temperature:
                 ; .FSTART _read_two_temperature
                 ; 0000 0026 
                 ; 0000 0027          temp1=read_adc(0);
00007a e0a0      	LDI  R26,LOW(0)
00007b d060      	RCALL _read_adc
00007c 012f      	MOVW R4,R30
                 ; 0000 0028          temp1=(((temp1*1.5)/1023.0)*150)/1.5;
00007d 940e 03a0 	CALL SUBOPT_0x0
00007f 012f      	MOVW R4,R30
                 ; 0000 0029          delay_ms(200);
000080 eca8      	LDI  R26,LOW(200)
000081 e0b0      	LDI  R27,0
000082 940e 0402 	CALL _delay_ms
                 ; 0000 002A          temp2=read_adc(3);
000084 e0a3      	LDI  R26,LOW(3)
000085 d056      	RCALL _read_adc
000086 013f      	MOVW R6,R30
                 ; 0000 002B          temp2=(((temp2*1.5)/1023.0)*150)/1.5;
000087 940e 03a0 	CALL SUBOPT_0x0
000089 013f      	MOVW R6,R30
                 ; 0000 002C }
00008a 9508      	RET
                 ; .FEND
                 ;int thous,second;
                 ;interrupt [TIM0_COMP] void timer0_comp_isr(void)
                 ; 0000 002F {
                 _timer0_comp_isr:
                 ; .FSTART _timer0_comp_isr
00008b 920a      	ST   -Y,R0
00008c 921a      	ST   -Y,R1
00008d 92fa      	ST   -Y,R15
00008e 936a      	ST   -Y,R22
00008f 937a      	ST   -Y,R23
000090 938a      	ST   -Y,R24
000091 939a      	ST   -Y,R25
000092 93aa      	ST   -Y,R26
000093 93ba      	ST   -Y,R27
000094 93ea      	ST   -Y,R30
000095 93fa      	ST   -Y,R31
000096 b7ef      	IN   R30,SREG
000097 93ea      	ST   -Y,R30
                 ; 0000 0030 // Place your code here
                 ; 0000 0031               thous++;
000098 01f5      	MOVW R30,R10
000099 9631      	ADIW R30,1
00009a 015f      	MOVW R10,R30
                 ; 0000 0032           if(thous==1000){
00009b eee8      	LDI  R30,LOW(1000)
00009c e0f3      	LDI  R31,HIGH(1000)
00009d 15ea      	CP   R30,R10
00009e 05fb      	CPC  R31,R11
00009f f469      	BRNE _0x3
                 ; 0000 0033                 thous=0;
0000a0 24aa      	CLR  R10
0000a1 24bb      	CLR  R11
                 ; 0000 0034                 second++;
0000a2 01f6      	MOVW R30,R12
0000a3 9631      	ADIW R30,1
0000a4 016f      	MOVW R12,R30
                 ; 0000 0035                 if(second==5){
0000a5 e0e5      	LDI  R30,LOW(5)
0000a6 e0f0      	LDI  R31,HIGH(5)
0000a7 15ec      	CP   R30,R12
0000a8 05fd      	CPC  R31,R13
0000a9 f419      	BRNE _0x4
                 ; 0000 0036                    read_two_temperature();
0000aa dfcf      	RCALL _read_two_temperature
                 ; 0000 0037                    second=0;
0000ab 24cc      	CLR  R12
0000ac 24dd      	CLR  R13
                 ; 0000 0038                 }
                 ; 0000 0039           }
                 _0x4:
                 ; 0000 003A }
                 _0x3:
0000ad 91e9      	LD   R30,Y+
0000ae bfef      	OUT  SREG,R30
0000af 91f9      	LD   R31,Y+
0000b0 91e9      	LD   R30,Y+
0000b1 91b9      	LD   R27,Y+
0000b2 91a9      	LD   R26,Y+
0000b3 9199      	LD   R25,Y+
0000b4 9189      	LD   R24,Y+
0000b5 9179      	LD   R23,Y+
0000b6 9169      	LD   R22,Y+
0000b7 90f9      	LD   R15,Y+
0000b8 9019      	LD   R1,Y+
0000b9 9009      	LD   R0,Y+
0000ba 9518      	RETI
                 ; .FEND
                 ;
                 ;// Analog Comparator interrupt service routine
                 ;interrupt [ANA_COMP] void ana_comp_isr(void)
                 ; 0000 003E {
                 _ana_comp_isr:
                 ; .FSTART _ana_comp_isr
0000bb 920a      	ST   -Y,R0
0000bc 93ea      	ST   -Y,R30
0000bd 93fa      	ST   -Y,R31
0000be b7ef      	IN   R30,SREG
0000bf 93ea      	ST   -Y,R30
                 ; 0000 003F // Place your code here
                 ; 0000 0040 PORTD.7=1;
0000c0 9a97      	SBI  0x12,7
                 ; 0000 0041    if(flag==0){
0000c1 2c08      	MOV  R0,R8
0000c2 2809      	OR   R0,R9
0000c3 f451      	BRNE _0x7
                 ; 0000 0042     flag=1;
0000c4 e0e1      	LDI  R30,LOW(1)
0000c5 e0f0      	LDI  R31,HIGH(1)
0000c6 014f      	MOVW R8,R30
                 ; 0000 0043     thous=0;
0000c7 24aa      	CLR  R10
0000c8 24bb      	CLR  R11
                 ; 0000 0044     second=0;
0000c9 24cc      	CLR  R12
0000ca 24dd      	CLR  R13
                 ; 0000 0045     TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (1<<WGM01) | (0<<CS02) | (1<<CS01) | (1<<CS00);
0000cb e0eb      	LDI  R30,LOW(11)
0000cc bfe3      	OUT  0x33,R30
                 ; 0000 0046 
                 ; 0000 0047    }else{
0000cd c008      	RJMP _0x8
                 _0x7:
                 ; 0000 0048    TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (1<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000ce e0e8      	LDI  R30,LOW(8)
0000cf bfe3      	OUT  0x33,R30
                 ; 0000 0049     flag=0;
0000d0 2488      	CLR  R8
0000d1 2499      	CLR  R9
                 ; 0000 004A     thous=0;
0000d2 24aa      	CLR  R10
0000d3 24bb      	CLR  R11
                 ; 0000 004B     second=0;
0000d4 24cc      	CLR  R12
0000d5 24dd      	CLR  R13
                 ; 0000 004C    }
                 _0x8:
                 ; 0000 004D }
0000d6 91e9      	LD   R30,Y+
0000d7 bfef      	OUT  SREG,R30
0000d8 91f9      	LD   R31,Y+
0000d9 91e9      	LD   R30,Y+
0000da 9009      	LD   R0,Y+
0000db 9518      	RETI
                 ; .FEND
                 ;
                 ;// Voltage Reference: AREF pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0054 {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 0055 ADMUX=adc_input | ADC_VREF_TYPE;
0000dc 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
0000dd 81e8      	LD   R30,Y
0000de b9e7      	OUT  0x7,R30
                 ; 0000 0056 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0057 delay_us(10);
                +
0000df e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0000e0 958a     +DEC R24
0000e1 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0000 0058 // Start the AD conversion
                 ; 0000 0059 ADCSRA|=(1<<ADSC);
0000e2 9a36      	SBI  0x6,6
                 ; 0000 005A // Wait for the AD conversion to complete
                 ; 0000 005B while ((ADCSRA & (1<<ADIF))==0);
                 _0x9:
0000e3 9b34      	SBIS 0x6,4
0000e4 cffe      	RJMP _0x9
                 ; 0000 005C ADCSRA|=(1<<ADIF);
0000e5 9a34      	SBI  0x6,4
                 ; 0000 005D return ADCW;
0000e6 b1e4      	IN   R30,0x4
0000e7 b1f5      	IN   R31,0x4+1
0000e8 c0f4      	RJMP _0x2080002
                 ; 0000 005E }
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0061 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0062 char lcd_show[32];
                 ; 0000 0063 // Declare your local variables here
                 ; 0000 0064 
                 ; 0000 0065 // Input/Output Ports initialization
                 ; 0000 0066 // Port A initialization
                 ; 0000 0067 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0068 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000e9 97a0      	SBIW R28,32
                 ;	lcd_show -> Y+0
0000ea e0e0      	LDI  R30,LOW(0)
0000eb bbea      	OUT  0x1A,R30
                 ; 0000 0069 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 006A PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000ec bbeb      	OUT  0x1B,R30
                 ; 0000 006B 
                 ; 0000 006C // Port B initialization
                 ; 0000 006D // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 006E DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000ed bbe7      	OUT  0x17,R30
                 ; 0000 006F // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0070 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000ee bbe8      	OUT  0x18,R30
                 ; 0000 0071 
                 ; 0000 0072 // Port C initialization
                 ; 0000 0073 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0074 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000ef bbe4      	OUT  0x14,R30
                 ; 0000 0075 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0076 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000f0 bbe5      	OUT  0x15,R30
                 ; 0000 0077 
                 ; 0000 0078 // Port D initialization
                 ; 0000 0079 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 007A DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000f1 bbe1      	OUT  0x11,R30
                 ; 0000 007B // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 007C PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000f2 bbe2      	OUT  0x12,R30
                 ; 0000 007D 
                 ; 0000 007E // Timer/Counter 0 initialization
                 ; 0000 007F // Clock source: System Clock
                 ; 0000 0080 // Clock value: 125.000 kHz
                 ; 0000 0081 // Mode: CTC top=OCR0
                 ; 0000 0082 // OC0 output: Disconnected
                 ; 0000 0083 // Timer Period: 1 ms
                 ; 0000 0084 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (1<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000f3 e0e8      	LDI  R30,LOW(8)
0000f4 bfe3      	OUT  0x33,R30
                 ; 0000 0085 TCNT0=0x00;
0000f5 e0e0      	LDI  R30,LOW(0)
0000f6 bfe2      	OUT  0x32,R30
                 ; 0000 0086 OCR0=0x7C;
0000f7 e7ec      	LDI  R30,LOW(124)
0000f8 bfec      	OUT  0x3C,R30
                 ; 0000 0087 
                 ; 0000 0088 // Timer/Counter 1 initialization
                 ; 0000 0089 // Clock source: System Clock
                 ; 0000 008A // Clock value: Timer1 Stopped
                 ; 0000 008B // Mode: Normal top=0xFFFF
                 ; 0000 008C // OC1A output: Disconnected
                 ; 0000 008D // OC1B output: Disconnected
                 ; 0000 008E // Noise Canceler: Off
                 ; 0000 008F // Input Capture on Falling Edge
                 ; 0000 0090 // Timer1 Overflow Interrupt: Off
                 ; 0000 0091 // Input Capture Interrupt: Off
                 ; 0000 0092 // Compare A Match Interrupt: Off
                 ; 0000 0093 // Compare B Match Interrupt: Off
                 ; 0000 0094 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000f9 e0e0      	LDI  R30,LOW(0)
0000fa bdef      	OUT  0x2F,R30
                 ; 0000 0095 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000fb bdee      	OUT  0x2E,R30
                 ; 0000 0096 TCNT1H=0x00;
0000fc bded      	OUT  0x2D,R30
                 ; 0000 0097 TCNT1L=0x00;
0000fd bdec      	OUT  0x2C,R30
                 ; 0000 0098 ICR1H=0x00;
0000fe bde7      	OUT  0x27,R30
                 ; 0000 0099 ICR1L=0x00;
0000ff bde6      	OUT  0x26,R30
                 ; 0000 009A OCR1AH=0x00;
000100 bdeb      	OUT  0x2B,R30
                 ; 0000 009B OCR1AL=0x00;
000101 bdea      	OUT  0x2A,R30
                 ; 0000 009C OCR1BH=0x00;
000102 bde9      	OUT  0x29,R30
                 ; 0000 009D OCR1BL=0x00;
000103 bde8      	OUT  0x28,R30
                 ; 0000 009E 
                 ; 0000 009F // Timer/Counter 2 initialization
                 ; 0000 00A0 // Clock source: System Clock
                 ; 0000 00A1 // Clock value: Timer2 Stopped
                 ; 0000 00A2 // Mode: Normal top=0xFF
                 ; 0000 00A3 // OC2 output: Disconnected
                 ; 0000 00A4 ASSR=0<<AS2;
000104 bde2      	OUT  0x22,R30
                 ; 0000 00A5 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000105 bde5      	OUT  0x25,R30
                 ; 0000 00A6 TCNT2=0x00;
000106 bde4      	OUT  0x24,R30
                 ; 0000 00A7 OCR2=0x00;
000107 bde3      	OUT  0x23,R30
                 ; 0000 00A8 
                 ; 0000 00A9 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00AA TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (1<<OCIE0) | (0<<TOIE0);
000108 e0e2      	LDI  R30,LOW(2)
000109 bfe9      	OUT  0x39,R30
                 ; 0000 00AB 
                 ; 0000 00AC // External Interrupt(s) initialization
                 ; 0000 00AD // INT0: Off
                 ; 0000 00AE // INT1: Off
                 ; 0000 00AF // INT2: Off
                 ; 0000 00B0 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00010a e0e0      	LDI  R30,LOW(0)
00010b bfe5      	OUT  0x35,R30
                 ; 0000 00B1 MCUCSR=(0<<ISC2);
00010c bfe4      	OUT  0x34,R30
                 ; 0000 00B2 
                 ; 0000 00B3 // USART initialization
                 ; 0000 00B4 // USART disabled
                 ; 0000 00B5 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00010d b9ea      	OUT  0xA,R30
                 ; 0000 00B6 
                 ; 0000 00B7 // Analog Comparator initialization
                 ; 0000 00B8 // Analog Comparator: On
                 ; 0000 00B9 // The Analog Comparator's positive input is
                 ; 0000 00BA // connected to the AIN0 pin
                 ; 0000 00BB // The Analog Comparator's negative input is
                 ; 0000 00BC // connected to the AIN1 pin
                 ; 0000 00BD // Interrupt on Output Toggle
                 ; 0000 00BE // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00BF ACSR=(0<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (1<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00010e e0e8      	LDI  R30,LOW(8)
00010f b9e8      	OUT  0x8,R30
                 ; 0000 00C0 
                 ; 0000 00C1 // ADC initialization
                 ; 0000 00C2 // ADC Clock frequency: 500.000 kHz
                 ; 0000 00C3 // ADC Voltage Reference: AREF pin
                 ; 0000 00C4 // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 00C5 ADMUX=ADC_VREF_TYPE;
000110 e0e0      	LDI  R30,LOW(0)
000111 b9e7      	OUT  0x7,R30
                 ; 0000 00C6 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (1<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000112 e8e4      	LDI  R30,LOW(132)
000113 b9e6      	OUT  0x6,R30
                 ; 0000 00C7 SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
000114 e0e0      	LDI  R30,LOW(0)
000115 bfe0      	OUT  0x30,R30
                 ; 0000 00C8 
                 ; 0000 00C9 // SPI initialization
                 ; 0000 00CA // SPI disabled
                 ; 0000 00CB SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000116 b9ed      	OUT  0xD,R30
                 ; 0000 00CC 
                 ; 0000 00CD // TWI initialization
                 ; 0000 00CE // TWI disabled
                 ; 0000 00CF TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000117 bfe6      	OUT  0x36,R30
                 ; 0000 00D0 
                 ; 0000 00D1 // Alphanumeric LCD initialization
                 ; 0000 00D2 // Connections are specified in the
                 ; 0000 00D3 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00D4 // RS - PORTC Bit 0
                 ; 0000 00D5 // RD - PORTC Bit 1
                 ; 0000 00D6 // EN - PORTC Bit 2
                 ; 0000 00D7 // D4 - PORTC Bit 4
                 ; 0000 00D8 // D5 - PORTC Bit 5
                 ; 0000 00D9 // D6 - PORTC Bit 6
                 ; 0000 00DA // D7 - PORTC Bit 7
                 ; 0000 00DB // Characters/line: 16
                 ; 0000 00DC lcd_init(16);
000118 e1a0      	LDI  R26,LOW(16)
000119 d096      	RCALL _lcd_init
                 ; 0000 00DD 
                 ; 0000 00DE // Global enable interrupts
                 ; 0000 00DF #asm("sei")
00011a 9478      	sei
                 ; 0000 00E0 DDRD.7=1;
00011b 9a8f      	SBI  0x11,7
                 ; 0000 00E1 PORTD.7=0;
00011c 9897      	CBI  0x12,7
                 ; 0000 00E2 while (1)
                 _0x10:
                 ; 0000 00E3       {
                 ; 0000 00E4       // Place your code here
                 ; 0000 00E5          sprintf(lcd_show,"t1=%d t2= %d\n s=%d flag=%d  ",temp1,temp2,second,flag);
00011d 01fe      	MOVW R30,R28
00011e 93fa      	ST   -Y,R31
00011f 93ea      	ST   -Y,R30
                +
000120 e6ec     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
000121 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
000122 93fa      	ST   -Y,R31
000123 93ea      	ST   -Y,R30
000124 01f2      	MOVW R30,R4
000125 940e 03c3 	CALL SUBOPT_0x1
000127 01f3      	MOVW R30,R6
000128 940e 03c3 	CALL SUBOPT_0x1
00012a 01f6      	MOVW R30,R12
00012b 940e 03c3 	CALL SUBOPT_0x1
00012d 01f4      	MOVW R30,R8
00012e 940e 03c3 	CALL SUBOPT_0x1
000130 e180      	LDI  R24,16
000131 940e 0353 	CALL _sprintf
000133 9664      	ADIW R28,20
                 ; 0000 00E6          lcd_gotoxy(0,0);
000134 e0e0      	LDI  R30,LOW(0)
000135 93ea      	ST   -Y,R30
000136 e0a0      	LDI  R26,LOW(0)
000137 d028      	RCALL _lcd_gotoxy
                 ; 0000 00E7          lcd_puts(lcd_show);
000138 01de      	MOVW R26,R28
000139 d065      	RCALL _lcd_puts
                 ; 0000 00E8          delay_ms(500);
00013a efa4      	LDI  R26,LOW(500)
00013b e0b1      	LDI  R27,HIGH(500)
00013c 940e 0402 	CALL _delay_ms
                 ; 0000 00E9       }
00013e cfde      	RJMP _0x10
                 ; 0000 00EA }
                 _0x13:
00013f cfff      	RJMP _0x13
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
000140 93aa      	ST   -Y,R26
000141 b3e5      	IN   R30,0x15
000142 70ef      	ANDI R30,LOW(0xF)
000143 2fae      	MOV  R26,R30
000144 81e8      	LD   R30,Y
000145 7fe0      	ANDI R30,LOW(0xF0)
000146 2bea      	OR   R30,R26
000147 bbe5      	OUT  0x15,R30
                +
000148 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000149 958a     +DEC R24
00014a f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00014b 9aaa      	SBI  0x15,2
                +
00014c e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00014d 958a     +DEC R24
00014e f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00014f 98aa      	CBI  0x15,2
                +
000150 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000151 958a     +DEC R24
000152 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000153 c089      	RJMP _0x2080002
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000154 93aa      	ST   -Y,R26
000155 81a8      	LD   R26,Y
000156 dfe9      	RCALL __lcd_write_nibble_G100
000157 81e8          ld    r30,y
000158 95e2          swap  r30
000159 83e8          st    y,r30
00015a 81a8      	LD   R26,Y
00015b dfe4      	RCALL __lcd_write_nibble_G100
                +
00015c e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
00015d 958a     +DEC R24
00015e f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
00015f c07d      	RJMP _0x2080002
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
000160 93aa      	ST   -Y,R26
000161 81e8      	LD   R30,Y
000162 e0f0      	LDI  R31,0
000163 5ae0      	SUBI R30,LOW(-__base_y_G100)
000164 4ffd      	SBCI R31,HIGH(-__base_y_G100)
000165 81e0      	LD   R30,Z
000166 81a9      	LDD  R26,Y+1
000167 0fae      	ADD  R26,R30
000168 dfeb      	RCALL __lcd_write_data
000169 81e9      	LDD  R30,Y+1
00016a 93e0 0264 	STS  __lcd_x,R30
00016c 81e8      	LD   R30,Y
00016d 93e0 0265 	STS  __lcd_y,R30
00016f 9622      	ADIW R28,2
000170 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000171 e0a2      	LDI  R26,LOW(2)
000172 940e 03c8 	CALL SUBOPT_0x2
000174 e0ac      	LDI  R26,LOW(12)
000175 dfde      	RCALL __lcd_write_data
000176 e0a1      	LDI  R26,LOW(1)
000177 940e 03c8 	CALL SUBOPT_0x2
000179 e0e0      	LDI  R30,LOW(0)
00017a 93e0 0265 	STS  __lcd_y,R30
00017c 93e0 0264 	STS  __lcd_x,R30
00017e 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
00017f 93aa      	ST   -Y,R26
000180 81a8      	LD   R26,Y
000181 30aa      	CPI  R26,LOW(0xA)
000182 f031      	BREQ _0x2000005
000183 91e0 0266 	LDS  R30,__lcd_maxx
000185 91a0 0264 	LDS  R26,__lcd_x
000187 17ae      	CP   R26,R30
000188 f060      	BRLO _0x2000004
                 _0x2000005:
000189 e0e0      	LDI  R30,LOW(0)
00018a 93ea      	ST   -Y,R30
00018b 91a0 0265 	LDS  R26,__lcd_y
00018d 5faf      	SUBI R26,-LOW(1)
00018e 93a0 0265 	STS  __lcd_y,R26
000190 dfcf      	RCALL _lcd_gotoxy
000191 81a8      	LD   R26,Y
000192 30aa      	CPI  R26,LOW(0xA)
000193 f409      	BRNE _0x2000007
000194 c048      	RJMP _0x2080002
                 _0x2000007:
                 _0x2000004:
000195 91e0 0264 	LDS  R30,__lcd_x
000197 5fef      	SUBI R30,-LOW(1)
000198 93e0 0264 	STS  __lcd_x,R30
00019a 9aa8      	SBI  0x15,0
00019b 81a8      	LD   R26,Y
00019c dfb7      	RCALL __lcd_write_data
00019d 98a8      	CBI  0x15,0
00019e c03e      	RJMP _0x2080002
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
00019f 93ba      	ST   -Y,R27
0001a0 93aa      	ST   -Y,R26
0001a1 931a      	ST   -Y,R17
                 _0x2000008:
0001a2 81a9      	LDD  R26,Y+1
0001a3 81ba      	LDD  R27,Y+1+1
0001a4 91ed      	LD   R30,X+
0001a5 83a9      	STD  Y+1,R26
0001a6 83ba      	STD  Y+1+1,R27
0001a7 2f1e      	MOV  R17,R30
0001a8 30e0      	CPI  R30,0
0001a9 f019      	BREQ _0x200000A
0001aa 2fa1      	MOV  R26,R17
0001ab dfd3      	RCALL _lcd_putchar
0001ac cff5      	RJMP _0x2000008
                 _0x200000A:
0001ad 8118      	LDD  R17,Y+0
0001ae 9623      	ADIW R28,3
0001af 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0001b0 93aa      	ST   -Y,R26
0001b1 b3e4      	IN   R30,0x14
0001b2 6fe0      	ORI  R30,LOW(0xF0)
0001b3 bbe4      	OUT  0x14,R30
0001b4 9aa2      	SBI  0x14,2
0001b5 9aa0      	SBI  0x14,0
0001b6 9aa1      	SBI  0x14,1
0001b7 98aa      	CBI  0x15,2
0001b8 98a8      	CBI  0x15,0
0001b9 98a9      	CBI  0x15,1
0001ba 81e8      	LD   R30,Y
0001bb 93e0 0266 	STS  __lcd_maxx,R30
0001bd 58e0      	SUBI R30,-LOW(128)
                +
0001be 93e0 0262+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
0001c0 81e8      	LD   R30,Y
0001c1 54e0      	SUBI R30,-LOW(192)
                +
0001c2 93e0 0263+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
0001c4 e1a4      	LDI  R26,LOW(20)
0001c5 e0b0      	LDI  R27,0
0001c6 940e 0402 	CALL _delay_ms
0001c8 940e 03ce 	CALL SUBOPT_0x3
0001ca 940e 03ce 	CALL SUBOPT_0x3
0001cc 940e 03ce 	CALL SUBOPT_0x3
0001ce e2a0      	LDI  R26,LOW(32)
0001cf df70      	RCALL __lcd_write_nibble_G100
                +
0001d0 ec88     +LDI R24 , LOW ( 200 )
0001d1 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0001d2 9701     +SBIW R24 , 1
0001d3 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0001d4 e2a8      	LDI  R26,LOW(40)
0001d5 df7e      	RCALL __lcd_write_data
0001d6 e0a4      	LDI  R26,LOW(4)
0001d7 df7c      	RCALL __lcd_write_data
0001d8 e8a5      	LDI  R26,LOW(133)
0001d9 df7a      	RCALL __lcd_write_data
0001da e0a6      	LDI  R26,LOW(6)
0001db df78      	RCALL __lcd_write_data
0001dc df94      	RCALL _lcd_clear
                 _0x2080002:
0001dd 9621      	ADIW R28,1
0001de 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G101:
                 ; .FSTART _put_buff_G101
0001df 93ba      	ST   -Y,R27
0001e0 93aa      	ST   -Y,R26
0001e1 931a      	ST   -Y,R17
0001e2 930a      	ST   -Y,R16
0001e3 81aa      	LDD  R26,Y+2
0001e4 81bb      	LDD  R27,Y+2+1
0001e5 9612      	ADIW R26,2
0001e6 940e 0548 	CALL __GETW1P
0001e8 9730      	SBIW R30,0
0001e9 f159      	BREQ _0x2020010
0001ea 81aa      	LDD  R26,Y+2
0001eb 81bb      	LDD  R27,Y+2+1
0001ec 9614      	ADIW R26,4
0001ed 940e 0548 	CALL __GETW1P
0001ef 018f      	MOVW R16,R30
0001f0 9730      	SBIW R30,0
0001f1 f061      	BREQ _0x2020012
                +
0001f2 3002     +CPI R16 , LOW ( 2 )
0001f3 e0e0     +LDI R30 , HIGH ( 2 )
0001f4 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
0001f5 f098      	BRLO _0x2020013
0001f6 01f8      	MOVW R30,R16
0001f7 9731      	SBIW R30,1
0001f8 018f      	MOVW R16,R30
                +
0001f9 81aa     +LDD R26 , Y + 2
0001fa 81bb     +LDD R27 , Y + 2 + 1
0001fb 9614     +ADIW R26 , 4
0001fc 93ed     +ST X + , R30
0001fd 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2020012:
0001fe 81aa      	LDD  R26,Y+2
0001ff 81bb      	LDD  R27,Y+2+1
000200 9612      	ADIW R26,2
000201 91ed      	LD   R30,X+
000202 91fd      	LD   R31,X+
000203 9631      	ADIW R30,1
000204 93fe      	ST   -X,R31
000205 93ee      	ST   -X,R30
000206 9731      	SBIW R30,1
000207 81ac      	LDD  R26,Y+4
000208 83a0      	STD  Z+0,R26
                 _0x2020013:
000209 81aa      	LDD  R26,Y+2
00020a 81bb      	LDD  R27,Y+2+1
00020b 940e 0548 	CALL __GETW1P
00020d 23ff      	TST  R31
00020e f02a      	BRMI _0x2020014
00020f 91ed      	LD   R30,X+
000210 91fd      	LD   R31,X+
000211 9631      	ADIW R30,1
000212 93fe      	ST   -X,R31
000213 93ee      	ST   -X,R30
                 _0x2020014:
000214 c006      	RJMP _0x2020015
                 _0x2020010:
000215 81aa      	LDD  R26,Y+2
000216 81bb      	LDD  R27,Y+2+1
000217 efef      	LDI  R30,LOW(65535)
000218 efff      	LDI  R31,HIGH(65535)
000219 93ed      	ST   X+,R30
00021a 93fc      	ST   X,R31
                 _0x2020015:
00021b 8119      	LDD  R17,Y+1
00021c 8108      	LDD  R16,Y+0
00021d 9625      	ADIW R28,5
00021e 9508      	RET
                 ; .FEND
                 __print_G101:
                 ; .FSTART __print_G101
00021f 93ba      	ST   -Y,R27
000220 93aa      	ST   -Y,R26
000221 9726      	SBIW R28,6
000222 940e 0555 	CALL __SAVELOCR6
000224 e010      	LDI  R17,0
000225 85ac      	LDD  R26,Y+12
000226 85bd      	LDD  R27,Y+12+1
000227 e0e0      	LDI  R30,LOW(0)
000228 e0f0      	LDI  R31,HIGH(0)
000229 93ed      	ST   X+,R30
00022a 93fc      	ST   X,R31
                 _0x2020016:
00022b 89ea      	LDD  R30,Y+18
00022c 89fb      	LDD  R31,Y+18+1
00022d 9631      	ADIW R30,1
00022e 8bea      	STD  Y+18,R30
00022f 8bfb      	STD  Y+18+1,R31
000230 9731      	SBIW R30,1
000231 91e4      	LPM  R30,Z
000232 2f2e      	MOV  R18,R30
000233 30e0      	CPI  R30,0
000234 f409      	BRNE PC+2
000235 c115      	RJMP _0x2020018
000236 2fe1      	MOV  R30,R17
000237 30e0      	CPI  R30,0
000238 f439      	BRNE _0x202001C
000239 3225      	CPI  R18,37
00023a f411      	BRNE _0x202001D
00023b e011      	LDI  R17,LOW(1)
00023c c002      	RJMP _0x202001E
                 _0x202001D:
00023d 940e 03d6 	CALL SUBOPT_0x4
                 _0x202001E:
00023f c10a      	RJMP _0x202001B
                 _0x202001C:
000240 30e1      	CPI  R30,LOW(0x1)
000241 f4a9      	BRNE _0x202001F
000242 3225      	CPI  R18,37
000243 f419      	BRNE _0x2020020
000244 940e 03d6 	CALL SUBOPT_0x4
000246 c102      	RJMP _0x20200CC
                 _0x2020020:
000247 e012      	LDI  R17,LOW(2)
000248 e040      	LDI  R20,LOW(0)
000249 e000      	LDI  R16,LOW(0)
00024a 322d      	CPI  R18,45
00024b f411      	BRNE _0x2020021
00024c e001      	LDI  R16,LOW(1)
00024d c0fc      	RJMP _0x202001B
                 _0x2020021:
00024e 322b      	CPI  R18,43
00024f f411      	BRNE _0x2020022
000250 e24b      	LDI  R20,LOW(43)
000251 c0f8      	RJMP _0x202001B
                 _0x2020022:
000252 3220      	CPI  R18,32
000253 f411      	BRNE _0x2020023
000254 e240      	LDI  R20,LOW(32)
000255 c0f4      	RJMP _0x202001B
                 _0x2020023:
000256 c002      	RJMP _0x2020024
                 _0x202001F:
000257 30e2      	CPI  R30,LOW(0x2)
000258 f439      	BRNE _0x2020025
                 _0x2020024:
000259 e050      	LDI  R21,LOW(0)
00025a e013      	LDI  R17,LOW(3)
00025b 3320      	CPI  R18,48
00025c f411      	BRNE _0x2020026
00025d 6800      	ORI  R16,LOW(128)
00025e c0eb      	RJMP _0x202001B
                 _0x2020026:
00025f c003      	RJMP _0x2020027
                 _0x2020025:
000260 30e3      	CPI  R30,LOW(0x3)
000261 f009      	BREQ PC+2
000262 c0e7      	RJMP _0x202001B
                 _0x2020027:
000263 3320      	CPI  R18,48
000264 f010      	BRLO _0x202002A
000265 332a      	CPI  R18,58
000266 f008      	BRLO _0x202002B
                 _0x202002A:
000267 c007      	RJMP _0x2020029
                 _0x202002B:
000268 e0aa      	LDI  R26,LOW(10)
000269 9f5a      	MUL  R21,R26
00026a 2d50      	MOV  R21,R0
00026b 2fe2      	MOV  R30,R18
00026c 53e0      	SUBI R30,LOW(48)
00026d 0f5e      	ADD  R21,R30
00026e c0db      	RJMP _0x202001B
                 _0x2020029:
00026f 2fe2      	MOV  R30,R18
000270 36e3      	CPI  R30,LOW(0x63)
000271 f449      	BRNE _0x202002F
000272 940e 03dd 	CALL SUBOPT_0x5
000274 89e8      	LDD  R30,Y+16
000275 89f9      	LDD  R31,Y+16+1
000276 81a4      	LDD  R26,Z+4
000277 93aa      	ST   -Y,R26
000278 940e 03e3 	CALL SUBOPT_0x6
00027a c0ce      	RJMP _0x2020030
                 _0x202002F:
00027b 37e3      	CPI  R30,LOW(0x73)
00027c f441      	BRNE _0x2020032
00027d 940e 03dd 	CALL SUBOPT_0x5
00027f 940e 03e9 	CALL SUBOPT_0x7
000281 940e 0387 	CALL _strlen
000283 2f1e      	MOV  R17,R30
000284 c00a      	RJMP _0x2020033
                 _0x2020032:
000285 37e0      	CPI  R30,LOW(0x70)
000286 f461      	BRNE _0x2020035
000287 940e 03dd 	CALL SUBOPT_0x5
000289 940e 03e9 	CALL SUBOPT_0x7
00028b 940e 0393 	CALL _strlenf
00028d 2f1e      	MOV  R17,R30
00028e 6008      	ORI  R16,LOW(8)
                 _0x2020033:
00028f 6002      	ORI  R16,LOW(2)
000290 770f      	ANDI R16,LOW(127)
000291 e030      	LDI  R19,LOW(0)
000292 c034      	RJMP _0x2020036
                 _0x2020035:
000293 36e4      	CPI  R30,LOW(0x64)
000294 f011      	BREQ _0x2020039
000295 36e9      	CPI  R30,LOW(0x69)
000296 f411      	BRNE _0x202003A
                 _0x2020039:
000297 6004      	ORI  R16,LOW(4)
000298 c002      	RJMP _0x202003B
                 _0x202003A:
000299 37e5      	CPI  R30,LOW(0x75)
00029a f431      	BRNE _0x202003C
                 _0x202003B:
00029b e5e4      	LDI  R30,LOW(_tbl10_G101*2)
00029c e0f0      	LDI  R31,HIGH(_tbl10_G101*2)
00029d 83ee      	STD  Y+6,R30
00029e 83ff      	STD  Y+6+1,R31
00029f e015      	LDI  R17,LOW(5)
0002a0 c00c      	RJMP _0x202003D
                 _0x202003C:
0002a1 35e8      	CPI  R30,LOW(0x58)
0002a2 f411      	BRNE _0x202003F
0002a3 6008      	ORI  R16,LOW(8)
0002a4 c003      	RJMP _0x2020040
                 _0x202003F:
0002a5 37e8      	CPI  R30,LOW(0x78)
0002a6 f009      	BREQ PC+2
0002a7 c0a1      	RJMP _0x2020071
                 _0x2020040:
0002a8 e5ee      	LDI  R30,LOW(_tbl16_G101*2)
0002a9 e0f0      	LDI  R31,HIGH(_tbl16_G101*2)
0002aa 83ee      	STD  Y+6,R30
0002ab 83ff      	STD  Y+6+1,R31
0002ac e014      	LDI  R17,LOW(4)
                 _0x202003D:
0002ad ff02      	SBRS R16,2
0002ae c014      	RJMP _0x2020042
0002af 940e 03dd 	CALL SUBOPT_0x5
0002b1 940e 03f3 	CALL SUBOPT_0x8
0002b3 85ab      	LDD  R26,Y+11
0002b4 23aa      	TST  R26
0002b5 f43a      	BRPL _0x2020043
0002b6 85ea      	LDD  R30,Y+10
0002b7 85fb      	LDD  R31,Y+10+1
0002b8 940e 0537 	CALL __ANEGW1
0002ba 87ea      	STD  Y+10,R30
0002bb 87fb      	STD  Y+10+1,R31
0002bc e24d      	LDI  R20,LOW(45)
                 _0x2020043:
0002bd 3040      	CPI  R20,0
0002be f011      	BREQ _0x2020044
0002bf 5f1f      	SUBI R17,-LOW(1)
0002c0 c001      	RJMP _0x2020045
                 _0x2020044:
0002c1 7f0b      	ANDI R16,LOW(251)
                 _0x2020045:
0002c2 c004      	RJMP _0x2020046
                 _0x2020042:
0002c3 940e 03dd 	CALL SUBOPT_0x5
0002c5 940e 03f3 	CALL SUBOPT_0x8
                 _0x2020046:
                 _0x2020036:
0002c7 fd00      	SBRC R16,0
0002c8 c011      	RJMP _0x2020047
                 _0x2020048:
0002c9 1715      	CP   R17,R21
0002ca f478      	BRSH _0x202004A
0002cb ff07      	SBRS R16,7
0002cc c008      	RJMP _0x202004B
0002cd ff02      	SBRS R16,2
0002ce c004      	RJMP _0x202004C
0002cf 7f0b      	ANDI R16,LOW(251)
0002d0 2f24      	MOV  R18,R20
0002d1 5011      	SUBI R17,LOW(1)
0002d2 c001      	RJMP _0x202004D
                 _0x202004C:
0002d3 e320      	LDI  R18,LOW(48)
                 _0x202004D:
0002d4 c001      	RJMP _0x202004E
                 _0x202004B:
0002d5 e220      	LDI  R18,LOW(32)
                 _0x202004E:
0002d6 940e 03d6 	CALL SUBOPT_0x4
0002d8 5051      	SUBI R21,LOW(1)
0002d9 cfef      	RJMP _0x2020048
                 _0x202004A:
                 _0x2020047:
0002da 2f31      	MOV  R19,R17
0002db ff01      	SBRS R16,1
0002dc c017      	RJMP _0x202004F
                 _0x2020050:
0002dd 3030      	CPI  R19,0
0002de f0a1      	BREQ _0x2020052
0002df ff03      	SBRS R16,3
0002e0 c006      	RJMP _0x2020053
0002e1 81ee      	LDD  R30,Y+6
0002e2 81ff      	LDD  R31,Y+6+1
0002e3 9125      	LPM  R18,Z+
0002e4 83ee      	STD  Y+6,R30
0002e5 83ff      	STD  Y+6+1,R31
0002e6 c005      	RJMP _0x2020054
                 _0x2020053:
0002e7 81ae      	LDD  R26,Y+6
0002e8 81bf      	LDD  R27,Y+6+1
0002e9 912d      	LD   R18,X+
0002ea 83ae      	STD  Y+6,R26
0002eb 83bf      	STD  Y+6+1,R27
                 _0x2020054:
0002ec 940e 03d6 	CALL SUBOPT_0x4
0002ee 3050      	CPI  R21,0
0002ef f009      	BREQ _0x2020055
0002f0 5051      	SUBI R21,LOW(1)
                 _0x2020055:
0002f1 5031      	SUBI R19,LOW(1)
0002f2 cfea      	RJMP _0x2020050
                 _0x2020052:
0002f3 c04b      	RJMP _0x2020056
                 _0x202004F:
                 _0x2020058:
0002f4 e320      	LDI  R18,LOW(48)
0002f5 81ee      	LDD  R30,Y+6
0002f6 81ff      	LDD  R31,Y+6+1
0002f7 940e 054c 	CALL __GETW1PF
0002f9 87e8      	STD  Y+8,R30
0002fa 87f9      	STD  Y+8+1,R31
0002fb 81ee      	LDD  R30,Y+6
0002fc 81ff      	LDD  R31,Y+6+1
0002fd 9632      	ADIW R30,2
0002fe 83ee      	STD  Y+6,R30
0002ff 83ff      	STD  Y+6+1,R31
                 _0x202005A:
000300 85e8      	LDD  R30,Y+8
000301 85f9      	LDD  R31,Y+8+1
000302 85aa      	LDD  R26,Y+10
000303 85bb      	LDD  R27,Y+10+1
000304 17ae      	CP   R26,R30
000305 07bf      	CPC  R27,R31
000306 f050      	BRLO _0x202005C
000307 5f2f      	SUBI R18,-LOW(1)
000308 85a8      	LDD  R26,Y+8
000309 85b9      	LDD  R27,Y+8+1
00030a 85ea      	LDD  R30,Y+10
00030b 85fb      	LDD  R31,Y+10+1
00030c 1bea      	SUB  R30,R26
00030d 0bfb      	SBC  R31,R27
00030e 87ea      	STD  Y+10,R30
00030f 87fb      	STD  Y+10+1,R31
000310 cfef      	RJMP _0x202005A
                 _0x202005C:
000311 332a      	CPI  R18,58
000312 f028      	BRLO _0x202005D
000313 ff03      	SBRS R16,3
000314 c002      	RJMP _0x202005E
000315 5f29      	SUBI R18,-LOW(7)
000316 c001      	RJMP _0x202005F
                 _0x202005E:
000317 5d29      	SUBI R18,-LOW(39)
                 _0x202005F:
                 _0x202005D:
000318 fd04      	SBRC R16,4
000319 c01a      	RJMP _0x2020061
00031a 3321      	CPI  R18,49
00031b f420      	BRSH _0x2020063
00031c 85a8      	LDD  R26,Y+8
00031d 85b9      	LDD  R27,Y+8+1
00031e 9711      	SBIW R26,1
00031f f409      	BRNE _0x2020062
                 _0x2020063:
000320 c009      	RJMP _0x20200CD
                 _0x2020062:
000321 1753      	CP   R21,R19
000322 f010      	BRLO _0x2020067
000323 ff00      	SBRS R16,0
000324 c001      	RJMP _0x2020068
                 _0x2020067:
000325 c013      	RJMP _0x2020066
                 _0x2020068:
000326 e220      	LDI  R18,LOW(32)
000327 ff07      	SBRS R16,7
000328 c00b      	RJMP _0x2020069
000329 e320      	LDI  R18,LOW(48)
                 _0x20200CD:
00032a 6100      	ORI  R16,LOW(16)
00032b ff02      	SBRS R16,2
00032c c007      	RJMP _0x202006A
00032d 7f0b      	ANDI R16,LOW(251)
00032e 934a      	ST   -Y,R20
00032f 940e 03e3 	CALL SUBOPT_0x6
000331 3050      	CPI  R21,0
000332 f009      	BREQ _0x202006B
000333 5051      	SUBI R21,LOW(1)
                 _0x202006B:
                 _0x202006A:
                 _0x2020069:
                 _0x2020061:
000334 940e 03d6 	CALL SUBOPT_0x4
000336 3050      	CPI  R21,0
000337 f009      	BREQ _0x202006C
000338 5051      	SUBI R21,LOW(1)
                 _0x202006C:
                 _0x2020066:
000339 5031      	SUBI R19,LOW(1)
00033a 85a8      	LDD  R26,Y+8
00033b 85b9      	LDD  R27,Y+8+1
00033c 9712      	SBIW R26,2
00033d f008      	BRLO _0x2020059
00033e cfb5      	RJMP _0x2020058
                 _0x2020059:
                 _0x2020056:
00033f ff00      	SBRS R16,0
000340 c008      	RJMP _0x202006D
                 _0x202006E:
000341 3050      	CPI  R21,0
000342 f031      	BREQ _0x2020070
000343 5051      	SUBI R21,LOW(1)
000344 e2e0      	LDI  R30,LOW(32)
000345 93ea      	ST   -Y,R30
000346 940e 03e3 	CALL SUBOPT_0x6
000348 cff8      	RJMP _0x202006E
                 _0x2020070:
                 _0x202006D:
                 _0x2020071:
                 _0x2020030:
                 _0x20200CC:
000349 e010      	LDI  R17,LOW(0)
                 _0x202001B:
00034a cee0      	RJMP _0x2020016
                 _0x2020018:
00034b 85ac      	LDD  R26,Y+12
00034c 85bd      	LDD  R27,Y+12+1
00034d 940e 0548 	CALL __GETW1P
00034f 940e 055c 	CALL __LOADLOCR6
000351 9664      	ADIW R28,20
000352 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
000353 92ff      	PUSH R15
000354 2ef8      	MOV  R15,R24
000355 9726      	SBIW R28,6
000356 940e 0557 	CALL __SAVELOCR4
000358 940e 03fb 	CALL SUBOPT_0x9
00035a 9730      	SBIW R30,0
00035b f419      	BRNE _0x2020072
00035c efef      	LDI  R30,LOW(65535)
00035d efff      	LDI  R31,HIGH(65535)
00035e c023      	RJMP _0x2080001
                 _0x2020072:
00035f 01de      	MOVW R26,R28
000360 9616      	ADIW R26,6
000361 940e 0533 	CALL __ADDW2R15
000363 018d      	MOVW R16,R26
000364 940e 03fb 	CALL SUBOPT_0x9
000366 83ee      	STD  Y+6,R30
000367 83ff      	STD  Y+6+1,R31
000368 e0e0      	LDI  R30,LOW(0)
000369 87e8      	STD  Y+8,R30
00036a 87e9      	STD  Y+8+1,R30
00036b 01de      	MOVW R26,R28
00036c 961a      	ADIW R26,10
00036d 940e 0533 	CALL __ADDW2R15
00036f 940e 0548 	CALL __GETW1P
000371 93fa      	ST   -Y,R31
000372 93ea      	ST   -Y,R30
000373 931a      	ST   -Y,R17
000374 930a      	ST   -Y,R16
000375 edef      	LDI  R30,LOW(_put_buff_G101)
000376 e0f1      	LDI  R31,HIGH(_put_buff_G101)
000377 93fa      	ST   -Y,R31
000378 93ea      	ST   -Y,R30
000379 01de      	MOVW R26,R28
00037a 961a      	ADIW R26,10
00037b dea3      	RCALL __print_G101
00037c 019f      	MOVW R18,R30
00037d 81ae      	LDD  R26,Y+6
00037e 81bf      	LDD  R27,Y+6+1
00037f e0e0      	LDI  R30,LOW(0)
000380 93ec      	ST   X,R30
000381 01f9      	MOVW R30,R18
                 _0x2080001:
000382 940e 055e 	CALL __LOADLOCR4
000384 962a      	ADIW R28,10
000385 90ff      	POP  R15
000386 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
000387 93ba      	ST   -Y,R27
000388 93aa      	ST   -Y,R26
000389 91a9          ld   r26,y+
00038a 91b9          ld   r27,y+
00038b 27ee          clr  r30
00038c 27ff          clr  r31
                 strlen0:
00038d 916d          ld   r22,x+
00038e 2366          tst  r22
00038f f011          breq strlen1
000390 9631          adiw r30,1
000391 cffb          rjmp strlen0
                 strlen1:
000392 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
000393 93ba      	ST   -Y,R27
000394 93aa      	ST   -Y,R26
000395 27aa          clr  r26
000396 27bb          clr  r27
000397 91e9          ld   r30,y+
000398 91f9          ld   r31,y+
                 strlenf0:
000399 9005      	lpm  r0,z+
00039a 2000          tst  r0
00039b f011          breq strlenf1
00039c 9611          adiw r26,1
00039d cffb          rjmp strlenf0
                 strlenf1:
00039e 01fd          movw r30,r26
00039f 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 __base_y_G100:
000260           	.BYTE 0x4
                 __lcd_x:
000264           	.BYTE 0x1
                 __lcd_y:
000265           	.BYTE 0x1
                 __lcd_maxx:
000266           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:29 WORDS
                 SUBOPT_0x0:
0003a0 940e 0543 	CALL __CWD1
0003a2 940e 0472 	CALL __CDF1
                +
0003a4 e0a0     +LDI R26 , LOW ( 0x3FC00000 )
0003a5 e0b0     +LDI R27 , HIGH ( 0x3FC00000 )
0003a6 ec80     +LDI R24 , BYTE3 ( 0x3FC00000 )
0003a7 e39f     +LDI R25 , BYTE4 ( 0x3FC00000 )
                 	__GETD2N 0x3FC00000
0003a8 940e 04a0 	CALL __MULF12
0003aa 01df      	MOVW R26,R30
0003ab 01cb      	MOVW R24,R22
                +
0003ac e0e0     +LDI R30 , LOW ( 0x447FC000 )
0003ad ecf0     +LDI R31 , HIGH ( 0x447FC000 )
0003ae e76f     +LDI R22 , BYTE3 ( 0x447FC000 )
0003af e474     +LDI R23 , BYTE4 ( 0x447FC000 )
                 	__GETD1N 0x447FC000
0003b0 940e 04ee 	CALL __DIVF21
                +
0003b2 e0a0     +LDI R26 , LOW ( 0x43160000 )
0003b3 e0b0     +LDI R27 , HIGH ( 0x43160000 )
0003b4 e186     +LDI R24 , BYTE3 ( 0x43160000 )
0003b5 e493     +LDI R25 , BYTE4 ( 0x43160000 )
                 	__GETD2N 0x43160000
0003b6 940e 04a0 	CALL __MULF12
0003b8 01df      	MOVW R26,R30
0003b9 01cb      	MOVW R24,R22
                +
0003ba e0e0     +LDI R30 , LOW ( 0x3FC00000 )
0003bb e0f0     +LDI R31 , HIGH ( 0x3FC00000 )
0003bc ec60     +LDI R22 , BYTE3 ( 0x3FC00000 )
0003bd e37f     +LDI R23 , BYTE4 ( 0x3FC00000 )
                 	__GETD1N 0x3FC00000
0003be 940e 04ee 	CALL __DIVF21
0003c0 940e 043b 	CALL __CFD1
0003c2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1:
0003c3 940e 0543 	CALL __CWD1
0003c5 940e 0550 	CALL __PUTPARD1
0003c7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
0003c8 940e 0154 	CALL __lcd_write_data
0003ca e0a3      	LDI  R26,LOW(3)
0003cb e0b0      	LDI  R27,0
0003cc 940c 0402 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x3:
0003ce e3a0      	LDI  R26,LOW(48)
0003cf 940e 0140 	CALL __lcd_write_nibble_G100
                +
0003d1 ec88     +LDI R24 , LOW ( 200 )
0003d2 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0003d3 9701     +SBIW R24 , 1
0003d4 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0003d5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x4:
0003d6 932a      	ST   -Y,R18
0003d7 85ad      	LDD  R26,Y+13
0003d8 85be      	LDD  R27,Y+13+1
0003d9 85ef      	LDD  R30,Y+15
0003da 89f8      	LDD  R31,Y+15+1
0003db 9509      	ICALL
0003dc 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x5:
0003dd 89e8      	LDD  R30,Y+16
0003de 89f9      	LDD  R31,Y+16+1
0003df 9734      	SBIW R30,4
0003e0 8be8      	STD  Y+16,R30
0003e1 8bf9      	STD  Y+16+1,R31
0003e2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x6:
0003e3 85ad      	LDD  R26,Y+13
0003e4 85be      	LDD  R27,Y+13+1
0003e5 85ef      	LDD  R30,Y+15
0003e6 89f8      	LDD  R31,Y+15+1
0003e7 9509      	ICALL
0003e8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x7:
0003e9 89a8      	LDD  R26,Y+16
0003ea 89b9      	LDD  R27,Y+16+1
0003eb 9614      	ADIW R26,4
0003ec 940e 0548 	CALL __GETW1P
0003ee 83ee      	STD  Y+6,R30
0003ef 83ff      	STD  Y+6+1,R31
0003f0 81ae      	LDD  R26,Y+6
0003f1 81bf      	LDD  R27,Y+6+1
0003f2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x8:
0003f3 89a8      	LDD  R26,Y+16
0003f4 89b9      	LDD  R27,Y+16+1
0003f5 9614      	ADIW R26,4
0003f6 940e 0548 	CALL __GETW1P
0003f8 87ea      	STD  Y+10,R30
0003f9 87fb      	STD  Y+10+1,R31
0003fa 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x9:
0003fb 01de      	MOVW R26,R28
0003fc 961c      	ADIW R26,12
0003fd 940e 0533 	CALL __ADDW2R15
0003ff 940e 0548 	CALL __GETW1P
000401 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000402 9610      	adiw r26,0
000403 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000404 ed80     +LDI R24 , LOW ( 0x7D0 )
000405 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000406 9701     +SBIW R24 , 1
000407 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000408 95a8      	wdr
000409 9711      	sbiw r26,1
00040a f7c9      	brne __delay_ms0
                 __delay_ms1:
00040b 9508      	ret
                 
                 __ROUND_REPACK:
00040c 2355      	TST  R21
00040d f442      	BRPL __REPACK
00040e 3850      	CPI  R21,0x80
00040f f411      	BRNE __ROUND_REPACK0
000410 ffe0      	SBRS R30,0
000411 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
000412 9631      	ADIW R30,1
000413 1f69      	ADC  R22,R25
000414 1f79      	ADC  R23,R25
000415 f06b      	BRVS __REPACK1
                 
                 __REPACK:
000416 e850      	LDI  R21,0x80
000417 2757      	EOR  R21,R23
000418 f411      	BRNE __REPACK0
000419 935f      	PUSH R21
00041a c073      	RJMP __ZERORES
                 __REPACK0:
00041b 3f5f      	CPI  R21,0xFF
00041c f031      	BREQ __REPACK1
00041d 0f66      	LSL  R22
00041e 0c00      	LSL  R0
00041f 9557      	ROR  R21
000420 9567      	ROR  R22
000421 2f75      	MOV  R23,R21
000422 9508      	RET
                 __REPACK1:
000423 935f      	PUSH R21
000424 2000      	TST  R0
000425 f00a      	BRMI __REPACK2
000426 c073      	RJMP __MAXRES
                 __REPACK2:
000427 c06c      	RJMP __MINRES
                 
                 __UNPACK:
000428 e850      	LDI  R21,0x80
000429 2e19      	MOV  R1,R25
00042a 2215      	AND  R1,R21
00042b 0f88      	LSL  R24
00042c 1f99      	ROL  R25
00042d 2795      	EOR  R25,R21
00042e 0f55      	LSL  R21
00042f 9587      	ROR  R24
                 
                 __UNPACK1:
000430 e850      	LDI  R21,0x80
000431 2e07      	MOV  R0,R23
000432 2205      	AND  R0,R21
000433 0f66      	LSL  R22
000434 1f77      	ROL  R23
000435 2775      	EOR  R23,R21
000436 0f55      	LSL  R21
000437 9567      	ROR  R22
000438 9508      	RET
                 
                 __CFD1U:
000439 9468      	SET
00043a c001      	RJMP __CFD1U0
                 __CFD1:
00043b 94e8      	CLT
                 __CFD1U0:
00043c 935f      	PUSH R21
00043d dff2      	RCALL __UNPACK1
00043e 3870      	CPI  R23,0x80
00043f f018      	BRLO __CFD10
000440 3f7f      	CPI  R23,0xFF
000441 f408      	BRCC __CFD10
000442 c04b      	RJMP __ZERORES
                 __CFD10:
000443 e156      	LDI  R21,22
000444 1b57      	SUB  R21,R23
000445 f4aa      	BRPL __CFD11
000446 9551      	NEG  R21
000447 3058      	CPI  R21,8
000448 f40e      	BRTC __CFD19
000449 3059      	CPI  R21,9
                 __CFD19:
00044a f030      	BRLO __CFD17
00044b efef      	SER  R30
00044c efff      	SER  R31
00044d ef6f      	SER  R22
00044e e77f      	LDI  R23,0x7F
00044f f977      	BLD  R23,7
000450 c01a      	RJMP __CFD15
                 __CFD17:
000451 2777      	CLR  R23
000452 2355      	TST  R21
000453 f0b9      	BREQ __CFD15
                 __CFD18:
000454 0fee      	LSL  R30
000455 1fff      	ROL  R31
000456 1f66      	ROL  R22
000457 1f77      	ROL  R23
000458 955a      	DEC  R21
000459 f7d1      	BRNE __CFD18
00045a c010      	RJMP __CFD15
                 __CFD11:
00045b 2777      	CLR  R23
                 __CFD12:
00045c 3058      	CPI  R21,8
00045d f028      	BRLO __CFD13
00045e 2fef      	MOV  R30,R31
00045f 2ff6      	MOV  R31,R22
000460 2f67      	MOV  R22,R23
000461 5058      	SUBI R21,8
000462 cff9      	RJMP __CFD12
                 __CFD13:
000463 2355      	TST  R21
000464 f031      	BREQ __CFD15
                 __CFD14:
000465 9576      	LSR  R23
000466 9567      	ROR  R22
000467 95f7      	ROR  R31
000468 95e7      	ROR  R30
000469 955a      	DEC  R21
00046a f7d1      	BRNE __CFD14
                 __CFD15:
00046b 2000      	TST  R0
00046c f40a      	BRPL __CFD16
00046d d0cd      	RCALL __ANEGD1
                 __CFD16:
00046e 915f      	POP  R21
00046f 9508      	RET
                 
                 __CDF1U:
000470 9468      	SET
000471 c001      	RJMP __CDF1U0
                 __CDF1:
000472 94e8      	CLT
                 __CDF1U0:
000473 9730      	SBIW R30,0
000474 4060      	SBCI R22,0
000475 4070      	SBCI R23,0
000476 f0b1      	BREQ __CDF10
000477 2400      	CLR  R0
000478 f026      	BRTS __CDF11
000479 2377      	TST  R23
00047a f412      	BRPL __CDF11
00047b 9400      	COM  R0
00047c d0be      	RCALL __ANEGD1
                 __CDF11:
00047d 2e17      	MOV  R1,R23
00047e e17e      	LDI  R23,30
00047f 2011      	TST  R1
                 __CDF12:
000480 f032      	BRMI __CDF13
000481 957a      	DEC  R23
000482 0fee      	LSL  R30
000483 1fff      	ROL  R31
000484 1f66      	ROL  R22
000485 1c11      	ROL  R1
000486 cff9      	RJMP __CDF12
                 __CDF13:
000487 2fef      	MOV  R30,R31
000488 2ff6      	MOV  R31,R22
000489 2d61      	MOV  R22,R1
00048a 935f      	PUSH R21
00048b df8a      	RCALL __REPACK
00048c 915f      	POP  R21
                 __CDF10:
00048d 9508      	RET
                 
                 __ZERORES:
00048e 27ee      	CLR  R30
00048f 27ff      	CLR  R31
000490 2766      	CLR  R22
000491 2777      	CLR  R23
000492 915f      	POP  R21
000493 9508      	RET
                 
                 __MINRES:
000494 efef      	SER  R30
000495 efff      	SER  R31
000496 e76f      	LDI  R22,0x7F
000497 ef7f      	SER  R23
000498 915f      	POP  R21
000499 9508      	RET
                 
                 __MAXRES:
00049a efef      	SER  R30
00049b efff      	SER  R31
00049c e76f      	LDI  R22,0x7F
00049d e77f      	LDI  R23,0x7F
00049e 915f      	POP  R21
00049f 9508      	RET
                 
                 __MULF12:
0004a0 935f      	PUSH R21
0004a1 df86      	RCALL __UNPACK
0004a2 3870      	CPI  R23,0x80
0004a3 f351      	BREQ __ZERORES
0004a4 3890      	CPI  R25,0x80
0004a5 f341      	BREQ __ZERORES
0004a6 2401      	EOR  R0,R1
0004a7 9408      	SEC
0004a8 1f79      	ADC  R23,R25
0004a9 f423      	BRVC __MULF124
0004aa f31c      	BRLT __ZERORES
                 __MULF125:
0004ab 2000      	TST  R0
0004ac f33a      	BRMI __MINRES
0004ad cfec      	RJMP __MAXRES
                 __MULF124:
0004ae 920f      	PUSH R0
0004af 931f      	PUSH R17
0004b0 932f      	PUSH R18
0004b1 933f      	PUSH R19
0004b2 934f      	PUSH R20
0004b3 2711      	CLR  R17
0004b4 2722      	CLR  R18
0004b5 2799      	CLR  R25
0004b6 9f68      	MUL  R22,R24
0004b7 01a0      	MOVW R20,R0
0004b8 9f8f      	MUL  R24,R31
0004b9 2d30      	MOV  R19,R0
0004ba 0d41      	ADD  R20,R1
0004bb 1f59      	ADC  R21,R25
0004bc 9f6b      	MUL  R22,R27
0004bd 0d30      	ADD  R19,R0
0004be 1d41      	ADC  R20,R1
0004bf 1f59      	ADC  R21,R25
0004c0 9f8e      	MUL  R24,R30
0004c1 d027      	RCALL __MULF126
0004c2 9fbf      	MUL  R27,R31
0004c3 d025      	RCALL __MULF126
0004c4 9f6a      	MUL  R22,R26
0004c5 d023      	RCALL __MULF126
0004c6 9fbe      	MUL  R27,R30
0004c7 d01d      	RCALL __MULF127
0004c8 9faf      	MUL  R26,R31
0004c9 d01b      	RCALL __MULF127
0004ca 9fae      	MUL  R26,R30
0004cb 0d11      	ADD  R17,R1
0004cc 1f29      	ADC  R18,R25
0004cd 1f39      	ADC  R19,R25
0004ce 1f49      	ADC  R20,R25
0004cf 1f59      	ADC  R21,R25
0004d0 2fe3      	MOV  R30,R19
0004d1 2ff4      	MOV  R31,R20
0004d2 2f65      	MOV  R22,R21
0004d3 2f52      	MOV  R21,R18
0004d4 914f      	POP  R20
0004d5 913f      	POP  R19
0004d6 912f      	POP  R18
0004d7 911f      	POP  R17
0004d8 900f      	POP  R0
0004d9 2366      	TST  R22
0004da f02a      	BRMI __MULF122
0004db 0f55      	LSL  R21
0004dc 1fee      	ROL  R30
0004dd 1fff      	ROL  R31
0004de 1f66      	ROL  R22
0004df c002      	RJMP __MULF123
                 __MULF122:
0004e0 9573      	INC  R23
0004e1 f24b      	BRVS __MULF125
                 __MULF123:
0004e2 df29      	RCALL __ROUND_REPACK
0004e3 915f      	POP  R21
0004e4 9508      	RET
                 
                 __MULF127:
0004e5 0d10      	ADD  R17,R0
0004e6 1d21      	ADC  R18,R1
0004e7 1f39      	ADC  R19,R25
0004e8 c002      	RJMP __MULF128
                 __MULF126:
0004e9 0d20      	ADD  R18,R0
0004ea 1d31      	ADC  R19,R1
                 __MULF128:
0004eb 1f49      	ADC  R20,R25
0004ec 1f59      	ADC  R21,R25
0004ed 9508      	RET
                 
                 __DIVF21:
0004ee 935f      	PUSH R21
0004ef df38      	RCALL __UNPACK
0004f0 3870      	CPI  R23,0x80
0004f1 f421      	BRNE __DIVF210
0004f2 2011      	TST  R1
                 __DIVF211:
0004f3 f40a      	BRPL __DIVF219
0004f4 cf9f      	RJMP __MINRES
                 __DIVF219:
0004f5 cfa4      	RJMP __MAXRES
                 __DIVF210:
0004f6 3890      	CPI  R25,0x80
0004f7 f409      	BRNE __DIVF218
                 __DIVF217:
0004f8 cf95      	RJMP __ZERORES
                 __DIVF218:
0004f9 2401      	EOR  R0,R1
0004fa 9408      	SEC
0004fb 0b97      	SBC  R25,R23
0004fc f41b      	BRVC __DIVF216
0004fd f3d4      	BRLT __DIVF217
0004fe 2000      	TST  R0
0004ff cff3      	RJMP __DIVF211
                 __DIVF216:
000500 2f79      	MOV  R23,R25
000501 931f      	PUSH R17
000502 932f      	PUSH R18
000503 933f      	PUSH R19
000504 934f      	PUSH R20
000505 2411      	CLR  R1
000506 2711      	CLR  R17
000507 2722      	CLR  R18
000508 2733      	CLR  R19
000509 2744      	CLR  R20
00050a 2755      	CLR  R21
00050b e290      	LDI  R25,32
                 __DIVF212:
00050c 17ae      	CP   R26,R30
00050d 07bf      	CPC  R27,R31
00050e 0786      	CPC  R24,R22
00050f 0741      	CPC  R20,R17
000510 f030      	BRLO __DIVF213
000511 1bae      	SUB  R26,R30
000512 0bbf      	SBC  R27,R31
000513 0b86      	SBC  R24,R22
000514 0b41      	SBC  R20,R17
000515 9408      	SEC
000516 c001      	RJMP __DIVF214
                 __DIVF213:
000517 9488      	CLC
                 __DIVF214:
000518 1f55      	ROL  R21
000519 1f22      	ROL  R18
00051a 1f33      	ROL  R19
00051b 1c11      	ROL  R1
00051c 1faa      	ROL  R26
00051d 1fbb      	ROL  R27
00051e 1f88      	ROL  R24
00051f 1f44      	ROL  R20
000520 959a      	DEC  R25
000521 f751      	BRNE __DIVF212
000522 01f9      	MOVW R30,R18
000523 2d61      	MOV  R22,R1
000524 914f      	POP  R20
000525 913f      	POP  R19
000526 912f      	POP  R18
000527 911f      	POP  R17
000528 2366      	TST  R22
000529 f032      	BRMI __DIVF215
00052a 0f55      	LSL  R21
00052b 1fee      	ROL  R30
00052c 1fff      	ROL  R31
00052d 1f66      	ROL  R22
00052e 957a      	DEC  R23
00052f f243      	BRVS __DIVF217
                 __DIVF215:
000530 dedb      	RCALL __ROUND_REPACK
000531 915f      	POP  R21
000532 9508      	RET
                 
                 __ADDW2R15:
000533 2400      	CLR  R0
000534 0daf      	ADD  R26,R15
000535 1db0      	ADC  R27,R0
000536 9508      	RET
                 
                 __ANEGW1:
000537 95f1      	NEG  R31
000538 95e1      	NEG  R30
000539 40f0      	SBCI R31,0
00053a 9508      	RET
                 
                 __ANEGD1:
00053b 95f0      	COM  R31
00053c 9560      	COM  R22
00053d 9570      	COM  R23
00053e 95e1      	NEG  R30
00053f 4fff      	SBCI R31,-1
000540 4f6f      	SBCI R22,-1
000541 4f7f      	SBCI R23,-1
000542 9508      	RET
                 
                 __CWD1:
000543 2f6f      	MOV  R22,R31
000544 0f66      	ADD  R22,R22
000545 0b66      	SBC  R22,R22
000546 2f76      	MOV  R23,R22
000547 9508      	RET
                 
                 __GETW1P:
000548 91ed      	LD   R30,X+
000549 91fc      	LD   R31,X
00054a 9711      	SBIW R26,1
00054b 9508      	RET
                 
                 __GETW1PF:
00054c 9005      	LPM  R0,Z+
00054d 91f4      	LPM  R31,Z
00054e 2de0      	MOV  R30,R0
00054f 9508      	RET
                 
                 __PUTPARD1:
000550 937a      	ST   -Y,R23
000551 936a      	ST   -Y,R22
000552 93fa      	ST   -Y,R31
000553 93ea      	ST   -Y,R30
000554 9508      	RET
                 
                 __SAVELOCR6:
000555 935a      	ST   -Y,R21
                 __SAVELOCR5:
000556 934a      	ST   -Y,R20
                 __SAVELOCR4:
000557 933a      	ST   -Y,R19
                 __SAVELOCR3:
000558 932a      	ST   -Y,R18
                 __SAVELOCR2:
000559 931a      	ST   -Y,R17
00055a 930a      	ST   -Y,R16
00055b 9508      	RET
                 
                 __LOADLOCR6:
00055c 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
00055d 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
00055e 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00055f 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000560 8119      	LDD  R17,Y+1
000561 8108      	LD   R16,Y
000562 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  35 r1 :  20 r2 :   0 r3 :   0 r4 :   3 r5 :   0 r6 :   3 r7 :   0 
r8 :   4 r9 :   2 r10:   6 r11:   4 r12:   7 r13:   4 r14:   0 r15:   6 
r16:  34 r17:  34 r18:  41 r19:  20 r20:  23 r21:  66 r22:  47 r23:  39 
r24:  39 r25:  31 r26: 118 r27:  48 r28:  17 r29:   1 r30: 267 r31:  90 
x  :  23 y  : 199 z  :  15 
Registers used: 30 out of 35 (85.7%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  16 add   :   9 
adiw  :  27 and   :   2 andi  :   6 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  23 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :  12 
brlt  :   2 brmi  :   6 brne  :  41 brpl  :   6 brsh  :   2 brtc  :   1 
brts  :   1 brvc  :   2 brvs  :   3 bset  :   0 bst   :   0 call  :  64 
cbi   :   6 cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :  37 cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   4 
cp    :   7 cpc   :   7 cpi   :  44 cpse  :   0 dec   :  11 des   :   0 
eor   :   5 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :   6 inc   :   1 jmp   :  23 ld    :  43 ldd   :  75 ldi   : 133 
lds   :   4 lpm   :  14 lsl   :  10 lsr   :   1 mov   :  34 movw  :  35 
mul   :  10 muls  :   0 mulsu :   0 neg   :   4 nop   :   0 or    :   2 
ori   :   7 out   :  48 pop   :  17 push  :  16 rcall :  33 ret   :  39 
reti  :   2 rjmp  :  81 rol   :  22 ror   :   7 sbc   :   6 sbci  :   7 
sbi   :   9 sbic  :   0 sbis  :   1 sbiw  :  21 sbr   :   0 sbrc  :   2 
sbrs  :  11 sec   :   3 seh   :   0 sei   :   1 sen   :   0 ser   :   8 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  76 std   :  31 sts   :   9 sub   :   3 subi  :  19 swap  :   1 
tst   :  16 wdr   :   1 
Instructions used: 75 out of 116 (64.7%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000ac6   2688     70   2758   32768   8.4%
[.dseg] 0x000060 0x000267      0      7      7    2048   0.3%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 11 warnings
