{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571326293563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571326293580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 11:31:33 2019 " "Processing started: Thu Oct 17 11:31:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571326293580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571326293580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display_counter_main -c display_counter_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off display_counter_main -c display_counter_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571326293580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571326294273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571326294273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display_counter_main.v 4 4 " "Using design file display_counter_main.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_counter_main " "Found entity 1: display_counter_main" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571326311660 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_counter " "Found entity 2: hex_counter" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571326311660 ""} { "Info" "ISGN_ENTITY_NAME" "3 rate_divider " "Found entity 3: rate_divider" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571326311660 ""} { "Info" "ISGN_ENTITY_NAME" "4 seven_segment_decoder " "Found entity 4: seven_segment_decoder" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571326311660 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1571326311660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_counter_main " "Elaborating entity \"display_counter_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571326311662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display_counter_main.v(9) " "Verilog HDL assignment warning at display_counter_main.v(9): truncated value with size 32 to match size of target (1)" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571326311664 "|display_counter_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_counter hex_counter:block0 " "Elaborating entity \"hex_counter\" for hierarchy \"hex_counter:block0\"" {  } { { "display_counter_main.v" "block0" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571326311734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_divider rate_divider:block1 " "Elaborating entity \"rate_divider\" for hierarchy \"rate_divider:block1\"" {  } { { "display_counter_main.v" "block1" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571326311800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 display_counter_main.v(89) " "Verilog HDL assignment warning at display_counter_main.v(89): truncated value with size 32 to match size of target (28)" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571326311803 "|display_counter_main|rate_divider:block1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 display_counter_main.v(91) " "Verilog HDL assignment warning at display_counter_main.v(91): truncated value with size 32 to match size of target (28)" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571326311804 "|display_counter_main|rate_divider:block1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 display_counter_main.v(93) " "Verilog HDL assignment warning at display_counter_main.v(93): truncated value with size 32 to match size of target (28)" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571326311804 "|display_counter_main|rate_divider:block1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:block2 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:block2\"" {  } { { "display_counter_main.v" "block2" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571326311876 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hex_counter:block0\|q\[0\] hex_counter:block0\|q\[0\]~_emulated hex_counter:block0\|q\[0\]~1 " "Register \"hex_counter:block0\|q\[0\]\" is converted into an equivalent circuit using register \"hex_counter:block0\|q\[0\]~_emulated\" and latch \"hex_counter:block0\|q\[0\]~1\"" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571326313456 "|display_counter_main|hex_counter:block0|q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hex_counter:block0\|q\[3\] hex_counter:block0\|q\[3\]~_emulated hex_counter:block0\|q\[3\]~5 " "Register \"hex_counter:block0\|q\[3\]\" is converted into an equivalent circuit using register \"hex_counter:block0\|q\[3\]~_emulated\" and latch \"hex_counter:block0\|q\[3\]~5\"" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571326313456 "|display_counter_main|hex_counter:block0|q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hex_counter:block0\|q\[2\] hex_counter:block0\|q\[2\]~_emulated hex_counter:block0\|q\[2\]~9 " "Register \"hex_counter:block0\|q\[2\]\" is converted into an equivalent circuit using register \"hex_counter:block0\|q\[2\]~_emulated\" and latch \"hex_counter:block0\|q\[2\]~9\"" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571326313456 "|display_counter_main|hex_counter:block0|q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "hex_counter:block0\|q\[1\] hex_counter:block0\|q\[1\]~_emulated hex_counter:block0\|q\[1\]~13 " "Register \"hex_counter:block0\|q\[1\]\" is converted into an equivalent circuit using register \"hex_counter:block0\|q\[1\]~_emulated\" and latch \"hex_counter:block0\|q\[1\]~13\"" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1571326313456 "|display_counter_main|hex_counter:block0|q[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1571326313456 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571326313635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571326314576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571326314576 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "display_counter_main.v" "" { Text "/h/u10/c7/00/xiatingf/Desktop/csc258labs/Lab5/part2/display_counter_main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571326315051 "|display_counter_main|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571326315051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571326315053 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571326315053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571326315053 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1571326315053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571326315053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1110 " "Peak virtual memory: 1110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571326315250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 11:31:55 2019 " "Processing ended: Thu Oct 17 11:31:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571326315250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571326315250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571326315250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571326315250 ""}
