// Generated by CIRCT firtool-1.62.0
module MEMRS(
  input         clock,
                reset,
  output        io_backend_packet_0_ready,
  input         io_backend_packet_0_valid,
                io_backend_packet_0_bits_ready_bits_RS1_ready,
                io_backend_packet_0_bits_ready_bits_RS2_ready,
  input  [5:0]  io_backend_packet_0_bits_RD,
  input         io_backend_packet_0_bits_RD_valid,
  input  [5:0]  io_backend_packet_0_bits_RS1,
  input         io_backend_packet_0_bits_RS1_valid,
  input  [5:0]  io_backend_packet_0_bits_RS2,
  input         io_backend_packet_0_bits_RS2_valid,
  input  [20:0] io_backend_packet_0_bits_IMM,
  input  [2:0]  io_backend_packet_0_bits_FUNCT3,
  input  [3:0]  io_backend_packet_0_bits_packet_index,
  input  [5:0]  io_backend_packet_0_bits_ROB_index,
  input  [4:0]  io_backend_packet_0_bits_instructionType,
  input  [1:0]  io_backend_packet_0_bits_portID,
                io_backend_packet_0_bits_RS_type,
  input         io_backend_packet_0_bits_needs_ALU,
                io_backend_packet_0_bits_needs_branch_unit,
                io_backend_packet_0_bits_needs_CSRs,
                io_backend_packet_0_bits_SUBTRACT,
                io_backend_packet_0_bits_MULTIPLY,
                io_backend_packet_0_bits_IMMEDIATE,
                io_backend_packet_0_bits_IS_LOAD,
                io_backend_packet_0_bits_IS_STORE,
  output        io_backend_packet_1_ready,
  input         io_backend_packet_1_valid,
                io_backend_packet_1_bits_ready_bits_RS1_ready,
                io_backend_packet_1_bits_ready_bits_RS2_ready,
  input  [5:0]  io_backend_packet_1_bits_RD,
  input         io_backend_packet_1_bits_RD_valid,
  input  [5:0]  io_backend_packet_1_bits_RS1,
  input         io_backend_packet_1_bits_RS1_valid,
  input  [5:0]  io_backend_packet_1_bits_RS2,
  input         io_backend_packet_1_bits_RS2_valid,
  input  [20:0] io_backend_packet_1_bits_IMM,
  input  [2:0]  io_backend_packet_1_bits_FUNCT3,
  input  [3:0]  io_backend_packet_1_bits_packet_index,
  input  [5:0]  io_backend_packet_1_bits_ROB_index,
  input  [4:0]  io_backend_packet_1_bits_instructionType,
  input  [1:0]  io_backend_packet_1_bits_portID,
                io_backend_packet_1_bits_RS_type,
  input         io_backend_packet_1_bits_needs_ALU,
                io_backend_packet_1_bits_needs_branch_unit,
                io_backend_packet_1_bits_needs_CSRs,
                io_backend_packet_1_bits_SUBTRACT,
                io_backend_packet_1_bits_MULTIPLY,
                io_backend_packet_1_bits_IMMEDIATE,
                io_backend_packet_1_bits_IS_LOAD,
                io_backend_packet_1_bits_IS_STORE,
  output        io_backend_packet_2_ready,
  input         io_backend_packet_2_valid,
                io_backend_packet_2_bits_ready_bits_RS1_ready,
                io_backend_packet_2_bits_ready_bits_RS2_ready,
  input  [5:0]  io_backend_packet_2_bits_RD,
  input         io_backend_packet_2_bits_RD_valid,
  input  [5:0]  io_backend_packet_2_bits_RS1,
  input         io_backend_packet_2_bits_RS1_valid,
  input  [5:0]  io_backend_packet_2_bits_RS2,
  input         io_backend_packet_2_bits_RS2_valid,
  input  [20:0] io_backend_packet_2_bits_IMM,
  input  [2:0]  io_backend_packet_2_bits_FUNCT3,
  input  [3:0]  io_backend_packet_2_bits_packet_index,
  input  [5:0]  io_backend_packet_2_bits_ROB_index,
  input  [4:0]  io_backend_packet_2_bits_instructionType,
  input  [1:0]  io_backend_packet_2_bits_portID,
                io_backend_packet_2_bits_RS_type,
  input         io_backend_packet_2_bits_needs_ALU,
                io_backend_packet_2_bits_needs_branch_unit,
                io_backend_packet_2_bits_needs_CSRs,
                io_backend_packet_2_bits_SUBTRACT,
                io_backend_packet_2_bits_MULTIPLY,
                io_backend_packet_2_bits_IMMEDIATE,
                io_backend_packet_2_bits_IS_LOAD,
                io_backend_packet_2_bits_IS_STORE,
  output        io_backend_packet_3_ready,
  input         io_backend_packet_3_valid,
                io_backend_packet_3_bits_ready_bits_RS1_ready,
                io_backend_packet_3_bits_ready_bits_RS2_ready,
  input  [5:0]  io_backend_packet_3_bits_RD,
  input         io_backend_packet_3_bits_RD_valid,
  input  [5:0]  io_backend_packet_3_bits_RS1,
  input         io_backend_packet_3_bits_RS1_valid,
  input  [5:0]  io_backend_packet_3_bits_RS2,
  input         io_backend_packet_3_bits_RS2_valid,
  input  [20:0] io_backend_packet_3_bits_IMM,
  input  [2:0]  io_backend_packet_3_bits_FUNCT3,
  input  [3:0]  io_backend_packet_3_bits_packet_index,
  input  [5:0]  io_backend_packet_3_bits_ROB_index,
  input  [4:0]  io_backend_packet_3_bits_instructionType,
  input  [1:0]  io_backend_packet_3_bits_portID,
                io_backend_packet_3_bits_RS_type,
  input         io_backend_packet_3_bits_needs_ALU,
                io_backend_packet_3_bits_needs_branch_unit,
                io_backend_packet_3_bits_needs_CSRs,
                io_backend_packet_3_bits_SUBTRACT,
                io_backend_packet_3_bits_MULTIPLY,
                io_backend_packet_3_bits_IMMEDIATE,
                io_backend_packet_3_bits_IS_LOAD,
                io_backend_packet_3_bits_IS_STORE,
                io_FU_outputs_0_valid,
  input  [5:0]  io_FU_outputs_0_bits_RD,
  input  [31:0] io_FU_outputs_0_bits_RD_data,
  input         io_FU_outputs_0_bits_RD_valid,
  input  [31:0] io_FU_outputs_0_bits_instruction_PC,
  input         io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  input         io_FU_outputs_1_valid,
  input  [5:0]  io_FU_outputs_1_bits_RD,
  input  [31:0] io_FU_outputs_1_bits_RD_data,
  input         io_FU_outputs_1_bits_RD_valid,
  input  [31:0] io_FU_outputs_1_bits_instruction_PC,
  input         io_FU_outputs_1_bits_branch_taken,
  input  [31:0] io_FU_outputs_1_bits_target_address,
  input         io_FU_outputs_1_bits_branch_valid,
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  input         io_FU_outputs_2_valid,
  input  [5:0]  io_FU_outputs_2_bits_RD,
  input  [31:0] io_FU_outputs_2_bits_RD_data,
  input         io_FU_outputs_2_bits_RD_valid,
  input  [31:0] io_FU_outputs_2_bits_instruction_PC,
  input         io_FU_outputs_2_bits_branch_taken,
  input  [31:0] io_FU_outputs_2_bits_target_address,
  input         io_FU_outputs_2_bits_branch_valid,
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  input         io_FU_outputs_3_valid,
  input  [5:0]  io_FU_outputs_3_bits_RD,
  input  [31:0] io_FU_outputs_3_bits_RD_data,
  input         io_FU_outputs_3_bits_RD_valid,
  input  [31:0] io_FU_outputs_3_bits_instruction_PC,
  input         io_FU_outputs_3_bits_branch_taken,
  input  [31:0] io_FU_outputs_3_bits_target_address,
  input         io_FU_outputs_3_bits_branch_valid,
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  input         io_commit_valid,
  input  [31:0] io_commit_fetch_PC,
  input         io_commit_T_NT,
  input  [5:0]  io_commit_ROB_index,
  input  [2:0]  io_commit_br_type,
  input  [1:0]  io_commit_fetch_packet_index,
  input         io_commit_is_misprediction,
  input  [31:0] io_commit_expected_PC,
  input  [15:0] io_commit_GHR,
  input  [6:0]  io_commit_TOS,
                io_commit_NEXT,
  input  [3:0]  io_commit_RAT_IDX,
  input         io_RF_inputs_0_ready,
  output        io_RF_inputs_0_valid,
                io_RF_inputs_0_bits_ready_bits_RS1_ready,
                io_RF_inputs_0_bits_ready_bits_RS2_ready,
  output [5:0]  io_RF_inputs_0_bits_RD,
  output        io_RF_inputs_0_bits_RD_valid,
  output [5:0]  io_RF_inputs_0_bits_RS1,
  output        io_RF_inputs_0_bits_RS1_valid,
  output [5:0]  io_RF_inputs_0_bits_RS2,
  output        io_RF_inputs_0_bits_RS2_valid,
  output [20:0] io_RF_inputs_0_bits_IMM,
  output [2:0]  io_RF_inputs_0_bits_FUNCT3,
  output [3:0]  io_RF_inputs_0_bits_packet_index,
  output [5:0]  io_RF_inputs_0_bits_ROB_index,
  output [4:0]  io_RF_inputs_0_bits_instructionType,
  output [1:0]  io_RF_inputs_0_bits_portID,
                io_RF_inputs_0_bits_RS_type,
  output        io_RF_inputs_0_bits_needs_ALU,
                io_RF_inputs_0_bits_needs_branch_unit,
                io_RF_inputs_0_bits_needs_CSRs,
                io_RF_inputs_0_bits_SUBTRACT,
                io_RF_inputs_0_bits_MULTIPLY,
                io_RF_inputs_0_bits_IMMEDIATE,
                io_RF_inputs_0_bits_IS_LOAD,
                io_RF_inputs_0_bits_IS_STORE,
  input         io_RF_inputs_1_ready,
  output        io_RF_inputs_1_valid,
                io_RF_inputs_1_bits_ready_bits_RS1_ready,
                io_RF_inputs_1_bits_ready_bits_RS2_ready,
  output [5:0]  io_RF_inputs_1_bits_RD,
  output        io_RF_inputs_1_bits_RD_valid,
  output [5:0]  io_RF_inputs_1_bits_RS1,
  output        io_RF_inputs_1_bits_RS1_valid,
  output [5:0]  io_RF_inputs_1_bits_RS2,
  output        io_RF_inputs_1_bits_RS2_valid,
  output [20:0] io_RF_inputs_1_bits_IMM,
  output [2:0]  io_RF_inputs_1_bits_FUNCT3,
  output [3:0]  io_RF_inputs_1_bits_packet_index,
  output [5:0]  io_RF_inputs_1_bits_ROB_index,
  output [4:0]  io_RF_inputs_1_bits_instructionType,
  output [1:0]  io_RF_inputs_1_bits_portID,
                io_RF_inputs_1_bits_RS_type,
  output        io_RF_inputs_1_bits_needs_ALU,
                io_RF_inputs_1_bits_needs_branch_unit,
                io_RF_inputs_1_bits_needs_CSRs,
                io_RF_inputs_1_bits_SUBTRACT,
                io_RF_inputs_1_bits_MULTIPLY,
                io_RF_inputs_1_bits_IMMEDIATE,
                io_RF_inputs_1_bits_IS_LOAD,
                io_RF_inputs_1_bits_IS_STORE,
  input         io_RF_inputs_2_ready,
  output        io_RF_inputs_2_valid,
                io_RF_inputs_2_bits_ready_bits_RS1_ready,
                io_RF_inputs_2_bits_ready_bits_RS2_ready,
  output [5:0]  io_RF_inputs_2_bits_RD,
  output        io_RF_inputs_2_bits_RD_valid,
  output [5:0]  io_RF_inputs_2_bits_RS1,
  output        io_RF_inputs_2_bits_RS1_valid,
  output [5:0]  io_RF_inputs_2_bits_RS2,
  output        io_RF_inputs_2_bits_RS2_valid,
  output [20:0] io_RF_inputs_2_bits_IMM,
  output [2:0]  io_RF_inputs_2_bits_FUNCT3,
  output [3:0]  io_RF_inputs_2_bits_packet_index,
  output [5:0]  io_RF_inputs_2_bits_ROB_index,
  output [4:0]  io_RF_inputs_2_bits_instructionType,
  output [1:0]  io_RF_inputs_2_bits_portID,
                io_RF_inputs_2_bits_RS_type,
  output        io_RF_inputs_2_bits_needs_ALU,
                io_RF_inputs_2_bits_needs_branch_unit,
                io_RF_inputs_2_bits_needs_CSRs,
                io_RF_inputs_2_bits_SUBTRACT,
                io_RF_inputs_2_bits_MULTIPLY,
                io_RF_inputs_2_bits_IMMEDIATE,
                io_RF_inputs_2_bits_IS_LOAD,
                io_RF_inputs_2_bits_IS_STORE,
  input         io_RF_inputs_3_ready,
  output        io_RF_inputs_3_valid,
                io_RF_inputs_3_bits_ready_bits_RS1_ready,
                io_RF_inputs_3_bits_ready_bits_RS2_ready,
  output [5:0]  io_RF_inputs_3_bits_RD,
  output        io_RF_inputs_3_bits_RD_valid,
  output [5:0]  io_RF_inputs_3_bits_RS1,
  output        io_RF_inputs_3_bits_RS1_valid,
  output [5:0]  io_RF_inputs_3_bits_RS2,
  output        io_RF_inputs_3_bits_RS2_valid,
  output [20:0] io_RF_inputs_3_bits_IMM,
  output [2:0]  io_RF_inputs_3_bits_FUNCT3,
  output [3:0]  io_RF_inputs_3_bits_packet_index,
  output [5:0]  io_RF_inputs_3_bits_ROB_index,
  output [4:0]  io_RF_inputs_3_bits_instructionType,
  output [1:0]  io_RF_inputs_3_bits_portID,
                io_RF_inputs_3_bits_RS_type,
  output        io_RF_inputs_3_bits_needs_ALU,
                io_RF_inputs_3_bits_needs_branch_unit,
                io_RF_inputs_3_bits_needs_CSRs,
                io_RF_inputs_3_bits_SUBTRACT,
                io_RF_inputs_3_bits_MULTIPLY,
                io_RF_inputs_3_bits_IMMEDIATE,
                io_RF_inputs_3_bits_IS_LOAD,
                io_RF_inputs_3_bits_IS_STORE
);

  reg               reservation_station_0_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_0_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_0_decoded_instruction_RD;
  reg               reservation_station_0_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_0_decoded_instruction_RS1;
  reg               reservation_station_0_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_0_decoded_instruction_RS2;
  reg               reservation_station_0_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_0_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_0_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_0_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_0_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_0_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_0_decoded_instruction_portID;
  reg  [1:0]        reservation_station_0_decoded_instruction_RS_type;
  reg               reservation_station_0_decoded_instruction_needs_ALU;
  reg               reservation_station_0_decoded_instruction_needs_branch_unit;
  reg               reservation_station_0_decoded_instruction_needs_CSRs;
  reg               reservation_station_0_decoded_instruction_SUBTRACT;
  reg               reservation_station_0_decoded_instruction_MULTIPLY;
  reg               reservation_station_0_decoded_instruction_IMMEDIATE;
  reg               reservation_station_0_decoded_instruction_IS_LOAD;
  reg               reservation_station_0_decoded_instruction_IS_STORE;
  reg               reservation_station_0_commited;
  reg               reservation_station_0_valid;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_1_decoded_instruction_RD;
  reg               reservation_station_1_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_1_decoded_instruction_RS1;
  reg               reservation_station_1_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_1_decoded_instruction_RS2;
  reg               reservation_station_1_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_1_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_1_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_1_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_1_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_1_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_1_decoded_instruction_portID;
  reg  [1:0]        reservation_station_1_decoded_instruction_RS_type;
  reg               reservation_station_1_decoded_instruction_needs_ALU;
  reg               reservation_station_1_decoded_instruction_needs_branch_unit;
  reg               reservation_station_1_decoded_instruction_needs_CSRs;
  reg               reservation_station_1_decoded_instruction_SUBTRACT;
  reg               reservation_station_1_decoded_instruction_MULTIPLY;
  reg               reservation_station_1_decoded_instruction_IMMEDIATE;
  reg               reservation_station_1_decoded_instruction_IS_LOAD;
  reg               reservation_station_1_decoded_instruction_IS_STORE;
  reg               reservation_station_1_commited;
  reg               reservation_station_1_valid;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_2_decoded_instruction_RD;
  reg               reservation_station_2_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_2_decoded_instruction_RS1;
  reg               reservation_station_2_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_2_decoded_instruction_RS2;
  reg               reservation_station_2_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_2_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_2_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_2_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_2_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_2_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_2_decoded_instruction_portID;
  reg  [1:0]        reservation_station_2_decoded_instruction_RS_type;
  reg               reservation_station_2_decoded_instruction_needs_ALU;
  reg               reservation_station_2_decoded_instruction_needs_branch_unit;
  reg               reservation_station_2_decoded_instruction_needs_CSRs;
  reg               reservation_station_2_decoded_instruction_SUBTRACT;
  reg               reservation_station_2_decoded_instruction_MULTIPLY;
  reg               reservation_station_2_decoded_instruction_IMMEDIATE;
  reg               reservation_station_2_decoded_instruction_IS_LOAD;
  reg               reservation_station_2_decoded_instruction_IS_STORE;
  reg               reservation_station_2_commited;
  reg               reservation_station_2_valid;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_3_decoded_instruction_RD;
  reg               reservation_station_3_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_3_decoded_instruction_RS1;
  reg               reservation_station_3_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_3_decoded_instruction_RS2;
  reg               reservation_station_3_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_3_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_3_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_3_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_3_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_3_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_3_decoded_instruction_portID;
  reg  [1:0]        reservation_station_3_decoded_instruction_RS_type;
  reg               reservation_station_3_decoded_instruction_needs_ALU;
  reg               reservation_station_3_decoded_instruction_needs_branch_unit;
  reg               reservation_station_3_decoded_instruction_needs_CSRs;
  reg               reservation_station_3_decoded_instruction_SUBTRACT;
  reg               reservation_station_3_decoded_instruction_MULTIPLY;
  reg               reservation_station_3_decoded_instruction_IMMEDIATE;
  reg               reservation_station_3_decoded_instruction_IS_LOAD;
  reg               reservation_station_3_decoded_instruction_IS_STORE;
  reg               reservation_station_3_commited;
  reg               reservation_station_3_valid;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_4_decoded_instruction_RD;
  reg               reservation_station_4_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_4_decoded_instruction_RS1;
  reg               reservation_station_4_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_4_decoded_instruction_RS2;
  reg               reservation_station_4_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_4_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_4_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_4_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_4_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_4_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_4_decoded_instruction_portID;
  reg  [1:0]        reservation_station_4_decoded_instruction_RS_type;
  reg               reservation_station_4_decoded_instruction_needs_ALU;
  reg               reservation_station_4_decoded_instruction_needs_branch_unit;
  reg               reservation_station_4_decoded_instruction_needs_CSRs;
  reg               reservation_station_4_decoded_instruction_SUBTRACT;
  reg               reservation_station_4_decoded_instruction_MULTIPLY;
  reg               reservation_station_4_decoded_instruction_IMMEDIATE;
  reg               reservation_station_4_decoded_instruction_IS_LOAD;
  reg               reservation_station_4_decoded_instruction_IS_STORE;
  reg               reservation_station_4_commited;
  reg               reservation_station_4_valid;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_5_decoded_instruction_RD;
  reg               reservation_station_5_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_5_decoded_instruction_RS1;
  reg               reservation_station_5_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_5_decoded_instruction_RS2;
  reg               reservation_station_5_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_5_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_5_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_5_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_5_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_5_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_5_decoded_instruction_portID;
  reg  [1:0]        reservation_station_5_decoded_instruction_RS_type;
  reg               reservation_station_5_decoded_instruction_needs_ALU;
  reg               reservation_station_5_decoded_instruction_needs_branch_unit;
  reg               reservation_station_5_decoded_instruction_needs_CSRs;
  reg               reservation_station_5_decoded_instruction_SUBTRACT;
  reg               reservation_station_5_decoded_instruction_MULTIPLY;
  reg               reservation_station_5_decoded_instruction_IMMEDIATE;
  reg               reservation_station_5_decoded_instruction_IS_LOAD;
  reg               reservation_station_5_decoded_instruction_IS_STORE;
  reg               reservation_station_5_commited;
  reg               reservation_station_5_valid;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_6_decoded_instruction_RD;
  reg               reservation_station_6_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_6_decoded_instruction_RS1;
  reg               reservation_station_6_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_6_decoded_instruction_RS2;
  reg               reservation_station_6_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_6_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_6_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_6_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_6_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_6_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_6_decoded_instruction_portID;
  reg  [1:0]        reservation_station_6_decoded_instruction_RS_type;
  reg               reservation_station_6_decoded_instruction_needs_ALU;
  reg               reservation_station_6_decoded_instruction_needs_branch_unit;
  reg               reservation_station_6_decoded_instruction_needs_CSRs;
  reg               reservation_station_6_decoded_instruction_SUBTRACT;
  reg               reservation_station_6_decoded_instruction_MULTIPLY;
  reg               reservation_station_6_decoded_instruction_IMMEDIATE;
  reg               reservation_station_6_decoded_instruction_IS_LOAD;
  reg               reservation_station_6_decoded_instruction_IS_STORE;
  reg               reservation_station_6_commited;
  reg               reservation_station_6_valid;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_7_decoded_instruction_RD;
  reg               reservation_station_7_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_7_decoded_instruction_RS1;
  reg               reservation_station_7_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_7_decoded_instruction_RS2;
  reg               reservation_station_7_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_7_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_7_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_7_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_7_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_7_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_7_decoded_instruction_portID;
  reg  [1:0]        reservation_station_7_decoded_instruction_RS_type;
  reg               reservation_station_7_decoded_instruction_needs_ALU;
  reg               reservation_station_7_decoded_instruction_needs_branch_unit;
  reg               reservation_station_7_decoded_instruction_needs_CSRs;
  reg               reservation_station_7_decoded_instruction_SUBTRACT;
  reg               reservation_station_7_decoded_instruction_MULTIPLY;
  reg               reservation_station_7_decoded_instruction_IMMEDIATE;
  reg               reservation_station_7_decoded_instruction_IS_LOAD;
  reg               reservation_station_7_decoded_instruction_IS_STORE;
  reg               reservation_station_7_commited;
  reg               reservation_station_7_valid;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_8_decoded_instruction_RD;
  reg               reservation_station_8_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_8_decoded_instruction_RS1;
  reg               reservation_station_8_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_8_decoded_instruction_RS2;
  reg               reservation_station_8_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_8_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_8_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_8_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_8_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_8_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_8_decoded_instruction_portID;
  reg  [1:0]        reservation_station_8_decoded_instruction_RS_type;
  reg               reservation_station_8_decoded_instruction_needs_ALU;
  reg               reservation_station_8_decoded_instruction_needs_branch_unit;
  reg               reservation_station_8_decoded_instruction_needs_CSRs;
  reg               reservation_station_8_decoded_instruction_SUBTRACT;
  reg               reservation_station_8_decoded_instruction_MULTIPLY;
  reg               reservation_station_8_decoded_instruction_IMMEDIATE;
  reg               reservation_station_8_decoded_instruction_IS_LOAD;
  reg               reservation_station_8_decoded_instruction_IS_STORE;
  reg               reservation_station_8_commited;
  reg               reservation_station_8_valid;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_9_decoded_instruction_RD;
  reg               reservation_station_9_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_9_decoded_instruction_RS1;
  reg               reservation_station_9_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_9_decoded_instruction_RS2;
  reg               reservation_station_9_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_9_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_9_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_9_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_9_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_9_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_9_decoded_instruction_portID;
  reg  [1:0]        reservation_station_9_decoded_instruction_RS_type;
  reg               reservation_station_9_decoded_instruction_needs_ALU;
  reg               reservation_station_9_decoded_instruction_needs_branch_unit;
  reg               reservation_station_9_decoded_instruction_needs_CSRs;
  reg               reservation_station_9_decoded_instruction_SUBTRACT;
  reg               reservation_station_9_decoded_instruction_MULTIPLY;
  reg               reservation_station_9_decoded_instruction_IMMEDIATE;
  reg               reservation_station_9_decoded_instruction_IS_LOAD;
  reg               reservation_station_9_decoded_instruction_IS_STORE;
  reg               reservation_station_9_commited;
  reg               reservation_station_9_valid;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_10_decoded_instruction_RD;
  reg               reservation_station_10_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_10_decoded_instruction_RS1;
  reg               reservation_station_10_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_10_decoded_instruction_RS2;
  reg               reservation_station_10_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_10_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_10_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_10_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_10_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_10_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_10_decoded_instruction_portID;
  reg  [1:0]        reservation_station_10_decoded_instruction_RS_type;
  reg               reservation_station_10_decoded_instruction_needs_ALU;
  reg               reservation_station_10_decoded_instruction_needs_branch_unit;
  reg               reservation_station_10_decoded_instruction_needs_CSRs;
  reg               reservation_station_10_decoded_instruction_SUBTRACT;
  reg               reservation_station_10_decoded_instruction_MULTIPLY;
  reg               reservation_station_10_decoded_instruction_IMMEDIATE;
  reg               reservation_station_10_decoded_instruction_IS_LOAD;
  reg               reservation_station_10_decoded_instruction_IS_STORE;
  reg               reservation_station_10_commited;
  reg               reservation_station_10_valid;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_11_decoded_instruction_RD;
  reg               reservation_station_11_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_11_decoded_instruction_RS1;
  reg               reservation_station_11_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_11_decoded_instruction_RS2;
  reg               reservation_station_11_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_11_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_11_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_11_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_11_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_11_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_11_decoded_instruction_portID;
  reg  [1:0]        reservation_station_11_decoded_instruction_RS_type;
  reg               reservation_station_11_decoded_instruction_needs_ALU;
  reg               reservation_station_11_decoded_instruction_needs_branch_unit;
  reg               reservation_station_11_decoded_instruction_needs_CSRs;
  reg               reservation_station_11_decoded_instruction_SUBTRACT;
  reg               reservation_station_11_decoded_instruction_MULTIPLY;
  reg               reservation_station_11_decoded_instruction_IMMEDIATE;
  reg               reservation_station_11_decoded_instruction_IS_LOAD;
  reg               reservation_station_11_decoded_instruction_IS_STORE;
  reg               reservation_station_11_commited;
  reg               reservation_station_11_valid;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_12_decoded_instruction_RD;
  reg               reservation_station_12_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_12_decoded_instruction_RS1;
  reg               reservation_station_12_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_12_decoded_instruction_RS2;
  reg               reservation_station_12_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_12_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_12_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_12_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_12_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_12_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_12_decoded_instruction_portID;
  reg  [1:0]        reservation_station_12_decoded_instruction_RS_type;
  reg               reservation_station_12_decoded_instruction_needs_ALU;
  reg               reservation_station_12_decoded_instruction_needs_branch_unit;
  reg               reservation_station_12_decoded_instruction_needs_CSRs;
  reg               reservation_station_12_decoded_instruction_SUBTRACT;
  reg               reservation_station_12_decoded_instruction_MULTIPLY;
  reg               reservation_station_12_decoded_instruction_IMMEDIATE;
  reg               reservation_station_12_decoded_instruction_IS_LOAD;
  reg               reservation_station_12_decoded_instruction_IS_STORE;
  reg               reservation_station_12_commited;
  reg               reservation_station_12_valid;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_13_decoded_instruction_RD;
  reg               reservation_station_13_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_13_decoded_instruction_RS1;
  reg               reservation_station_13_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_13_decoded_instruction_RS2;
  reg               reservation_station_13_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_13_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_13_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_13_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_13_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_13_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_13_decoded_instruction_portID;
  reg  [1:0]        reservation_station_13_decoded_instruction_RS_type;
  reg               reservation_station_13_decoded_instruction_needs_ALU;
  reg               reservation_station_13_decoded_instruction_needs_branch_unit;
  reg               reservation_station_13_decoded_instruction_needs_CSRs;
  reg               reservation_station_13_decoded_instruction_SUBTRACT;
  reg               reservation_station_13_decoded_instruction_MULTIPLY;
  reg               reservation_station_13_decoded_instruction_IMMEDIATE;
  reg               reservation_station_13_decoded_instruction_IS_LOAD;
  reg               reservation_station_13_decoded_instruction_IS_STORE;
  reg               reservation_station_13_commited;
  reg               reservation_station_13_valid;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_14_decoded_instruction_RD;
  reg               reservation_station_14_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_14_decoded_instruction_RS1;
  reg               reservation_station_14_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_14_decoded_instruction_RS2;
  reg               reservation_station_14_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_14_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_14_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_14_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_14_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_14_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_14_decoded_instruction_portID;
  reg  [1:0]        reservation_station_14_decoded_instruction_RS_type;
  reg               reservation_station_14_decoded_instruction_needs_ALU;
  reg               reservation_station_14_decoded_instruction_needs_branch_unit;
  reg               reservation_station_14_decoded_instruction_needs_CSRs;
  reg               reservation_station_14_decoded_instruction_SUBTRACT;
  reg               reservation_station_14_decoded_instruction_MULTIPLY;
  reg               reservation_station_14_decoded_instruction_IMMEDIATE;
  reg               reservation_station_14_decoded_instruction_IS_LOAD;
  reg               reservation_station_14_decoded_instruction_IS_STORE;
  reg               reservation_station_14_commited;
  reg               reservation_station_14_valid;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_15_decoded_instruction_RD;
  reg               reservation_station_15_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_15_decoded_instruction_RS1;
  reg               reservation_station_15_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_15_decoded_instruction_RS2;
  reg               reservation_station_15_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_15_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_15_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_15_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_15_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_15_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_15_decoded_instruction_portID;
  reg  [1:0]        reservation_station_15_decoded_instruction_RS_type;
  reg               reservation_station_15_decoded_instruction_needs_ALU;
  reg               reservation_station_15_decoded_instruction_needs_branch_unit;
  reg               reservation_station_15_decoded_instruction_needs_CSRs;
  reg               reservation_station_15_decoded_instruction_SUBTRACT;
  reg               reservation_station_15_decoded_instruction_MULTIPLY;
  reg               reservation_station_15_decoded_instruction_IMMEDIATE;
  reg               reservation_station_15_decoded_instruction_IS_LOAD;
  reg               reservation_station_15_decoded_instruction_IS_STORE;
  reg               reservation_station_15_commited;
  reg               reservation_station_15_valid;
  reg  [4:0]        front_pointer;
  reg  [4:0]        back_pointer;
  wire              RS1_match_0 =
    io_FU_outputs_0_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_0 =
    io_FU_outputs_0_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_1 =
    io_FU_outputs_0_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_1 =
    io_FU_outputs_0_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_2 =
    io_FU_outputs_0_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_2 =
    io_FU_outputs_0_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_3 =
    io_FU_outputs_0_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_3 =
    io_FU_outputs_0_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_4 =
    io_FU_outputs_0_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_4 =
    io_FU_outputs_0_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_5 =
    io_FU_outputs_0_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_5 =
    io_FU_outputs_0_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_6 =
    io_FU_outputs_0_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_6 =
    io_FU_outputs_0_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_7 =
    io_FU_outputs_0_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_7 =
    io_FU_outputs_0_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_8 =
    io_FU_outputs_0_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_8 =
    io_FU_outputs_0_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_9 =
    io_FU_outputs_0_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_9 =
    io_FU_outputs_0_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_10 =
    io_FU_outputs_0_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_10 =
    io_FU_outputs_0_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_11 =
    io_FU_outputs_0_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_11 =
    io_FU_outputs_0_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_12 =
    io_FU_outputs_0_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_12 =
    io_FU_outputs_0_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_13 =
    io_FU_outputs_0_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_13 =
    io_FU_outputs_0_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_14 =
    io_FU_outputs_0_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_14 =
    io_FU_outputs_0_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_15 =
    io_FU_outputs_0_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_15 =
    io_FU_outputs_0_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [15:0]       _GEN =
    {{reservation_station_15_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS1_ready}};
  wire              io_RF_inputs_3_bits_ready_bits_RS1_ready_0 = _GEN[front_pointer[3:0]];
  wire [15:0]       _GEN_0 =
    {{reservation_station_15_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS2_ready}};
  wire              io_RF_inputs_3_bits_ready_bits_RS2_ready_0 =
    _GEN_0[front_pointer[3:0]];
  wire [15:0][5:0]  _GEN_1 =
    {{reservation_station_15_decoded_instruction_RD},
     {reservation_station_14_decoded_instruction_RD},
     {reservation_station_13_decoded_instruction_RD},
     {reservation_station_12_decoded_instruction_RD},
     {reservation_station_11_decoded_instruction_RD},
     {reservation_station_10_decoded_instruction_RD},
     {reservation_station_9_decoded_instruction_RD},
     {reservation_station_8_decoded_instruction_RD},
     {reservation_station_7_decoded_instruction_RD},
     {reservation_station_6_decoded_instruction_RD},
     {reservation_station_5_decoded_instruction_RD},
     {reservation_station_4_decoded_instruction_RD},
     {reservation_station_3_decoded_instruction_RD},
     {reservation_station_2_decoded_instruction_RD},
     {reservation_station_1_decoded_instruction_RD},
     {reservation_station_0_decoded_instruction_RD}};
  wire [15:0]       _GEN_2 =
    {{reservation_station_15_decoded_instruction_RD_valid},
     {reservation_station_14_decoded_instruction_RD_valid},
     {reservation_station_13_decoded_instruction_RD_valid},
     {reservation_station_12_decoded_instruction_RD_valid},
     {reservation_station_11_decoded_instruction_RD_valid},
     {reservation_station_10_decoded_instruction_RD_valid},
     {reservation_station_9_decoded_instruction_RD_valid},
     {reservation_station_8_decoded_instruction_RD_valid},
     {reservation_station_7_decoded_instruction_RD_valid},
     {reservation_station_6_decoded_instruction_RD_valid},
     {reservation_station_5_decoded_instruction_RD_valid},
     {reservation_station_4_decoded_instruction_RD_valid},
     {reservation_station_3_decoded_instruction_RD_valid},
     {reservation_station_2_decoded_instruction_RD_valid},
     {reservation_station_1_decoded_instruction_RD_valid},
     {reservation_station_0_decoded_instruction_RD_valid}};
  wire [15:0][5:0]  _GEN_3 =
    {{reservation_station_15_decoded_instruction_RS1},
     {reservation_station_14_decoded_instruction_RS1},
     {reservation_station_13_decoded_instruction_RS1},
     {reservation_station_12_decoded_instruction_RS1},
     {reservation_station_11_decoded_instruction_RS1},
     {reservation_station_10_decoded_instruction_RS1},
     {reservation_station_9_decoded_instruction_RS1},
     {reservation_station_8_decoded_instruction_RS1},
     {reservation_station_7_decoded_instruction_RS1},
     {reservation_station_6_decoded_instruction_RS1},
     {reservation_station_5_decoded_instruction_RS1},
     {reservation_station_4_decoded_instruction_RS1},
     {reservation_station_3_decoded_instruction_RS1},
     {reservation_station_2_decoded_instruction_RS1},
     {reservation_station_1_decoded_instruction_RS1},
     {reservation_station_0_decoded_instruction_RS1}};
  wire [15:0]       _GEN_4 =
    {{reservation_station_15_decoded_instruction_RS1_valid},
     {reservation_station_14_decoded_instruction_RS1_valid},
     {reservation_station_13_decoded_instruction_RS1_valid},
     {reservation_station_12_decoded_instruction_RS1_valid},
     {reservation_station_11_decoded_instruction_RS1_valid},
     {reservation_station_10_decoded_instruction_RS1_valid},
     {reservation_station_9_decoded_instruction_RS1_valid},
     {reservation_station_8_decoded_instruction_RS1_valid},
     {reservation_station_7_decoded_instruction_RS1_valid},
     {reservation_station_6_decoded_instruction_RS1_valid},
     {reservation_station_5_decoded_instruction_RS1_valid},
     {reservation_station_4_decoded_instruction_RS1_valid},
     {reservation_station_3_decoded_instruction_RS1_valid},
     {reservation_station_2_decoded_instruction_RS1_valid},
     {reservation_station_1_decoded_instruction_RS1_valid},
     {reservation_station_0_decoded_instruction_RS1_valid}};
  wire [15:0][5:0]  _GEN_5 =
    {{reservation_station_15_decoded_instruction_RS2},
     {reservation_station_14_decoded_instruction_RS2},
     {reservation_station_13_decoded_instruction_RS2},
     {reservation_station_12_decoded_instruction_RS2},
     {reservation_station_11_decoded_instruction_RS2},
     {reservation_station_10_decoded_instruction_RS2},
     {reservation_station_9_decoded_instruction_RS2},
     {reservation_station_8_decoded_instruction_RS2},
     {reservation_station_7_decoded_instruction_RS2},
     {reservation_station_6_decoded_instruction_RS2},
     {reservation_station_5_decoded_instruction_RS2},
     {reservation_station_4_decoded_instruction_RS2},
     {reservation_station_3_decoded_instruction_RS2},
     {reservation_station_2_decoded_instruction_RS2},
     {reservation_station_1_decoded_instruction_RS2},
     {reservation_station_0_decoded_instruction_RS2}};
  wire [15:0]       _GEN_6 =
    {{reservation_station_15_decoded_instruction_RS2_valid},
     {reservation_station_14_decoded_instruction_RS2_valid},
     {reservation_station_13_decoded_instruction_RS2_valid},
     {reservation_station_12_decoded_instruction_RS2_valid},
     {reservation_station_11_decoded_instruction_RS2_valid},
     {reservation_station_10_decoded_instruction_RS2_valid},
     {reservation_station_9_decoded_instruction_RS2_valid},
     {reservation_station_8_decoded_instruction_RS2_valid},
     {reservation_station_7_decoded_instruction_RS2_valid},
     {reservation_station_6_decoded_instruction_RS2_valid},
     {reservation_station_5_decoded_instruction_RS2_valid},
     {reservation_station_4_decoded_instruction_RS2_valid},
     {reservation_station_3_decoded_instruction_RS2_valid},
     {reservation_station_2_decoded_instruction_RS2_valid},
     {reservation_station_1_decoded_instruction_RS2_valid},
     {reservation_station_0_decoded_instruction_RS2_valid}};
  wire [15:0][20:0] _GEN_7 =
    {{reservation_station_15_decoded_instruction_IMM},
     {reservation_station_14_decoded_instruction_IMM},
     {reservation_station_13_decoded_instruction_IMM},
     {reservation_station_12_decoded_instruction_IMM},
     {reservation_station_11_decoded_instruction_IMM},
     {reservation_station_10_decoded_instruction_IMM},
     {reservation_station_9_decoded_instruction_IMM},
     {reservation_station_8_decoded_instruction_IMM},
     {reservation_station_7_decoded_instruction_IMM},
     {reservation_station_6_decoded_instruction_IMM},
     {reservation_station_5_decoded_instruction_IMM},
     {reservation_station_4_decoded_instruction_IMM},
     {reservation_station_3_decoded_instruction_IMM},
     {reservation_station_2_decoded_instruction_IMM},
     {reservation_station_1_decoded_instruction_IMM},
     {reservation_station_0_decoded_instruction_IMM}};
  wire [15:0][2:0]  _GEN_8 =
    {{reservation_station_15_decoded_instruction_FUNCT3},
     {reservation_station_14_decoded_instruction_FUNCT3},
     {reservation_station_13_decoded_instruction_FUNCT3},
     {reservation_station_12_decoded_instruction_FUNCT3},
     {reservation_station_11_decoded_instruction_FUNCT3},
     {reservation_station_10_decoded_instruction_FUNCT3},
     {reservation_station_9_decoded_instruction_FUNCT3},
     {reservation_station_8_decoded_instruction_FUNCT3},
     {reservation_station_7_decoded_instruction_FUNCT3},
     {reservation_station_6_decoded_instruction_FUNCT3},
     {reservation_station_5_decoded_instruction_FUNCT3},
     {reservation_station_4_decoded_instruction_FUNCT3},
     {reservation_station_3_decoded_instruction_FUNCT3},
     {reservation_station_2_decoded_instruction_FUNCT3},
     {reservation_station_1_decoded_instruction_FUNCT3},
     {reservation_station_0_decoded_instruction_FUNCT3}};
  wire [15:0][3:0]  _GEN_9 =
    {{reservation_station_15_decoded_instruction_packet_index},
     {reservation_station_14_decoded_instruction_packet_index},
     {reservation_station_13_decoded_instruction_packet_index},
     {reservation_station_12_decoded_instruction_packet_index},
     {reservation_station_11_decoded_instruction_packet_index},
     {reservation_station_10_decoded_instruction_packet_index},
     {reservation_station_9_decoded_instruction_packet_index},
     {reservation_station_8_decoded_instruction_packet_index},
     {reservation_station_7_decoded_instruction_packet_index},
     {reservation_station_6_decoded_instruction_packet_index},
     {reservation_station_5_decoded_instruction_packet_index},
     {reservation_station_4_decoded_instruction_packet_index},
     {reservation_station_3_decoded_instruction_packet_index},
     {reservation_station_2_decoded_instruction_packet_index},
     {reservation_station_1_decoded_instruction_packet_index},
     {reservation_station_0_decoded_instruction_packet_index}};
  wire [15:0][5:0]  _GEN_10 =
    {{reservation_station_15_decoded_instruction_ROB_index},
     {reservation_station_14_decoded_instruction_ROB_index},
     {reservation_station_13_decoded_instruction_ROB_index},
     {reservation_station_12_decoded_instruction_ROB_index},
     {reservation_station_11_decoded_instruction_ROB_index},
     {reservation_station_10_decoded_instruction_ROB_index},
     {reservation_station_9_decoded_instruction_ROB_index},
     {reservation_station_8_decoded_instruction_ROB_index},
     {reservation_station_7_decoded_instruction_ROB_index},
     {reservation_station_6_decoded_instruction_ROB_index},
     {reservation_station_5_decoded_instruction_ROB_index},
     {reservation_station_4_decoded_instruction_ROB_index},
     {reservation_station_3_decoded_instruction_ROB_index},
     {reservation_station_2_decoded_instruction_ROB_index},
     {reservation_station_1_decoded_instruction_ROB_index},
     {reservation_station_0_decoded_instruction_ROB_index}};
  wire [15:0][4:0]  _GEN_11 =
    {{reservation_station_15_decoded_instruction_instructionType},
     {reservation_station_14_decoded_instruction_instructionType},
     {reservation_station_13_decoded_instruction_instructionType},
     {reservation_station_12_decoded_instruction_instructionType},
     {reservation_station_11_decoded_instruction_instructionType},
     {reservation_station_10_decoded_instruction_instructionType},
     {reservation_station_9_decoded_instruction_instructionType},
     {reservation_station_8_decoded_instruction_instructionType},
     {reservation_station_7_decoded_instruction_instructionType},
     {reservation_station_6_decoded_instruction_instructionType},
     {reservation_station_5_decoded_instruction_instructionType},
     {reservation_station_4_decoded_instruction_instructionType},
     {reservation_station_3_decoded_instruction_instructionType},
     {reservation_station_2_decoded_instruction_instructionType},
     {reservation_station_1_decoded_instruction_instructionType},
     {reservation_station_0_decoded_instruction_instructionType}};
  wire [15:0][1:0]  _GEN_12 =
    {{reservation_station_15_decoded_instruction_portID},
     {reservation_station_14_decoded_instruction_portID},
     {reservation_station_13_decoded_instruction_portID},
     {reservation_station_12_decoded_instruction_portID},
     {reservation_station_11_decoded_instruction_portID},
     {reservation_station_10_decoded_instruction_portID},
     {reservation_station_9_decoded_instruction_portID},
     {reservation_station_8_decoded_instruction_portID},
     {reservation_station_7_decoded_instruction_portID},
     {reservation_station_6_decoded_instruction_portID},
     {reservation_station_5_decoded_instruction_portID},
     {reservation_station_4_decoded_instruction_portID},
     {reservation_station_3_decoded_instruction_portID},
     {reservation_station_2_decoded_instruction_portID},
     {reservation_station_1_decoded_instruction_portID},
     {reservation_station_0_decoded_instruction_portID}};
  wire [15:0][1:0]  _GEN_13 =
    {{reservation_station_15_decoded_instruction_RS_type},
     {reservation_station_14_decoded_instruction_RS_type},
     {reservation_station_13_decoded_instruction_RS_type},
     {reservation_station_12_decoded_instruction_RS_type},
     {reservation_station_11_decoded_instruction_RS_type},
     {reservation_station_10_decoded_instruction_RS_type},
     {reservation_station_9_decoded_instruction_RS_type},
     {reservation_station_8_decoded_instruction_RS_type},
     {reservation_station_7_decoded_instruction_RS_type},
     {reservation_station_6_decoded_instruction_RS_type},
     {reservation_station_5_decoded_instruction_RS_type},
     {reservation_station_4_decoded_instruction_RS_type},
     {reservation_station_3_decoded_instruction_RS_type},
     {reservation_station_2_decoded_instruction_RS_type},
     {reservation_station_1_decoded_instruction_RS_type},
     {reservation_station_0_decoded_instruction_RS_type}};
  wire [15:0]       _GEN_14 =
    {{reservation_station_15_decoded_instruction_needs_ALU},
     {reservation_station_14_decoded_instruction_needs_ALU},
     {reservation_station_13_decoded_instruction_needs_ALU},
     {reservation_station_12_decoded_instruction_needs_ALU},
     {reservation_station_11_decoded_instruction_needs_ALU},
     {reservation_station_10_decoded_instruction_needs_ALU},
     {reservation_station_9_decoded_instruction_needs_ALU},
     {reservation_station_8_decoded_instruction_needs_ALU},
     {reservation_station_7_decoded_instruction_needs_ALU},
     {reservation_station_6_decoded_instruction_needs_ALU},
     {reservation_station_5_decoded_instruction_needs_ALU},
     {reservation_station_4_decoded_instruction_needs_ALU},
     {reservation_station_3_decoded_instruction_needs_ALU},
     {reservation_station_2_decoded_instruction_needs_ALU},
     {reservation_station_1_decoded_instruction_needs_ALU},
     {reservation_station_0_decoded_instruction_needs_ALU}};
  wire [15:0]       _GEN_15 =
    {{reservation_station_15_decoded_instruction_needs_branch_unit},
     {reservation_station_14_decoded_instruction_needs_branch_unit},
     {reservation_station_13_decoded_instruction_needs_branch_unit},
     {reservation_station_12_decoded_instruction_needs_branch_unit},
     {reservation_station_11_decoded_instruction_needs_branch_unit},
     {reservation_station_10_decoded_instruction_needs_branch_unit},
     {reservation_station_9_decoded_instruction_needs_branch_unit},
     {reservation_station_8_decoded_instruction_needs_branch_unit},
     {reservation_station_7_decoded_instruction_needs_branch_unit},
     {reservation_station_6_decoded_instruction_needs_branch_unit},
     {reservation_station_5_decoded_instruction_needs_branch_unit},
     {reservation_station_4_decoded_instruction_needs_branch_unit},
     {reservation_station_3_decoded_instruction_needs_branch_unit},
     {reservation_station_2_decoded_instruction_needs_branch_unit},
     {reservation_station_1_decoded_instruction_needs_branch_unit},
     {reservation_station_0_decoded_instruction_needs_branch_unit}};
  wire [15:0]       _GEN_16 =
    {{reservation_station_15_decoded_instruction_needs_CSRs},
     {reservation_station_14_decoded_instruction_needs_CSRs},
     {reservation_station_13_decoded_instruction_needs_CSRs},
     {reservation_station_12_decoded_instruction_needs_CSRs},
     {reservation_station_11_decoded_instruction_needs_CSRs},
     {reservation_station_10_decoded_instruction_needs_CSRs},
     {reservation_station_9_decoded_instruction_needs_CSRs},
     {reservation_station_8_decoded_instruction_needs_CSRs},
     {reservation_station_7_decoded_instruction_needs_CSRs},
     {reservation_station_6_decoded_instruction_needs_CSRs},
     {reservation_station_5_decoded_instruction_needs_CSRs},
     {reservation_station_4_decoded_instruction_needs_CSRs},
     {reservation_station_3_decoded_instruction_needs_CSRs},
     {reservation_station_2_decoded_instruction_needs_CSRs},
     {reservation_station_1_decoded_instruction_needs_CSRs},
     {reservation_station_0_decoded_instruction_needs_CSRs}};
  wire [15:0]       _GEN_17 =
    {{reservation_station_15_decoded_instruction_SUBTRACT},
     {reservation_station_14_decoded_instruction_SUBTRACT},
     {reservation_station_13_decoded_instruction_SUBTRACT},
     {reservation_station_12_decoded_instruction_SUBTRACT},
     {reservation_station_11_decoded_instruction_SUBTRACT},
     {reservation_station_10_decoded_instruction_SUBTRACT},
     {reservation_station_9_decoded_instruction_SUBTRACT},
     {reservation_station_8_decoded_instruction_SUBTRACT},
     {reservation_station_7_decoded_instruction_SUBTRACT},
     {reservation_station_6_decoded_instruction_SUBTRACT},
     {reservation_station_5_decoded_instruction_SUBTRACT},
     {reservation_station_4_decoded_instruction_SUBTRACT},
     {reservation_station_3_decoded_instruction_SUBTRACT},
     {reservation_station_2_decoded_instruction_SUBTRACT},
     {reservation_station_1_decoded_instruction_SUBTRACT},
     {reservation_station_0_decoded_instruction_SUBTRACT}};
  wire [15:0]       _GEN_18 =
    {{reservation_station_15_decoded_instruction_MULTIPLY},
     {reservation_station_14_decoded_instruction_MULTIPLY},
     {reservation_station_13_decoded_instruction_MULTIPLY},
     {reservation_station_12_decoded_instruction_MULTIPLY},
     {reservation_station_11_decoded_instruction_MULTIPLY},
     {reservation_station_10_decoded_instruction_MULTIPLY},
     {reservation_station_9_decoded_instruction_MULTIPLY},
     {reservation_station_8_decoded_instruction_MULTIPLY},
     {reservation_station_7_decoded_instruction_MULTIPLY},
     {reservation_station_6_decoded_instruction_MULTIPLY},
     {reservation_station_5_decoded_instruction_MULTIPLY},
     {reservation_station_4_decoded_instruction_MULTIPLY},
     {reservation_station_3_decoded_instruction_MULTIPLY},
     {reservation_station_2_decoded_instruction_MULTIPLY},
     {reservation_station_1_decoded_instruction_MULTIPLY},
     {reservation_station_0_decoded_instruction_MULTIPLY}};
  wire [15:0]       _GEN_19 =
    {{reservation_station_15_decoded_instruction_IMMEDIATE},
     {reservation_station_14_decoded_instruction_IMMEDIATE},
     {reservation_station_13_decoded_instruction_IMMEDIATE},
     {reservation_station_12_decoded_instruction_IMMEDIATE},
     {reservation_station_11_decoded_instruction_IMMEDIATE},
     {reservation_station_10_decoded_instruction_IMMEDIATE},
     {reservation_station_9_decoded_instruction_IMMEDIATE},
     {reservation_station_8_decoded_instruction_IMMEDIATE},
     {reservation_station_7_decoded_instruction_IMMEDIATE},
     {reservation_station_6_decoded_instruction_IMMEDIATE},
     {reservation_station_5_decoded_instruction_IMMEDIATE},
     {reservation_station_4_decoded_instruction_IMMEDIATE},
     {reservation_station_3_decoded_instruction_IMMEDIATE},
     {reservation_station_2_decoded_instruction_IMMEDIATE},
     {reservation_station_1_decoded_instruction_IMMEDIATE},
     {reservation_station_0_decoded_instruction_IMMEDIATE}};
  wire [15:0]       _GEN_20 =
    {{reservation_station_15_decoded_instruction_IS_LOAD},
     {reservation_station_14_decoded_instruction_IS_LOAD},
     {reservation_station_13_decoded_instruction_IS_LOAD},
     {reservation_station_12_decoded_instruction_IS_LOAD},
     {reservation_station_11_decoded_instruction_IS_LOAD},
     {reservation_station_10_decoded_instruction_IS_LOAD},
     {reservation_station_9_decoded_instruction_IS_LOAD},
     {reservation_station_8_decoded_instruction_IS_LOAD},
     {reservation_station_7_decoded_instruction_IS_LOAD},
     {reservation_station_6_decoded_instruction_IS_LOAD},
     {reservation_station_5_decoded_instruction_IS_LOAD},
     {reservation_station_4_decoded_instruction_IS_LOAD},
     {reservation_station_3_decoded_instruction_IS_LOAD},
     {reservation_station_2_decoded_instruction_IS_LOAD},
     {reservation_station_1_decoded_instruction_IS_LOAD},
     {reservation_station_0_decoded_instruction_IS_LOAD}};
  wire [15:0]       _GEN_21 =
    {{reservation_station_15_decoded_instruction_IS_STORE},
     {reservation_station_14_decoded_instruction_IS_STORE},
     {reservation_station_13_decoded_instruction_IS_STORE},
     {reservation_station_12_decoded_instruction_IS_STORE},
     {reservation_station_11_decoded_instruction_IS_STORE},
     {reservation_station_10_decoded_instruction_IS_STORE},
     {reservation_station_9_decoded_instruction_IS_STORE},
     {reservation_station_8_decoded_instruction_IS_STORE},
     {reservation_station_7_decoded_instruction_IS_STORE},
     {reservation_station_6_decoded_instruction_IS_STORE},
     {reservation_station_5_decoded_instruction_IS_STORE},
     {reservation_station_4_decoded_instruction_IS_STORE},
     {reservation_station_3_decoded_instruction_IS_STORE},
     {reservation_station_2_decoded_instruction_IS_STORE},
     {reservation_station_1_decoded_instruction_IS_STORE},
     {reservation_station_0_decoded_instruction_IS_STORE}};
  wire [15:0]       _GEN_22 =
    {{reservation_station_15_commited},
     {reservation_station_14_commited},
     {reservation_station_13_commited},
     {reservation_station_12_commited},
     {reservation_station_11_commited},
     {reservation_station_10_commited},
     {reservation_station_9_commited},
     {reservation_station_8_commited},
     {reservation_station_7_commited},
     {reservation_station_6_commited},
     {reservation_station_5_commited},
     {reservation_station_4_commited},
     {reservation_station_3_commited},
     {reservation_station_2_commited},
     {reservation_station_1_commited},
     {reservation_station_0_commited}};
  wire [15:0]       _GEN_23 =
    {{reservation_station_15_valid},
     {reservation_station_14_valid},
     {reservation_station_13_valid},
     {reservation_station_12_valid},
     {reservation_station_11_valid},
     {reservation_station_10_valid},
     {reservation_station_9_valid},
     {reservation_station_8_valid},
     {reservation_station_7_valid},
     {reservation_station_6_valid},
     {reservation_station_5_valid},
     {reservation_station_4_valid},
     {reservation_station_3_valid},
     {reservation_station_2_valid},
     {reservation_station_1_valid},
     {reservation_station_0_valid}};
  wire              good_to_go =
    _GEN_23[front_pointer[3:0]] & _GEN_22[front_pointer[3:0]]
    & io_RF_inputs_3_bits_ready_bits_RS1_ready_0
    & io_RF_inputs_3_bits_ready_bits_RS2_ready_0;
  wire [15:0]       _availalbe_RS_entries_T_1 =
    ~{reservation_station_0_valid,
      reservation_station_1_valid,
      reservation_station_2_valid,
      reservation_station_3_valid,
      reservation_station_4_valid,
      reservation_station_5_valid,
      reservation_station_6_valid,
      reservation_station_7_valid,
      reservation_station_8_valid,
      reservation_station_9_valid,
      reservation_station_10_valid,
      reservation_station_11_valid,
      reservation_station_12_valid,
      reservation_station_13_valid,
      reservation_station_14_valid,
      reservation_station_15_valid};
  wire [4:0]        availalbe_RS_entries =
    {1'h0,
     {1'h0,
      {1'h0, {1'h0, _availalbe_RS_entries_T_1[0]} + {1'h0, _availalbe_RS_entries_T_1[1]}}
        + {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[2]} + {1'h0, _availalbe_RS_entries_T_1[3]}}}
       + {1'h0,
          {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[4]} + {1'h0, _availalbe_RS_entries_T_1[5]}}
            + {1'h0,
               {1'h0, _availalbe_RS_entries_T_1[6]}
                 + {1'h0, _availalbe_RS_entries_T_1[7]}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, _availalbe_RS_entries_T_1[8]} + {1'h0, _availalbe_RS_entries_T_1[9]}}
          + {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[10]}
               + {1'h0, _availalbe_RS_entries_T_1[11]}}}
         + {1'h0,
            {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[12]}
               + {1'h0, _availalbe_RS_entries_T_1[13]}}
              + {1'h0,
                 {1'h0, _availalbe_RS_entries_T_1[14]}
                   + {1'h0, _availalbe_RS_entries_T_1[15]}}}};
  wire [3:0]        themometor_value =
    {1'h0,
     {2'h0, availalbe_RS_entries == 5'h1} | (availalbe_RS_entries == 5'h2 ? 3'h3 : 3'h0)}
    | (availalbe_RS_entries == 5'h3 ? 4'h7 : 4'h0) | {4{availalbe_RS_entries == 5'h4}}
    | {4{availalbe_RS_entries == 5'h5}} | {4{availalbe_RS_entries == 5'h6}}
    | {4{availalbe_RS_entries == 5'h7}} | {4{availalbe_RS_entries == 5'h8}}
    | {4{availalbe_RS_entries == 5'h9}} | {4{availalbe_RS_entries == 5'hA}}
    | {4{availalbe_RS_entries == 5'hB}} | {4{availalbe_RS_entries == 5'hC}}
    | {4{availalbe_RS_entries == 5'hD}} | {4{availalbe_RS_entries == 5'hE}}
    | {4{availalbe_RS_entries == 5'hF}} | {4{availalbe_RS_entries == 5'h10}};
  always @(posedge clock) begin
    if (reset) begin
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_0_decoded_instruction_RD <= 6'h0;
      reservation_station_0_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS1 <= 6'h0;
      reservation_station_0_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS2 <= 6'h0;
      reservation_station_0_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_0_decoded_instruction_IMM <= 21'h0;
      reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_0_decoded_instruction_packet_index <= 4'h0;
      reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_0_decoded_instruction_instructionType <= 5'h0;
      reservation_station_0_decoded_instruction_portID <= 2'h0;
      reservation_station_0_decoded_instruction_RS_type <= 2'h0;
      reservation_station_0_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_0_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_0_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_0_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_0_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_0_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_0_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_0_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_0_commited <= 1'h0;
      reservation_station_0_valid <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_1_decoded_instruction_RD <= 6'h0;
      reservation_station_1_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS1 <= 6'h0;
      reservation_station_1_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS2 <= 6'h0;
      reservation_station_1_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_1_decoded_instruction_IMM <= 21'h0;
      reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_1_decoded_instruction_packet_index <= 4'h0;
      reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_1_decoded_instruction_instructionType <= 5'h0;
      reservation_station_1_decoded_instruction_portID <= 2'h0;
      reservation_station_1_decoded_instruction_RS_type <= 2'h0;
      reservation_station_1_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_1_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_1_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_1_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_1_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_1_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_1_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_1_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_1_commited <= 1'h0;
      reservation_station_1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_2_decoded_instruction_RD <= 6'h0;
      reservation_station_2_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS1 <= 6'h0;
      reservation_station_2_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS2 <= 6'h0;
      reservation_station_2_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_2_decoded_instruction_IMM <= 21'h0;
      reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_2_decoded_instruction_packet_index <= 4'h0;
      reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_2_decoded_instruction_instructionType <= 5'h0;
      reservation_station_2_decoded_instruction_portID <= 2'h0;
      reservation_station_2_decoded_instruction_RS_type <= 2'h0;
      reservation_station_2_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_2_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_2_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_2_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_2_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_2_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_2_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_2_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_2_commited <= 1'h0;
      reservation_station_2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_3_decoded_instruction_RD <= 6'h0;
      reservation_station_3_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS1 <= 6'h0;
      reservation_station_3_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS2 <= 6'h0;
      reservation_station_3_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_IMM <= 21'h0;
      reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_3_decoded_instruction_packet_index <= 4'h0;
      reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_3_decoded_instruction_instructionType <= 5'h0;
      reservation_station_3_decoded_instruction_portID <= 2'h0;
      reservation_station_3_decoded_instruction_RS_type <= 2'h0;
      reservation_station_3_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_3_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_3_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_3_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_3_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_3_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_3_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_3_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_3_commited <= 1'h0;
      reservation_station_3_valid <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_4_decoded_instruction_RD <= 6'h0;
      reservation_station_4_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS1 <= 6'h0;
      reservation_station_4_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS2 <= 6'h0;
      reservation_station_4_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_4_decoded_instruction_IMM <= 21'h0;
      reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_4_decoded_instruction_packet_index <= 4'h0;
      reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_4_decoded_instruction_instructionType <= 5'h0;
      reservation_station_4_decoded_instruction_portID <= 2'h0;
      reservation_station_4_decoded_instruction_RS_type <= 2'h0;
      reservation_station_4_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_4_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_4_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_4_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_4_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_4_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_4_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_4_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_4_commited <= 1'h0;
      reservation_station_4_valid <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_5_decoded_instruction_RD <= 6'h0;
      reservation_station_5_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS1 <= 6'h0;
      reservation_station_5_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS2 <= 6'h0;
      reservation_station_5_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_5_decoded_instruction_IMM <= 21'h0;
      reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_5_decoded_instruction_packet_index <= 4'h0;
      reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_5_decoded_instruction_instructionType <= 5'h0;
      reservation_station_5_decoded_instruction_portID <= 2'h0;
      reservation_station_5_decoded_instruction_RS_type <= 2'h0;
      reservation_station_5_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_5_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_5_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_5_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_5_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_5_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_5_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_5_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_5_commited <= 1'h0;
      reservation_station_5_valid <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_6_decoded_instruction_RD <= 6'h0;
      reservation_station_6_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS1 <= 6'h0;
      reservation_station_6_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS2 <= 6'h0;
      reservation_station_6_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_6_decoded_instruction_IMM <= 21'h0;
      reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_6_decoded_instruction_packet_index <= 4'h0;
      reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_6_decoded_instruction_instructionType <= 5'h0;
      reservation_station_6_decoded_instruction_portID <= 2'h0;
      reservation_station_6_decoded_instruction_RS_type <= 2'h0;
      reservation_station_6_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_6_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_6_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_6_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_6_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_6_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_6_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_6_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_6_commited <= 1'h0;
      reservation_station_6_valid <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_7_decoded_instruction_RD <= 6'h0;
      reservation_station_7_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS1 <= 6'h0;
      reservation_station_7_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS2 <= 6'h0;
      reservation_station_7_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_7_decoded_instruction_IMM <= 21'h0;
      reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_7_decoded_instruction_packet_index <= 4'h0;
      reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_7_decoded_instruction_instructionType <= 5'h0;
      reservation_station_7_decoded_instruction_portID <= 2'h0;
      reservation_station_7_decoded_instruction_RS_type <= 2'h0;
      reservation_station_7_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_7_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_7_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_7_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_7_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_7_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_7_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_7_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_7_commited <= 1'h0;
      reservation_station_7_valid <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_8_decoded_instruction_RD <= 6'h0;
      reservation_station_8_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS1 <= 6'h0;
      reservation_station_8_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS2 <= 6'h0;
      reservation_station_8_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_8_decoded_instruction_IMM <= 21'h0;
      reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_8_decoded_instruction_packet_index <= 4'h0;
      reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_8_decoded_instruction_instructionType <= 5'h0;
      reservation_station_8_decoded_instruction_portID <= 2'h0;
      reservation_station_8_decoded_instruction_RS_type <= 2'h0;
      reservation_station_8_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_8_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_8_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_8_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_8_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_8_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_8_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_8_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_8_commited <= 1'h0;
      reservation_station_8_valid <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_9_decoded_instruction_RD <= 6'h0;
      reservation_station_9_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS1 <= 6'h0;
      reservation_station_9_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS2 <= 6'h0;
      reservation_station_9_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_9_decoded_instruction_IMM <= 21'h0;
      reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_9_decoded_instruction_packet_index <= 4'h0;
      reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_9_decoded_instruction_instructionType <= 5'h0;
      reservation_station_9_decoded_instruction_portID <= 2'h0;
      reservation_station_9_decoded_instruction_RS_type <= 2'h0;
      reservation_station_9_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_9_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_9_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_9_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_9_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_9_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_9_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_9_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_9_commited <= 1'h0;
      reservation_station_9_valid <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_10_decoded_instruction_RD <= 6'h0;
      reservation_station_10_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS1 <= 6'h0;
      reservation_station_10_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS2 <= 6'h0;
      reservation_station_10_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_10_decoded_instruction_IMM <= 21'h0;
      reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_10_decoded_instruction_packet_index <= 4'h0;
      reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_10_decoded_instruction_instructionType <= 5'h0;
      reservation_station_10_decoded_instruction_portID <= 2'h0;
      reservation_station_10_decoded_instruction_RS_type <= 2'h0;
      reservation_station_10_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_10_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_10_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_10_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_10_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_10_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_10_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_10_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_10_commited <= 1'h0;
      reservation_station_10_valid <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_11_decoded_instruction_RD <= 6'h0;
      reservation_station_11_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS1 <= 6'h0;
      reservation_station_11_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS2 <= 6'h0;
      reservation_station_11_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_11_decoded_instruction_IMM <= 21'h0;
      reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_11_decoded_instruction_packet_index <= 4'h0;
      reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_11_decoded_instruction_instructionType <= 5'h0;
      reservation_station_11_decoded_instruction_portID <= 2'h0;
      reservation_station_11_decoded_instruction_RS_type <= 2'h0;
      reservation_station_11_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_11_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_11_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_11_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_11_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_11_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_11_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_11_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_11_commited <= 1'h0;
      reservation_station_11_valid <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_12_decoded_instruction_RD <= 6'h0;
      reservation_station_12_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS1 <= 6'h0;
      reservation_station_12_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS2 <= 6'h0;
      reservation_station_12_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_12_decoded_instruction_IMM <= 21'h0;
      reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_12_decoded_instruction_packet_index <= 4'h0;
      reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_12_decoded_instruction_instructionType <= 5'h0;
      reservation_station_12_decoded_instruction_portID <= 2'h0;
      reservation_station_12_decoded_instruction_RS_type <= 2'h0;
      reservation_station_12_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_12_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_12_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_12_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_12_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_12_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_12_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_12_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_12_commited <= 1'h0;
      reservation_station_12_valid <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_13_decoded_instruction_RD <= 6'h0;
      reservation_station_13_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS1 <= 6'h0;
      reservation_station_13_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS2 <= 6'h0;
      reservation_station_13_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_13_decoded_instruction_IMM <= 21'h0;
      reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_13_decoded_instruction_packet_index <= 4'h0;
      reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_13_decoded_instruction_instructionType <= 5'h0;
      reservation_station_13_decoded_instruction_portID <= 2'h0;
      reservation_station_13_decoded_instruction_RS_type <= 2'h0;
      reservation_station_13_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_13_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_13_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_13_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_13_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_13_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_13_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_13_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_13_commited <= 1'h0;
      reservation_station_13_valid <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_14_decoded_instruction_RD <= 6'h0;
      reservation_station_14_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS1 <= 6'h0;
      reservation_station_14_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS2 <= 6'h0;
      reservation_station_14_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_14_decoded_instruction_IMM <= 21'h0;
      reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_14_decoded_instruction_packet_index <= 4'h0;
      reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_14_decoded_instruction_instructionType <= 5'h0;
      reservation_station_14_decoded_instruction_portID <= 2'h0;
      reservation_station_14_decoded_instruction_RS_type <= 2'h0;
      reservation_station_14_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_14_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_14_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_14_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_14_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_14_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_14_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_14_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_14_commited <= 1'h0;
      reservation_station_14_valid <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_15_decoded_instruction_RD <= 6'h0;
      reservation_station_15_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS1 <= 6'h0;
      reservation_station_15_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS2 <= 6'h0;
      reservation_station_15_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_15_decoded_instruction_IMM <= 21'h0;
      reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_15_decoded_instruction_packet_index <= 4'h0;
      reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_15_decoded_instruction_instructionType <= 5'h0;
      reservation_station_15_decoded_instruction_portID <= 2'h0;
      reservation_station_15_decoded_instruction_RS_type <= 2'h0;
      reservation_station_15_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_15_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_15_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_15_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_15_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_15_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_15_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_15_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_15_commited <= 1'h0;
      reservation_station_15_valid <= 1'h0;
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
    end
    else begin
      automatic logic       written_vec_0 =
        io_backend_packet_0_valid & themometor_value[0];
      automatic logic       written_vec_1 =
        io_backend_packet_1_valid & themometor_value[1];
      automatic logic       written_vec_2 =
        io_backend_packet_2_valid & themometor_value[2];
      automatic logic       written_vec_3 =
        io_backend_packet_3_valid & themometor_value[3];
      automatic logic [1:0] _GEN_24 = {1'h0, written_vec_0};
      automatic logic [3:0] _GEN_25 = back_pointer[3:0] + {3'h0, written_vec_0 - 1'h1};
      automatic logic       _GEN_26;
      automatic logic       _GEN_27;
      automatic logic       _GEN_28;
      automatic logic       _GEN_29;
      automatic logic       _GEN_30;
      automatic logic       _GEN_31;
      automatic logic       _GEN_32;
      automatic logic       _GEN_33;
      automatic logic       _GEN_34;
      automatic logic       _GEN_35;
      automatic logic       _GEN_36;
      automatic logic       _GEN_37;
      automatic logic       _GEN_38;
      automatic logic       _GEN_39;
      automatic logic       _GEN_40;
      automatic logic       _GEN_41;
      automatic logic [1:0] _GEN_42 = {1'h0, written_vec_1};
      automatic logic [3:0] _GEN_43 =
        back_pointer[3:0] + {2'h0, _GEN_24 + _GEN_42 - 2'h1};
      automatic logic       _GEN_44 = _GEN_43 == 4'h0;
      automatic logic       _GEN_45;
      automatic logic       _GEN_46 = _GEN_43 == 4'h1;
      automatic logic       _GEN_47;
      automatic logic       _GEN_48 = _GEN_43 == 4'h2;
      automatic logic       _GEN_49;
      automatic logic       _GEN_50 = _GEN_43 == 4'h3;
      automatic logic       _GEN_51;
      automatic logic       _GEN_52 = _GEN_43 == 4'h4;
      automatic logic       _GEN_53;
      automatic logic       _GEN_54 = _GEN_43 == 4'h5;
      automatic logic       _GEN_55;
      automatic logic       _GEN_56 = _GEN_43 == 4'h6;
      automatic logic       _GEN_57;
      automatic logic       _GEN_58 = _GEN_43 == 4'h7;
      automatic logic       _GEN_59;
      automatic logic       _GEN_60 = _GEN_43 == 4'h8;
      automatic logic       _GEN_61;
      automatic logic       _GEN_62 = _GEN_43 == 4'h9;
      automatic logic       _GEN_63;
      automatic logic       _GEN_64 = _GEN_43 == 4'hA;
      automatic logic       _GEN_65;
      automatic logic       _GEN_66 = _GEN_43 == 4'hB;
      automatic logic       _GEN_67;
      automatic logic       _GEN_68 = _GEN_43 == 4'hC;
      automatic logic       _GEN_69;
      automatic logic       _GEN_70 = _GEN_43 == 4'hD;
      automatic logic       _GEN_71;
      automatic logic       _GEN_72 = _GEN_43 == 4'hE;
      automatic logic       _GEN_73;
      automatic logic       _GEN_74;
      automatic logic       _GEN_75;
      automatic logic       _GEN_76;
      automatic logic       _GEN_77;
      automatic logic       _GEN_78;
      automatic logic       _GEN_79;
      automatic logic       _GEN_80;
      automatic logic       _GEN_81;
      automatic logic       _GEN_82;
      automatic logic       _GEN_83;
      automatic logic       _GEN_84;
      automatic logic       _GEN_85;
      automatic logic       _GEN_86;
      automatic logic       _GEN_87;
      automatic logic       _GEN_88;
      automatic logic       _GEN_89;
      automatic logic       _GEN_90;
      automatic logic [1:0] _GEN_91 = {1'h0, written_vec_2};
      automatic logic [3:0] _GEN_92 =
        back_pointer[3:0] + {2'h0, _GEN_24 + _GEN_42 + _GEN_91 - 2'h1};
      automatic logic       _GEN_93;
      automatic logic       _GEN_94;
      automatic logic       _GEN_95;
      automatic logic       _GEN_96;
      automatic logic       _GEN_97;
      automatic logic       _GEN_98;
      automatic logic       _GEN_99;
      automatic logic       _GEN_100;
      automatic logic       _GEN_101;
      automatic logic       _GEN_102;
      automatic logic       _GEN_103;
      automatic logic       _GEN_104;
      automatic logic       _GEN_105;
      automatic logic       _GEN_106;
      automatic logic       _GEN_107;
      automatic logic       _GEN_108;
      automatic logic [1:0] _GEN_109 = {1'h0, written_vec_3};
      automatic logic [3:0] _GEN_110 =
        back_pointer[3:0]
        + {1'h0, {1'h0, _GEN_24 + _GEN_42} + {1'h0, _GEN_91 + _GEN_109} - 3'h1};
      automatic logic       _GEN_111 = _GEN_110 == 4'h0;
      automatic logic       _GEN_112;
      automatic logic       _GEN_113 = _GEN_110 == 4'h1;
      automatic logic       _GEN_114;
      automatic logic       _GEN_115 = _GEN_110 == 4'h2;
      automatic logic       _GEN_116;
      automatic logic       _GEN_117 = _GEN_110 == 4'h3;
      automatic logic       _GEN_118;
      automatic logic       _GEN_119 = _GEN_110 == 4'h4;
      automatic logic       _GEN_120;
      automatic logic       _GEN_121 = _GEN_110 == 4'h5;
      automatic logic       _GEN_122;
      automatic logic       _GEN_123 = _GEN_110 == 4'h6;
      automatic logic       _GEN_124;
      automatic logic       _GEN_125 = _GEN_110 == 4'h7;
      automatic logic       _GEN_126;
      automatic logic       _GEN_127 = _GEN_110 == 4'h8;
      automatic logic       _GEN_128;
      automatic logic       _GEN_129 = _GEN_110 == 4'h9;
      automatic logic       _GEN_130;
      automatic logic       _GEN_131 = _GEN_110 == 4'hA;
      automatic logic       _GEN_132;
      automatic logic       _GEN_133 = _GEN_110 == 4'hB;
      automatic logic       _GEN_134;
      automatic logic       _GEN_135 = _GEN_110 == 4'hC;
      automatic logic       _GEN_136;
      automatic logic       _GEN_137 = _GEN_110 == 4'hD;
      automatic logic       _GEN_138;
      automatic logic       _GEN_139 = _GEN_110 == 4'hE;
      automatic logic       _GEN_140;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142 = good_to_go & front_pointer[3:0] == 4'h0;
      automatic logic       _GEN_143 = good_to_go & front_pointer[3:0] == 4'h1;
      automatic logic       _GEN_144 = good_to_go & front_pointer[3:0] == 4'h2;
      automatic logic       _GEN_145 = good_to_go & front_pointer[3:0] == 4'h3;
      automatic logic       _GEN_146 = good_to_go & front_pointer[3:0] == 4'h4;
      automatic logic       _GEN_147 = good_to_go & front_pointer[3:0] == 4'h5;
      automatic logic       _GEN_148 = good_to_go & front_pointer[3:0] == 4'h6;
      automatic logic       _GEN_149 = good_to_go & front_pointer[3:0] == 4'h7;
      automatic logic       _GEN_150 = good_to_go & front_pointer[3:0] == 4'h8;
      automatic logic       _GEN_151 = good_to_go & front_pointer[3:0] == 4'h9;
      automatic logic       _GEN_152 = good_to_go & front_pointer[3:0] == 4'hA;
      automatic logic       _GEN_153 = good_to_go & front_pointer[3:0] == 4'hB;
      automatic logic       _GEN_154 = good_to_go & front_pointer[3:0] == 4'hC;
      automatic logic       _GEN_155 = good_to_go & front_pointer[3:0] == 4'hD;
      automatic logic       _GEN_156 = good_to_go & front_pointer[3:0] == 4'hE;
      automatic logic       _GEN_157 = good_to_go & (&(front_pointer[3:0]));
      _GEN_26 = written_vec_0 & _GEN_25 == 4'h0;
      _GEN_27 = written_vec_0 & _GEN_25 == 4'h1;
      _GEN_28 = written_vec_0 & _GEN_25 == 4'h2;
      _GEN_29 = written_vec_0 & _GEN_25 == 4'h3;
      _GEN_30 = written_vec_0 & _GEN_25 == 4'h4;
      _GEN_31 = written_vec_0 & _GEN_25 == 4'h5;
      _GEN_32 = written_vec_0 & _GEN_25 == 4'h6;
      _GEN_33 = written_vec_0 & _GEN_25 == 4'h7;
      _GEN_34 = written_vec_0 & _GEN_25 == 4'h8;
      _GEN_35 = written_vec_0 & _GEN_25 == 4'h9;
      _GEN_36 = written_vec_0 & _GEN_25 == 4'hA;
      _GEN_37 = written_vec_0 & _GEN_25 == 4'hB;
      _GEN_38 = written_vec_0 & _GEN_25 == 4'hC;
      _GEN_39 = written_vec_0 & _GEN_25 == 4'hD;
      _GEN_40 = written_vec_0 & _GEN_25 == 4'hE;
      _GEN_41 = written_vec_0 & (&_GEN_25);
      _GEN_45 = written_vec_1 & _GEN_44;
      _GEN_47 = written_vec_1 & _GEN_46;
      _GEN_49 = written_vec_1 & _GEN_48;
      _GEN_51 = written_vec_1 & _GEN_50;
      _GEN_53 = written_vec_1 & _GEN_52;
      _GEN_55 = written_vec_1 & _GEN_54;
      _GEN_57 = written_vec_1 & _GEN_56;
      _GEN_59 = written_vec_1 & _GEN_58;
      _GEN_61 = written_vec_1 & _GEN_60;
      _GEN_63 = written_vec_1 & _GEN_62;
      _GEN_65 = written_vec_1 & _GEN_64;
      _GEN_67 = written_vec_1 & _GEN_66;
      _GEN_69 = written_vec_1 & _GEN_68;
      _GEN_71 = written_vec_1 & _GEN_70;
      _GEN_73 = written_vec_1 & _GEN_72;
      _GEN_74 = written_vec_1 & (&_GEN_43);
      _GEN_75 =
        written_vec_1
          ? _GEN_44 | _GEN_26 | reservation_station_0_valid
          : _GEN_26 | reservation_station_0_valid;
      _GEN_76 =
        written_vec_1
          ? _GEN_46 | _GEN_27 | reservation_station_1_valid
          : _GEN_27 | reservation_station_1_valid;
      _GEN_77 =
        written_vec_1
          ? _GEN_48 | _GEN_28 | reservation_station_2_valid
          : _GEN_28 | reservation_station_2_valid;
      _GEN_78 =
        written_vec_1
          ? _GEN_50 | _GEN_29 | reservation_station_3_valid
          : _GEN_29 | reservation_station_3_valid;
      _GEN_79 =
        written_vec_1
          ? _GEN_52 | _GEN_30 | reservation_station_4_valid
          : _GEN_30 | reservation_station_4_valid;
      _GEN_80 =
        written_vec_1
          ? _GEN_54 | _GEN_31 | reservation_station_5_valid
          : _GEN_31 | reservation_station_5_valid;
      _GEN_81 =
        written_vec_1
          ? _GEN_56 | _GEN_32 | reservation_station_6_valid
          : _GEN_32 | reservation_station_6_valid;
      _GEN_82 =
        written_vec_1
          ? _GEN_58 | _GEN_33 | reservation_station_7_valid
          : _GEN_33 | reservation_station_7_valid;
      _GEN_83 =
        written_vec_1
          ? _GEN_60 | _GEN_34 | reservation_station_8_valid
          : _GEN_34 | reservation_station_8_valid;
      _GEN_84 =
        written_vec_1
          ? _GEN_62 | _GEN_35 | reservation_station_9_valid
          : _GEN_35 | reservation_station_9_valid;
      _GEN_85 =
        written_vec_1
          ? _GEN_64 | _GEN_36 | reservation_station_10_valid
          : _GEN_36 | reservation_station_10_valid;
      _GEN_86 =
        written_vec_1
          ? _GEN_66 | _GEN_37 | reservation_station_11_valid
          : _GEN_37 | reservation_station_11_valid;
      _GEN_87 =
        written_vec_1
          ? _GEN_68 | _GEN_38 | reservation_station_12_valid
          : _GEN_38 | reservation_station_12_valid;
      _GEN_88 =
        written_vec_1
          ? _GEN_70 | _GEN_39 | reservation_station_13_valid
          : _GEN_39 | reservation_station_13_valid;
      _GEN_89 =
        written_vec_1
          ? _GEN_72 | _GEN_40 | reservation_station_14_valid
          : _GEN_40 | reservation_station_14_valid;
      _GEN_90 =
        written_vec_1
          ? (&_GEN_43) | _GEN_41 | reservation_station_15_valid
          : _GEN_41 | reservation_station_15_valid;
      _GEN_93 = written_vec_2 & _GEN_92 == 4'h0;
      _GEN_94 = written_vec_2 & _GEN_92 == 4'h1;
      _GEN_95 = written_vec_2 & _GEN_92 == 4'h2;
      _GEN_96 = written_vec_2 & _GEN_92 == 4'h3;
      _GEN_97 = written_vec_2 & _GEN_92 == 4'h4;
      _GEN_98 = written_vec_2 & _GEN_92 == 4'h5;
      _GEN_99 = written_vec_2 & _GEN_92 == 4'h6;
      _GEN_100 = written_vec_2 & _GEN_92 == 4'h7;
      _GEN_101 = written_vec_2 & _GEN_92 == 4'h8;
      _GEN_102 = written_vec_2 & _GEN_92 == 4'h9;
      _GEN_103 = written_vec_2 & _GEN_92 == 4'hA;
      _GEN_104 = written_vec_2 & _GEN_92 == 4'hB;
      _GEN_105 = written_vec_2 & _GEN_92 == 4'hC;
      _GEN_106 = written_vec_2 & _GEN_92 == 4'hD;
      _GEN_107 = written_vec_2 & _GEN_92 == 4'hE;
      _GEN_108 = written_vec_2 & (&_GEN_92);
      _GEN_112 = written_vec_3 & _GEN_111;
      _GEN_114 = written_vec_3 & _GEN_113;
      _GEN_116 = written_vec_3 & _GEN_115;
      _GEN_118 = written_vec_3 & _GEN_117;
      _GEN_120 = written_vec_3 & _GEN_119;
      _GEN_122 = written_vec_3 & _GEN_121;
      _GEN_124 = written_vec_3 & _GEN_123;
      _GEN_126 = written_vec_3 & _GEN_125;
      _GEN_128 = written_vec_3 & _GEN_127;
      _GEN_130 = written_vec_3 & _GEN_129;
      _GEN_132 = written_vec_3 & _GEN_131;
      _GEN_134 = written_vec_3 & _GEN_133;
      _GEN_136 = written_vec_3 & _GEN_135;
      _GEN_138 = written_vec_3 & _GEN_137;
      _GEN_140 = written_vec_3 & _GEN_139;
      _GEN_141 = written_vec_3 & (&_GEN_110);
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_142
        & (~reservation_station_0_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_0_valid
             ? RS1_match_0
             : _GEN_112
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_93
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_45
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_26
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_0_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_142
        & (~reservation_station_0_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_0_valid
             ? RS2_match_0
             : _GEN_112
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_93
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_45
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_26
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_0_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_142) begin
        reservation_station_0_decoded_instruction_RD <= 6'h0;
        reservation_station_0_decoded_instruction_RS1 <= 6'h0;
        reservation_station_0_decoded_instruction_RS2 <= 6'h0;
        reservation_station_0_decoded_instruction_IMM <= 21'h0;
        reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_0_decoded_instruction_packet_index <= 4'h0;
        reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_0_decoded_instruction_instructionType <= 5'h0;
        reservation_station_0_decoded_instruction_portID <= 2'h0;
        reservation_station_0_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_112) begin
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_93) begin
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_45) begin
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_26) begin
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_0_decoded_instruction_RD_valid <=
        ~_GEN_142
        & (_GEN_112
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_93
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_45
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_26
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_0_decoded_instruction_RD_valid);
      reservation_station_0_decoded_instruction_RS1_valid <=
        ~_GEN_142
        & (_GEN_112
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_93
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_45
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_26
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_0_decoded_instruction_RS1_valid);
      reservation_station_0_decoded_instruction_RS2_valid <=
        ~_GEN_142
        & (_GEN_112
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_93
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_45
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_26
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_0_decoded_instruction_RS2_valid);
      reservation_station_0_decoded_instruction_needs_ALU <=
        ~_GEN_142
        & (_GEN_112
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_93
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_45
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_26
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_0_decoded_instruction_needs_ALU);
      reservation_station_0_decoded_instruction_needs_branch_unit <=
        ~_GEN_142
        & (_GEN_112
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_93
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_45
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_26
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_0_decoded_instruction_needs_branch_unit);
      reservation_station_0_decoded_instruction_needs_CSRs <=
        ~_GEN_142
        & (_GEN_112
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_93
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_45
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_26
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_0_decoded_instruction_needs_CSRs);
      reservation_station_0_decoded_instruction_SUBTRACT <=
        ~_GEN_142
        & (_GEN_112
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_93
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_45
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_26
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_0_decoded_instruction_SUBTRACT);
      reservation_station_0_decoded_instruction_MULTIPLY <=
        ~_GEN_142
        & (_GEN_112
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_93
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_45
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_26
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_0_decoded_instruction_MULTIPLY);
      reservation_station_0_decoded_instruction_IMMEDIATE <=
        ~_GEN_142
        & (_GEN_112
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_93
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_45
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_26
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_0_decoded_instruction_IMMEDIATE);
      reservation_station_0_decoded_instruction_IS_LOAD <=
        ~_GEN_142
        & (_GEN_112
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_93
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_45
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_26
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_0_decoded_instruction_IS_LOAD);
      reservation_station_0_decoded_instruction_IS_STORE <=
        ~_GEN_142
        & (_GEN_112
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_93
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_45
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_26
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_0_decoded_instruction_IS_STORE);
      reservation_station_0_commited <=
        ~_GEN_142
        & (~reservation_station_0_commited & reservation_station_0_valid
             ? io_commit_ROB_index == reservation_station_0_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_0_commited);
      reservation_station_0_valid <=
        ~_GEN_142 & (written_vec_3 ? _GEN_111 | _GEN_93 | _GEN_75 : _GEN_93 | _GEN_75);
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_143
        & (~reservation_station_1_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_1_valid
             ? RS1_match_1
             : _GEN_114
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_94
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_47
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_27
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_1_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_143
        & (~reservation_station_1_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_1_valid
             ? RS2_match_1
             : _GEN_114
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_94
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_47
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_27
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_1_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_143) begin
        reservation_station_1_decoded_instruction_RD <= 6'h0;
        reservation_station_1_decoded_instruction_RS1 <= 6'h0;
        reservation_station_1_decoded_instruction_RS2 <= 6'h0;
        reservation_station_1_decoded_instruction_IMM <= 21'h0;
        reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_1_decoded_instruction_packet_index <= 4'h0;
        reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_1_decoded_instruction_instructionType <= 5'h0;
        reservation_station_1_decoded_instruction_portID <= 2'h0;
        reservation_station_1_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_114) begin
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_94) begin
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_47) begin
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_27) begin
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_1_decoded_instruction_RD_valid <=
        ~_GEN_143
        & (_GEN_114
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_94
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_47
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_27
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_1_decoded_instruction_RD_valid);
      reservation_station_1_decoded_instruction_RS1_valid <=
        ~_GEN_143
        & (_GEN_114
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_94
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_47
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_27
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_1_decoded_instruction_RS1_valid);
      reservation_station_1_decoded_instruction_RS2_valid <=
        ~_GEN_143
        & (_GEN_114
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_94
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_47
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_27
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_1_decoded_instruction_RS2_valid);
      reservation_station_1_decoded_instruction_needs_ALU <=
        ~_GEN_143
        & (_GEN_114
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_94
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_47
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_27
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_1_decoded_instruction_needs_ALU);
      reservation_station_1_decoded_instruction_needs_branch_unit <=
        ~_GEN_143
        & (_GEN_114
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_94
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_47
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_27
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_1_decoded_instruction_needs_branch_unit);
      reservation_station_1_decoded_instruction_needs_CSRs <=
        ~_GEN_143
        & (_GEN_114
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_94
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_47
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_27
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_1_decoded_instruction_needs_CSRs);
      reservation_station_1_decoded_instruction_SUBTRACT <=
        ~_GEN_143
        & (_GEN_114
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_94
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_47
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_27
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_1_decoded_instruction_SUBTRACT);
      reservation_station_1_decoded_instruction_MULTIPLY <=
        ~_GEN_143
        & (_GEN_114
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_94
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_47
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_27
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_1_decoded_instruction_MULTIPLY);
      reservation_station_1_decoded_instruction_IMMEDIATE <=
        ~_GEN_143
        & (_GEN_114
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_94
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_47
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_27
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_1_decoded_instruction_IMMEDIATE);
      reservation_station_1_decoded_instruction_IS_LOAD <=
        ~_GEN_143
        & (_GEN_114
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_94
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_47
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_27
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_1_decoded_instruction_IS_LOAD);
      reservation_station_1_decoded_instruction_IS_STORE <=
        ~_GEN_143
        & (_GEN_114
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_94
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_47
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_27
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_1_decoded_instruction_IS_STORE);
      reservation_station_1_commited <=
        ~_GEN_143
        & (~reservation_station_1_commited & reservation_station_1_valid
             ? io_commit_ROB_index == reservation_station_1_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_1_commited);
      reservation_station_1_valid <=
        ~_GEN_143 & (written_vec_3 ? _GEN_113 | _GEN_94 | _GEN_76 : _GEN_94 | _GEN_76);
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_144
        & (~reservation_station_2_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_2_valid
             ? RS1_match_2
             : _GEN_116
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_95
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_49
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_28
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_2_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_144
        & (~reservation_station_2_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_2_valid
             ? RS2_match_2
             : _GEN_116
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_95
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_49
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_28
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_2_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_144) begin
        reservation_station_2_decoded_instruction_RD <= 6'h0;
        reservation_station_2_decoded_instruction_RS1 <= 6'h0;
        reservation_station_2_decoded_instruction_RS2 <= 6'h0;
        reservation_station_2_decoded_instruction_IMM <= 21'h0;
        reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_2_decoded_instruction_packet_index <= 4'h0;
        reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_2_decoded_instruction_instructionType <= 5'h0;
        reservation_station_2_decoded_instruction_portID <= 2'h0;
        reservation_station_2_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_116) begin
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_95) begin
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_49) begin
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_28) begin
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_2_decoded_instruction_RD_valid <=
        ~_GEN_144
        & (_GEN_116
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_95
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_49
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_28
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_2_decoded_instruction_RD_valid);
      reservation_station_2_decoded_instruction_RS1_valid <=
        ~_GEN_144
        & (_GEN_116
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_95
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_49
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_28
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_2_decoded_instruction_RS1_valid);
      reservation_station_2_decoded_instruction_RS2_valid <=
        ~_GEN_144
        & (_GEN_116
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_95
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_49
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_28
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_2_decoded_instruction_RS2_valid);
      reservation_station_2_decoded_instruction_needs_ALU <=
        ~_GEN_144
        & (_GEN_116
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_95
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_49
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_28
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_2_decoded_instruction_needs_ALU);
      reservation_station_2_decoded_instruction_needs_branch_unit <=
        ~_GEN_144
        & (_GEN_116
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_95
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_49
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_28
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_2_decoded_instruction_needs_branch_unit);
      reservation_station_2_decoded_instruction_needs_CSRs <=
        ~_GEN_144
        & (_GEN_116
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_95
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_49
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_28
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_2_decoded_instruction_needs_CSRs);
      reservation_station_2_decoded_instruction_SUBTRACT <=
        ~_GEN_144
        & (_GEN_116
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_95
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_49
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_28
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_2_decoded_instruction_SUBTRACT);
      reservation_station_2_decoded_instruction_MULTIPLY <=
        ~_GEN_144
        & (_GEN_116
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_95
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_49
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_28
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_2_decoded_instruction_MULTIPLY);
      reservation_station_2_decoded_instruction_IMMEDIATE <=
        ~_GEN_144
        & (_GEN_116
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_95
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_49
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_28
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_2_decoded_instruction_IMMEDIATE);
      reservation_station_2_decoded_instruction_IS_LOAD <=
        ~_GEN_144
        & (_GEN_116
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_95
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_49
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_28
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_2_decoded_instruction_IS_LOAD);
      reservation_station_2_decoded_instruction_IS_STORE <=
        ~_GEN_144
        & (_GEN_116
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_95
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_49
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_28
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_2_decoded_instruction_IS_STORE);
      reservation_station_2_commited <=
        ~_GEN_144
        & (~reservation_station_2_commited & reservation_station_2_valid
             ? io_commit_ROB_index == reservation_station_2_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_2_commited);
      reservation_station_2_valid <=
        ~_GEN_144 & (written_vec_3 ? _GEN_115 | _GEN_95 | _GEN_77 : _GEN_95 | _GEN_77);
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_145
        & (~reservation_station_3_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_3_valid
             ? RS1_match_3
             : _GEN_118
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_96
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_51
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_29
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_3_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_145
        & (~reservation_station_3_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_3_valid
             ? RS2_match_3
             : _GEN_118
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_96
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_51
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_29
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_3_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_145) begin
        reservation_station_3_decoded_instruction_RD <= 6'h0;
        reservation_station_3_decoded_instruction_RS1 <= 6'h0;
        reservation_station_3_decoded_instruction_RS2 <= 6'h0;
        reservation_station_3_decoded_instruction_IMM <= 21'h0;
        reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_3_decoded_instruction_packet_index <= 4'h0;
        reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_3_decoded_instruction_instructionType <= 5'h0;
        reservation_station_3_decoded_instruction_portID <= 2'h0;
        reservation_station_3_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_118) begin
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_96) begin
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_51) begin
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_29) begin
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_3_decoded_instruction_RD_valid <=
        ~_GEN_145
        & (_GEN_118
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_96
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_51
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_29
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_3_decoded_instruction_RD_valid);
      reservation_station_3_decoded_instruction_RS1_valid <=
        ~_GEN_145
        & (_GEN_118
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_96
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_51
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_29
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_3_decoded_instruction_RS1_valid);
      reservation_station_3_decoded_instruction_RS2_valid <=
        ~_GEN_145
        & (_GEN_118
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_96
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_51
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_29
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_3_decoded_instruction_RS2_valid);
      reservation_station_3_decoded_instruction_needs_ALU <=
        ~_GEN_145
        & (_GEN_118
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_96
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_51
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_29
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_3_decoded_instruction_needs_ALU);
      reservation_station_3_decoded_instruction_needs_branch_unit <=
        ~_GEN_145
        & (_GEN_118
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_96
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_51
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_29
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_3_decoded_instruction_needs_branch_unit);
      reservation_station_3_decoded_instruction_needs_CSRs <=
        ~_GEN_145
        & (_GEN_118
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_96
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_51
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_29
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_3_decoded_instruction_needs_CSRs);
      reservation_station_3_decoded_instruction_SUBTRACT <=
        ~_GEN_145
        & (_GEN_118
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_96
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_51
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_29
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_3_decoded_instruction_SUBTRACT);
      reservation_station_3_decoded_instruction_MULTIPLY <=
        ~_GEN_145
        & (_GEN_118
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_96
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_51
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_29
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_3_decoded_instruction_MULTIPLY);
      reservation_station_3_decoded_instruction_IMMEDIATE <=
        ~_GEN_145
        & (_GEN_118
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_96
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_51
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_29
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_3_decoded_instruction_IMMEDIATE);
      reservation_station_3_decoded_instruction_IS_LOAD <=
        ~_GEN_145
        & (_GEN_118
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_96
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_51
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_29
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_3_decoded_instruction_IS_LOAD);
      reservation_station_3_decoded_instruction_IS_STORE <=
        ~_GEN_145
        & (_GEN_118
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_96
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_51
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_29
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_3_decoded_instruction_IS_STORE);
      reservation_station_3_commited <=
        ~_GEN_145
        & (~reservation_station_3_commited & reservation_station_3_valid
             ? io_commit_ROB_index == reservation_station_3_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_3_commited);
      reservation_station_3_valid <=
        ~_GEN_145 & (written_vec_3 ? _GEN_117 | _GEN_96 | _GEN_78 : _GEN_96 | _GEN_78);
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_146
        & (~reservation_station_4_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_4_valid
             ? RS1_match_4
             : _GEN_120
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_97
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_53
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_30
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_4_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_146
        & (~reservation_station_4_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_4_valid
             ? RS2_match_4
             : _GEN_120
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_97
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_53
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_30
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_4_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_146) begin
        reservation_station_4_decoded_instruction_RD <= 6'h0;
        reservation_station_4_decoded_instruction_RS1 <= 6'h0;
        reservation_station_4_decoded_instruction_RS2 <= 6'h0;
        reservation_station_4_decoded_instruction_IMM <= 21'h0;
        reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_4_decoded_instruction_packet_index <= 4'h0;
        reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_4_decoded_instruction_instructionType <= 5'h0;
        reservation_station_4_decoded_instruction_portID <= 2'h0;
        reservation_station_4_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_120) begin
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_97) begin
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_53) begin
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_30) begin
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_4_decoded_instruction_RD_valid <=
        ~_GEN_146
        & (_GEN_120
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_97
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_53
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_30
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_4_decoded_instruction_RD_valid);
      reservation_station_4_decoded_instruction_RS1_valid <=
        ~_GEN_146
        & (_GEN_120
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_97
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_53
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_30
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_4_decoded_instruction_RS1_valid);
      reservation_station_4_decoded_instruction_RS2_valid <=
        ~_GEN_146
        & (_GEN_120
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_97
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_53
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_30
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_4_decoded_instruction_RS2_valid);
      reservation_station_4_decoded_instruction_needs_ALU <=
        ~_GEN_146
        & (_GEN_120
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_97
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_53
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_30
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_4_decoded_instruction_needs_ALU);
      reservation_station_4_decoded_instruction_needs_branch_unit <=
        ~_GEN_146
        & (_GEN_120
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_97
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_53
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_30
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_4_decoded_instruction_needs_branch_unit);
      reservation_station_4_decoded_instruction_needs_CSRs <=
        ~_GEN_146
        & (_GEN_120
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_97
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_53
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_30
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_4_decoded_instruction_needs_CSRs);
      reservation_station_4_decoded_instruction_SUBTRACT <=
        ~_GEN_146
        & (_GEN_120
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_97
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_53
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_30
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_4_decoded_instruction_SUBTRACT);
      reservation_station_4_decoded_instruction_MULTIPLY <=
        ~_GEN_146
        & (_GEN_120
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_97
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_53
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_30
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_4_decoded_instruction_MULTIPLY);
      reservation_station_4_decoded_instruction_IMMEDIATE <=
        ~_GEN_146
        & (_GEN_120
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_97
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_53
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_30
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_4_decoded_instruction_IMMEDIATE);
      reservation_station_4_decoded_instruction_IS_LOAD <=
        ~_GEN_146
        & (_GEN_120
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_97
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_53
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_30
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_4_decoded_instruction_IS_LOAD);
      reservation_station_4_decoded_instruction_IS_STORE <=
        ~_GEN_146
        & (_GEN_120
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_97
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_53
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_30
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_4_decoded_instruction_IS_STORE);
      reservation_station_4_commited <=
        ~_GEN_146
        & (~reservation_station_4_commited & reservation_station_4_valid
             ? io_commit_ROB_index == reservation_station_4_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_4_commited);
      reservation_station_4_valid <=
        ~_GEN_146 & (written_vec_3 ? _GEN_119 | _GEN_97 | _GEN_79 : _GEN_97 | _GEN_79);
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_147
        & (~reservation_station_5_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_5_valid
             ? RS1_match_5
             : _GEN_122
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_98
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_55
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_31
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_5_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_147
        & (~reservation_station_5_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_5_valid
             ? RS2_match_5
             : _GEN_122
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_98
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_55
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_31
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_5_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_147) begin
        reservation_station_5_decoded_instruction_RD <= 6'h0;
        reservation_station_5_decoded_instruction_RS1 <= 6'h0;
        reservation_station_5_decoded_instruction_RS2 <= 6'h0;
        reservation_station_5_decoded_instruction_IMM <= 21'h0;
        reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_5_decoded_instruction_packet_index <= 4'h0;
        reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_5_decoded_instruction_instructionType <= 5'h0;
        reservation_station_5_decoded_instruction_portID <= 2'h0;
        reservation_station_5_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_122) begin
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_98) begin
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_55) begin
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_31) begin
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_5_decoded_instruction_RD_valid <=
        ~_GEN_147
        & (_GEN_122
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_98
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_55
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_31
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_5_decoded_instruction_RD_valid);
      reservation_station_5_decoded_instruction_RS1_valid <=
        ~_GEN_147
        & (_GEN_122
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_98
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_55
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_31
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_5_decoded_instruction_RS1_valid);
      reservation_station_5_decoded_instruction_RS2_valid <=
        ~_GEN_147
        & (_GEN_122
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_98
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_55
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_31
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_5_decoded_instruction_RS2_valid);
      reservation_station_5_decoded_instruction_needs_ALU <=
        ~_GEN_147
        & (_GEN_122
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_98
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_55
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_31
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_5_decoded_instruction_needs_ALU);
      reservation_station_5_decoded_instruction_needs_branch_unit <=
        ~_GEN_147
        & (_GEN_122
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_98
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_55
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_31
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_5_decoded_instruction_needs_branch_unit);
      reservation_station_5_decoded_instruction_needs_CSRs <=
        ~_GEN_147
        & (_GEN_122
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_98
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_55
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_31
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_5_decoded_instruction_needs_CSRs);
      reservation_station_5_decoded_instruction_SUBTRACT <=
        ~_GEN_147
        & (_GEN_122
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_98
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_55
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_31
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_5_decoded_instruction_SUBTRACT);
      reservation_station_5_decoded_instruction_MULTIPLY <=
        ~_GEN_147
        & (_GEN_122
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_98
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_55
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_31
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_5_decoded_instruction_MULTIPLY);
      reservation_station_5_decoded_instruction_IMMEDIATE <=
        ~_GEN_147
        & (_GEN_122
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_98
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_55
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_31
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_5_decoded_instruction_IMMEDIATE);
      reservation_station_5_decoded_instruction_IS_LOAD <=
        ~_GEN_147
        & (_GEN_122
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_98
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_55
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_31
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_5_decoded_instruction_IS_LOAD);
      reservation_station_5_decoded_instruction_IS_STORE <=
        ~_GEN_147
        & (_GEN_122
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_98
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_55
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_31
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_5_decoded_instruction_IS_STORE);
      reservation_station_5_commited <=
        ~_GEN_147
        & (~reservation_station_5_commited & reservation_station_5_valid
             ? io_commit_ROB_index == reservation_station_5_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_5_commited);
      reservation_station_5_valid <=
        ~_GEN_147 & (written_vec_3 ? _GEN_121 | _GEN_98 | _GEN_80 : _GEN_98 | _GEN_80);
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_148
        & (~reservation_station_6_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_6_valid
             ? RS1_match_6
             : _GEN_124
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_99
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_57
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_32
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_6_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_148
        & (~reservation_station_6_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_6_valid
             ? RS2_match_6
             : _GEN_124
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_99
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_57
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_32
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_6_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_148) begin
        reservation_station_6_decoded_instruction_RD <= 6'h0;
        reservation_station_6_decoded_instruction_RS1 <= 6'h0;
        reservation_station_6_decoded_instruction_RS2 <= 6'h0;
        reservation_station_6_decoded_instruction_IMM <= 21'h0;
        reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_6_decoded_instruction_packet_index <= 4'h0;
        reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_6_decoded_instruction_instructionType <= 5'h0;
        reservation_station_6_decoded_instruction_portID <= 2'h0;
        reservation_station_6_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_124) begin
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_99) begin
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_57) begin
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_32) begin
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_6_decoded_instruction_RD_valid <=
        ~_GEN_148
        & (_GEN_124
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_99
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_57
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_32
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_6_decoded_instruction_RD_valid);
      reservation_station_6_decoded_instruction_RS1_valid <=
        ~_GEN_148
        & (_GEN_124
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_99
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_57
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_32
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_6_decoded_instruction_RS1_valid);
      reservation_station_6_decoded_instruction_RS2_valid <=
        ~_GEN_148
        & (_GEN_124
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_99
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_57
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_32
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_6_decoded_instruction_RS2_valid);
      reservation_station_6_decoded_instruction_needs_ALU <=
        ~_GEN_148
        & (_GEN_124
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_99
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_57
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_32
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_6_decoded_instruction_needs_ALU);
      reservation_station_6_decoded_instruction_needs_branch_unit <=
        ~_GEN_148
        & (_GEN_124
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_99
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_57
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_32
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_6_decoded_instruction_needs_branch_unit);
      reservation_station_6_decoded_instruction_needs_CSRs <=
        ~_GEN_148
        & (_GEN_124
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_99
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_57
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_32
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_6_decoded_instruction_needs_CSRs);
      reservation_station_6_decoded_instruction_SUBTRACT <=
        ~_GEN_148
        & (_GEN_124
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_99
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_57
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_32
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_6_decoded_instruction_SUBTRACT);
      reservation_station_6_decoded_instruction_MULTIPLY <=
        ~_GEN_148
        & (_GEN_124
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_99
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_57
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_32
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_6_decoded_instruction_MULTIPLY);
      reservation_station_6_decoded_instruction_IMMEDIATE <=
        ~_GEN_148
        & (_GEN_124
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_99
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_57
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_32
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_6_decoded_instruction_IMMEDIATE);
      reservation_station_6_decoded_instruction_IS_LOAD <=
        ~_GEN_148
        & (_GEN_124
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_99
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_57
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_32
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_6_decoded_instruction_IS_LOAD);
      reservation_station_6_decoded_instruction_IS_STORE <=
        ~_GEN_148
        & (_GEN_124
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_99
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_57
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_32
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_6_decoded_instruction_IS_STORE);
      reservation_station_6_commited <=
        ~_GEN_148
        & (~reservation_station_6_commited & reservation_station_6_valid
             ? io_commit_ROB_index == reservation_station_6_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_6_commited);
      reservation_station_6_valid <=
        ~_GEN_148 & (written_vec_3 ? _GEN_123 | _GEN_99 | _GEN_81 : _GEN_99 | _GEN_81);
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_149
        & (~reservation_station_7_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_7_valid
             ? RS1_match_7
             : _GEN_126
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_100
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_59
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_33
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_7_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_149
        & (~reservation_station_7_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_7_valid
             ? RS2_match_7
             : _GEN_126
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_100
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_59
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_33
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_7_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_149) begin
        reservation_station_7_decoded_instruction_RD <= 6'h0;
        reservation_station_7_decoded_instruction_RS1 <= 6'h0;
        reservation_station_7_decoded_instruction_RS2 <= 6'h0;
        reservation_station_7_decoded_instruction_IMM <= 21'h0;
        reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_7_decoded_instruction_packet_index <= 4'h0;
        reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_7_decoded_instruction_instructionType <= 5'h0;
        reservation_station_7_decoded_instruction_portID <= 2'h0;
        reservation_station_7_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_126) begin
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_100) begin
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_59) begin
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_33) begin
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_7_decoded_instruction_RD_valid <=
        ~_GEN_149
        & (_GEN_126
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_100
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_59
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_33
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_7_decoded_instruction_RD_valid);
      reservation_station_7_decoded_instruction_RS1_valid <=
        ~_GEN_149
        & (_GEN_126
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_100
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_59
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_33
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_7_decoded_instruction_RS1_valid);
      reservation_station_7_decoded_instruction_RS2_valid <=
        ~_GEN_149
        & (_GEN_126
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_100
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_59
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_33
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_7_decoded_instruction_RS2_valid);
      reservation_station_7_decoded_instruction_needs_ALU <=
        ~_GEN_149
        & (_GEN_126
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_100
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_59
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_33
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_7_decoded_instruction_needs_ALU);
      reservation_station_7_decoded_instruction_needs_branch_unit <=
        ~_GEN_149
        & (_GEN_126
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_100
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_59
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_33
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_7_decoded_instruction_needs_branch_unit);
      reservation_station_7_decoded_instruction_needs_CSRs <=
        ~_GEN_149
        & (_GEN_126
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_100
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_59
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_33
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_7_decoded_instruction_needs_CSRs);
      reservation_station_7_decoded_instruction_SUBTRACT <=
        ~_GEN_149
        & (_GEN_126
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_100
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_59
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_33
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_7_decoded_instruction_SUBTRACT);
      reservation_station_7_decoded_instruction_MULTIPLY <=
        ~_GEN_149
        & (_GEN_126
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_100
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_59
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_33
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_7_decoded_instruction_MULTIPLY);
      reservation_station_7_decoded_instruction_IMMEDIATE <=
        ~_GEN_149
        & (_GEN_126
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_100
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_59
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_33
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_7_decoded_instruction_IMMEDIATE);
      reservation_station_7_decoded_instruction_IS_LOAD <=
        ~_GEN_149
        & (_GEN_126
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_100
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_59
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_33
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_7_decoded_instruction_IS_LOAD);
      reservation_station_7_decoded_instruction_IS_STORE <=
        ~_GEN_149
        & (_GEN_126
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_100
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_59
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_33
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_7_decoded_instruction_IS_STORE);
      reservation_station_7_commited <=
        ~_GEN_149
        & (~reservation_station_7_commited & reservation_station_7_valid
             ? io_commit_ROB_index == reservation_station_7_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_7_commited);
      reservation_station_7_valid <=
        ~_GEN_149 & (written_vec_3 ? _GEN_125 | _GEN_100 | _GEN_82 : _GEN_100 | _GEN_82);
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_150
        & (~reservation_station_8_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_8_valid
             ? RS1_match_8
             : _GEN_128
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_101
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_61
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_34
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_8_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_150
        & (~reservation_station_8_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_8_valid
             ? RS2_match_8
             : _GEN_128
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_101
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_61
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_34
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_8_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_150) begin
        reservation_station_8_decoded_instruction_RD <= 6'h0;
        reservation_station_8_decoded_instruction_RS1 <= 6'h0;
        reservation_station_8_decoded_instruction_RS2 <= 6'h0;
        reservation_station_8_decoded_instruction_IMM <= 21'h0;
        reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_8_decoded_instruction_packet_index <= 4'h0;
        reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_8_decoded_instruction_instructionType <= 5'h0;
        reservation_station_8_decoded_instruction_portID <= 2'h0;
        reservation_station_8_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_128) begin
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_101) begin
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_61) begin
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_34) begin
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_8_decoded_instruction_RD_valid <=
        ~_GEN_150
        & (_GEN_128
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_101
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_61
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_34
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_8_decoded_instruction_RD_valid);
      reservation_station_8_decoded_instruction_RS1_valid <=
        ~_GEN_150
        & (_GEN_128
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_101
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_61
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_34
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_8_decoded_instruction_RS1_valid);
      reservation_station_8_decoded_instruction_RS2_valid <=
        ~_GEN_150
        & (_GEN_128
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_101
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_61
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_34
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_8_decoded_instruction_RS2_valid);
      reservation_station_8_decoded_instruction_needs_ALU <=
        ~_GEN_150
        & (_GEN_128
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_101
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_61
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_34
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_8_decoded_instruction_needs_ALU);
      reservation_station_8_decoded_instruction_needs_branch_unit <=
        ~_GEN_150
        & (_GEN_128
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_101
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_61
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_34
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_8_decoded_instruction_needs_branch_unit);
      reservation_station_8_decoded_instruction_needs_CSRs <=
        ~_GEN_150
        & (_GEN_128
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_101
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_61
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_34
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_8_decoded_instruction_needs_CSRs);
      reservation_station_8_decoded_instruction_SUBTRACT <=
        ~_GEN_150
        & (_GEN_128
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_101
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_61
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_34
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_8_decoded_instruction_SUBTRACT);
      reservation_station_8_decoded_instruction_MULTIPLY <=
        ~_GEN_150
        & (_GEN_128
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_101
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_61
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_34
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_8_decoded_instruction_MULTIPLY);
      reservation_station_8_decoded_instruction_IMMEDIATE <=
        ~_GEN_150
        & (_GEN_128
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_101
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_61
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_34
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_8_decoded_instruction_IMMEDIATE);
      reservation_station_8_decoded_instruction_IS_LOAD <=
        ~_GEN_150
        & (_GEN_128
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_101
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_61
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_34
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_8_decoded_instruction_IS_LOAD);
      reservation_station_8_decoded_instruction_IS_STORE <=
        ~_GEN_150
        & (_GEN_128
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_101
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_61
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_34
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_8_decoded_instruction_IS_STORE);
      reservation_station_8_commited <=
        ~_GEN_150
        & (~reservation_station_8_commited & reservation_station_8_valid
             ? io_commit_ROB_index == reservation_station_8_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_8_commited);
      reservation_station_8_valid <=
        ~_GEN_150 & (written_vec_3 ? _GEN_127 | _GEN_101 | _GEN_83 : _GEN_101 | _GEN_83);
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_151
        & (~reservation_station_9_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_9_valid
             ? RS1_match_9
             : _GEN_130
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_102
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_63
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_35
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_9_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_151
        & (~reservation_station_9_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_9_valid
             ? RS2_match_9
             : _GEN_130
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_102
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_63
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_35
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_9_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_151) begin
        reservation_station_9_decoded_instruction_RD <= 6'h0;
        reservation_station_9_decoded_instruction_RS1 <= 6'h0;
        reservation_station_9_decoded_instruction_RS2 <= 6'h0;
        reservation_station_9_decoded_instruction_IMM <= 21'h0;
        reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_9_decoded_instruction_packet_index <= 4'h0;
        reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_9_decoded_instruction_instructionType <= 5'h0;
        reservation_station_9_decoded_instruction_portID <= 2'h0;
        reservation_station_9_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_130) begin
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_102) begin
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_63) begin
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_35) begin
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_9_decoded_instruction_RD_valid <=
        ~_GEN_151
        & (_GEN_130
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_102
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_63
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_35
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_9_decoded_instruction_RD_valid);
      reservation_station_9_decoded_instruction_RS1_valid <=
        ~_GEN_151
        & (_GEN_130
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_102
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_63
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_35
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_9_decoded_instruction_RS1_valid);
      reservation_station_9_decoded_instruction_RS2_valid <=
        ~_GEN_151
        & (_GEN_130
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_102
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_63
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_35
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_9_decoded_instruction_RS2_valid);
      reservation_station_9_decoded_instruction_needs_ALU <=
        ~_GEN_151
        & (_GEN_130
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_102
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_63
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_35
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_9_decoded_instruction_needs_ALU);
      reservation_station_9_decoded_instruction_needs_branch_unit <=
        ~_GEN_151
        & (_GEN_130
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_102
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_63
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_35
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_9_decoded_instruction_needs_branch_unit);
      reservation_station_9_decoded_instruction_needs_CSRs <=
        ~_GEN_151
        & (_GEN_130
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_102
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_63
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_35
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_9_decoded_instruction_needs_CSRs);
      reservation_station_9_decoded_instruction_SUBTRACT <=
        ~_GEN_151
        & (_GEN_130
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_102
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_63
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_35
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_9_decoded_instruction_SUBTRACT);
      reservation_station_9_decoded_instruction_MULTIPLY <=
        ~_GEN_151
        & (_GEN_130
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_102
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_63
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_35
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_9_decoded_instruction_MULTIPLY);
      reservation_station_9_decoded_instruction_IMMEDIATE <=
        ~_GEN_151
        & (_GEN_130
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_102
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_63
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_35
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_9_decoded_instruction_IMMEDIATE);
      reservation_station_9_decoded_instruction_IS_LOAD <=
        ~_GEN_151
        & (_GEN_130
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_102
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_63
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_35
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_9_decoded_instruction_IS_LOAD);
      reservation_station_9_decoded_instruction_IS_STORE <=
        ~_GEN_151
        & (_GEN_130
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_102
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_63
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_35
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_9_decoded_instruction_IS_STORE);
      reservation_station_9_commited <=
        ~_GEN_151
        & (~reservation_station_9_commited & reservation_station_9_valid
             ? io_commit_ROB_index == reservation_station_9_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_9_commited);
      reservation_station_9_valid <=
        ~_GEN_151 & (written_vec_3 ? _GEN_129 | _GEN_102 | _GEN_84 : _GEN_102 | _GEN_84);
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_152
        & (~reservation_station_10_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_10_valid
             ? RS1_match_10
             : _GEN_132
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_103
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_65
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_36
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_10_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_152
        & (~reservation_station_10_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_10_valid
             ? RS2_match_10
             : _GEN_132
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_103
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_65
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_36
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_10_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_152) begin
        reservation_station_10_decoded_instruction_RD <= 6'h0;
        reservation_station_10_decoded_instruction_RS1 <= 6'h0;
        reservation_station_10_decoded_instruction_RS2 <= 6'h0;
        reservation_station_10_decoded_instruction_IMM <= 21'h0;
        reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_10_decoded_instruction_packet_index <= 4'h0;
        reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_10_decoded_instruction_instructionType <= 5'h0;
        reservation_station_10_decoded_instruction_portID <= 2'h0;
        reservation_station_10_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_132) begin
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_103) begin
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_65) begin
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_36) begin
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_10_decoded_instruction_RD_valid <=
        ~_GEN_152
        & (_GEN_132
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_103
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_65
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_36
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_10_decoded_instruction_RD_valid);
      reservation_station_10_decoded_instruction_RS1_valid <=
        ~_GEN_152
        & (_GEN_132
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_103
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_65
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_36
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_10_decoded_instruction_RS1_valid);
      reservation_station_10_decoded_instruction_RS2_valid <=
        ~_GEN_152
        & (_GEN_132
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_103
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_65
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_36
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_10_decoded_instruction_RS2_valid);
      reservation_station_10_decoded_instruction_needs_ALU <=
        ~_GEN_152
        & (_GEN_132
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_103
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_65
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_36
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_10_decoded_instruction_needs_ALU);
      reservation_station_10_decoded_instruction_needs_branch_unit <=
        ~_GEN_152
        & (_GEN_132
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_103
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_65
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_36
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_10_decoded_instruction_needs_branch_unit);
      reservation_station_10_decoded_instruction_needs_CSRs <=
        ~_GEN_152
        & (_GEN_132
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_103
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_65
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_36
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_10_decoded_instruction_needs_CSRs);
      reservation_station_10_decoded_instruction_SUBTRACT <=
        ~_GEN_152
        & (_GEN_132
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_103
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_65
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_36
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_10_decoded_instruction_SUBTRACT);
      reservation_station_10_decoded_instruction_MULTIPLY <=
        ~_GEN_152
        & (_GEN_132
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_103
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_65
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_36
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_10_decoded_instruction_MULTIPLY);
      reservation_station_10_decoded_instruction_IMMEDIATE <=
        ~_GEN_152
        & (_GEN_132
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_103
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_65
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_36
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_10_decoded_instruction_IMMEDIATE);
      reservation_station_10_decoded_instruction_IS_LOAD <=
        ~_GEN_152
        & (_GEN_132
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_103
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_65
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_36
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_10_decoded_instruction_IS_LOAD);
      reservation_station_10_decoded_instruction_IS_STORE <=
        ~_GEN_152
        & (_GEN_132
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_103
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_65
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_36
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_10_decoded_instruction_IS_STORE);
      reservation_station_10_commited <=
        ~_GEN_152
        & (~reservation_station_10_commited & reservation_station_10_valid
             ? io_commit_ROB_index == reservation_station_10_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_10_commited);
      reservation_station_10_valid <=
        ~_GEN_152 & (written_vec_3 ? _GEN_131 | _GEN_103 | _GEN_85 : _GEN_103 | _GEN_85);
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_153
        & (~reservation_station_11_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_11_valid
             ? RS1_match_11
             : _GEN_134
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_104
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_67
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_37
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_11_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_153
        & (~reservation_station_11_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_11_valid
             ? RS2_match_11
             : _GEN_134
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_104
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_67
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_37
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_11_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_153) begin
        reservation_station_11_decoded_instruction_RD <= 6'h0;
        reservation_station_11_decoded_instruction_RS1 <= 6'h0;
        reservation_station_11_decoded_instruction_RS2 <= 6'h0;
        reservation_station_11_decoded_instruction_IMM <= 21'h0;
        reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_11_decoded_instruction_packet_index <= 4'h0;
        reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_11_decoded_instruction_instructionType <= 5'h0;
        reservation_station_11_decoded_instruction_portID <= 2'h0;
        reservation_station_11_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_134) begin
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_104) begin
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_67) begin
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_37) begin
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_11_decoded_instruction_RD_valid <=
        ~_GEN_153
        & (_GEN_134
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_104
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_67
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_37
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_11_decoded_instruction_RD_valid);
      reservation_station_11_decoded_instruction_RS1_valid <=
        ~_GEN_153
        & (_GEN_134
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_104
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_67
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_37
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_11_decoded_instruction_RS1_valid);
      reservation_station_11_decoded_instruction_RS2_valid <=
        ~_GEN_153
        & (_GEN_134
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_104
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_67
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_37
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_11_decoded_instruction_RS2_valid);
      reservation_station_11_decoded_instruction_needs_ALU <=
        ~_GEN_153
        & (_GEN_134
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_104
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_67
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_37
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_11_decoded_instruction_needs_ALU);
      reservation_station_11_decoded_instruction_needs_branch_unit <=
        ~_GEN_153
        & (_GEN_134
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_104
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_67
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_37
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_11_decoded_instruction_needs_branch_unit);
      reservation_station_11_decoded_instruction_needs_CSRs <=
        ~_GEN_153
        & (_GEN_134
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_104
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_67
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_37
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_11_decoded_instruction_needs_CSRs);
      reservation_station_11_decoded_instruction_SUBTRACT <=
        ~_GEN_153
        & (_GEN_134
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_104
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_67
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_37
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_11_decoded_instruction_SUBTRACT);
      reservation_station_11_decoded_instruction_MULTIPLY <=
        ~_GEN_153
        & (_GEN_134
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_104
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_67
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_37
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_11_decoded_instruction_MULTIPLY);
      reservation_station_11_decoded_instruction_IMMEDIATE <=
        ~_GEN_153
        & (_GEN_134
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_104
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_67
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_37
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_11_decoded_instruction_IMMEDIATE);
      reservation_station_11_decoded_instruction_IS_LOAD <=
        ~_GEN_153
        & (_GEN_134
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_104
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_67
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_37
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_11_decoded_instruction_IS_LOAD);
      reservation_station_11_decoded_instruction_IS_STORE <=
        ~_GEN_153
        & (_GEN_134
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_104
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_67
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_37
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_11_decoded_instruction_IS_STORE);
      reservation_station_11_commited <=
        ~_GEN_153
        & (~reservation_station_11_commited & reservation_station_11_valid
             ? io_commit_ROB_index == reservation_station_11_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_11_commited);
      reservation_station_11_valid <=
        ~_GEN_153 & (written_vec_3 ? _GEN_133 | _GEN_104 | _GEN_86 : _GEN_104 | _GEN_86);
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_154
        & (~reservation_station_12_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_12_valid
             ? RS1_match_12
             : _GEN_136
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_105
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_69
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_38
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_12_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_154
        & (~reservation_station_12_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_12_valid
             ? RS2_match_12
             : _GEN_136
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_105
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_69
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_38
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_12_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_154) begin
        reservation_station_12_decoded_instruction_RD <= 6'h0;
        reservation_station_12_decoded_instruction_RS1 <= 6'h0;
        reservation_station_12_decoded_instruction_RS2 <= 6'h0;
        reservation_station_12_decoded_instruction_IMM <= 21'h0;
        reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_12_decoded_instruction_packet_index <= 4'h0;
        reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_12_decoded_instruction_instructionType <= 5'h0;
        reservation_station_12_decoded_instruction_portID <= 2'h0;
        reservation_station_12_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_136) begin
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_105) begin
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_69) begin
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_38) begin
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_12_decoded_instruction_RD_valid <=
        ~_GEN_154
        & (_GEN_136
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_105
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_69
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_38
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_12_decoded_instruction_RD_valid);
      reservation_station_12_decoded_instruction_RS1_valid <=
        ~_GEN_154
        & (_GEN_136
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_105
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_69
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_38
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_12_decoded_instruction_RS1_valid);
      reservation_station_12_decoded_instruction_RS2_valid <=
        ~_GEN_154
        & (_GEN_136
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_105
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_69
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_38
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_12_decoded_instruction_RS2_valid);
      reservation_station_12_decoded_instruction_needs_ALU <=
        ~_GEN_154
        & (_GEN_136
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_105
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_69
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_38
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_12_decoded_instruction_needs_ALU);
      reservation_station_12_decoded_instruction_needs_branch_unit <=
        ~_GEN_154
        & (_GEN_136
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_105
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_69
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_38
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_12_decoded_instruction_needs_branch_unit);
      reservation_station_12_decoded_instruction_needs_CSRs <=
        ~_GEN_154
        & (_GEN_136
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_105
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_69
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_38
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_12_decoded_instruction_needs_CSRs);
      reservation_station_12_decoded_instruction_SUBTRACT <=
        ~_GEN_154
        & (_GEN_136
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_105
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_69
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_38
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_12_decoded_instruction_SUBTRACT);
      reservation_station_12_decoded_instruction_MULTIPLY <=
        ~_GEN_154
        & (_GEN_136
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_105
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_69
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_38
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_12_decoded_instruction_MULTIPLY);
      reservation_station_12_decoded_instruction_IMMEDIATE <=
        ~_GEN_154
        & (_GEN_136
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_105
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_69
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_38
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_12_decoded_instruction_IMMEDIATE);
      reservation_station_12_decoded_instruction_IS_LOAD <=
        ~_GEN_154
        & (_GEN_136
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_105
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_69
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_38
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_12_decoded_instruction_IS_LOAD);
      reservation_station_12_decoded_instruction_IS_STORE <=
        ~_GEN_154
        & (_GEN_136
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_105
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_69
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_38
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_12_decoded_instruction_IS_STORE);
      reservation_station_12_commited <=
        ~_GEN_154
        & (~reservation_station_12_commited & reservation_station_12_valid
             ? io_commit_ROB_index == reservation_station_12_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_12_commited);
      reservation_station_12_valid <=
        ~_GEN_154 & (written_vec_3 ? _GEN_135 | _GEN_105 | _GEN_87 : _GEN_105 | _GEN_87);
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_155
        & (~reservation_station_13_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_13_valid
             ? RS1_match_13
             : _GEN_138
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_106
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_71
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_39
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_13_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_155
        & (~reservation_station_13_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_13_valid
             ? RS2_match_13
             : _GEN_138
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_106
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_71
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_39
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_13_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_155) begin
        reservation_station_13_decoded_instruction_RD <= 6'h0;
        reservation_station_13_decoded_instruction_RS1 <= 6'h0;
        reservation_station_13_decoded_instruction_RS2 <= 6'h0;
        reservation_station_13_decoded_instruction_IMM <= 21'h0;
        reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_13_decoded_instruction_packet_index <= 4'h0;
        reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_13_decoded_instruction_instructionType <= 5'h0;
        reservation_station_13_decoded_instruction_portID <= 2'h0;
        reservation_station_13_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_138) begin
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_106) begin
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_71) begin
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_39) begin
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_13_decoded_instruction_RD_valid <=
        ~_GEN_155
        & (_GEN_138
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_106
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_71
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_39
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_13_decoded_instruction_RD_valid);
      reservation_station_13_decoded_instruction_RS1_valid <=
        ~_GEN_155
        & (_GEN_138
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_106
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_71
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_39
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_13_decoded_instruction_RS1_valid);
      reservation_station_13_decoded_instruction_RS2_valid <=
        ~_GEN_155
        & (_GEN_138
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_106
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_71
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_39
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_13_decoded_instruction_RS2_valid);
      reservation_station_13_decoded_instruction_needs_ALU <=
        ~_GEN_155
        & (_GEN_138
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_106
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_71
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_39
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_13_decoded_instruction_needs_ALU);
      reservation_station_13_decoded_instruction_needs_branch_unit <=
        ~_GEN_155
        & (_GEN_138
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_106
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_71
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_39
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_13_decoded_instruction_needs_branch_unit);
      reservation_station_13_decoded_instruction_needs_CSRs <=
        ~_GEN_155
        & (_GEN_138
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_106
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_71
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_39
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_13_decoded_instruction_needs_CSRs);
      reservation_station_13_decoded_instruction_SUBTRACT <=
        ~_GEN_155
        & (_GEN_138
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_106
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_71
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_39
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_13_decoded_instruction_SUBTRACT);
      reservation_station_13_decoded_instruction_MULTIPLY <=
        ~_GEN_155
        & (_GEN_138
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_106
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_71
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_39
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_13_decoded_instruction_MULTIPLY);
      reservation_station_13_decoded_instruction_IMMEDIATE <=
        ~_GEN_155
        & (_GEN_138
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_106
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_71
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_39
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_13_decoded_instruction_IMMEDIATE);
      reservation_station_13_decoded_instruction_IS_LOAD <=
        ~_GEN_155
        & (_GEN_138
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_106
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_71
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_39
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_13_decoded_instruction_IS_LOAD);
      reservation_station_13_decoded_instruction_IS_STORE <=
        ~_GEN_155
        & (_GEN_138
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_106
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_71
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_39
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_13_decoded_instruction_IS_STORE);
      reservation_station_13_commited <=
        ~_GEN_155
        & (~reservation_station_13_commited & reservation_station_13_valid
             ? io_commit_ROB_index == reservation_station_13_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_13_commited);
      reservation_station_13_valid <=
        ~_GEN_155 & (written_vec_3 ? _GEN_137 | _GEN_106 | _GEN_88 : _GEN_106 | _GEN_88);
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_156
        & (~reservation_station_14_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_14_valid
             ? RS1_match_14
             : _GEN_140
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_107
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_73
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_40
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_14_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_156
        & (~reservation_station_14_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_14_valid
             ? RS2_match_14
             : _GEN_140
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_107
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_73
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_40
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_14_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_156) begin
        reservation_station_14_decoded_instruction_RD <= 6'h0;
        reservation_station_14_decoded_instruction_RS1 <= 6'h0;
        reservation_station_14_decoded_instruction_RS2 <= 6'h0;
        reservation_station_14_decoded_instruction_IMM <= 21'h0;
        reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_14_decoded_instruction_packet_index <= 4'h0;
        reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_14_decoded_instruction_instructionType <= 5'h0;
        reservation_station_14_decoded_instruction_portID <= 2'h0;
        reservation_station_14_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_140) begin
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_107) begin
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_73) begin
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_40) begin
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_14_decoded_instruction_RD_valid <=
        ~_GEN_156
        & (_GEN_140
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_107
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_73
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_40
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_14_decoded_instruction_RD_valid);
      reservation_station_14_decoded_instruction_RS1_valid <=
        ~_GEN_156
        & (_GEN_140
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_107
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_73
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_40
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_14_decoded_instruction_RS1_valid);
      reservation_station_14_decoded_instruction_RS2_valid <=
        ~_GEN_156
        & (_GEN_140
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_107
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_73
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_40
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_14_decoded_instruction_RS2_valid);
      reservation_station_14_decoded_instruction_needs_ALU <=
        ~_GEN_156
        & (_GEN_140
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_107
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_73
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_40
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_14_decoded_instruction_needs_ALU);
      reservation_station_14_decoded_instruction_needs_branch_unit <=
        ~_GEN_156
        & (_GEN_140
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_107
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_73
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_40
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_14_decoded_instruction_needs_branch_unit);
      reservation_station_14_decoded_instruction_needs_CSRs <=
        ~_GEN_156
        & (_GEN_140
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_107
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_73
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_40
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_14_decoded_instruction_needs_CSRs);
      reservation_station_14_decoded_instruction_SUBTRACT <=
        ~_GEN_156
        & (_GEN_140
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_107
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_73
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_40
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_14_decoded_instruction_SUBTRACT);
      reservation_station_14_decoded_instruction_MULTIPLY <=
        ~_GEN_156
        & (_GEN_140
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_107
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_73
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_40
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_14_decoded_instruction_MULTIPLY);
      reservation_station_14_decoded_instruction_IMMEDIATE <=
        ~_GEN_156
        & (_GEN_140
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_107
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_73
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_40
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_14_decoded_instruction_IMMEDIATE);
      reservation_station_14_decoded_instruction_IS_LOAD <=
        ~_GEN_156
        & (_GEN_140
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_107
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_73
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_40
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_14_decoded_instruction_IS_LOAD);
      reservation_station_14_decoded_instruction_IS_STORE <=
        ~_GEN_156
        & (_GEN_140
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_107
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_73
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_40
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_14_decoded_instruction_IS_STORE);
      reservation_station_14_commited <=
        ~_GEN_156
        & (~reservation_station_14_commited & reservation_station_14_valid
             ? io_commit_ROB_index == reservation_station_14_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_14_commited);
      reservation_station_14_valid <=
        ~_GEN_156 & (written_vec_3 ? _GEN_139 | _GEN_107 | _GEN_89 : _GEN_107 | _GEN_89);
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_157
        & (~reservation_station_15_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_15_valid
             ? RS1_match_15
             : _GEN_141
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_108
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_74
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_41
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_15_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_157
        & (~reservation_station_15_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_15_valid
             ? RS2_match_15
             : _GEN_141
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_108
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_74
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_41
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_15_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_157) begin
        reservation_station_15_decoded_instruction_RD <= 6'h0;
        reservation_station_15_decoded_instruction_RS1 <= 6'h0;
        reservation_station_15_decoded_instruction_RS2 <= 6'h0;
        reservation_station_15_decoded_instruction_IMM <= 21'h0;
        reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_15_decoded_instruction_packet_index <= 4'h0;
        reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_15_decoded_instruction_instructionType <= 5'h0;
        reservation_station_15_decoded_instruction_portID <= 2'h0;
        reservation_station_15_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_141) begin
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_108) begin
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_74) begin
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_41) begin
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_15_decoded_instruction_RD_valid <=
        ~_GEN_157
        & (_GEN_141
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_108
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_41
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_15_decoded_instruction_RD_valid);
      reservation_station_15_decoded_instruction_RS1_valid <=
        ~_GEN_157
        & (_GEN_141
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_108
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_41
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_15_decoded_instruction_RS1_valid);
      reservation_station_15_decoded_instruction_RS2_valid <=
        ~_GEN_157
        & (_GEN_141
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_108
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_41
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_15_decoded_instruction_RS2_valid);
      reservation_station_15_decoded_instruction_needs_ALU <=
        ~_GEN_157
        & (_GEN_141
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_108
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_41
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_15_decoded_instruction_needs_ALU);
      reservation_station_15_decoded_instruction_needs_branch_unit <=
        ~_GEN_157
        & (_GEN_141
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_108
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_41
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_15_decoded_instruction_needs_branch_unit);
      reservation_station_15_decoded_instruction_needs_CSRs <=
        ~_GEN_157
        & (_GEN_141
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_108
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_41
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_15_decoded_instruction_needs_CSRs);
      reservation_station_15_decoded_instruction_SUBTRACT <=
        ~_GEN_157
        & (_GEN_141
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_108
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_74
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_41
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_15_decoded_instruction_SUBTRACT);
      reservation_station_15_decoded_instruction_MULTIPLY <=
        ~_GEN_157
        & (_GEN_141
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_108
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_74
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_41
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_15_decoded_instruction_MULTIPLY);
      reservation_station_15_decoded_instruction_IMMEDIATE <=
        ~_GEN_157
        & (_GEN_141
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_108
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_74
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_41
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_15_decoded_instruction_IMMEDIATE);
      reservation_station_15_decoded_instruction_IS_LOAD <=
        ~_GEN_157
        & (_GEN_141
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_108
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_74
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_41
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_15_decoded_instruction_IS_LOAD);
      reservation_station_15_decoded_instruction_IS_STORE <=
        ~_GEN_157
        & (_GEN_141
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_108
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_74
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_41
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_15_decoded_instruction_IS_STORE);
      reservation_station_15_commited <=
        ~_GEN_157
        & (~reservation_station_15_commited & reservation_station_15_valid
             ? io_commit_ROB_index == reservation_station_15_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_15_commited);
      reservation_station_15_valid <=
        ~_GEN_157
        & (written_vec_3 ? (&_GEN_110) | _GEN_108 | _GEN_90 : _GEN_108 | _GEN_90);
      front_pointer <= front_pointer + {4'h0, good_to_go};
      back_pointer <=
        back_pointer + {2'h0, {1'h0, _GEN_24 + _GEN_42} + {1'h0, _GEN_91 + _GEN_109}};
    end
  end // always @(posedge)
  assign io_backend_packet_0_ready = themometor_value[0];
  assign io_backend_packet_1_ready = themometor_value[1];
  assign io_backend_packet_2_ready = themometor_value[2];
  assign io_backend_packet_3_ready = themometor_value[3];
  assign io_RF_inputs_0_valid = 1'h0;
  assign io_RF_inputs_0_bits_ready_bits_RS1_ready = 1'h0;
  assign io_RF_inputs_0_bits_ready_bits_RS2_ready = 1'h0;
  assign io_RF_inputs_0_bits_RD = 6'h0;
  assign io_RF_inputs_0_bits_RD_valid = 1'h0;
  assign io_RF_inputs_0_bits_RS1 = 6'h0;
  assign io_RF_inputs_0_bits_RS1_valid = 1'h0;
  assign io_RF_inputs_0_bits_RS2 = 6'h0;
  assign io_RF_inputs_0_bits_RS2_valid = 1'h0;
  assign io_RF_inputs_0_bits_IMM = 21'h0;
  assign io_RF_inputs_0_bits_FUNCT3 = 3'h0;
  assign io_RF_inputs_0_bits_packet_index = 4'h0;
  assign io_RF_inputs_0_bits_ROB_index = 6'h0;
  assign io_RF_inputs_0_bits_instructionType = 5'h0;
  assign io_RF_inputs_0_bits_portID = 2'h0;
  assign io_RF_inputs_0_bits_RS_type = 2'h0;
  assign io_RF_inputs_0_bits_needs_ALU = 1'h0;
  assign io_RF_inputs_0_bits_needs_branch_unit = 1'h0;
  assign io_RF_inputs_0_bits_needs_CSRs = 1'h0;
  assign io_RF_inputs_0_bits_SUBTRACT = 1'h0;
  assign io_RF_inputs_0_bits_MULTIPLY = 1'h0;
  assign io_RF_inputs_0_bits_IMMEDIATE = 1'h0;
  assign io_RF_inputs_0_bits_IS_LOAD = 1'h0;
  assign io_RF_inputs_0_bits_IS_STORE = 1'h0;
  assign io_RF_inputs_1_valid = 1'h0;
  assign io_RF_inputs_1_bits_ready_bits_RS1_ready = 1'h0;
  assign io_RF_inputs_1_bits_ready_bits_RS2_ready = 1'h0;
  assign io_RF_inputs_1_bits_RD = 6'h0;
  assign io_RF_inputs_1_bits_RD_valid = 1'h0;
  assign io_RF_inputs_1_bits_RS1 = 6'h0;
  assign io_RF_inputs_1_bits_RS1_valid = 1'h0;
  assign io_RF_inputs_1_bits_RS2 = 6'h0;
  assign io_RF_inputs_1_bits_RS2_valid = 1'h0;
  assign io_RF_inputs_1_bits_IMM = 21'h0;
  assign io_RF_inputs_1_bits_FUNCT3 = 3'h0;
  assign io_RF_inputs_1_bits_packet_index = 4'h0;
  assign io_RF_inputs_1_bits_ROB_index = 6'h0;
  assign io_RF_inputs_1_bits_instructionType = 5'h0;
  assign io_RF_inputs_1_bits_portID = 2'h0;
  assign io_RF_inputs_1_bits_RS_type = 2'h0;
  assign io_RF_inputs_1_bits_needs_ALU = 1'h0;
  assign io_RF_inputs_1_bits_needs_branch_unit = 1'h0;
  assign io_RF_inputs_1_bits_needs_CSRs = 1'h0;
  assign io_RF_inputs_1_bits_SUBTRACT = 1'h0;
  assign io_RF_inputs_1_bits_MULTIPLY = 1'h0;
  assign io_RF_inputs_1_bits_IMMEDIATE = 1'h0;
  assign io_RF_inputs_1_bits_IS_LOAD = 1'h0;
  assign io_RF_inputs_1_bits_IS_STORE = 1'h0;
  assign io_RF_inputs_2_valid = 1'h0;
  assign io_RF_inputs_2_bits_ready_bits_RS1_ready = 1'h0;
  assign io_RF_inputs_2_bits_ready_bits_RS2_ready = 1'h0;
  assign io_RF_inputs_2_bits_RD = 6'h0;
  assign io_RF_inputs_2_bits_RD_valid = 1'h0;
  assign io_RF_inputs_2_bits_RS1 = 6'h0;
  assign io_RF_inputs_2_bits_RS1_valid = 1'h0;
  assign io_RF_inputs_2_bits_RS2 = 6'h0;
  assign io_RF_inputs_2_bits_RS2_valid = 1'h0;
  assign io_RF_inputs_2_bits_IMM = 21'h0;
  assign io_RF_inputs_2_bits_FUNCT3 = 3'h0;
  assign io_RF_inputs_2_bits_packet_index = 4'h0;
  assign io_RF_inputs_2_bits_ROB_index = 6'h0;
  assign io_RF_inputs_2_bits_instructionType = 5'h0;
  assign io_RF_inputs_2_bits_portID = 2'h0;
  assign io_RF_inputs_2_bits_RS_type = 2'h0;
  assign io_RF_inputs_2_bits_needs_ALU = 1'h0;
  assign io_RF_inputs_2_bits_needs_branch_unit = 1'h0;
  assign io_RF_inputs_2_bits_needs_CSRs = 1'h0;
  assign io_RF_inputs_2_bits_SUBTRACT = 1'h0;
  assign io_RF_inputs_2_bits_MULTIPLY = 1'h0;
  assign io_RF_inputs_2_bits_IMMEDIATE = 1'h0;
  assign io_RF_inputs_2_bits_IS_LOAD = 1'h0;
  assign io_RF_inputs_2_bits_IS_STORE = 1'h0;
  assign io_RF_inputs_3_valid = good_to_go;
  assign io_RF_inputs_3_bits_ready_bits_RS1_ready =
    io_RF_inputs_3_bits_ready_bits_RS1_ready_0;
  assign io_RF_inputs_3_bits_ready_bits_RS2_ready =
    io_RF_inputs_3_bits_ready_bits_RS2_ready_0;
  assign io_RF_inputs_3_bits_RD = _GEN_1[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RD_valid = _GEN_2[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RS1 = _GEN_3[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RS1_valid = _GEN_4[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RS2 = _GEN_5[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RS2_valid = _GEN_6[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_IMM = _GEN_7[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_FUNCT3 = _GEN_8[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_packet_index = _GEN_9[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_ROB_index = _GEN_10[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_instructionType = _GEN_11[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_portID = _GEN_12[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RS_type = _GEN_13[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_needs_ALU = _GEN_14[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_needs_branch_unit = _GEN_15[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_needs_CSRs = _GEN_16[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_SUBTRACT = _GEN_17[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_MULTIPLY = _GEN_18[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_IMMEDIATE = _GEN_19[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_IS_LOAD = _GEN_20[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_IS_STORE = _GEN_21[front_pointer[3:0]];
endmodule

