// Seed: 3915349730
module module_0 ();
  wire id_1;
  assign module_1.id_3 = 0;
  assign id_2 = id_2;
endmodule
module module_1 ();
  uwire id_1;
  assign id_1 = 1;
  assign id_1.id_1 = id_1;
  always_latch $display(id_2);
  wor id_3;
  wor id_4;
  assign id_3 = id_2;
  initial begin : LABEL_0
    if (-1) id_2 = id_4;
  end
  wire id_5, id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    id_5 = 1'b0
);
  assign id_2 = id_3;
  module_0 modCall_1 ();
  assign id_2 = id_0;
  wire id_6 = id_6;
  wire id_7, id_8, id_9;
  assign id_5 = 1;
endmodule
