INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/synth/timing/regtb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-311] analyzing module reg_module_0
INFO: [VRFC 10-311] analyzing module reg_module_1
INFO: [VRFC 10-311] analyzing module reg_module_2
INFO: [VRFC 10-311] analyzing module reg_module_3
INFO: [VRFC 10-311] analyzing module reg_module_4
INFO: [VRFC 10-311] analyzing module reg_module_5
INFO: [VRFC 10-311] analyzing module reg_module_6
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regtb
ERROR: [VRFC 10-91] m is not declared [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:57]
ERROR: [VRFC 10-704] formal rd1 has no actual or default value [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:56]
ERROR: [VRFC 10-1412] syntax error near port [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:58]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd:32]
INFO: [VRFC 10-240] VHDL file D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd ignored due to errors
