@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/../../code/m_inputmux.v":89:9:89:14|Removing sequential instance inst_midgetv_core.inst_inputmux.genblk1\.ireg[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: FX1016 :"/home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/min_icebreaker.v":57:11:57:13|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net inst_midgetv_core.enaQ.
@N: FX1017 :|SB_GB inserted on the net inst_midgetv_core.inst_immexp_zfind_q.nsa14_or_nCORERUNNING.
@N: FX1017 :|SB_GB inserted on the net inst_midgetv_core.sa12.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/bnossum/GITSTUFF/GIT/midgetv/work/hwtst/min_icebreaker/iCEcube2_flow/t1/t1_Implmnt/t1.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
