[STRUCT]
KEY_IXCFG {
    LBL_REGISTER,(300,5);
    LBL_ENAB,(270,25);
    LBL_REGNUM,(+40,+0);
    LBL_REGBIT,(+60,+0);
    LBL_LEVEL,(+40,+0);

    IN0ENA,(270,50);
    IN0REG,(+35,+0);
    IN0BIT,(+59,+0);
    IN0LEV,(+43,+0);
    IN1ENA,(270,+20);
    IN1REG,(+35,+0);
    IN1BIT,(+59,+0);
    IN1LEV,(+43,+0);
    IN2ENA,(270,+20);
    IN2REG,(+35,+0);
    IN2BIT,(+59,+0);
    IN2LEV,(+43,+0);
    IN3ENA,(270,+20);
    IN3REG,(+35,+0);
    IN3BIT,(+59,+0);
    IN3LEV,(+43,+0);
    IN4ENA,(270,+20);
    IN4REG,(+35,+0);
    IN4BIT,(+59,+0);
    IN4LEV,(+43,+0);
    IN5ENA,(270,+20);
    IN5REG,(+35,+0);
    IN5BIT,(+59,+0);
    IN5LEV,(+43,+0);
    IN6ENA,(270,+20);
    IN6REG,(+35,+0);
    IN6BIT,(+59,+0);
    IN6LEV,(+43,+0);
    IN7ENA,(270,+20);
    IN7REG,(+35,+0);
    IN7BIT,(+59,+0);
    IN7LEV,(+43,+0);
    IN8ENA,(270,+20);
    IN8REG,(+35,+0);
    IN8BIT,(+59,+0);
    IN8LEV,(+43,+0);
    IN9ENA,(270,+20);
    IN9REG,(+35,+0);
    IN9BIT,(+59,+0);
    IN9LEV,(+43,+0);
    IN10ENA,(270,+20);
    IN10REG,(+35,+0);
    IN10BIT,(+59,+0);
    IN10LEV,(+43,+0);
    IN11ENA,(270,+20);
    IN11REG,(+35,+0);
    IN11BIT,(+59,+0);
    IN11LEV,(+43,+0);
    IN12ENA,(270,+20);
    IN12REG,(+35,+0);
    IN12BIT,(+59,+0);
    IN12LEV,(+43,+0);
    IN13ENA,(270,+20);
    IN13REG,(+35,+0);
    IN13BIT,(+59,+0);
    IN13LEV,(+43,+0);
    IN14ENA,(270,+20);
    IN14REG,(+35,+0);
    IN14BIT,(+59,+0);
    IN14LEV,(+43,+0);
    IN15ENA,(270,+20);
    IN15REG,(+35,+0);
    IN15BIT,(+59,+0);
    IN15LEV,(+43,+0);
    IN16ENA,(270,+20);
    IN16REG,(+35,+0);
    IN16BIT,(+59,+0);
    IN16LEV,(+43,+0);
    IN17ENA,(270,+20);
    IN17REG,(+35,+0);
    IN17BIT,(+59,+0);
    IN17LEV,(+43,+0);
    IN18ENA,(270,+20);
    IN18REG,(+35,+0);
    IN18BIT,(+59,+0);
    IN18LEV,(+43,+0);
    IN19ENA,(270,+20);
    IN19REG,(+35,+0);
    IN19BIT,(+59,+0);
    IN19LEV,(+43,+0);
    IN20ENA,(270,+20);
    IN20REG,(+35,+0);
    IN20BIT,(+59,+0);
    IN20LEV,(+43,+0);
    IN21ENA,(270,+20);
    IN21REG,(+35,+0);
    IN21BIT,(+59,+0);
    IN21LEV,(+43,+0);
    IN22ENA,(270,+20);
    IN22REG,(+35,+0);
    IN22BIT,(+59,+0);
    IN22LEV,(+43,+0);
    IN23ENA,(270,+20);
    IN23REG,(+35,+0);
    IN23BIT,(+59,+0);
    IN23LEV,(+43,+0);
    IN24ENA,(270,+20);
    IN24REG,(+35,+0);
    IN24BIT,(+59,+0);
    IN24LEV,(+43,+0);
    IN25ENA,(270,+20);
    IN25REG,(+35,+0);
    IN25BIT,(+59,+0);
    IN25LEV,(+43,+0);
    IN26ENA,(270,+20);
    IN26REG,(+35,+0);
    IN26BIT,(+59,+0);
    IN26LEV,(+43,+0);
    IN27ENA,(270,+20);
    IN27REG,(+35,+0);
    IN27BIT,(+59,+0);
    IN27LEV,(+43,+0);
    IN28ENA,(270,+20);
    IN28REG,(+35,+0);
    IN28BIT,(+59,+0);
    IN28LEV,(+43,+0);
    IN29ENA,(270,+20);
    IN29REG,(+35,+0);
    IN29BIT,(+59,+0);
    IN29LEV,(+43,+0);
    IN30ENA,(270,+20);
    IN30REG,(+35,+0);
    IN30BIT,(+59,+0);
    IN30LEV,(+43,+0);
    IN31ENA,(270,+20);
    IN31REG,(+35,+0);
    IN31BIT,(+59,+0);
    IN31LEV,(+43,+0);
    IN32ENA,(270,+20);
    IN32REG,(+35,+0);
    IN32BIT,(+59,+0);
    IN32LEV,(+43,+0);
    IN33ENA,(270,+20);
    IN33REG,(+35,+0);
    IN33BIT,(+59,+0);
    IN33LEV,(+43,+0);
    IN34ENA,(270,+20);
    IN34REG,(+35,+0);
    IN34BIT,(+59,+0);
    IN34LEV,(+43,+0);
    IN35ENA,(270,+20);
    IN35REG,(+35,+0);
    IN35BIT,(+59,+0);
    IN35LEV,(+43,+0);
    IN36ENA,(270,+20);
    IN36REG,(+35,+0);
    IN36BIT,(+59,+0);
    IN36LEV,(+43,+0);
    IN37ENA,(270,+20);
    IN37REG,(+35,+0);
    IN37BIT,(+59,+0);
    IN37LEV,(+43,+0);
    IN38ENA,(270,+20);
    IN38REG,(+35,+0);
    IN38BIT,(+59,+0);
    IN38LEV,(+43,+0);
    IN39ENA,(270,+20);
    IN39REG,(+35,+0);
    IN39BIT,(+59,+0);
    IN39LEV,(+43,+0);
    IN40ENA,(270,+20);
    IN40REG,(+35,+0);
    IN40BIT,(+59,+0);
    IN40LEV,(+43,+0);
    IN41ENA,(270,+20);
    IN41REG,(+35,+0);
    IN41BIT,(+59,+0);
    IN41LEV,(+43,+0);
    IN42ENA,(270,+20);
    IN42REG,(+35,+0);
    IN42BIT,(+59,+0);
    IN42LEV,(+43,+0);
    IN43ENA,(270,+20);
    IN43REG,(+35,+0);
    IN43BIT,(+59,+0);
    IN43LEV,(+43,+0);
    IN44ENA,(270,+20);
    IN44REG,(+35,+0);
    IN44BIT,(+59,+0);
    IN44LEV,(+43,+0);
    IN45ENA,(270,+20);
    IN45REG,(+35,+0);
    IN45BIT,(+59,+0);
    IN45LEV,(+43,+0);
    IN46ENA,(270,+20);
    IN46REG,(+35,+0);
    IN46BIT,(+59,+0);
    IN46LEV,(+43,+0);
    IN47ENA,(270,+20);
    IN47REG,(+35,+0);
    IN47BIT,(+59,+0);
    IN47LEV,(+43,+0);
    IN48ENA,(270,+20);
    IN48REG,(+35,+0);
    IN48BIT,(+59,+0);
    IN48LEV,(+43,+0);
    IN49ENA,(270,+20);
    IN49REG,(+35,+0);
    IN49BIT,(+59,+0);
    IN49LEV,(+43,+0);
    IN50ENA,(270,+20);
    IN50REG,(+35,+0);
    IN50BIT,(+59,+0);
    IN50LEV,(+43,+0);
    IN51ENA,(270,+20);
    IN51REG,(+35,+0);
    IN51BIT,(+59,+0);
    IN51LEV,(+43,+0);
    IN52ENA,(270,+20);
    IN52REG,(+35,+0);
    IN52BIT,(+59,+0);
    IN52LEV,(+43,+0);
    IN53ENA,(270,+20);
    IN53REG,(+35,+0);
    IN53BIT,(+59,+0);
    IN53LEV,(+43,+0);
    IN54ENA,(270,+20);
    IN54REG,(+35,+0);
    IN54BIT,(+59,+0);
    IN54LEV,(+43,+0);
    IN55ENA,(270,+20);
    IN55REG,(+35,+0);
    IN55BIT,(+59,+0);
    IN55LEV,(+43,+0);
    IN56ENA,(270,+20);
    IN56REG,(+35,+0);
    IN56BIT,(+59,+0);
    IN56LEV,(+43,+0);
    IN57ENA,(270,+20);
    IN57REG,(+35,+0);
    IN57BIT,(+59,+0);
    IN57LEV,(+43,+0);
    IN58ENA,(270,+20);
    IN58REG,(+35,+0);
    IN58BIT,(+59,+0);
    IN58LEV,(+43,+0);
    IN59ENA,(270,+20);
    IN59REG,(+35,+0);
    IN59BIT,(+59,+0);
    IN59LEV,(+43,+0);
    IN60ENA,(270,+20);
    IN60REG,(+35,+0);
    IN60BIT,(+59,+0);
    IN60LEV,(+43,+0);
    IN61ENA,(270,+20);
    IN61REG,(+35,+0);
    IN61BIT,(+59,+0);
    IN61LEV,(+43,+0);
    IN62ENA,(270,+20);
    IN62REG,(+35,+0);
    IN62BIT,(+59,+0);
    IN62LEV,(+43,+0);
    IN63ENA,(270,+20);
    IN63REG,(+35,+0);
    IN63BIT,(+59,+0);
    IN63LEV,(+43,+0);
    IN64ENA,(270,+20);
    IN64REG,(+35,+0);
    IN64BIT,(+59,+0);
    IN64LEV,(+43,+0);
    IN65ENA,(270,+20);
    IN65REG,(+35,+0);
    IN65BIT,(+59,+0);
    IN65LEV,(+43,+0);
    IN66ENA,(270,+20);
    IN66REG,(+35,+0);
    IN66BIT,(+59,+0);
    IN66LEV,(+43,+0);
    IN67ENA,(270,+20);
    IN67REG,(+35,+0);
    IN67BIT,(+59,+0);
    IN67LEV,(+43,+0);
    IN68ENA,(270,+20);
    IN68REG,(+35,+0);
    IN68BIT,(+59,+0);
    IN68LEV,(+43,+0);
    IN69ENA,(270,+20);
    IN69REG,(+35,+0);
    IN69BIT,(+59,+0);
    IN69LEV,(+43,+0);
    IN70ENA,(270,+20);
    IN70REG,(+35,+0);
    IN70BIT,(+59,+0);
    IN70LEV,(+43,+0);
    IN71ENA,(270,+20);
    IN71REG,(+35,+0);
    IN71BIT,(+59,+0);
    IN71LEV,(+43,+0);
    IN72ENA,(270,+20);
    IN72REG,(+35,+0);
    IN72BIT,(+59,+0);
    IN72LEV,(+43,+0);
    IN73ENA,(270,+20);
    IN73REG,(+35,+0);
    IN73BIT,(+59,+0);
    IN73LEV,(+43,+0);
    IN74ENA,(270,+20);
    IN74REG,(+35,+0);
    IN74BIT,(+59,+0);
    IN74LEV,(+43,+0);
    IN75ENA,(270,+20);
    IN75REG,(+35,+0);
    IN75BIT,(+59,+0);
    IN75LEV,(+43,+0);
    IN76ENA,(270,+20);
    IN76REG,(+35,+0);
    IN76BIT,(+59,+0);
    IN76LEV,(+43,+0);
    IN77ENA,(270,+20);
    IN77REG,(+35,+0);
    IN77BIT,(+59,+0);
    IN77LEV,(+43,+0);
    IN78ENA,(270,+20);
    IN78REG,(+35,+0);
    IN78BIT,(+59,+0);
    IN78LEV,(+43,+0);
    IN79ENA,(270,+20);
    IN79REG,(+35,+0);
    IN79BIT,(+59,+0);
    IN79LEV,(+43,+0);
    IN80ENA,(270,+20);
    IN80REG,(+35,+0);
    IN80BIT,(+59,+0);
    IN80LEV,(+43,+0);
    IN81ENA,(270,+20);
    IN81REG,(+35,+0);
    IN81BIT,(+59,+0);
    IN81LEV,(+43,+0);
    IN82ENA,(270,+20);
    IN82REG,(+35,+0);
    IN82BIT,(+59,+0);
    IN82LEV,(+43,+0);
    IN83ENA,(270,+20);
    IN83REG,(+35,+0);
    IN83BIT,(+59,+0);
    IN83LEV,(+43,+0);
    IN84ENA,(270,+20);
    IN84REG,(+35,+0);
    IN84BIT,(+59,+0);
    IN84LEV,(+43,+0);
    IN85ENA,(270,+20);
    IN85REG,(+35,+0);
    IN85BIT,(+59,+0);
    IN85LEV,(+43,+0);
    IN86ENA,(270,+20);
    IN86REG,(+35,+0);
    IN86BIT,(+59,+0);
    IN86LEV,(+43,+0);
    IN87ENA,(270,+20);
    IN87REG,(+35,+0);
    IN87BIT,(+59,+0);
    IN87LEV,(+43,+0);
    IN88ENA,(270,+20);
    IN88REG,(+35,+0);
    IN88BIT,(+59,+0);
    IN88LEV,(+43,+0);
    IN89ENA,(270,+20);
    IN89REG,(+35,+0);
    IN89BIT,(+59,+0);
    IN89LEV,(+43,+0);
    IN90ENA,(270,+20);
    IN90REG,(+35,+0);
    IN90BIT,(+59,+0);
    IN90LEV,(+43,+0);
    IN91ENA,(270,+20);
    IN91REG,(+35,+0);
    IN91BIT,(+59,+0);
    IN91LEV,(+43,+0);
    IN92ENA,(270,+20);
    IN92REG,(+35,+0);
    IN92BIT,(+59,+0);
    IN92LEV,(+43,+0);
    IN93ENA,(270,+20);
    IN93REG,(+35,+0);
    IN93BIT,(+59,+0);
    IN93LEV,(+43,+0);
    IN94ENA,(270,+20);
    IN94REG,(+35,+0);
    IN94BIT,(+59,+0);
    IN94LEV,(+43,+0);
    IN95ENA,(270,+20);
    IN95REG,(+35,+0);
    IN95BIT,(+59,+0);
    IN95LEV,(+43,+0);
    IN96ENA,(270,+20);
    IN96REG,(+35,+0);
    IN96BIT,(+59,+0);
    IN96LEV,(+43,+0);
    IN97ENA,(270,+20);
    IN97REG,(+35,+0);
    IN97BIT,(+59,+0);
    IN97LEV,(+43,+0);
    IN98ENA,(270,+20);
    IN98REG,(+35,+0);
    IN98BIT,(+59,+0);
    IN98LEV,(+43,+0);
    IN99ENA,(270,+20);
    IN99REG,(+35,+0);
    IN99BIT,(+59,+0);
    IN99LEV,(+43,+0);
    IN100ENA,(270,+20);
    IN100REG,(+35,+0);
    IN100BIT,(+59,+0);
    IN100LEV,(+43,+0);
    IN101ENA,(270,+20);
    IN101REG,(+35,+0);
    IN101BIT,(+59,+0);
    IN101LEV,(+43,+0);
    IN102ENA,(270,+20);
    IN102REG,(+35,+0);
    IN102BIT,(+59,+0);
    IN102LEV,(+43,+0);
    IN103ENA,(270,+20);
    IN103REG,(+35,+0);
    IN103BIT,(+59,+0);
    IN103LEV,(+43,+0);
    IN104ENA,(270,+20);
    IN104REG,(+35,+0);
    IN104BIT,(+59,+0);
    IN104LEV,(+43,+0);
    IN105ENA,(270,+20);
    IN105REG,(+35,+0);
    IN105BIT,(+59,+0);
    IN105LEV,(+43,+0);
    IN106ENA,(270,+20);
    IN106REG,(+35,+0);
    IN106BIT,(+59,+0);
    IN106LEV,(+43,+0);
    IN107ENA,(270,+20);
    IN107REG,(+35,+0);
    IN107BIT,(+59,+0);
    IN107LEV,(+43,+0);
    IN108ENA,(270,+20);
    IN108REG,(+35,+0);
    IN108BIT,(+59,+0);
    IN108LEV,(+43,+0);
    IN109ENA,(270,+20);
    IN109REG,(+35,+0);
    IN109BIT,(+59,+0);
    IN109LEV,(+43,+0);
    IN110ENA,(270,+20);
    IN110REG,(+35,+0);
    IN110BIT,(+59,+0);
    IN110LEV,(+43,+0);
    IN111ENA,(270,+20);
    IN111REG,(+35,+0);
    IN111BIT,(+59,+0);
    IN111LEV,(+43,+0);
    IN112ENA,(270,+20);
    IN112REG,(+35,+0);
    IN112BIT,(+59,+0);
    IN112LEV,(+43,+0);
    IN113ENA,(270,+20);
    IN113REG,(+35,+0);
    IN113BIT,(+59,+0);
    IN113LEV,(+43,+0);
    IN114ENA,(270,+20);
    IN114REG,(+35,+0);
    IN114BIT,(+59,+0);
    IN114LEV,(+43,+0);
    IN115ENA,(270,+20);
    IN115REG,(+35,+0);
    IN115BIT,(+59,+0);
    IN115LEV,(+43,+0);
    IN116ENA,(270,+20);
    IN116REG,(+35,+0);
    IN116BIT,(+59,+0);
    IN116LEV,(+43,+0);
    IN117ENA,(270,+20);
    IN117REG,(+35,+0);
    IN117BIT,(+59,+0);
    IN117LEV,(+43,+0);
    IN118ENA,(270,+20);
    IN118REG,(+35,+0);
    IN118BIT,(+59,+0);
    IN118LEV,(+43,+0);
    IN119ENA,(270,+20);
    IN119REG,(+35,+0);
    IN119BIT,(+59,+0);
    IN119LEV,(+43,+0);
    IN120ENA,(270,+20);
    IN120REG,(+35,+0);
    IN120BIT,(+59,+0);
    IN120LEV,(+43,+0);
    IN121ENA,(270,+20);
    IN121REG,(+35,+0);
    IN121BIT,(+59,+0);
    IN121LEV,(+43,+0);
    IN122ENA,(270,+20);
    IN122REG,(+35,+0);
    IN122BIT,(+59,+0);
    IN122LEV,(+43,+0);
    IN123ENA,(270,+20);
    IN123REG,(+35,+0);
    IN123BIT,(+59,+0);
    IN123LEV,(+43,+0);
    IN124ENA,(270,+20);
    IN124REG,(+35,+0);
    IN124BIT,(+59,+0);
    IN124LEV,(+43,+0);
    IN125ENA,(270,+20);
    IN125REG,(+35,+0);
    IN125BIT,(+59,+0);
    IN125LEV,(+43,+0);
    IN126ENA,(270,+20);
    IN126REG,(+35,+0);
    IN126BIT,(+59,+0);
    IN126LEV,(+43,+0);
    IN127ENA,(270,+20);
    IN127REG,(+35,+0);
    IN127BIT,(+59,+0);
    IN127LEV,(+43,+0);
}

KEY_QXCFG {
    LBL_REGISTER,(330,5);
    LBL_ENAB,(300,25);
    LBL_REGNUM,(+40,+0);
    LBL_REGBIT,(+60,+0);

    OUT0ENA,(300,50);
    OUT0REG,(+35,+0);
    OUT0BIT,(+59,+0);
    OUT1ENA,(300,+20);
    OUT1REG,(+35,+0);
    OUT1BIT,(+59,+0);
    OUT2ENA,(300,+20);
    OUT2REG,(+35,+0);
    OUT2BIT,(+59,+0);
    OUT3ENA,(300,+20);
    OUT3REG,(+35,+0);
    OUT3BIT,(+59,+0);
    OUT4ENA,(300,+20);
    OUT4REG,(+35,+0);
    OUT4BIT,(+59,+0);
    OUT5ENA,(300,+20);
    OUT5REG,(+35,+0);
    OUT5BIT,(+59,+0);
    OUT6ENA,(300,+20);
    OUT6REG,(+35,+0);
    OUT6BIT,(+59,+0);
    OUT7ENA,(300,+20);
    OUT7REG,(+35,+0);
    OUT7BIT,(+59,+0);
    OUT8ENA,(300,+20);
    OUT8REG,(+35,+0);
    OUT8BIT,(+59,+0);
    OUT9ENA,(300,+20);
    OUT9REG,(+35,+0);
    OUT9BIT,(+59,+0);
    OUT10ENA,(300,+20);
    OUT10REG,(+35,+0);
    OUT10BIT,(+59,+0);
    OUT11ENA,(300,+20);
    OUT11REG,(+35,+0);
    OUT11BIT,(+59,+0);
    OUT12ENA,(300,+20);
    OUT12REG,(+35,+0);
    OUT12BIT,(+59,+0);
    OUT13ENA,(300,+20);
    OUT13REG,(+35,+0);
    OUT13BIT,(+59,+0);
    OUT14ENA,(300,+20);
    OUT14REG,(+35,+0);
    OUT14BIT,(+59,+0);
    OUT15ENA,(300,+20);
    OUT15REG,(+35,+0);
    OUT15BIT,(+59,+0);
    OUT16ENA,(300,+20);
    OUT16REG,(+35,+0);
    OUT16BIT,(+59,+0);
    OUT17ENA,(300,+20);
    OUT17REG,(+35,+0);
    OUT17BIT,(+59,+0);
    OUT18ENA,(300,+20);
    OUT18REG,(+35,+0);
    OUT18BIT,(+59,+0);
    OUT19ENA,(300,+20);
    OUT19REG,(+35,+0);
    OUT19BIT,(+59,+0);
    OUT20ENA,(300,+20);
    OUT20REG,(+35,+0);
    OUT20BIT,(+59,+0);
    OUT21ENA,(300,+20);
    OUT21REG,(+35,+0);
    OUT21BIT,(+59,+0);
    OUT22ENA,(300,+20);
    OUT22REG,(+35,+0);
    OUT22BIT,(+59,+0);
    OUT23ENA,(300,+20);
    OUT23REG,(+35,+0);
    OUT23BIT,(+59,+0);
    OUT24ENA,(300,+20);
    OUT24REG,(+35,+0);
    OUT24BIT,(+59,+0);
    OUT25ENA,(300,+20);
    OUT25REG,(+35,+0);
    OUT25BIT,(+59,+0);
    OUT26ENA,(300,+20);
    OUT26REG,(+35,+0);
    OUT26BIT,(+59,+0);
    OUT27ENA,(300,+20);
    OUT27REG,(+35,+0);
    OUT27BIT,(+59,+0);
    OUT28ENA,(300,+20);
    OUT28REG,(+35,+0);
    OUT28BIT,(+59,+0);
    OUT29ENA,(300,+20);
    OUT29REG,(+35,+0);
    OUT29BIT,(+59,+0);
    OUT30ENA,(300,+20);
    OUT30REG,(+35,+0);
    OUT30BIT,(+59,+0);
    OUT31ENA,(300,+20);
    OUT31REG,(+35,+0);
    OUT31BIT,(+59,+0);
    OUT32ENA,(300,+20);
    OUT32REG,(+35,+0);
    OUT32BIT,(+59,+0);
    OUT33ENA,(300,+20);
    OUT33REG,(+35,+0);
    OUT33BIT,(+59,+0);
    OUT34ENA,(300,+20);
    OUT34REG,(+35,+0);
    OUT34BIT,(+59,+0);
    OUT35ENA,(300,+20);
    OUT35REG,(+35,+0);
    OUT35BIT,(+59,+0);
    OUT36ENA,(300,+20);
    OUT36REG,(+35,+0);
    OUT36BIT,(+59,+0);
    OUT37ENA,(300,+20);
    OUT37REG,(+35,+0);
    OUT37BIT,(+59,+0);
    OUT38ENA,(300,+20);
    OUT38REG,(+35,+0);
    OUT38BIT,(+59,+0);
    OUT39ENA,(300,+20);
    OUT39REG,(+35,+0);
    OUT39BIT,(+59,+0);
    OUT40ENA,(300,+20);
    OUT40REG,(+35,+0);
    OUT40BIT,(+59,+0);
    OUT41ENA,(300,+20);
    OUT41REG,(+35,+0);
    OUT41BIT,(+59,+0);
    OUT42ENA,(300,+20);
    OUT42REG,(+35,+0);
    OUT42BIT,(+59,+0);
    OUT43ENA,(300,+20);
    OUT43REG,(+35,+0);
    OUT43BIT,(+59,+0);
    OUT44ENA,(300,+20);
    OUT44REG,(+35,+0);
    OUT44BIT,(+59,+0);
    OUT45ENA,(300,+20);
    OUT45REG,(+35,+0);
    OUT45BIT,(+59,+0);
    OUT46ENA,(300,+20);
    OUT46REG,(+35,+0);
    OUT46BIT,(+59,+0);
    OUT47ENA,(300,+20);
    OUT47REG,(+35,+0);
    OUT47BIT,(+59,+0);
    OUT48ENA,(300,+20);
    OUT48REG,(+35,+0);
    OUT48BIT,(+59,+0);
    OUT49ENA,(300,+20);
    OUT49REG,(+35,+0);
    OUT49BIT,(+59,+0);
    OUT50ENA,(300,+20);
    OUT50REG,(+35,+0);
    OUT50BIT,(+59,+0);
    OUT51ENA,(300,+20);
    OUT51REG,(+35,+0);
    OUT51BIT,(+59,+0);
    OUT52ENA,(300,+20);
    OUT52REG,(+35,+0);
    OUT52BIT,(+59,+0);
    OUT53ENA,(300,+20);
    OUT53REG,(+35,+0);
    OUT53BIT,(+59,+0);
    OUT54ENA,(300,+20);
    OUT54REG,(+35,+0);
    OUT54BIT,(+59,+0);
    OUT55ENA,(300,+20);
    OUT55REG,(+35,+0);
    OUT55BIT,(+59,+0);
    OUT56ENA,(300,+20);
    OUT56REG,(+35,+0);
    OUT56BIT,(+59,+0);
    OUT57ENA,(300,+20);
    OUT57REG,(+35,+0);
    OUT57BIT,(+59,+0);
    OUT58ENA,(300,+20);
    OUT58REG,(+35,+0);
    OUT58BIT,(+59,+0);
    OUT59ENA,(300,+20);
    OUT59REG,(+35,+0);
    OUT59BIT,(+59,+0);
    OUT60ENA,(300,+20);
    OUT60REG,(+35,+0);
    OUT60BIT,(+59,+0);
    OUT61ENA,(300,+20);
    OUT61REG,(+35,+0);
    OUT61BIT,(+59,+0);
    OUT62ENA,(300,+20);
    OUT62REG,(+35,+0);
    OUT62BIT,(+59,+0);
    OUT63ENA,(300,+20);
    OUT63REG,(+35,+0);
    OUT63BIT,(+59,+0);
    OUT64ENA,(300,+20);
    OUT64REG,(+35,+0);
    OUT64BIT,(+59,+0);
    OUT65ENA,(300,+20);
    OUT65REG,(+35,+0);
    OUT65BIT,(+59,+0);
    OUT66ENA,(300,+20);
    OUT66REG,(+35,+0);
    OUT66BIT,(+59,+0);
    OUT67ENA,(300,+20);
    OUT67REG,(+35,+0);
    OUT67BIT,(+59,+0);
    OUT68ENA,(300,+20);
    OUT68REG,(+35,+0);
    OUT68BIT,(+59,+0);
    OUT69ENA,(300,+20);
    OUT69REG,(+35,+0);
    OUT69BIT,(+59,+0);
    OUT70ENA,(300,+20);
    OUT70REG,(+35,+0);
    OUT70BIT,(+59,+0);
    OUT71ENA,(300,+20);
    OUT71REG,(+35,+0);
    OUT71BIT,(+59,+0);
    OUT72ENA,(300,+20);
    OUT72REG,(+35,+0);
    OUT72BIT,(+59,+0);
    OUT73ENA,(300,+20);
    OUT73REG,(+35,+0);
    OUT73BIT,(+59,+0);
    OUT74ENA,(300,+20);
    OUT74REG,(+35,+0);
    OUT74BIT,(+59,+0);
    OUT75ENA,(300,+20);
    OUT75REG,(+35,+0);
    OUT75BIT,(+59,+0);
    OUT76ENA,(300,+20);
    OUT76REG,(+35,+0);
    OUT76BIT,(+59,+0);
    OUT77ENA,(300,+20);
    OUT77REG,(+35,+0);
    OUT77BIT,(+59,+0);
    OUT78ENA,(300,+20);
    OUT78REG,(+35,+0);
    OUT78BIT,(+59,+0);
    OUT79ENA,(300,+20);
    OUT79REG,(+35,+0);
    OUT79BIT,(+59,+0);
    OUT80ENA,(300,+20);
    OUT80REG,(+35,+0);
    OUT80BIT,(+59,+0);
    OUT81ENA,(300,+20);
    OUT81REG,(+35,+0);
    OUT81BIT,(+59,+0);
    OUT82ENA,(300,+20);
    OUT82REG,(+35,+0);
    OUT82BIT,(+59,+0);
    OUT83ENA,(300,+20);
    OUT83REG,(+35,+0);
    OUT83BIT,(+59,+0);
    OUT84ENA,(300,+20);
    OUT84REG,(+35,+0);
    OUT84BIT,(+59,+0);
    OUT85ENA,(300,+20);
    OUT85REG,(+35,+0);
    OUT85BIT,(+59,+0);
    OUT86ENA,(300,+20);
    OUT86REG,(+35,+0);
    OUT86BIT,(+59,+0);
    OUT87ENA,(300,+20);
    OUT87REG,(+35,+0);
    OUT87BIT,(+59,+0);
    OUT88ENA,(300,+20);
    OUT88REG,(+35,+0);
    OUT88BIT,(+59,+0);
    OUT89ENA,(300,+20);
    OUT89REG,(+35,+0);
    OUT89BIT,(+59,+0);
    OUT90ENA,(300,+20);
    OUT90REG,(+35,+0);
    OUT90BIT,(+59,+0);
    OUT91ENA,(300,+20);
    OUT91REG,(+35,+0);
    OUT91BIT,(+59,+0);
    OUT92ENA,(300,+20);
    OUT92REG,(+35,+0);
    OUT92BIT,(+59,+0);
    OUT93ENA,(300,+20);
    OUT93REG,(+35,+0);
    OUT93BIT,(+59,+0);
    OUT94ENA,(300,+20);
    OUT94REG,(+35,+0);
    OUT94BIT,(+59,+0);
    OUT95ENA,(300,+20);
    OUT95REG,(+35,+0);
    OUT95BIT,(+59,+0);
    OUT96ENA,(300,+20);
    OUT96REG,(+35,+0);
    OUT96BIT,(+59,+0);
    OUT97ENA,(300,+20);
    OUT97REG,(+35,+0);
    OUT97BIT,(+59,+0);
    OUT98ENA,(300,+20);
    OUT98REG,(+35,+0);
    OUT98BIT,(+59,+0);
    OUT99ENA,(300,+20);
    OUT99REG,(+35,+0);
    OUT99BIT,(+59,+0);
    OUT100ENA,(300,+20);
    OUT100REG,(+35,+0);
    OUT100BIT,(+59,+0);
    OUT101ENA,(300,+20);
    OUT101REG,(+35,+0);
    OUT101BIT,(+59,+0);
    OUT102ENA,(300,+20);
    OUT102REG,(+35,+0);
    OUT102BIT,(+59,+0);
    OUT103ENA,(300,+20);
    OUT103REG,(+35,+0);
    OUT103BIT,(+59,+0);
    OUT104ENA,(300,+20);
    OUT104REG,(+35,+0);
    OUT104BIT,(+59,+0);
    OUT105ENA,(300,+20);
    OUT105REG,(+35,+0);
    OUT105BIT,(+59,+0);
    OUT106ENA,(300,+20);
    OUT106REG,(+35,+0);
    OUT106BIT,(+59,+0);
    OUT107ENA,(300,+20);
    OUT107REG,(+35,+0);
    OUT107BIT,(+59,+0);
    OUT108ENA,(300,+20);
    OUT108REG,(+35,+0);
    OUT108BIT,(+59,+0);
    OUT109ENA,(300,+20);
    OUT109REG,(+35,+0);
    OUT109BIT,(+59,+0);
    OUT110ENA,(300,+20);
    OUT110REG,(+35,+0);
    OUT110BIT,(+59,+0);
    OUT111ENA,(300,+20);
    OUT111REG,(+35,+0);
    OUT111BIT,(+59,+0);
    OUT112ENA,(300,+20);
    OUT112REG,(+35,+0);
    OUT112BIT,(+59,+0);
    OUT113ENA,(300,+20);
    OUT113REG,(+35,+0);
    OUT113BIT,(+59,+0);
    OUT114ENA,(300,+20);
    OUT114REG,(+35,+0);
    OUT114BIT,(+59,+0);
    OUT115ENA,(300,+20);
    OUT115REG,(+35,+0);
    OUT115BIT,(+59,+0);
    OUT116ENA,(300,+20);
    OUT116REG,(+35,+0);
    OUT116BIT,(+59,+0);
    OUT117ENA,(300,+20);
    OUT117REG,(+35,+0);
    OUT117BIT,(+59,+0);
    OUT118ENA,(300,+20);
    OUT118REG,(+35,+0);
    OUT118BIT,(+59,+0);
    OUT119ENA,(300,+20);
    OUT119REG,(+35,+0);
    OUT119BIT,(+59,+0);
    OUT120ENA,(300,+20);
    OUT120REG,(+35,+0);
    OUT120BIT,(+59,+0);
    OUT121ENA,(300,+20);
    OUT121REG,(+35,+0);
    OUT121BIT,(+59,+0);
    OUT122ENA,(300,+20);
    OUT122REG,(+35,+0);
    OUT122BIT,(+59,+0);
    OUT123ENA,(300,+20);
    OUT123REG,(+35,+0);
    OUT123BIT,(+59,+0);
    OUT124ENA,(300,+20);
    OUT124REG,(+35,+0);
    OUT124BIT,(+59,+0);
    OUT125ENA,(300,+20);
    OUT125REG,(+35,+0);
    OUT125BIT,(+59,+0);
    OUT126ENA,(300,+20);
    OUT126REG,(+35,+0);
    OUT126BIT,(+59,+0);
    OUT127ENA,(300,+20);
    OUT127REG,(+35,+0);
    OUT127BIT,(+59,+0);
}

[KEY_IXCFG]
BKG=RGB(192, 192, 192)

[KEY_QXCFG]
BKG=RGB(192, 192, 192)

[DEFAULT]
MSK = 0, 32
FRM = DEC, 0
LEN = 10

[LBL_ENAB]
FRM = STR, 0
LEN = 10

[LBL_REGNUM]
FRM = STR, 0
LEN = 10

[LBL_REGISTER]
FRM = STR, 0
LEN = 10

[LBL_REGBIT]
FRM = STR, 0
LEN = 10

[LBL_LEVEL]
FRM = STR, 0
LEN = 10

[IN0ENA]
ADR=IXCFG0.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN0REG]
ADR=IXCFG0.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN0BIT]
ADR=IXCFG0.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN0LEV]
ADR=IXCFG0.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN1ENA]
ADR=IXCFG1.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN1REG]
ADR=IXCFG1.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN1BIT]
ADR=IXCFG1.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN1LEV]
ADR=IXCFG1.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN2ENA]
ADR=IXCFG2.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN2REG]
ADR=IXCFG2.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN2BIT]
ADR=IXCFG2.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN2LEV]
ADR=IXCFG2.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN3ENA]
ADR=IXCFG3.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN3REG]
ADR=IXCFG3.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN3BIT]
ADR=IXCFG3.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN3LEV]
ADR=IXCFG3.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN4ENA]
ADR=IXCFG4.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN4REG]
ADR=IXCFG4.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN4BIT]
ADR=IXCFG4.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN4LEV]
ADR=IXCFG4.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN5ENA]
ADR=IXCFG5.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN5REG]
ADR=IXCFG5.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN5BIT]
ADR=IXCFG5.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN5LEV]
ADR=IXCFG5.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN6ENA]
ADR=IXCFG6.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN6REG]
ADR=IXCFG6.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN6BIT]
ADR=IXCFG6.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN6LEV]
ADR=IXCFG6.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN7ENA]
ADR=IXCFG7.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN7REG]
ADR=IXCFG7.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN7BIT]
ADR=IXCFG7.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN7LEV]
ADR=IXCFG7.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN8ENA]
ADR=IXCFG8.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN8REG]
ADR=IXCFG8.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN8BIT]
ADR=IXCFG8.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN8LEV]
ADR=IXCFG8.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN9ENA]
ADR=IXCFG9.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN9REG]
ADR=IXCFG9.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN9BIT]
ADR=IXCFG9.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN9LEV]
ADR=IXCFG9.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN10ENA]
ADR=IXCFG10.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN10REG]
ADR=IXCFG10.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN10BIT]
ADR=IXCFG10.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN10LEV]
ADR=IXCFG10.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN11ENA]
ADR=IXCFG11.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN11REG]
ADR=IXCFG11.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN11BIT]
ADR=IXCFG11.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN11LEV]
ADR=IXCFG11.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN12ENA]
ADR=IXCFG12.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN12REG]
ADR=IXCFG12.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN12BIT]
ADR=IXCFG12.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN12LEV]
ADR=IXCFG12.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN13ENA]
ADR=IXCFG13.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN13REG]
ADR=IXCFG13.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN13BIT]
ADR=IXCFG13.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN13LEV]
ADR=IXCFG13.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN14ENA]
ADR=IXCFG14.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN14REG]
ADR=IXCFG14.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN14BIT]
ADR=IXCFG14.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN14LEV]
ADR=IXCFG14.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN15ENA]
ADR=IXCFG15.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN15REG]
ADR=IXCFG15.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN15BIT]
ADR=IXCFG15.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN15LEV]
ADR=IXCFG15.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN16ENA]
ADR=IXCFG16.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN16REG]
ADR=IXCFG16.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN16BIT]
ADR=IXCFG16.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN16LEV]
ADR=IXCFG16.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN17ENA]
ADR=IXCFG17.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN17REG]
ADR=IXCFG17.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN17BIT]
ADR=IXCFG17.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN17LEV]
ADR=IXCFG17.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN18ENA]
ADR=IXCFG18.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN18REG]
ADR=IXCFG18.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN18BIT]
ADR=IXCFG18.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN18LEV]
ADR=IXCFG18.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN19ENA]
ADR=IXCFG19.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN19REG]
ADR=IXCFG19.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN19BIT]
ADR=IXCFG19.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN19LEV]
ADR=IXCFG19.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN20ENA]
ADR=IXCFG20.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN20REG]
ADR=IXCFG20.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN20BIT]
ADR=IXCFG20.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN20LEV]
ADR=IXCFG20.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN21ENA]
ADR=IXCFG21.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN21REG]
ADR=IXCFG21.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN21BIT]
ADR=IXCFG21.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN21LEV]
ADR=IXCFG21.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN22ENA]
ADR=IXCFG22.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN22REG]
ADR=IXCFG22.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN22BIT]
ADR=IXCFG22.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN22LEV]
ADR=IXCFG22.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN23ENA]
ADR=IXCFG23.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN23REG]
ADR=IXCFG23.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN23BIT]
ADR=IXCFG23.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN23LEV]
ADR=IXCFG23.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN24ENA]
ADR=IXCFG24.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN24REG]
ADR=IXCFG24.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN24BIT]
ADR=IXCFG24.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN24LEV]
ADR=IXCFG24.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN25ENA]
ADR=IXCFG25.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN25REG]
ADR=IXCFG25.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN25BIT]
ADR=IXCFG25.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN25LEV]
ADR=IXCFG25.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN26ENA]
ADR=IXCFG26.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN26REG]
ADR=IXCFG26.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN26BIT]
ADR=IXCFG26.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN26LEV]
ADR=IXCFG26.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN27ENA]
ADR=IXCFG27.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN27REG]
ADR=IXCFG27.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN27BIT]
ADR=IXCFG27.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN27LEV]
ADR=IXCFG27.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN28ENA]
ADR=IXCFG28.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN28REG]
ADR=IXCFG28.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN28BIT]
ADR=IXCFG28.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN28LEV]
ADR=IXCFG28.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN29ENA]
ADR=IXCFG29.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN29REG]
ADR=IXCFG29.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN29BIT]
ADR=IXCFG29.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN29LEV]
ADR=IXCFG29.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN30ENA]
ADR=IXCFG30.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN30REG]
ADR=IXCFG30.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN30BIT]
ADR=IXCFG30.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN30LEV]
ADR=IXCFG30.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN31ENA]
ADR=IXCFG31.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN31REG]
ADR=IXCFG31.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN31BIT]
ADR=IXCFG31.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN31LEV]
ADR=IXCFG31.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN32ENA]
ADR=IXCFG32.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN32REG]
ADR=IXCFG32.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN32BIT]
ADR=IXCFG32.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN32LEV]
ADR=IXCFG32.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN33ENA]
ADR=IXCFG33.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN33REG]
ADR=IXCFG33.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN33BIT]
ADR=IXCFG33.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN33LEV]
ADR=IXCFG33.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN34ENA]
ADR=IXCFG34.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN34REG]
ADR=IXCFG34.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN34BIT]
ADR=IXCFG34.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN34LEV]
ADR=IXCFG34.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN35ENA]
ADR=IXCFG35.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN35REG]
ADR=IXCFG35.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN35BIT]
ADR=IXCFG35.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN35LEV]
ADR=IXCFG35.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN36ENA]
ADR=IXCFG36.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN36REG]
ADR=IXCFG36.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN36BIT]
ADR=IXCFG36.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN36LEV]
ADR=IXCFG36.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN37ENA]
ADR=IXCFG37.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN37REG]
ADR=IXCFG37.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN37BIT]
ADR=IXCFG37.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN37LEV]
ADR=IXCFG37.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN38ENA]
ADR=IXCFG38.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN38REG]
ADR=IXCFG38.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN38BIT]
ADR=IXCFG38.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN38LEV]
ADR=IXCFG38.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN39ENA]
ADR=IXCFG39.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN39REG]
ADR=IXCFG39.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN39BIT]
ADR=IXCFG39.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN39LEV]
ADR=IXCFG39.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN40ENA]
ADR=IXCFG40.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN40REG]
ADR=IXCFG40.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN40BIT]
ADR=IXCFG40.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN40LEV]
ADR=IXCFG40.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN41ENA]
ADR=IXCFG41.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN41REG]
ADR=IXCFG41.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN41BIT]
ADR=IXCFG41.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN41LEV]
ADR=IXCFG41.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN42ENA]
ADR=IXCFG42.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN42REG]
ADR=IXCFG42.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN42BIT]
ADR=IXCFG42.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN42LEV]
ADR=IXCFG42.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN43ENA]
ADR=IXCFG43.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN43REG]
ADR=IXCFG43.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN43BIT]
ADR=IXCFG43.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN43LEV]
ADR=IXCFG43.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN44ENA]
ADR=IXCFG44.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN44REG]
ADR=IXCFG44.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN44BIT]
ADR=IXCFG44.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN44LEV]
ADR=IXCFG44.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN45ENA]
ADR=IXCFG45.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN45REG]
ADR=IXCFG45.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN45BIT]
ADR=IXCFG45.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN45LEV]
ADR=IXCFG45.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN46ENA]
ADR=IXCFG46.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN46REG]
ADR=IXCFG46.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN46BIT]
ADR=IXCFG46.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN46LEV]
ADR=IXCFG46.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN47ENA]
ADR=IXCFG47.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN47REG]
ADR=IXCFG47.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN47BIT]
ADR=IXCFG47.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN47LEV]
ADR=IXCFG47.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN48ENA]
ADR=IXCFG48.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN48REG]
ADR=IXCFG48.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN48BIT]
ADR=IXCFG48.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN48LEV]
ADR=IXCFG48.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN49ENA]
ADR=IXCFG49.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN49REG]
ADR=IXCFG49.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN49BIT]
ADR=IXCFG49.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN49LEV]
ADR=IXCFG49.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN50ENA]
ADR=IXCFG50.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN50REG]
ADR=IXCFG50.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN50BIT]
ADR=IXCFG50.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN50LEV]
ADR=IXCFG50.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN51ENA]
ADR=IXCFG51.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN51REG]
ADR=IXCFG51.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN51BIT]
ADR=IXCFG51.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN51LEV]
ADR=IXCFG51.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN52ENA]
ADR=IXCFG52.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN52REG]
ADR=IXCFG52.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN52BIT]
ADR=IXCFG52.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN52LEV]
ADR=IXCFG52.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN53ENA]
ADR=IXCFG53.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN53REG]
ADR=IXCFG53.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN53BIT]
ADR=IXCFG53.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN53LEV]
ADR=IXCFG53.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN54ENA]
ADR=IXCFG54.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN54REG]
ADR=IXCFG54.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN54BIT]
ADR=IXCFG54.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN54LEV]
ADR=IXCFG54.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN55ENA]
ADR=IXCFG55.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN55REG]
ADR=IXCFG55.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN55BIT]
ADR=IXCFG55.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN55LEV]
ADR=IXCFG55.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN56ENA]
ADR=IXCFG56.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN56REG]
ADR=IXCFG56.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN56BIT]
ADR=IXCFG56.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN56LEV]
ADR=IXCFG56.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN57ENA]
ADR=IXCFG57.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN57REG]
ADR=IXCFG57.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN57BIT]
ADR=IXCFG57.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN57LEV]
ADR=IXCFG57.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN58ENA]
ADR=IXCFG58.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN58REG]
ADR=IXCFG58.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN58BIT]
ADR=IXCFG58.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN58LEV]
ADR=IXCFG58.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN59ENA]
ADR=IXCFG59.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN59REG]
ADR=IXCFG59.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN59BIT]
ADR=IXCFG59.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN59LEV]
ADR=IXCFG59.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN60ENA]
ADR=IXCFG60.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN60REG]
ADR=IXCFG60.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN60BIT]
ADR=IXCFG60.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN60LEV]
ADR=IXCFG60.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN61ENA]
ADR=IXCFG61.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN61REG]
ADR=IXCFG61.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN61BIT]
ADR=IXCFG61.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN61LEV]
ADR=IXCFG61.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN62ENA]
ADR=IXCFG62.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN62REG]
ADR=IXCFG62.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN62BIT]
ADR=IXCFG62.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN62LEV]
ADR=IXCFG62.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN63ENA]
ADR=IXCFG63.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN63REG]
ADR=IXCFG63.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN63BIT]
ADR=IXCFG63.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN63LEV]
ADR=IXCFG63.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN64ENA]
ADR=IXCFG64.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN64REG]
ADR=IXCFG64.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN64BIT]
ADR=IXCFG64.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN64LEV]
ADR=IXCFG64.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN65ENA]
ADR=IXCFG65.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN65REG]
ADR=IXCFG65.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN65BIT]
ADR=IXCFG65.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN65LEV]
ADR=IXCFG65.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN66ENA]
ADR=IXCFG66.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN66REG]
ADR=IXCFG66.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN66BIT]
ADR=IXCFG66.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN66LEV]
ADR=IXCFG66.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN67ENA]
ADR=IXCFG67.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN67REG]
ADR=IXCFG67.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN67BIT]
ADR=IXCFG67.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN67LEV]
ADR=IXCFG67.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN68ENA]
ADR=IXCFG68.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN68REG]
ADR=IXCFG68.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN68BIT]
ADR=IXCFG68.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN68LEV]
ADR=IXCFG68.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN69ENA]
ADR=IXCFG69.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN69REG]
ADR=IXCFG69.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN69BIT]
ADR=IXCFG69.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN69LEV]
ADR=IXCFG69.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN70ENA]
ADR=IXCFG70.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN70REG]
ADR=IXCFG70.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN70BIT]
ADR=IXCFG70.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN70LEV]
ADR=IXCFG70.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN71ENA]
ADR=IXCFG71.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN71REG]
ADR=IXCFG71.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN71BIT]
ADR=IXCFG71.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN71LEV]
ADR=IXCFG71.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN72ENA]
ADR=IXCFG72.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN72REG]
ADR=IXCFG72.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN72BIT]
ADR=IXCFG72.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN72LEV]
ADR=IXCFG72.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN73ENA]
ADR=IXCFG73.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN73REG]
ADR=IXCFG73.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN73BIT]
ADR=IXCFG73.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN73LEV]
ADR=IXCFG73.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN74ENA]
ADR=IXCFG74.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN74REG]
ADR=IXCFG74.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN74BIT]
ADR=IXCFG74.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN74LEV]
ADR=IXCFG74.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN75ENA]
ADR=IXCFG75.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN75REG]
ADR=IXCFG75.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN75BIT]
ADR=IXCFG75.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN75LEV]
ADR=IXCFG75.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN76ENA]
ADR=IXCFG76.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN76REG]
ADR=IXCFG76.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN76BIT]
ADR=IXCFG76.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN76LEV]
ADR=IXCFG76.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN77ENA]
ADR=IXCFG77.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN77REG]
ADR=IXCFG77.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN77BIT]
ADR=IXCFG77.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN77LEV]
ADR=IXCFG77.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN78ENA]
ADR=IXCFG78.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN78REG]
ADR=IXCFG78.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN78BIT]
ADR=IXCFG78.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN78LEV]
ADR=IXCFG78.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN79ENA]
ADR=IXCFG79.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN79REG]
ADR=IXCFG79.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN79BIT]
ADR=IXCFG79.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN79LEV]
ADR=IXCFG79.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN80ENA]
ADR=IXCFG80.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN80REG]
ADR=IXCFG80.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN80BIT]
ADR=IXCFG80.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN80LEV]
ADR=IXCFG80.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN81ENA]
ADR=IXCFG81.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN81REG]
ADR=IXCFG81.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN81BIT]
ADR=IXCFG81.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN81LEV]
ADR=IXCFG81.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN82ENA]
ADR=IXCFG82.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN82REG]
ADR=IXCFG82.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN82BIT]
ADR=IXCFG82.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN82LEV]
ADR=IXCFG82.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN83ENA]
ADR=IXCFG83.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN83REG]
ADR=IXCFG83.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN83BIT]
ADR=IXCFG83.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN83LEV]
ADR=IXCFG83.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN84ENA]
ADR=IXCFG84.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN84REG]
ADR=IXCFG84.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN84BIT]
ADR=IXCFG84.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN84LEV]
ADR=IXCFG84.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN85ENA]
ADR=IXCFG85.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN85REG]
ADR=IXCFG85.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN85BIT]
ADR=IXCFG85.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN85LEV]
ADR=IXCFG85.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN86ENA]
ADR=IXCFG86.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN86REG]
ADR=IXCFG86.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN86BIT]
ADR=IXCFG86.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN86LEV]
ADR=IXCFG86.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN87ENA]
ADR=IXCFG87.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN87REG]
ADR=IXCFG87.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN87BIT]
ADR=IXCFG87.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN87LEV]
ADR=IXCFG87.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN88ENA]
ADR=IXCFG88.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN88REG]
ADR=IXCFG88.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN88BIT]
ADR=IXCFG88.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN88LEV]
ADR=IXCFG88.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN89ENA]
ADR=IXCFG89.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN89REG]
ADR=IXCFG89.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN89BIT]
ADR=IXCFG89.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN89LEV]
ADR=IXCFG89.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN90ENA]
ADR=IXCFG90.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN90REG]
ADR=IXCFG90.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN90BIT]
ADR=IXCFG90.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN90LEV]
ADR=IXCFG90.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN91ENA]
ADR=IXCFG91.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN91REG]
ADR=IXCFG91.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN91BIT]
ADR=IXCFG91.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN91LEV]
ADR=IXCFG91.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN92ENA]
ADR=IXCFG92.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN92REG]
ADR=IXCFG92.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN92BIT]
ADR=IXCFG92.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN92LEV]
ADR=IXCFG92.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN93ENA]
ADR=IXCFG93.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN93REG]
ADR=IXCFG93.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN93BIT]
ADR=IXCFG93.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN93LEV]
ADR=IXCFG93.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN94ENA]
ADR=IXCFG94.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN94REG]
ADR=IXCFG94.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN94BIT]
ADR=IXCFG94.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN94LEV]
ADR=IXCFG94.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN95ENA]
ADR=IXCFG95.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN95REG]
ADR=IXCFG95.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN95BIT]
ADR=IXCFG95.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN95LEV]
ADR=IXCFG95.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN96ENA]
ADR=IXCFG96.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN96REG]
ADR=IXCFG96.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN96BIT]
ADR=IXCFG96.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN96LEV]
ADR=IXCFG96.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN97ENA]
ADR=IXCFG97.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN97REG]
ADR=IXCFG97.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN97BIT]
ADR=IXCFG97.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN97LEV]
ADR=IXCFG97.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN98ENA]
ADR=IXCFG98.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN98REG]
ADR=IXCFG98.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN98BIT]
ADR=IXCFG98.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN98LEV]
ADR=IXCFG98.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN99ENA]
ADR=IXCFG99.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN99REG]
ADR=IXCFG99.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN99BIT]
ADR=IXCFG99.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN99LEV]
ADR=IXCFG99.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN100ENA]
ADR=IXCFG100.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN100REG]
ADR=IXCFG100.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN100BIT]
ADR=IXCFG100.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN100LEV]
ADR=IXCFG100.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN101ENA]
ADR=IXCFG101.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN101REG]
ADR=IXCFG101.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN101BIT]
ADR=IXCFG101.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN101LEV]
ADR=IXCFG101.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN102ENA]
ADR=IXCFG102.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN102REG]
ADR=IXCFG102.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN102BIT]
ADR=IXCFG102.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN102LEV]
ADR=IXCFG102.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN103ENA]
ADR=IXCFG103.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN103REG]
ADR=IXCFG103.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN103BIT]
ADR=IXCFG103.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN103LEV]
ADR=IXCFG103.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN104ENA]
ADR=IXCFG104.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN104REG]
ADR=IXCFG104.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN104BIT]
ADR=IXCFG104.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN104LEV]
ADR=IXCFG104.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN105ENA]
ADR=IXCFG105.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN105REG]
ADR=IXCFG105.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN105BIT]
ADR=IXCFG105.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN105LEV]
ADR=IXCFG105.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN106ENA]
ADR=IXCFG106.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN106REG]
ADR=IXCFG106.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN106BIT]
ADR=IXCFG106.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN106LEV]
ADR=IXCFG106.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN107ENA]
ADR=IXCFG107.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN107REG]
ADR=IXCFG107.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN107BIT]
ADR=IXCFG107.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN107LEV]
ADR=IXCFG107.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN108ENA]
ADR=IXCFG108.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN108REG]
ADR=IXCFG108.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN108BIT]
ADR=IXCFG108.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN108LEV]
ADR=IXCFG108.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN109ENA]
ADR=IXCFG109.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN109REG]
ADR=IXCFG109.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN109BIT]
ADR=IXCFG109.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN109LEV]
ADR=IXCFG109.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN110ENA]
ADR=IXCFG110.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN110REG]
ADR=IXCFG110.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN110BIT]
ADR=IXCFG110.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN110LEV]
ADR=IXCFG110.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN111ENA]
ADR=IXCFG111.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN111REG]
ADR=IXCFG111.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN111BIT]
ADR=IXCFG111.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN111LEV]
ADR=IXCFG111.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN112ENA]
ADR=IXCFG112.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN112REG]
ADR=IXCFG112.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN112BIT]
ADR=IXCFG112.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN112LEV]
ADR=IXCFG112.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN113ENA]
ADR=IXCFG113.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN113REG]
ADR=IXCFG113.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN113BIT]
ADR=IXCFG113.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN113LEV]
ADR=IXCFG113.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN114ENA]
ADR=IXCFG114.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN114REG]
ADR=IXCFG114.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN114BIT]
ADR=IXCFG114.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN114LEV]
ADR=IXCFG114.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN115ENA]
ADR=IXCFG115.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN115REG]
ADR=IXCFG115.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN115BIT]
ADR=IXCFG115.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN115LEV]
ADR=IXCFG115.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN116ENA]
ADR=IXCFG116.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN116REG]
ADR=IXCFG116.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN116BIT]
ADR=IXCFG116.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN116LEV]
ADR=IXCFG116.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN117ENA]
ADR=IXCFG117.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN117REG]
ADR=IXCFG117.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN117BIT]
ADR=IXCFG117.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN117LEV]
ADR=IXCFG117.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN118ENA]
ADR=IXCFG118.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN118REG]
ADR=IXCFG118.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN118BIT]
ADR=IXCFG118.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN118LEV]
ADR=IXCFG118.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN119ENA]
ADR=IXCFG119.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN119REG]
ADR=IXCFG119.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN119BIT]
ADR=IXCFG119.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN119LEV]
ADR=IXCFG119.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN120ENA]
ADR=IXCFG120.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN120REG]
ADR=IXCFG120.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN120BIT]
ADR=IXCFG120.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN120LEV]
ADR=IXCFG120.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN121ENA]
ADR=IXCFG121.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN121REG]
ADR=IXCFG121.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN121BIT]
ADR=IXCFG121.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN121LEV]
ADR=IXCFG121.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN122ENA]
ADR=IXCFG122.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN122REG]
ADR=IXCFG122.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN122BIT]
ADR=IXCFG122.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN122LEV]
ADR=IXCFG122.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN123ENA]
ADR=IXCFG123.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN123REG]
ADR=IXCFG123.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN123BIT]
ADR=IXCFG123.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN123LEV]
ADR=IXCFG123.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN124ENA]
ADR=IXCFG124.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN124REG]
ADR=IXCFG124.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN124BIT]
ADR=IXCFG124.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN124LEV]
ADR=IXCFG124.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN125ENA]
ADR=IXCFG125.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN125REG]
ADR=IXCFG125.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN125BIT]
ADR=IXCFG125.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN125LEV]
ADR=IXCFG125.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN126ENA]
ADR=IXCFG126.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN126REG]
ADR=IXCFG126.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN126BIT]
ADR=IXCFG126.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN126LEV]
ADR=IXCFG126.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL

[IN127ENA]
ADR=IXCFG127.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[IN127REG]
ADR=IXCFG127.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[IN127BIT]
ADR=IXCFG127.xBit
LEN=2
RNG={0:15}
HLP=HBIT
[IN127LEV]
ADR=IXCFG127.xNc
LEN=1
RNG={0:1}
HLP=HLEVEL



[OUT0ENA]
ADR=QXCFG0.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT0REG]
ADR=QXCFG0.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT0BIT]
ADR=QXCFG0.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT1ENA]
ADR=QXCFG1.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT1REG]
ADR=QXCFG1.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT1BIT]
ADR=QXCFG1.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT2ENA]
ADR=QXCFG2.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT2REG]
ADR=QXCFG2.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT2BIT]
ADR=QXCFG2.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT3ENA]
ADR=QXCFG3.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT3REG]
ADR=QXCFG3.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT3BIT]
ADR=QXCFG3.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT4ENA]
ADR=QXCFG4.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT4REG]
ADR=QXCFG4.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT4BIT]
ADR=QXCFG4.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT5ENA]
ADR=QXCFG5.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT5REG]
ADR=QXCFG5.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT5BIT]
ADR=QXCFG5.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT6ENA]
ADR=QXCFG6.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT6REG]
ADR=QXCFG6.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT6BIT]
ADR=QXCFG6.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT7ENA]
ADR=QXCFG7.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT7REG]
ADR=QXCFG7.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT7BIT]
ADR=QXCFG7.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT8ENA]
ADR=QXCFG8.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT8REG]
ADR=QXCFG8.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT8BIT]
ADR=QXCFG8.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT9ENA]
ADR=QXCFG9.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT9REG]
ADR=QXCFG9.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT9BIT]
ADR=QXCFG9.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT10ENA]
ADR=QXCFG10.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT10REG]
ADR=QXCFG10.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT10BIT]
ADR=QXCFG10.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT11ENA]
ADR=QXCFG11.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT11REG]
ADR=QXCFG11.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT11BIT]
ADR=QXCFG11.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT12ENA]
ADR=QXCFG12.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT12REG]
ADR=QXCFG12.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT12BIT]
ADR=QXCFG12.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT13ENA]
ADR=QXCFG13.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT13REG]
ADR=QXCFG13.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT13BIT]
ADR=QXCFG13.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT14ENA]
ADR=QXCFG14.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT14REG]
ADR=QXCFG14.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT14BIT]
ADR=QXCFG14.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT15ENA]
ADR=QXCFG15.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT15REG]
ADR=QXCFG15.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT15BIT]
ADR=QXCFG15.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT16ENA]
ADR=QXCFG16.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT16REG]
ADR=QXCFG16.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT16BIT]
ADR=QXCFG16.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT17ENA]
ADR=QXCFG17.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT17REG]
ADR=QXCFG17.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT17BIT]
ADR=QXCFG17.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT18ENA]
ADR=QXCFG18.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT18REG]
ADR=QXCFG18.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT18BIT]
ADR=QXCFG18.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT19ENA]
ADR=QXCFG19.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT19REG]
ADR=QXCFG19.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT19BIT]
ADR=QXCFG19.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT20ENA]
ADR=QXCFG20.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT20REG]
ADR=QXCFG20.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT20BIT]
ADR=QXCFG20.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT21ENA]
ADR=QXCFG21.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT21REG]
ADR=QXCFG21.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT21BIT]
ADR=QXCFG21.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT22ENA]
ADR=QXCFG22.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT22REG]
ADR=QXCFG22.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT22BIT]
ADR=QXCFG22.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT23ENA]
ADR=QXCFG23.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT23REG]
ADR=QXCFG23.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT23BIT]
ADR=QXCFG23.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT24ENA]
ADR=QXCFG24.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT24REG]
ADR=QXCFG24.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT24BIT]
ADR=QXCFG24.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT25ENA]
ADR=QXCFG25.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT25REG]
ADR=QXCFG25.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT25BIT]
ADR=QXCFG25.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT26ENA]
ADR=QXCFG26.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT26REG]
ADR=QXCFG26.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT26BIT]
ADR=QXCFG26.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT27ENA]
ADR=QXCFG27.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT27REG]
ADR=QXCFG27.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT27BIT]
ADR=QXCFG27.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT28ENA]
ADR=QXCFG28.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT28REG]
ADR=QXCFG28.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT28BIT]
ADR=QXCFG28.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT29ENA]
ADR=QXCFG29.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT29REG]
ADR=QXCFG29.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT29BIT]
ADR=QXCFG29.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT30ENA]
ADR=QXCFG30.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT30REG]
ADR=QXCFG30.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT30BIT]
ADR=QXCFG30.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT31ENA]
ADR=QXCFG31.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT31REG]
ADR=QXCFG31.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT31BIT]
ADR=QXCFG31.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT32ENA]
ADR=QXCFG32.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT32REG]
ADR=QXCFG32.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT32BIT]
ADR=QXCFG32.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT33ENA]
ADR=QXCFG33.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT33REG]
ADR=QXCFG33.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT33BIT]
ADR=QXCFG33.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT34ENA]
ADR=QXCFG34.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT34REG]
ADR=QXCFG34.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT34BIT]
ADR=QXCFG34.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT35ENA]
ADR=QXCFG35.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT35REG]
ADR=QXCFG35.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT35BIT]
ADR=QXCFG35.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT36ENA]
ADR=QXCFG36.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT36REG]
ADR=QXCFG36.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT36BIT]
ADR=QXCFG36.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT37ENA]
ADR=QXCFG37.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT37REG]
ADR=QXCFG37.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT37BIT]
ADR=QXCFG37.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT38ENA]
ADR=QXCFG38.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT38REG]
ADR=QXCFG38.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT38BIT]
ADR=QXCFG38.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT39ENA]
ADR=QXCFG39.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT39REG]
ADR=QXCFG39.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT39BIT]
ADR=QXCFG39.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT40ENA]
ADR=QXCFG40.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT40REG]
ADR=QXCFG40.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT40BIT]
ADR=QXCFG40.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT41ENA]
ADR=QXCFG41.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT41REG]
ADR=QXCFG41.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT41BIT]
ADR=QXCFG41.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT42ENA]
ADR=QXCFG42.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT42REG]
ADR=QXCFG42.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT42BIT]
ADR=QXCFG42.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT43ENA]
ADR=QXCFG43.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT43REG]
ADR=QXCFG43.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT43BIT]
ADR=QXCFG43.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT44ENA]
ADR=QXCFG44.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT44REG]
ADR=QXCFG44.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT44BIT]
ADR=QXCFG44.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT45ENA]
ADR=QXCFG45.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT45REG]
ADR=QXCFG45.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT45BIT]
ADR=QXCFG45.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT46ENA]
ADR=QXCFG46.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT46REG]
ADR=QXCFG46.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT46BIT]
ADR=QXCFG46.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT47ENA]
ADR=QXCFG47.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT47REG]
ADR=QXCFG47.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT47BIT]
ADR=QXCFG47.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT48ENA]
ADR=QXCFG48.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT48REG]
ADR=QXCFG48.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT48BIT]
ADR=QXCFG48.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT49ENA]
ADR=QXCFG49.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT49REG]
ADR=QXCFG49.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT49BIT]
ADR=QXCFG49.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT50ENA]
ADR=QXCFG50.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT50REG]
ADR=QXCFG50.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT50BIT]
ADR=QXCFG50.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT51ENA]
ADR=QXCFG51.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT51REG]
ADR=QXCFG51.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT51BIT]
ADR=QXCFG51.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT52ENA]
ADR=QXCFG52.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT52REG]
ADR=QXCFG52.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT52BIT]
ADR=QXCFG52.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT53ENA]
ADR=QXCFG53.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT53REG]
ADR=QXCFG53.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT53BIT]
ADR=QXCFG53.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT54ENA]
ADR=QXCFG54.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT54REG]
ADR=QXCFG54.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT54BIT]
ADR=QXCFG54.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT55ENA]
ADR=QXCFG55.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT55REG]
ADR=QXCFG55.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT55BIT]
ADR=QXCFG55.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT56ENA]
ADR=QXCFG56.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT56REG]
ADR=QXCFG56.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT56BIT]
ADR=QXCFG56.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT57ENA]
ADR=QXCFG57.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT57REG]
ADR=QXCFG57.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT57BIT]
ADR=QXCFG57.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT58ENA]
ADR=QXCFG58.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT58REG]
ADR=QXCFG58.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT58BIT]
ADR=QXCFG58.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT59ENA]
ADR=QXCFG59.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT59REG]
ADR=QXCFG59.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT59BIT]
ADR=QXCFG59.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT60ENA]
ADR=QXCFG60.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT60REG]
ADR=QXCFG60.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT60BIT]
ADR=QXCFG60.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT61ENA]
ADR=QXCFG61.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT61REG]
ADR=QXCFG61.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT61BIT]
ADR=QXCFG61.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT62ENA]
ADR=QXCFG62.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT62REG]
ADR=QXCFG62.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT62BIT]
ADR=QXCFG62.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT63ENA]
ADR=QXCFG63.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT63REG]
ADR=QXCFG63.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT63BIT]
ADR=QXCFG63.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT64ENA]
ADR=QXCFG64.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT64REG]
ADR=QXCFG64.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT64BIT]
ADR=QXCFG64.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT65ENA]
ADR=QXCFG65.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT65REG]
ADR=QXCFG65.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT65BIT]
ADR=QXCFG65.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT66ENA]
ADR=QXCFG66.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT66REG]
ADR=QXCFG66.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT66BIT]
ADR=QXCFG66.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT67ENA]
ADR=QXCFG67.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT67REG]
ADR=QXCFG67.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT67BIT]
ADR=QXCFG67.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT68ENA]
ADR=QXCFG68.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT68REG]
ADR=QXCFG68.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT68BIT]
ADR=QXCFG68.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT69ENA]
ADR=QXCFG69.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT69REG]
ADR=QXCFG69.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT69BIT]
ADR=QXCFG69.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT70ENA]
ADR=QXCFG70.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT70REG]
ADR=QXCFG70.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT70BIT]
ADR=QXCFG70.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT71ENA]
ADR=QXCFG71.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT71REG]
ADR=QXCFG71.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT71BIT]
ADR=QXCFG71.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT72ENA]
ADR=QXCFG72.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT72REG]
ADR=QXCFG72.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT72BIT]
ADR=QXCFG72.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT73ENA]
ADR=QXCFG73.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT73REG]
ADR=QXCFG73.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT73BIT]
ADR=QXCFG73.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT74ENA]
ADR=QXCFG74.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT74REG]
ADR=QXCFG74.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT74BIT]
ADR=QXCFG74.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT75ENA]
ADR=QXCFG75.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT75REG]
ADR=QXCFG75.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT75BIT]
ADR=QXCFG75.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT76ENA]
ADR=QXCFG76.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT76REG]
ADR=QXCFG76.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT76BIT]
ADR=QXCFG76.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT77ENA]
ADR=QXCFG77.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT77REG]
ADR=QXCFG77.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT77BIT]
ADR=QXCFG77.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT78ENA]
ADR=QXCFG78.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT78REG]
ADR=QXCFG78.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT78BIT]
ADR=QXCFG78.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT79ENA]
ADR=QXCFG79.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT79REG]
ADR=QXCFG79.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT79BIT]
ADR=QXCFG79.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT80ENA]
ADR=QXCFG80.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT80REG]
ADR=QXCFG80.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT80BIT]
ADR=QXCFG80.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT81ENA]
ADR=QXCFG81.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT81REG]
ADR=QXCFG81.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT81BIT]
ADR=QXCFG81.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT82ENA]
ADR=QXCFG82.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT82REG]
ADR=QXCFG82.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT82BIT]
ADR=QXCFG82.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT83ENA]
ADR=QXCFG83.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT83REG]
ADR=QXCFG83.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT83BIT]
ADR=QXCFG83.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT84ENA]
ADR=QXCFG84.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT84REG]
ADR=QXCFG84.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT84BIT]
ADR=QXCFG84.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT85ENA]
ADR=QXCFG85.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT85REG]
ADR=QXCFG85.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT85BIT]
ADR=QXCFG85.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT86ENA]
ADR=QXCFG86.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT86REG]
ADR=QXCFG86.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT86BIT]
ADR=QXCFG86.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT87ENA]
ADR=QXCFG87.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT87REG]
ADR=QXCFG87.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT87BIT]
ADR=QXCFG87.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT88ENA]
ADR=QXCFG88.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT88REG]
ADR=QXCFG88.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT88BIT]
ADR=QXCFG88.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT89ENA]
ADR=QXCFG89.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT89REG]
ADR=QXCFG89.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT89BIT]
ADR=QXCFG89.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT90ENA]
ADR=QXCFG90.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT90REG]
ADR=QXCFG90.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT90BIT]
ADR=QXCFG90.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT91ENA]
ADR=QXCFG91.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT91REG]
ADR=QXCFG91.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT91BIT]
ADR=QXCFG91.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT92ENA]
ADR=QXCFG92.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT92REG]
ADR=QXCFG92.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT92BIT]
ADR=QXCFG92.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT93ENA]
ADR=QXCFG93.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT93REG]
ADR=QXCFG93.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT93BIT]
ADR=QXCFG93.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT94ENA]
ADR=QXCFG94.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT94REG]
ADR=QXCFG94.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT94BIT]
ADR=QXCFG94.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT95ENA]
ADR=QXCFG95.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT95REG]
ADR=QXCFG95.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT95BIT]
ADR=QXCFG95.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT96ENA]
ADR=QXCFG96.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT96REG]
ADR=QXCFG96.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT96BIT]
ADR=QXCFG96.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT97ENA]
ADR=QXCFG97.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT97REG]
ADR=QXCFG97.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT97BIT]
ADR=QXCFG97.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT98ENA]
ADR=QXCFG98.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT98REG]
ADR=QXCFG98.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT98BIT]
ADR=QXCFG98.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT99ENA]
ADR=QXCFG99.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT99REG]
ADR=QXCFG99.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT99BIT]
ADR=QXCFG99.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT100ENA]
ADR=QXCFG100.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT100REG]
ADR=QXCFG100.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT100BIT]
ADR=QXCFG100.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT101ENA]
ADR=QXCFG101.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT101REG]
ADR=QXCFG101.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT101BIT]
ADR=QXCFG101.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT102ENA]
ADR=QXCFG102.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT102REG]
ADR=QXCFG102.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT102BIT]
ADR=QXCFG102.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT103ENA]
ADR=QXCFG103.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT103REG]
ADR=QXCFG103.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT103BIT]
ADR=QXCFG103.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT104ENA]
ADR=QXCFG104.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT104REG]
ADR=QXCFG104.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT104BIT]
ADR=QXCFG104.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT105ENA]
ADR=QXCFG105.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT105REG]
ADR=QXCFG105.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT105BIT]
ADR=QXCFG105.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT106ENA]
ADR=QXCFG106.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT106REG]
ADR=QXCFG106.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT106BIT]
ADR=QXCFG106.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT107ENA]
ADR=QXCFG107.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT107REG]
ADR=QXCFG107.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT107BIT]
ADR=QXCFG107.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT108ENA]
ADR=QXCFG108.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT108REG]
ADR=QXCFG108.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT108BIT]
ADR=QXCFG108.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT109ENA]
ADR=QXCFG109.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT109REG]
ADR=QXCFG109.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT109BIT]
ADR=QXCFG109.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT110ENA]
ADR=QXCFG110.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT110REG]
ADR=QXCFG110.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT110BIT]
ADR=QXCFG110.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT111ENA]
ADR=QXCFG111.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT111REG]
ADR=QXCFG111.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT111BIT]
ADR=QXCFG111.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT112ENA]
ADR=QXCFG112.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT112REG]
ADR=QXCFG112.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT112BIT]
ADR=QXCFG112.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT113ENA]
ADR=QXCFG113.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT113REG]
ADR=QXCFG113.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT113BIT]
ADR=QXCFG113.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT114ENA]
ADR=QXCFG114.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT114REG]
ADR=QXCFG114.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT114BIT]
ADR=QXCFG114.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT115ENA]
ADR=QXCFG115.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT115REG]
ADR=QXCFG115.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT115BIT]
ADR=QXCFG115.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT116ENA]
ADR=QXCFG116.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT116REG]
ADR=QXCFG116.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT116BIT]
ADR=QXCFG116.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT117ENA]
ADR=QXCFG117.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT117REG]
ADR=QXCFG117.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT117BIT]
ADR=QXCFG117.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT118ENA]
ADR=QXCFG118.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT118REG]
ADR=QXCFG118.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT118BIT]
ADR=QXCFG118.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT119ENA]
ADR=QXCFG119.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT119REG]
ADR=QXCFG119.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT119BIT]
ADR=QXCFG119.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT120ENA]
ADR=QXCFG120.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT120REG]
ADR=QXCFG120.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT120BIT]
ADR=QXCFG120.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT121ENA]
ADR=QXCFG121.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT121REG]
ADR=QXCFG121.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT121BIT]
ADR=QXCFG121.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT122ENA]
ADR=QXCFG122.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT122REG]
ADR=QXCFG122.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT122BIT]
ADR=QXCFG122.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT123ENA]
ADR=QXCFG123.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT123REG]
ADR=QXCFG123.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT123BIT]
ADR=QXCFG123.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT124ENA]
ADR=QXCFG124.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT124REG]
ADR=QXCFG124.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT124BIT]
ADR=QXCFG124.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT125ENA]
ADR=QXCFG125.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT125REG]
ADR=QXCFG125.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT125BIT]
ADR=QXCFG125.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT126ENA]
ADR=QXCFG126.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT126REG]
ADR=QXCFG126.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT126BIT]
ADR=QXCFG126.xBit
LEN=2
RNG={0:15}
HLP=HBIT

[OUT127ENA]
ADR=QXCFG127.xEnab
LEN=1
RNG={0:3}
HLP=HENAB
[OUT127REG]
ADR=QXCFG127.xReg
LEN=4
RNG={0:2047}
HLP=HREGISTER
[OUT127BIT]
ADR=QXCFG127.xBit
LEN=2
RNG={0:15}
HLP=HBIT

