{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680204006585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680204006585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 16:20:06 2023 " "Processing started: Thu Mar 30 16:20:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680204006585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204006585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hsuino -c display " "Command: quartus_map --read_settings_files=on --write_settings_files=off hsuino -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204006585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680204007077 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680204007077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 22 11 " "Found 22 design units, including 11 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receptor_exp2-receptor_Arch " "Found design unit 1: receptor_exp2-receptor_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 receptor_UC-UC_Arch " "Found design unit 2: receptor_UC-UC_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 contador-contador_Arch " "Found design unit 3: contador-contador_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 paridade-paridade_Arch " "Found design unit 4: paridade-paridade_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 228 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 amostrador-amostrador_Arch " "Found design unit 5: amostrador-amostrador_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 247 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 disp_mem-disp_mem_Arch " "Found design unit 6: disp_mem-disp_mem_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 276 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 dado_reg-dado_reg_Arch " "Found design unit 7: dado_reg-dado_reg_Arch" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 304 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Clock_Divider-bhv " "Found design unit 8: Clock_Divider-bhv" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 331 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ClockD-bhv2 " "Found design unit 9: ClockD-bhv2" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 358 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 note-a " "Found design unit 10: note-a" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 387 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 display_dec-comb " "Found design unit 11: display_dec-comb" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 411 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_ENTITY_NAME" "1 receptor_exp2 " "Found entity 1: receptor_exp2" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_ENTITY_NAME" "2 receptor_UC " "Found entity 2: receptor_UC" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_ENTITY_NAME" "3 contador " "Found entity 3: contador" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_ENTITY_NAME" "4 paridade " "Found entity 4: paridade" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_ENTITY_NAME" "5 amostrador " "Found entity 5: amostrador" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_ENTITY_NAME" "6 disp_mem " "Found entity 6: disp_mem" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_ENTITY_NAME" "7 dado_reg " "Found entity 7: dado_reg" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_ENTITY_NAME" "8 Clock_Divider " "Found entity 8: Clock_Divider" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_ENTITY_NAME" "9 ClockD " "Found entity 9: ClockD" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_ENTITY_NAME" "10 note " "Found entity 10: note" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""} { "Info" "ISGN_ENTITY_NAME" "11 display_dec " "Found entity 11: display_dec" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680204016729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204016729 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "receptor_exp2.vhd " "Can't analyze file -- file receptor_exp2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1680204016735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "receptor_exp2 " "Elaborating entity \"receptor_exp2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680204016769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:CD " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:CD\"" {  } { { "display.vhd" "CD" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680204016787 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp display.vhd(347) " "VHDL Process Statement warning at display.vhd(347): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680204016789 "|receptor_exp2|Clock_Divider:CD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockD ClockD:CD1 " "Elaborating entity \"ClockD\" for hierarchy \"ClockD:CD1\"" {  } { { "display.vhd" "CD1" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680204016799 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp display.vhd(374) " "VHDL Process Statement warning at display.vhd(374): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680204016800 "|receptor_exp2|ClockD:CD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "note note:N " "Elaborating entity \"note\" for hierarchy \"note:N\"" {  } { { "display.vhd" "N" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680204016808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amostrador amostrador:AN " "Elaborating entity \"amostrador\" for hierarchy \"amostrador:AN\"" {  } { { "display.vhd" "AN" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680204016817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receptor_UC receptor_UC:UC " "Elaborating entity \"receptor_UC\" for hierarchy \"receptor_UC:UC\"" {  } { { "display.vhd" "UC" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680204016823 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.nup_display_s display.vhd(169) " "Inferred latch for \"next_state.nup_display_s\" at display.vhd(169)" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204016825 "|receptor_exp2|receptor_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.up_display_s display.vhd(169) " "Inferred latch for \"next_state.up_display_s\" at display.vhd(169)" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204016825 "|receptor_exp2|receptor_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.paridade_s display.vhd(169) " "Inferred latch for \"next_state.paridade_s\" at display.vhd(169)" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204016825 "|receptor_exp2|receptor_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.captura_s display.vhd(169) " "Inferred latch for \"next_state.captura_s\" at display.vhd(169)" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204016825 "|receptor_exp2|receptor_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.espera_s display.vhd(169) " "Inferred latch for \"next_state.espera_s\" at display.vhd(169)" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204016825 "|receptor_exp2|receptor_UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dado_reg dado_reg:DA " "Elaborating entity \"dado_reg\" for hierarchy \"dado_reg:DA\"" {  } { { "display.vhd" "DA" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680204016833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:CO " "Elaborating entity \"contador\" for hierarchy \"contador:CO\"" {  } { { "display.vhd" "CO" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680204016839 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en display.vhd(207) " "VHDL Process Statement warning at display.vhd(207): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680204016841 "|receptor_exp2|contador:CO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor display.vhd(208) " "VHDL Process Statement warning at display.vhd(208): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680204016841 "|receptor_exp2|contador:CO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valor display.vhd(202) " "VHDL Process Statement warning at display.vhd(202): inferring latch(es) for signal or variable \"valor\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 202 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1680204016842 "|receptor_exp2|contador:CO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[0\] display.vhd(202) " "Inferred latch for \"valor\[0\]\" at display.vhd(202)" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204016842 "|receptor_exp2|contador:CO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[1\] display.vhd(202) " "Inferred latch for \"valor\[1\]\" at display.vhd(202)" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204016842 "|receptor_exp2|contador:CO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[2\] display.vhd(202) " "Inferred latch for \"valor\[2\]\" at display.vhd(202)" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204016842 "|receptor_exp2|contador:CO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[3\] display.vhd(202) " "Inferred latch for \"valor\[3\]\" at display.vhd(202)" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204016842 "|receptor_exp2|contador:CO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paridade paridade:PA " "Elaborating entity \"paridade\" for hierarchy \"paridade:PA\"" {  } { { "display.vhd" "PA" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680204016848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_mem disp_mem:MD " "Elaborating entity \"disp_mem\" for hierarchy \"disp_mem:MD\"" {  } { { "display.vhd" "MD" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680204016854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_dec display_dec:D " "Elaborating entity \"display_dec\" for hierarchy \"display_dec:D\"" {  } { { "display.vhd" "D" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680204016861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador:CO\|valor\[3\] " "Latch contador:CO\|valor\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA receptor_UC:UC\|current_state.captura_s " "Ports D and ENA on the latch are fed by the same signal receptor_UC:UC\|current_state.captura_s" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680204017502 ""}  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680204017502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador:CO\|valor\[1\] " "Latch contador:CO\|valor\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA receptor_UC:UC\|current_state.captura_s " "Ports D and ENA on the latch are fed by the same signal receptor_UC:UC\|current_state.captura_s" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680204017502 ""}  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680204017502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador:CO\|valor\[2\] " "Latch contador:CO\|valor\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA receptor_UC:UC\|current_state.captura_s " "Ports D and ENA on the latch are fed by the same signal receptor_UC:UC\|current_state.captura_s" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680204017502 ""}  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680204017502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador:CO\|valor\[0\] " "Latch contador:CO\|valor\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA receptor_UC:UC\|current_state.captura_s " "Ports D and ENA on the latch are fed by the same signal receptor_UC:UC\|current_state.captura_s" {  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 156 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680204017502 ""}  } { { "display.vhd" "" { Text "C:/Users/Operador/Documents/hc_e_peixe_exp2/display.vhd" 202 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680204017502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680204017684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680204018078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680204018078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680204018130 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680204018130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680204018130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680204018130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680204018149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 16:20:18 2023 " "Processing ended: Thu Mar 30 16:20:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680204018149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680204018149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680204018149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680204018149 ""}
