<module HW_revision="" XML_version="1" description="Port B" id="Port B">
<register acronym="PBIN" description="Port B Input" id="PBIN" offset=" 0x0220" width="16">
<bitfield begin="0" description="PBIN0" end="0" id="PBIN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBIN1" end="1" id="PBIN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBIN2" end="2" id="PBIN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBIN3" end="3" id="PBIN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBIN4" end="4" id="PBIN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBIN5" end="5" id="PBIN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBIN6" end="6" id="PBIN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBIN7" end="7" id="PBIN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBIN8" end="8" id="PBIN8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBIN9" end="9" id="PBIN9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBIN10" end="10" id="PBIN10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBIN11" end="11" id="PBIN11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBIN12" end="12" id="PBIN12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBIN13" end="13" id="PBIN13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBIN14" end="14" id="PBIN14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBIN15" end="15" id="PBIN15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PBOUT" description="Port B Output" id="PBOUT" offset=" 0x0222" width="16">
<bitfield begin="0" description="PBOUT0" end="0" id="PBOUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBOUT1" end="1" id="PBOUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBOUT2" end="2" id="PBOUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBOUT3" end="3" id="PBOUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBOUT4" end="4" id="PBOUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBOUT5" end="5" id="PBOUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBOUT6" end="6" id="PBOUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBOUT7" end="7" id="PBOUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBOUT8" end="8" id="PBOUT8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBOUT9" end="9" id="PBOUT9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBOUT10" end="10" id="PBOUT10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBOUT11" end="11" id="PBOUT11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBOUT12" end="12" id="PBOUT12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBOUT13" end="13" id="PBOUT13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBOUT14" end="14" id="PBOUT14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBOUT15" end="15" id="PBOUT15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PBDIR" description="Port B Direction" id="PBDIR" offset=" 0x0224" width="16">
<bitfield begin="0" description="PBDIR0" end="0" id="PBDIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBDIR1" end="1" id="PBDIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBDIR2" end="2" id="PBDIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBDIR3" end="3" id="PBDIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBDIR4" end="4" id="PBDIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBDIR5" end="5" id="PBDIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBDIR6" end="6" id="PBDIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBDIR7" end="7" id="PBDIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBDIR8" end="8" id="PBDIR8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBDIR9" end="9" id="PBDIR9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBDIR10" end="10" id="PBDIR10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBDIR11" end="11" id="PBDIR11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBDIR12" end="12" id="PBDIR12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBDIR13" end="13" id="PBDIR13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBDIR14" end="14" id="PBDIR14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBDIR15" end="15" id="PBDIR15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PBREN" description="Port B Resistor Enable" id="PBREN" offset=" 0x0226" width="16">
<bitfield begin="0" description="PBREN0" end="0" id="PBREN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBREN1" end="1" id="PBREN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBREN2" end="2" id="PBREN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBREN3" end="3" id="PBREN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBREN4" end="4" id="PBREN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBREN5" end="5" id="PBREN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBREN6" end="6" id="PBREN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBREN7" end="7" id="PBREN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBREN8" end="8" id="PBREN8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBREN9" end="9" id="PBREN9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBREN10" end="10" id="PBREN10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBREN11" end="11" id="PBREN11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBREN12" end="12" id="PBREN12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBREN13" end="13" id="PBREN13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBREN14" end="14" id="PBREN14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBREN15" end="15" id="PBREN15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="PBSEL0" description="Port B Selection 0" id="PBSEL0" offset=" 0x022A" width="16">
<bitfield begin="0" description="PBSEL0_0" end="0" id="PBSEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="PBSEL0_1" end="1" id="PBSEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="PBSEL0_2" end="2" id="PBSEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="PBSEL0_3" end="3" id="PBSEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="PBSEL0_4" end="4" id="PBSEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="PBSEL0_5" end="5" id="PBSEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="PBSEL0_6" end="6" id="PBSEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="PBSEL0_7" end="7" id="PBSEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="8" description="PBSEL0_8" end="8" id="PBSEL0_8" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="9" description="PBSEL0_9" end="9" id="PBSEL0_9" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="10" description="PBSEL0_10" end="10" id="PBSEL0_10" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="11" description="PBSEL0_11" end="11" id="PBSEL0_11" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="12" description="PBSEL0_12" end="12" id="PBSEL0_12" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="13" description="PBSEL0_13" end="13" id="PBSEL0_13" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="14" description="PBSEL0_14" end="14" id="PBSEL0_14" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="15" description="PBSEL0_15" end="15" id="PBSEL0_15" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>