Classic Timing Analyzer report for alarm
Sun Mar 10 20:18:22 2019
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'alarm_clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+------------------------+------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                   ; To                     ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------+------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 10.955 ns                        ; alarm_set              ; alarm~reg0             ; --         ; alarm_clk ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.553 ns                        ; hr_low_alarm_o[3]~reg0 ; hr_low_alarm_o[3]      ; alarm_clk  ; --        ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 16.777 ns                        ; alarm_set              ; LED_min                ; --         ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.782 ns                        ; change                 ; change_t               ; --         ; alarm_clk ; 0            ;
; Clock Setup: 'alarm_clk'     ; N/A   ; None          ; 223.51 MHz ( period = 4.474 ns ) ; hr_low_alarm_o[0]~reg0 ; hr_low_alarm_o[2]~reg0 ; alarm_clk  ; alarm_clk ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                        ;                        ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------+------------------------+------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C12Q240C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; alarm_clk       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'alarm_clk'                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 223.51 MHz ( period = 4.474 ns )               ; hr_low_alarm_o[0]~reg0  ; hr_low_alarm_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.213 ns                ;
; N/A   ; 227.12 MHz ( period = 4.403 ns )               ; hr_high_alarm_o[3]~reg0 ; alarm~reg0              ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.142 ns                ;
; N/A   ; 229.10 MHz ( period = 4.365 ns )               ; hr_low_alarm_o[0]~reg0  ; hr_high_alarm_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.104 ns                ;
; N/A   ; 229.20 MHz ( period = 4.363 ns )               ; hr_low_alarm_o[0]~reg0  ; hr_high_alarm_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 4.102 ns                ;
; N/A   ; 235.96 MHz ( period = 4.238 ns )               ; hr_low_alarm_o[0]~reg0  ; hr_low_alarm_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.977 ns                ;
; N/A   ; 236.35 MHz ( period = 4.231 ns )               ; hr_low_alarm_o[0]~reg0  ; hr_low_alarm_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.970 ns                ;
; N/A   ; 236.46 MHz ( period = 4.229 ns )               ; hr_low_alarm_o[0]~reg0  ; hr_high_alarm_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.968 ns                ;
; N/A   ; 237.36 MHz ( period = 4.213 ns )               ; hr_high_alarm_o[2]~reg0 ; alarm~reg0              ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.952 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns )               ; hr_low_alarm_o[2]~reg0  ; hr_low_alarm_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.949 ns                ;
; N/A   ; 239.29 MHz ( period = 4.179 ns )               ; hr_low_alarm_o[2]~reg0  ; hr_low_alarm_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.918 ns                ;
; N/A   ; 239.69 MHz ( period = 4.172 ns )               ; hr_low_alarm_o[2]~reg0  ; hr_low_alarm_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.911 ns                ;
; N/A   ; 239.81 MHz ( period = 4.170 ns )               ; hr_low_alarm_o[2]~reg0  ; hr_high_alarm_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.909 ns                ;
; N/A   ; 240.33 MHz ( period = 4.161 ns )               ; alarm_div               ; alarm~reg0              ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.841 ns                ;
; N/A   ; 241.90 MHz ( period = 4.134 ns )               ; hr_low_alarm_o[0]~reg0  ; hr_low_alarm_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.873 ns                ;
; N/A   ; 247.28 MHz ( period = 4.044 ns )               ; hr_low_alarm_o[3]~reg0  ; hr_low_alarm_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.783 ns                ;
; N/A   ; 249.19 MHz ( period = 4.013 ns )               ; hr_low_alarm_o[3]~reg0  ; hr_low_alarm_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; 249.63 MHz ( period = 4.006 ns )               ; hr_low_alarm_o[3]~reg0  ; hr_low_alarm_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.745 ns                ;
; N/A   ; 249.75 MHz ( period = 4.004 ns )               ; hr_low_alarm_o[3]~reg0  ; hr_high_alarm_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.743 ns                ;
; N/A   ; 251.64 MHz ( period = 3.974 ns )               ; hr_high_alarm_o[2]~reg0 ; hr_low_alarm_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.713 ns                ;
; N/A   ; 253.61 MHz ( period = 3.943 ns )               ; hr_high_alarm_o[2]~reg0 ; hr_low_alarm_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.682 ns                ;
; N/A   ; 254.07 MHz ( period = 3.936 ns )               ; hr_high_alarm_o[2]~reg0 ; hr_low_alarm_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.675 ns                ;
; N/A   ; 254.19 MHz ( period = 3.934 ns )               ; hr_high_alarm_o[2]~reg0 ; hr_high_alarm_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.673 ns                ;
; N/A   ; 254.58 MHz ( period = 3.928 ns )               ; hr_low_alarm_o[2]~reg0  ; hr_low_alarm_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.667 ns                ;
; N/A   ; 254.91 MHz ( period = 3.923 ns )               ; hr_low_alarm_o[0]~reg0  ; hr_high_alarm_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.662 ns                ;
; N/A   ; 258.33 MHz ( period = 3.871 ns )               ; hr_high_alarm_o[1]~reg0 ; hr_low_alarm_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.610 ns                ;
; N/A   ; 258.46 MHz ( period = 3.869 ns )               ; hr_low_alarm_o[2]~reg0  ; hr_high_alarm_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.608 ns                ;
; N/A   ; 258.60 MHz ( period = 3.867 ns )               ; hr_low_alarm_o[2]~reg0  ; hr_high_alarm_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.606 ns                ;
; N/A   ; 258.80 MHz ( period = 3.864 ns )               ; hr_low_alarm_o[2]~reg0  ; hr_high_alarm_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.603 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns )               ; hr_low_alarm_o[1]~reg0  ; hr_low_alarm_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.587 ns                ;
; N/A   ; 260.42 MHz ( period = 3.840 ns )               ; hr_high_alarm_o[1]~reg0 ; hr_low_alarm_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.579 ns                ;
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; hr_high_alarm_o[1]~reg0 ; hr_low_alarm_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.572 ns                ;
; N/A   ; 261.03 MHz ( period = 3.831 ns )               ; hr_high_alarm_o[1]~reg0 ; hr_high_alarm_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.570 ns                ;
; N/A   ; 261.99 MHz ( period = 3.817 ns )               ; hr_low_alarm_o[1]~reg0  ; hr_low_alarm_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.556 ns                ;
; N/A   ; 262.47 MHz ( period = 3.810 ns )               ; hr_low_alarm_o[1]~reg0  ; hr_low_alarm_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.549 ns                ;
; N/A   ; 262.61 MHz ( period = 3.808 ns )               ; hr_low_alarm_o[1]~reg0  ; hr_high_alarm_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.547 ns                ;
; N/A   ; 265.82 MHz ( period = 3.762 ns )               ; hr_low_alarm_o[3]~reg0  ; hr_low_alarm_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.501 ns                ;
; N/A   ; 265.96 MHz ( period = 3.760 ns )               ; hr_low_alarm_o[3]~reg0  ; alarm~reg0              ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 269.83 MHz ( period = 3.706 ns )               ; hr_low_alarm_o[3]~reg0  ; hr_high_alarm_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.445 ns                ;
; N/A   ; 269.98 MHz ( period = 3.704 ns )               ; hr_low_alarm_o[3]~reg0  ; hr_high_alarm_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.443 ns                ;
; N/A   ; 270.42 MHz ( period = 3.698 ns )               ; hr_low_alarm_o[3]~reg0  ; hr_high_alarm_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.437 ns                ;
; N/A   ; 270.78 MHz ( period = 3.693 ns )               ; hr_low_alarm_o[2]~reg0  ; alarm~reg0              ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.432 ns                ;
; N/A   ; 270.86 MHz ( period = 3.692 ns )               ; hr_high_alarm_o[2]~reg0 ; hr_low_alarm_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.431 ns                ;
; N/A   ; 271.74 MHz ( period = 3.680 ns )               ; hr_low_alarm_o[1]~reg0  ; alarm~reg0              ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; 271.96 MHz ( period = 3.677 ns )               ; hr_high_alarm_o[0]~reg0 ; alarm~reg0              ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.416 ns                ;
; N/A   ; 272.70 MHz ( period = 3.667 ns )               ; hr_high_alarm_o[3]~reg0 ; hr_low_alarm_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.406 ns                ;
; N/A   ; 275.03 MHz ( period = 3.636 ns )               ; hr_high_alarm_o[3]~reg0 ; hr_low_alarm_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[3]~reg0 ; hr_low_alarm_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.368 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[2]~reg0 ; hr_high_alarm_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.367 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[3]~reg0 ; hr_high_alarm_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.366 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[1]~reg0 ; hr_low_alarm_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.328 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_low_alarm_o[1]~reg0  ; hr_low_alarm_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.305 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_low_alarm_o[1]~reg0  ; hr_high_alarm_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.302 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_low_alarm_o[1]~reg0  ; hr_high_alarm_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.300 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[1]~reg0 ; hr_high_alarm_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.264 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_low_alarm_o[1]~reg0  ; hr_high_alarm_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.241 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[1]~reg0 ; alarm~reg0              ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.220 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[3]~reg0 ; hr_low_alarm_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.124 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; alarm_set_t             ; hr_high_alarm_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.105 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; alarm_set_t             ; hr_high_alarm_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.103 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; alarm~reg0              ; alarm~reg0              ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[3]~reg0 ; hr_high_alarm_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.060 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[0]~reg0 ; hr_low_alarm_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.044 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; alarm_set_t             ; hr_low_alarm_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.029 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[0]~reg0 ; hr_low_alarm_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.013 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[0]~reg0 ; hr_low_alarm_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.006 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[0]~reg0 ; hr_high_alarm_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 3.004 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; change_t                ; hr_low_alarm_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.934 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; alarm_set_t             ; hr_low_alarm_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[0]~reg0 ; hr_low_alarm_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.762 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; change_t                ; hr_high_alarm_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.754 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; change_t                ; hr_low_alarm_o[2]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.740 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; change_t                ; hr_high_alarm_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.716 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; change_t                ; hr_high_alarm_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.714 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[0]~reg0 ; hr_high_alarm_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; alarm_set_t             ; hr_low_alarm_o[3]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.638 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; change_t                ; hr_low_alarm_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.476 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; change_t                ; hr_high_alarm_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; alarm_set_t             ; hr_high_alarm_o[1]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.458 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; change_t                ; hr_low_alarm_o[0]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.436 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_low_alarm_o[0]~reg0  ; alarm~reg0              ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.397 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; alarm_set_t             ; hr_low_alarm_o[1]~reg0  ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.180 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; alarm_set_t             ; hr_high_alarm_o[0]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.179 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[0]~reg0 ; hr_high_alarm_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.166 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[0]~reg0 ; hr_high_alarm_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.164 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[1]~reg0 ; hr_high_alarm_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[1]~reg0 ; hr_high_alarm_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 2.017 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[2]~reg0 ; hr_high_alarm_o[2]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[3]~reg0 ; hr_high_alarm_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 1.282 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; hr_high_alarm_o[2]~reg0 ; hr_high_alarm_o[3]~reg0 ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 0.874 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; alarm_div               ; alarm_div               ; alarm_clk  ; alarm_clk ; None                        ; None                      ; 0.837 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; tsu                                                                                          ;
+-------+--------------+------------+--------------------+-------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From               ; To                      ; To Clock  ;
+-------+--------------+------------+--------------------+-------------------------+-----------+
; N/A   ; None         ; 10.955 ns  ; alarm_set          ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 10.445 ns  ; sec_high_z_i[2]    ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 9.954 ns   ; turn               ; hr_low_alarm_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 9.910 ns   ; hr_high_alarm_i[1] ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 9.902 ns   ; sec_high_z_i[1]    ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 9.774 ns   ; turn               ; hr_high_alarm_o[1]~reg0 ; alarm_clk ;
; N/A   ; None         ; 9.760 ns   ; turn               ; hr_low_alarm_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 9.736 ns   ; turn               ; hr_high_alarm_o[2]~reg0 ; alarm_clk ;
; N/A   ; None         ; 9.734 ns   ; turn               ; hr_high_alarm_o[3]~reg0 ; alarm_clk ;
; N/A   ; None         ; 9.716 ns   ; hr_high_alarm_i[0] ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 9.496 ns   ; turn               ; hr_low_alarm_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 9.494 ns   ; turn               ; hr_high_alarm_o[0]~reg0 ; alarm_clk ;
; N/A   ; None         ; 9.456 ns   ; turn               ; hr_low_alarm_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 9.077 ns   ; sec_high_z_i[3]    ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 8.968 ns   ; hr_high_alarm_i[2] ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 8.838 ns   ; alarm_set          ; hr_low_alarm_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 8.748 ns   ; hr_high_alarm_i[3] ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 8.658 ns   ; alarm_set          ; hr_high_alarm_o[1]~reg0 ; alarm_clk ;
; N/A   ; None         ; 8.644 ns   ; alarm_set          ; hr_low_alarm_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 8.620 ns   ; alarm_set          ; hr_high_alarm_o[2]~reg0 ; alarm_clk ;
; N/A   ; None         ; 8.618 ns   ; alarm_set          ; hr_high_alarm_o[3]~reg0 ; alarm_clk ;
; N/A   ; None         ; 8.471 ns   ; alarm_set          ; hr_low_alarm_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 8.380 ns   ; alarm_set          ; hr_low_alarm_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 8.378 ns   ; alarm_set          ; hr_high_alarm_o[0]~reg0 ; alarm_clk ;
; N/A   ; None         ; 8.268 ns   ; hr_low_alarm_i[0]  ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 7.503 ns   ; hr_low_alarm_i[2]  ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 7.318 ns   ; hr_low_alarm_i[1]  ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 7.196 ns   ; hr_low_alarm_i[3]  ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 6.950 ns   ; change             ; hr_low_alarm_o[3]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.770 ns   ; change             ; hr_high_alarm_o[1]~reg0 ; alarm_clk ;
; N/A   ; None         ; 6.756 ns   ; change             ; hr_low_alarm_o[2]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.732 ns   ; change             ; hr_high_alarm_o[2]~reg0 ; alarm_clk ;
; N/A   ; None         ; 6.730 ns   ; change             ; hr_high_alarm_o[3]~reg0 ; alarm_clk ;
; N/A   ; None         ; 6.492 ns   ; change             ; hr_low_alarm_o[1]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.490 ns   ; change             ; hr_high_alarm_o[0]~reg0 ; alarm_clk ;
; N/A   ; None         ; 6.452 ns   ; change             ; hr_low_alarm_o[0]~reg0  ; alarm_clk ;
; N/A   ; None         ; 6.103 ns   ; alarm_set          ; alarm_set_t             ; alarm_clk ;
; N/A   ; None         ; 5.266 ns   ; sec_high_z_i[0]    ; alarm~reg0              ; alarm_clk ;
; N/A   ; None         ; 4.834 ns   ; change             ; change_t                ; alarm_clk ;
+-------+--------------+------------+--------------------+-------------------------+-----------+


+-----------------------------------------------------------------------------------------------+
; tco                                                                                           ;
+-------+--------------+------------+-------------------------+--------------------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To                 ; From Clock ;
+-------+--------------+------------+-------------------------+--------------------+------------+
; N/A   ; None         ; 10.553 ns  ; hr_low_alarm_o[3]~reg0  ; hr_low_alarm_o[3]  ; alarm_clk  ;
; N/A   ; None         ; 10.286 ns  ; hr_high_alarm_o[3]~reg0 ; hr_high_alarm_o[3] ; alarm_clk  ;
; N/A   ; None         ; 9.831 ns   ; hr_low_alarm_o[2]~reg0  ; hr_low_alarm_o[2]  ; alarm_clk  ;
; N/A   ; None         ; 9.736 ns   ; alarm~reg0              ; alarm              ; alarm_clk  ;
; N/A   ; None         ; 9.474 ns   ; hr_high_alarm_o[2]~reg0 ; hr_high_alarm_o[2] ; alarm_clk  ;
; N/A   ; None         ; 9.345 ns   ; hr_high_alarm_o[0]~reg0 ; hr_high_alarm_o[0] ; alarm_clk  ;
; N/A   ; None         ; 8.686 ns   ; hr_low_alarm_o[1]~reg0  ; hr_low_alarm_o[1]  ; alarm_clk  ;
; N/A   ; None         ; 8.131 ns   ; hr_high_alarm_o[1]~reg0 ; hr_high_alarm_o[1] ; alarm_clk  ;
; N/A   ; None         ; 8.089 ns   ; hr_low_alarm_o[0]~reg0  ; hr_low_alarm_o[0]  ; alarm_clk  ;
+-------+--------------+------------+-------------------------+--------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+-----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To      ;
+-------+-------------------+-----------------+-----------+---------+
; N/A   ; None              ; 16.777 ns       ; alarm_set ; LED_min ;
; N/A   ; None              ; 16.120 ns       ; alarm_set ; LED_hr  ;
; N/A   ; None              ; 14.364 ns       ; turn      ; LED_min ;
; N/A   ; None              ; 13.707 ns       ; turn      ; LED_hr  ;
+-------+-------------------+-----------------+-----------+---------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+------------+--------------------+-------------------------+-----------+
; Minimum Slack ; Required th ; Actual th  ; From               ; To                      ; To Clock  ;
+---------------+-------------+------------+--------------------+-------------------------+-----------+
; N/A           ; None        ; -4.782 ns  ; change             ; change_t                ; alarm_clk ;
; N/A           ; None        ; -5.214 ns  ; sec_high_z_i[0]    ; alarm~reg0              ; alarm_clk ;
; N/A           ; None        ; -6.051 ns  ; alarm_set          ; alarm_set_t             ; alarm_clk ;
; N/A           ; None        ; -6.400 ns  ; change             ; hr_low_alarm_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.433 ns  ; change             ; hr_high_alarm_o[1]~reg0 ; alarm_clk ;
; N/A           ; None        ; -6.438 ns  ; change             ; hr_high_alarm_o[0]~reg0 ; alarm_clk ;
; N/A           ; None        ; -6.440 ns  ; change             ; hr_low_alarm_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.519 ns  ; change             ; hr_low_alarm_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.535 ns  ; hr_low_alarm_i[3]  ; alarm~reg0              ; alarm_clk ;
; N/A           ; None        ; -6.678 ns  ; change             ; hr_high_alarm_o[3]~reg0 ; alarm_clk ;
; N/A           ; None        ; -6.680 ns  ; change             ; hr_high_alarm_o[2]~reg0 ; alarm_clk ;
; N/A           ; None        ; -6.704 ns  ; change             ; hr_low_alarm_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -6.863 ns  ; hr_low_alarm_i[2]  ; alarm~reg0              ; alarm_clk ;
; N/A           ; None        ; -7.266 ns  ; hr_low_alarm_i[1]  ; alarm~reg0              ; alarm_clk ;
; N/A           ; None        ; -7.569 ns  ; alarm_set          ; hr_high_alarm_o[0]~reg0 ; alarm_clk ;
; N/A           ; None        ; -7.569 ns  ; alarm_set          ; hr_high_alarm_o[1]~reg0 ; alarm_clk ;
; N/A           ; None        ; -7.569 ns  ; alarm_set          ; hr_low_alarm_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -7.569 ns  ; alarm_set          ; hr_low_alarm_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -8.052 ns  ; hr_high_alarm_i[3] ; alarm~reg0              ; alarm_clk ;
; N/A           ; None        ; -8.216 ns  ; hr_low_alarm_i[0]  ; alarm~reg0              ; alarm_clk ;
; N/A           ; None        ; -8.244 ns  ; alarm_set          ; hr_low_alarm_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -8.288 ns  ; alarm_set          ; hr_low_alarm_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -8.484 ns  ; hr_high_alarm_i[2] ; alarm~reg0              ; alarm_clk ;
; N/A           ; None        ; -8.493 ns  ; alarm_set          ; hr_high_alarm_o[3]~reg0 ; alarm_clk ;
; N/A           ; None        ; -8.495 ns  ; alarm_set          ; hr_high_alarm_o[2]~reg0 ; alarm_clk ;
; N/A           ; None        ; -8.967 ns  ; hr_high_alarm_i[0] ; alarm~reg0              ; alarm_clk ;
; N/A           ; None        ; -9.025 ns  ; sec_high_z_i[3]    ; alarm~reg0              ; alarm_clk ;
; N/A           ; None        ; -9.404 ns  ; turn               ; hr_low_alarm_o[0]~reg0  ; alarm_clk ;
; N/A           ; None        ; -9.437 ns  ; turn               ; hr_high_alarm_o[1]~reg0 ; alarm_clk ;
; N/A           ; None        ; -9.442 ns  ; turn               ; hr_high_alarm_o[0]~reg0 ; alarm_clk ;
; N/A           ; None        ; -9.444 ns  ; turn               ; hr_low_alarm_o[1]~reg0  ; alarm_clk ;
; N/A           ; None        ; -9.446 ns  ; hr_high_alarm_i[1] ; alarm~reg0              ; alarm_clk ;
; N/A           ; None        ; -9.523 ns  ; turn               ; hr_low_alarm_o[3]~reg0  ; alarm_clk ;
; N/A           ; None        ; -9.682 ns  ; turn               ; hr_high_alarm_o[3]~reg0 ; alarm_clk ;
; N/A           ; None        ; -9.684 ns  ; turn               ; hr_high_alarm_o[2]~reg0 ; alarm_clk ;
; N/A           ; None        ; -9.708 ns  ; turn               ; hr_low_alarm_o[2]~reg0  ; alarm_clk ;
; N/A           ; None        ; -9.850 ns  ; sec_high_z_i[1]    ; alarm~reg0              ; alarm_clk ;
; N/A           ; None        ; -10.393 ns ; sec_high_z_i[2]    ; alarm~reg0              ; alarm_clk ;
; N/A           ; None        ; -10.903 ns ; alarm_set          ; alarm~reg0              ; alarm_clk ;
+---------------+-------------+------------+--------------------+-------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Mar 10 20:18:22 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alarm -c alarm --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "alarm_clk" is an undefined clock
Info: Clock "alarm_clk" has Internal fmax of 223.51 MHz between source register "hr_low_alarm_o[0]~reg0" and destination register "hr_low_alarm_o[2]~reg0" (period= 4.474 ns)
    Info: + Longest register to register delay is 4.213 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y20_N1; Fanout = 8; REG Node = 'hr_low_alarm_o[0]~reg0'
        Info: 2: + IC(1.301 ns) + CELL(0.590 ns) = 1.891 ns; Loc. = LC_X37_Y19_N2; Fanout = 5; COMB Node = 'Equal2~0'
        Info: 3: + IC(1.241 ns) + CELL(0.590 ns) = 3.722 ns; Loc. = LC_X36_Y20_N8; Fanout = 1; COMB Node = 'hr_low_alarm_o~25'
        Info: 4: + IC(0.182 ns) + CELL(0.309 ns) = 4.213 ns; Loc. = LC_X36_Y20_N9; Fanout = 7; REG Node = 'hr_low_alarm_o[2]~reg0'
        Info: Total cell delay = 1.489 ns ( 35.34 % )
        Info: Total interconnect delay = 2.724 ns ( 64.66 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "alarm_clk" to destination register is 3.187 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'alarm_clk'
            Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X36_Y20_N9; Fanout = 7; REG Node = 'hr_low_alarm_o[2]~reg0'
            Info: Total cell delay = 2.180 ns ( 68.40 % )
            Info: Total interconnect delay = 1.007 ns ( 31.60 % )
        Info: - Longest clock path from clock "alarm_clk" to source register is 3.187 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'alarm_clk'
            Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X36_Y20_N1; Fanout = 8; REG Node = 'hr_low_alarm_o[0]~reg0'
            Info: Total cell delay = 2.180 ns ( 68.40 % )
            Info: Total interconnect delay = 1.007 ns ( 31.60 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "alarm~reg0" (data pin = "alarm_set", clock pin = "alarm_clk") is 10.955 ns
    Info: + Longest pin to register delay is 14.105 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_101; Fanout = 6; PIN Node = 'alarm_set'
        Info: 2: + IC(8.845 ns) + CELL(0.590 ns) = 10.910 ns; Loc. = LC_X18_Y20_N4; Fanout = 1; COMB Node = 'alarm~3'
        Info: 3: + IC(2.588 ns) + CELL(0.607 ns) = 14.105 ns; Loc. = LC_X36_Y20_N3; Fanout = 2; REG Node = 'alarm~reg0'
        Info: Total cell delay = 2.672 ns ( 18.94 % )
        Info: Total interconnect delay = 11.433 ns ( 81.06 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "alarm_clk" to destination register is 3.187 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'alarm_clk'
        Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X36_Y20_N3; Fanout = 2; REG Node = 'alarm~reg0'
        Info: Total cell delay = 2.180 ns ( 68.40 % )
        Info: Total interconnect delay = 1.007 ns ( 31.60 % )
Info: tco from clock "alarm_clk" to destination pin "hr_low_alarm_o[3]" through register "hr_low_alarm_o[3]~reg0" is 10.553 ns
    Info: + Longest clock path from clock "alarm_clk" to source register is 3.187 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'alarm_clk'
        Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X36_Y19_N9; Fanout = 6; REG Node = 'hr_low_alarm_o[3]~reg0'
        Info: Total cell delay = 2.180 ns ( 68.40 % )
        Info: Total interconnect delay = 1.007 ns ( 31.60 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 7.142 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y19_N9; Fanout = 6; REG Node = 'hr_low_alarm_o[3]~reg0'
        Info: 2: + IC(5.034 ns) + CELL(2.108 ns) = 7.142 ns; Loc. = PIN_237; Fanout = 0; PIN Node = 'hr_low_alarm_o[3]'
        Info: Total cell delay = 2.108 ns ( 29.52 % )
        Info: Total interconnect delay = 5.034 ns ( 70.48 % )
Info: Longest tpd from source pin "alarm_set" to destination pin "LED_min" is 16.777 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_101; Fanout = 6; PIN Node = 'alarm_set'
    Info: 2: + IC(8.844 ns) + CELL(0.590 ns) = 10.909 ns; Loc. = LC_X18_Y20_N8; Fanout = 1; COMB Node = 'LED_min~0'
    Info: 3: + IC(3.760 ns) + CELL(2.108 ns) = 16.777 ns; Loc. = PIN_77; Fanout = 0; PIN Node = 'LED_min'
    Info: Total cell delay = 4.173 ns ( 24.87 % )
    Info: Total interconnect delay = 12.604 ns ( 75.13 % )
Info: th for register "change_t" (data pin = "change", clock pin = "alarm_clk") is -4.782 ns
    Info: + Longest clock path from clock "alarm_clk" to destination register is 3.187 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 12; CLK Node = 'alarm_clk'
        Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X37_Y19_N0; Fanout = 1; REG Node = 'change_t'
        Info: Total cell delay = 2.180 ns ( 68.40 % )
        Info: Total interconnect delay = 1.007 ns ( 31.60 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.984 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_200; Fanout = 2; PIN Node = 'change'
        Info: 2: + IC(6.394 ns) + CELL(0.115 ns) = 7.984 ns; Loc. = LC_X37_Y19_N0; Fanout = 1; REG Node = 'change_t'
        Info: Total cell delay = 1.590 ns ( 19.91 % )
        Info: Total interconnect delay = 6.394 ns ( 80.09 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Sun Mar 10 20:18:22 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


