
*** Running vivado
    with args -log opdr1118.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source opdr1118.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source opdr1118.tcl -notrace
Command: synth_design -top opdr1118 -part xc7z007sclg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11930 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1239.031 ; gain = 63.996 ; free physical = 498 ; free virtual = 6001
---------------------------------------------------------------------------------
WARNING: [Synth 8-2816] unknown character ',' in enumeration encoding is considered 'X' [/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.srcs/sources_1/new/opdr1118.vhd:15]
WARNING: [Synth 8-2816] unknown character ',' in enumeration encoding is considered 'X' [/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.srcs/sources_1/new/opdr1118.vhd:15]
WARNING: [Synth 8-2816] unknown character ',' in enumeration encoding is considered 'X' [/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.srcs/sources_1/new/opdr1118.vhd:15]
WARNING: [Synth 8-2816] unknown character ',' in enumeration encoding is considered 'X' [/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.srcs/sources_1/new/opdr1118.vhd:15]
WARNING: [Synth 8-2816] unknown character ',' in enumeration encoding is considered 'X' [/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.srcs/sources_1/new/opdr1118.vhd:15]
WARNING: [Synth 8-2816] unknown character ',' in enumeration encoding is considered 'X' [/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.srcs/sources_1/new/opdr1118.vhd:15]
WARNING: [Synth 8-2816] unknown character ',' in enumeration encoding is considered 'X' [/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.srcs/sources_1/new/opdr1118.vhd:15]
WARNING: [Synth 8-1951] enum_encoding elements should all have the same length [/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.srcs/sources_1/new/opdr1118.vhd:15]
WARNING: [Synth 8-1950] enum_encoding attribute specifies incorrect number of valid encoding values for type state ; encoding ignored [/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.srcs/sources_1/new/opdr1118.vhd:15]
INFO: [Synth 8-638] synthesizing module 'opdr1118' [/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.srcs/sources_1/new/opdr1118.vhd:14]
INFO: [Synth 8-226] default block is never used [/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.srcs/sources_1/new/opdr1118.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'opdr1118' (1#1) [/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.srcs/sources_1/new/opdr1118.vhd:14]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1279.562 ; gain = 104.527 ; free physical = 511 ; free virtual = 6014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1279.562 ; gain = 104.527 ; free physical = 512 ; free virtual = 6015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1287.566 ; gain = 112.531 ; free physical = 512 ; free virtual = 6015
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-802] inferred FSM for state register 'ps_reg' in module 'opdr1118'
INFO: [Synth 8-5544] ROM "Z2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Z1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       a |                              000 |                              000
                       b |                              001 |                              001
                       c |                              010 |                              010
                       d |                              011 |                              011
                       e |                              100 |                              100
                       f |                              101 |                              101
                       g |                              110 |                              110
                       h |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ps_reg' using encoding 'sequential' in module 'opdr1118'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1295.574 ; gain = 120.539 ; free physical = 504 ; free virtual = 6007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module opdr1118 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1405.926 ; gain = 230.891 ; free physical = 355 ; free virtual = 5858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1405.926 ; gain = 230.891 ; free physical = 354 ; free virtual = 5857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 1414.941 ; gain = 239.906 ; free physical = 353 ; free virtual = 5856
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1414.941 ; gain = 239.906 ; free physical = 354 ; free virtual = 5857
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1414.941 ; gain = 239.906 ; free physical = 354 ; free virtual = 5857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1414.941 ; gain = 239.906 ; free physical = 354 ; free virtual = 5857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1414.941 ; gain = 239.906 ; free physical = 354 ; free virtual = 5857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1414.941 ; gain = 239.906 ; free physical = 354 ; free virtual = 5857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1414.941 ; gain = 239.906 ; free physical = 354 ; free virtual = 5857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     2|
|5     |LUT4 |     1|
|6     |FDCE |     3|
|7     |IBUF |     3|
|8     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    14|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1414.941 ; gain = 239.906 ; free physical = 354 ; free virtual = 5857
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1414.941 ; gain = 239.906 ; free physical = 355 ; free virtual = 5858
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1414.949 ; gain = 239.906 ; free physical = 357 ; free virtual = 5860
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 1491.941 ; gain = 330.281 ; free physical = 321 ; free virtual = 5824
INFO: [Common 17-1381] The checkpoint '/home/sil/Documents/School/VHDL/Week13/opdr11/opdr11.runs/synth_1/opdr1118.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file opdr1118_utilization_synth.rpt -pb opdr1118_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1515.953 ; gain = 0.000 ; free physical = 322 ; free virtual = 5825
INFO: [Common 17-206] Exiting Vivado at Fri May 25 13:18:09 2018...
