#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Mar  5 15:24:00 2025
# Process ID: 29272
# Current directory: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7476 E:\Desktop\LLM\competition\FPGA_GC\KV260\matmul\matmul.xpr
# Log file: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/vivado.log
# Journal file: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul\vivado.jou
# Running On: DESKTOP-66QCD9K, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1755.254 ; gain = 534.305
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matmul_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/sc_xtlm_matmul_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1763.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "matmul_tb_behav -key {Behavioral:sim_1:Functional:matmul_tb} -tclbatch {matmul_tb.tcl} -protoinst "protoinst_files/matmul.protoinst" -view {E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/sim_wave/float_calc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
open_wave_config E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/sim_wave/float_calc_tb_behav.wcfg
source matmul_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Matrix Multiplication Result:
x_out_data = 43a00000
DONE = 1
$finish called at time : 585 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'matmul_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1807.277 ; gain = 44.637
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/utils_1/imports/synth_1/matmul.dcp with file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/matmul.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1

launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:0] -->> '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
WARNING: [filemgmt 20-736] The current top specification, "matmul", does not uniquely identify a single design element. Using "matmul" (Library: xil_defaultlib, File: E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v).
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_add/float_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_mult/float_mult.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/int_to_float/int_to_float.xci' is already up-to-date
[Wed Mar  5 15:26:05 2025] Launched synth_1...
Run output will be captured here: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult.dcp' for cell 'u_dequant_mult'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add.dcp' for cell 'u_float_add'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float.dcp' for cell 'u_int2float'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2765.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3174.387 ; gain = 1366.820
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matmul_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/sc_xtlm_matmul_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4277.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "matmul_tb_behav -key {Behavioral:sim_1:Functional:matmul_tb} -tclbatch {matmul_tb.tcl} -protoinst "protoinst_files/matmul.protoinst" -view {E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/sim_wave/float_calc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
open_wave_config E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/sim_wave/float_calc_tb_behav.wcfg
source matmul_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'matmul_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 4277.980 ; gain = 0.000
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/cnt}} 
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/din_req}} 
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/dout_valid}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'matmul_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/sc_xtlm_matmul_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4277.980 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 4277.980 ; gain = 0.000
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/uut/state}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4277.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4277.980 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 4277.980 ; gain = 0.000
current_wave_config {float_calc_tb_behav.wcfg}
float_calc_tb_behav.wcfg
add_wave {{/matmul_tb/din_valid}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4277.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4277.980 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 4277.980 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj matmul_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_add_align_add_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_carry_chain
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_add_carry_chain__parameterized3_5
INFO: [VRFC 10-311] analyzing module float_add_compare
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_compare_eq_im__parameterized0_10
INFO: [VRFC 10-311] analyzing module float_add_compare_gt
INFO: [VRFC 10-311] analyzing module float_add_delay
INFO: [VRFC 10-311] analyzing module float_add_delay_0
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_6
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_8
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized17_9
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized19_1
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_2
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized20_4
INFO: [VRFC 10-311] analyzing module float_add_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_add_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_add_flt_add
INFO: [VRFC 10-311] analyzing module float_add_flt_add_dsp
INFO: [VRFC 10-311] analyzing module float_add_flt_add_exp_sp
INFO: [VRFC 10-311] analyzing module float_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module float_add_lead_zero_encode_shift
INFO: [VRFC 10-311] analyzing module float_add_norm_and_round_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_add_special_detect
INFO: [VRFC 10-311] analyzing module float_add_special_detect_3
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized1_17
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_12
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_13
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized29_7
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized31_16
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_14
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized33_15
INFO: [VRFC 10-311] analyzing module float_add_xbip_pipe_v3_0_7_viv__parameterized37
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_1
INFO: [VRFC 10-311] analyzing module float_mult_dsp
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_xx
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_mult_mult_gen_v12_0_19_viv
INFO: [VRFC 10-311] analyzing module float_mult_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_0
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_float
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized0_0
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module int_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module int_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module int_to_float_floating_point_v7_1_16_viv
INFO: [VRFC 10-311] analyzing module int_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module int_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module int_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module int_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module int_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module int_to_float_xbip_pipe_v3_0_7_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderTree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'matmul_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot matmul_tb_behav xil_defaultlib.matmul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=2...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=4...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=8...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=1...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=3...
Compiling module xil_defaultlib.AdderTree(DATA_WIDTH=16,LENGTH=6...
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY8
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_mult
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.int_to_float
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.float_add
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.matmul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot matmul_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4277.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 4277.980 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/matmul.protoinst
Time resolution is 1 ps
Matrix Multiplication Result:
x_out_data = 43a00000
DONE = 1
$finish called at time : 585 ns : File "E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul_tb.v" Line 110
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 4277.980 ; gain = 0.000
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs pll_synth_1]
set_property needs_refresh false [get_runs fifo_generator_synth_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/utils_1/imports/synth_1/matmul.dcp with file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/matmul.dcp
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:0] -->> '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
WARNING: [filemgmt 20-736] The current top specification, "matmul", does not uniquely identify a single design element. Using "matmul" (Library: xil_defaultlib, File: E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v).
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_add/float_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_mult/float_mult.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/int_to_float/int_to_float.xci' is already up-to-date
[Wed Mar  5 15:37:20 2025] Launched synth_1...
Run output will be captured here: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs pll_synth_1]
set_property needs_refresh false [get_runs fifo_generator_synth_1]
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/utils_1/imports/synth_1/matmul.dcp with file E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/matmul.dcp
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'matmul' found in library 'xil_defaultlib'
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:0] -->> '.xil_defaultlib.AdderTree' [E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v:3]
WARNING: [filemgmt 20-736] The current top specification, "matmul", does not uniquely identify a single design element. Using "matmul" (Library: xil_defaultlib, File: E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v).
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_add/float_add.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/float_mult/float_mult.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.srcs/sources_1/ip/int_to_float/int_to_float.xci' is already up-to-date
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
[Wed Mar  5 15:41:16 2025] Launched synth_1...
Run output will be captured here: E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_mult/float_mult.dcp' for cell 'u_dequant_mult'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/float_add/float_add.dcp' for cell 'u_float_add'
INFO: [Project 1-454] Reading design checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/matmul.gen/sources_1/ip/int_to_float/int_to_float.dcp' for cell 'u_int2float'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 4277.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 879 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4277.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 138 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 132 instances

report_utilization -name utilization_1
close_design
create_peripheral xilinx.com user matmul_q8_float 1.0 -dir E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/../ip_repo
add_peripheral_interface S00_AXI_CTRL -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
add_peripheral_interface S01_AXI_DIN -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
add_peripheral_interface S02_AXI_DOUT -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
set_property  ip_repo_paths  {E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/../ip_repo/matmul_q8_float_1_0 c:/Users/31861/AppData/Roaming/Xilinx/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name edit_matmul_q8_float_v1_0 -directory E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/../ip_repo e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
add_files -norecurse -copy_to e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src {E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_project matmul
current_project edit_matmul_q8_float_v1_0
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name float_add -dir e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src
set_property -dict [list \
  CONFIG.Add_Sub_Value {Add} \
  CONFIG.C_Latency {1} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Maximum_Latency {false} \
] [get_ips float_add]
generate_target {instantiation_template} [get_files e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_add/float_add.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_add'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
current_project matmul
ERROR: [Common 17-180] Spawn failed: No error
current_project edit_matmul_q8_float_v1_0
generate_target all [get_files  e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_add/float_add.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_add'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_add'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_add'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_add'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_add'...
catch { config_ip_cache -export [get_ips -all float_add] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: float_add
export_ip_user_files -of_objects [get_files e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_add/float_add.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_add/float_add.xci]
launch_runs float_add_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: float_add
[Wed Mar  5 15:51:35 2025] Launched float_add_synth_1...
Run output will be captured here: e:/desktop/llm/competition/fpga_gc/kv260/ip_repo/edit_matmul_q8_float_v1_0.runs/float_add_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'float_add'... please wait for 'float_add_synth_1' run to finish...
wait_on_run float_add_synth_1
[Wed Mar  5 15:51:35 2025] Waiting for float_add_synth_1 to finish...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
[Wed Mar  5 15:51:40 2025] Waiting for float_add_synth_1 to finish...
[Wed Mar  5 15:51:45 2025] Waiting for float_add_synth_1 to finish...
[Wed Mar  5 15:51:50 2025] Waiting for float_add_synth_1 to finish...
[Wed Mar  5 15:52:00 2025] Waiting for float_add_synth_1 to finish...
[Wed Mar  5 15:52:10 2025] Waiting for float_add_synth_1 to finish...
[Wed Mar  5 15:52:20 2025] Waiting for float_add_synth_1 to finish...
[Wed Mar  5 15:52:30 2025] Waiting for float_add_synth_1 to finish...

*** Running vivado
    with args -log float_add.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source float_add.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source float_add.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/desktop/llm/competition/fpga_gc/kv260/ip_repo/edit_matmul_q8_float_v1_0.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: float_add
Command: synth_design -top float_add -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23880
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1978.180 ; gain = 387.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_add' [e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_add/synth/float_add.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [E:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [E:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'float_add' (0#1) [e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_add/synth/float_add.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[1] in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADD_MANT_MSBS[0] in module flt_add_exp_sp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2167.918 ; gain = 576.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2167.918 ; gain = 576.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2167.918 ; gain = 576.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2167.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_add/float_add_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_add/float_add_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/edit_matmul_q8_float_v1_0.runs/float_add_synth_1/dont_touch.xdc]
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/edit_matmul_q8_float_v1_0.runs/float_add_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2217.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 3 instances


Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2217.426 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2217.426 ; gain = 626.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2217.426 ; gain = 626.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/edit_matmul_q8_float_v1_0.runs/float_add_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2217.426 ; gain = 626.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2217.426 ; gain = 626.410
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_16_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_16_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2217.426 ; gain = 626.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2652.418 ; gain = 1061.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2652.941 ; gain = 1061.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2672.055 ; gain = 1081.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2680.195 ; gain = 1089.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2680.195 ; gain = 1089.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2680.195 ; gain = 1089.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2680.195 ; gain = 1089.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2680.195 ; gain = 1089.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2680.195 ; gain = 1089.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic     | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0 | C+A*B       | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |LUT1    |     5|
|3     |LUT2    |    46|
|4     |LUT3    |    65|
|5     |LUT4    |    45|
|6     |LUT5    |    71|
|7     |LUT6    |    50|
|8     |MUXCY   |    58|
|9     |XORCY   |    17|
|10    |FDE     |     3|
|11    |FDRE    |    80|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2680.195 ; gain = 1089.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 2680.195 ; gain = 1039.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2680.195 ; gain = 1089.180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2680.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (CARRY4) => CARRY8: 10 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 3 instances


Synth Design complete | Checksum: ce1aa2bf
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2723.758 ; gain = 2107.113
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2723.758 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/edit_matmul_q8_float_v1_0.runs/float_add_synth_1/float_add.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP float_add, cache-ID = 847465f2713ba4b1
INFO: [Coretcl 2-1174] Renamed 50 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2723.758 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/edit_matmul_q8_float_v1_0.runs/float_add_synth_1/float_add.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file float_add_utilization_synth.rpt -pb float_add_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  5 15:52:40 2025...
[Wed Mar  5 15:52:45 2025] float_add_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:01:10 . Memory (MB): peak = 4704.879 ; gain = 0.000
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name int_to_float -dir e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src
set_property -dict [list \
  CONFIG.A_Precision_Type {Int32} \
  CONFIG.C_A_Exponent_Width {32} \
  CONFIG.C_A_Fraction_Width {0} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Latency {1} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {8} \
  CONFIG.C_Result_Fraction_Width {24} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Maximum_Latency {false} \
  CONFIG.Operation_Type {Fixed_to_float} \
  CONFIG.Result_Precision_Type {Single} \
] [get_ips int_to_float]
generate_target {instantiation_template} [get_files e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/int_to_float/int_to_float.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'int_to_float'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
generate_target all [get_files  e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/int_to_float/int_to_float.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'int_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'int_to_float'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'int_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'int_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'int_to_float'...
catch { config_ip_cache -export [get_ips -all int_to_float] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: int_to_float
export_ip_user_files -of_objects [get_files e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/int_to_float/int_to_float.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/int_to_float/int_to_float.xci]
launch_runs int_to_float_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: int_to_float
[Wed Mar  5 15:53:53 2025] Launched int_to_float_synth_1...
Run output will be captured here: e:/desktop/llm/competition/fpga_gc/kv260/ip_repo/edit_matmul_q8_float_v1_0.runs/int_to_float_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'int_to_float'... please wait for 'int_to_float_synth_1' run to finish...
wait_on_run int_to_float_synth_1
[Wed Mar  5 15:53:53 2025] Waiting for int_to_float_synth_1 to finish...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
[Wed Mar  5 15:53:58 2025] Waiting for int_to_float_synth_1 to finish...
[Wed Mar  5 15:54:03 2025] Waiting for int_to_float_synth_1 to finish...
[Wed Mar  5 15:54:08 2025] Waiting for int_to_float_synth_1 to finish...
[Wed Mar  5 15:54:18 2025] Waiting for int_to_float_synth_1 to finish...
[Wed Mar  5 15:54:28 2025] Waiting for int_to_float_synth_1 to finish...
[Wed Mar  5 15:54:38 2025] Waiting for int_to_float_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Wed Mar  5 15:54:48 2025] Waiting for int_to_float_synth_1 to finish...
[Wed Mar  5 15:54:48 2025] Interrupt received

*** Running vivado
    with args -log int_to_float.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source int_to_float.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source int_to_float.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 567.902 ; gain = 183.559
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/desktop/llm/competition/fpga_gc/kv260/ip_repo/edit_matmul_q8_float_v1_0.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: int_to_float
Command: synth_design -top int_to_float -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34588
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1975.812 ; gain = 386.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'int_to_float' [e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/int_to_float/synth/int_to_float.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [E:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [E:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'int_to_float' (0#1) [e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/int_to_float/synth/int_to_float.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module fix_to_flt_conv_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[7] in module shift_msb_first is either unconnected or has no load
WARNING: [Synth 8-7129] Port DISTANCE[6] in module shift_msb_first is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2158.055 ; gain = 568.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2158.055 ; gain = 568.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2158.055 ; gain = 568.461
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2158.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/int_to_float/int_to_float_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/int_to_float/int_to_float_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/edit_matmul_q8_float_v1_0.runs/int_to_float_synth_1/dont_touch.xdc]
Finished Parsing XDC File [e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/edit_matmul_q8_float_v1_0.runs/int_to_float_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2260.500 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2260.500 ; gain = 670.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2260.500 ; gain = 670.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/edit_matmul_q8_float_v1_0.runs/int_to_float_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2260.500 ; gain = 670.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2260.500 ; gain = 670.906
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized10) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized10) to 'inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2260.500 ; gain = 670.906
---------------------------------------------------------------------------------
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 4704.879 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_runs' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name float_mult -dir e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src
set_property -dict [list \
  CONFIG.A_Precision_Type {Single} \
  CONFIG.C_A_Exponent_Width {8} \
  CONFIG.C_A_Fraction_Width {24} \
  CONFIG.C_Latency {1} \
  CONFIG.C_Mult_Usage {Full_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {8} \
  CONFIG.C_Result_Fraction_Width {24} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Maximum_Latency {false} \
  CONFIG.Operation_Type {Multiply} \
  CONFIG.Result_Precision_Type {Single} \
] [get_ips float_mult]
generate_target {instantiation_template} [get_files e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_mult/float_mult.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_mult'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
current_project matmul
ERROR: [Common 17-180] Spawn failed: No error
current_project edit_matmul_q8_float_v1_0
generate_target all [get_files  e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_mult/float_mult.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_mult'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_mult'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_mult'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_mult'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_mult'...
catch { config_ip_cache -export [get_ips -all float_mult] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: float_mult
export_ip_user_files -of_objects [get_files e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_mult/float_mult.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_mult/float_mult.xci]
launch_runs float_mult_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: float_mult
[Wed Mar  5 15:55:26 2025] Launched float_mult_synth_1...
Run output will be captured here: e:/desktop/llm/competition/fpga_gc/kv260/ip_repo/edit_matmul_q8_float_v1_0.runs/float_mult_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'float_mult'... please wait for 'float_mult_synth_1' run to finish...
wait_on_run float_mult_synth_1
[Wed Mar  5 15:55:27 2025] Waiting for float_mult_synth_1 to finish...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
[Wed Mar  5 15:55:32 2025] Waiting for float_mult_synth_1 to finish...
[Wed Mar  5 15:55:37 2025] Waiting for float_mult_synth_1 to finish...
[Wed Mar  5 15:55:42 2025] Waiting for float_mult_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Wed Mar  5 15:55:52 2025] Waiting for float_mult_synth_1 to finish...
[Wed Mar  5 15:55:52 2025] Interrupt received

*** Running vivado
    with args -log float_mult.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source float_mult.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source float_mult.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/desktop/llm/competition/fpga_gc/kv260/ip_repo/edit_matmul_q8_float_v1_0.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: float_mult
Command: synth_design -top float_mult -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16108
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4704.879 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_runs' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
ipx::remove_bus_interface S00_AXI_CTRL [ipx::current_core]
close_project
create_peripheral xilinx.com user matmul_q8_float 1.0 -dir E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/../ip_repo
add_peripheral_interface S00_AXI_DIN -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
add_peripheral_interface S01_AXI_DOUT -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
set_property  ip_repo_paths  {E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/../ip_repo/matmul_q8_float_1_0 E:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0 c:/Users/31861/AppData/Roaming/Xilinx/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name edit_matmul_q8_float_v1_0 -directory E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/../ip_repo e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_project
create_peripheral xilinx.com user matmul_q8_float 1.0 -dir E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/../ip_repo
add_peripheral_interface S00_AXI_DIN -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
add_peripheral_interface S01_AXI_DOUT -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:matmul_q8_float:1.0]
set_property  ip_repo_paths  {E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/../ip_repo/matmul_q8_float_1_0 E:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0 E:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0 c:/Users/31861/AppData/Roaming/Xilinx/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name edit_matmul_q8_float_v1_0 -directory E:/Desktop/LLM/competition/FPGA_GC/KV260/matmul/../ip_repo e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/31861/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
add_files -norecurse -copy_to e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src {E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/matmul.v E:/Desktop/LLM/competition/FPGA_GC/AICAS/FPGA_acc/pl_design/AdderTree.v}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name float_add -dir e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src
set_property -dict [list \
  CONFIG.Add_Sub_Value {Add} \
  CONFIG.C_Latency {1} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Maximum_Latency {false} \
] [get_ips float_add]
generate_target {instantiation_template} [get_files e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_add/float_add.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_add'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
current_project matmul
ERROR: [Common 17-180] Spawn failed: No error
current_project edit_matmul_q8_float_v1_0
generate_target all [get_files  e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_add/float_add.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_add'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_add'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_add'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_add'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_add'...
catch { config_ip_cache -export [get_ips -all float_add] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: float_add
export_ip_user_files -of_objects [get_files e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_add/float_add.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_add/float_add.xci]
launch_runs float_add_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: float_add
[Wed Mar  5 16:08:56 2025] Launched float_add_synth_1...
Run output will be captured here: e:/desktop/llm/competition/fpga_gc/kv260/ip_repo/edit_matmul_q8_float_v1_0.runs/float_add_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'float_add'... please wait for 'float_add_synth_1' run to finish...
wait_on_run float_add_synth_1
[Wed Mar  5 16:08:57 2025] Waiting for float_add_synth_1 to finish...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
[Wed Mar  5 16:09:02 2025] Waiting for float_add_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Wed Mar  5 16:09:07 2025] Waiting for float_add_synth_1 to finish...
[Wed Mar  5 16:09:07 2025] Interrupt received

*** Running vivado
    with args -log float_add.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source float_add.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source float_add.tcl -notrace
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 4704.879 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_runs' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name int_to_float -dir e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src
set_property -dict [list \
  CONFIG.A_Precision_Type {Int32} \
  CONFIG.C_A_Exponent_Width {32} \
  CONFIG.C_A_Fraction_Width {0} \
  CONFIG.C_Accum_Input_Msb {32} \
  CONFIG.C_Accum_Lsb {-31} \
  CONFIG.C_Accum_Msb {32} \
  CONFIG.C_Latency {1} \
  CONFIG.C_Mult_Usage {No_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {8} \
  CONFIG.C_Result_Fraction_Width {24} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Maximum_Latency {false} \
  CONFIG.Operation_Type {Fixed_to_float} \
  CONFIG.Result_Precision_Type {Single} \
] [get_ips int_to_float]
generate_target {instantiation_template} [get_files e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/int_to_float/int_to_float.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'int_to_float'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
current_project matmul
ERROR: [Common 17-180] Spawn failed: No error
current_project edit_matmul_q8_float_v1_0
generate_target all [get_files  e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/int_to_float/int_to_float.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'int_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'int_to_float'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'int_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'int_to_float'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'int_to_float'...
catch { config_ip_cache -export [get_ips -all int_to_float] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: int_to_float
export_ip_user_files -of_objects [get_files e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/int_to_float/int_to_float.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/int_to_float/int_to_float.xci]
launch_runs int_to_float_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: int_to_float
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
[Wed Mar  5 16:09:39 2025] Launched int_to_float_synth_1...
Run output will be captured here: e:/desktop/llm/competition/fpga_gc/kv260/ip_repo/edit_matmul_q8_float_v1_0.runs/int_to_float_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'int_to_float'... please wait for 'int_to_float_synth_1' run to finish...
wait_on_run int_to_float_synth_1
[Wed Mar  5 16:09:39 2025] Waiting for int_to_float_synth_1 to finish...
ERROR: [Common 17-180] Spawn failed: No error
[Wed Mar  5 16:09:44 2025] Waiting for int_to_float_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Wed Mar  5 16:09:49 2025] Waiting for int_to_float_synth_1 to finish...
[Wed Mar  5 16:09:49 2025] Interrupt received

*** Running vivado
    with args -log int_to_float.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source int_to_float.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source int_to_float.tcl -notrace
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4704.879 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_runs' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'get_modelparamspec' failed due to earlier errors.
ERROR: [IP_Flow 19-499] Update failed for model parameter 'C_A_TUSER_WIDTH' - ERROR: [Common 17-39] 'get_modelparamspec' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name float_mult -dir e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src
set_property -dict [list \
  CONFIG.A_Precision_Type {Single} \
  CONFIG.C_A_Exponent_Width {8} \
  CONFIG.C_A_Fraction_Width {24} \
  CONFIG.C_Latency {1} \
  CONFIG.C_Mult_Usage {Full_Usage} \
  CONFIG.C_Rate {1} \
  CONFIG.C_Result_Exponent_Width {8} \
  CONFIG.C_Result_Fraction_Width {24} \
  CONFIG.Flow_Control {NonBlocking} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Has_RESULT_TREADY {false} \
  CONFIG.Maximum_Latency {false} \
  CONFIG.Operation_Type {Multiply} \
  CONFIG.Result_Precision_Type {Single} \
] [get_ips float_mult]
generate_target {instantiation_template} [get_files e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_mult/float_mult.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_mult'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
current_project matmul
ERROR: [Common 17-180] Spawn failed: No error
current_project edit_matmul_q8_float_v1_0
generate_target all [get_files  e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_mult/float_mult.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_mult'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_mult'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_mult'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_mult'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_mult'...
catch { config_ip_cache -export [get_ips -all float_mult] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: float_mult
export_ip_user_files -of_objects [get_files e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_mult/float_mult.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Desktop/LLM/competition/FPGA_GC/KV260/ip_repo/matmul_q8_float_1_0/src/float_mult/float_mult.xci]
launch_runs float_mult_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: float_mult
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
[Wed Mar  5 16:10:18 2025] Launched float_mult_synth_1...
Run output will be captured here: e:/desktop/llm/competition/fpga_gc/kv260/ip_repo/edit_matmul_q8_float_v1_0.runs/float_mult_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'float_mult'... please wait for 'float_mult_synth_1' run to finish...
wait_on_run float_mult_synth_1
[Wed Mar  5 16:10:18 2025] Waiting for float_mult_synth_1 to finish...
ERROR: [Common 17-180] Spawn failed: No error
[Wed Mar  5 16:10:23 2025] Waiting for float_mult_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Wed Mar  5 16:10:28 2025] Waiting for float_mult_synth_1 to finish...
[Wed Mar  5 16:10:28 2025] Interrupt received

*** Running vivado
    with args -log float_mult.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source float_mult.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source float_mult.tcl -notrace
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 4704.879 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_runs' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S00_AXI_DIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S00_AXI_DIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S00_AXI_DIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S00_AXI_DIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S00_AXI_DIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
current_project matmul
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S00_AXI_DIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S01_AXI_DOUT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S00_AXI_DIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S01_AXI_DOUT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S00_AXI_DIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S01_AXI_DOUT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S00_AXI_DIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S01_AXI_DOUT.v:]
current_project edit_matmul_q8_float_v1_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S00_AXI_DIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S01_AXI_DOUT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S00_AXI_DIN.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [e:\Desktop\LLM\competition\FPGA_GC\KV260\ip_repo\matmul_q8_float_1_0\hdl\matmul_q8_float_v1_0_S01_AXI_DOUT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Desktop\LLM\competition\FPGA_GC\AICAS\FPGA_acc\pl_design\matmul_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_project matmul
close_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] float_add has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som:part0:1.4'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] float_add has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:kv260_som:part0:1.4'
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_DIN_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_DIN_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_DIN_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_DIN_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_DIN_BUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S01_AXI_DOUT_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S01_AXI_DOUT_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S01_AXI_DOUT_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S01_AXI_DOUT_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S01_AXI_DOUT_BUSER_WIDTH' has its value changed from '1' to '0'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI_DIN': References existing memory map 'S00_AXI_DIN'.
INFO: [IP_Flow 19-3166] Bus Interface 'S01_AXI_DOUT': References existing memory map 'S01_AXI_DOUT'.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 16:42:42 2025...
