

================================================================
== Vivado HLS Report for 'rx_process_exh_512_s'
================================================================
* Date:           Mon Mar  1 13:03:30 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.072|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.07>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_1_load = load i2* @state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:151]   --->   Operation 3 'load' 'state_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%opCode_load = load i5* @opCode, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162]   --->   Operation 4 'load' 'opCode_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%metaWritten_1_load = load i1* @metaWritten_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:191]   --->   Operation 5 'load' 'metaWritten_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.72ns)   --->   "switch i2 %state_1_load, label %"rx_process_exh<512>.exit" [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %5
    i2 -1, label %11
  ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:151]   --->   Operation 6 'switch' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:286]   --->   Operation 7 'nbreadreq' 'tmp_20' <Predicate = (state_1_load == 3)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%empty_209 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:288]   --->   Operation 8 'read' 'empty_209' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i1 } %empty_209, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:288]   --->   Operation 9 'extractvalue' 'tmp_data_V' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty_209, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:288]   --->   Operation 10 'extractvalue' 'tmp_keep_V' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty_209, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:288]   --->   Operation 11 'extractvalue' 'tmp_last_V' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %metaWritten_1_load, label %._crit_edge18.i, label %13" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:293]   --->   Operation 12 'br' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "store i1 true, i1* @metaWritten_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:297]   --->   Operation 13 'store' <Predicate = (state_1_load == 3 & tmp_20 & !metaWritten_1_load)> <Delay = 0.65>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "store i2 0, i2* @state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:301]   --->   Operation 14 'store' <Predicate = (state_1_load == 3 & tmp_20 & tmp_last_V)> <Delay = 0.65>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:207]   --->   Operation 15 'nbreadreq' 'tmp_19' <Predicate = (state_1_load == 2)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%empty_205 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:209]   --->   Operation 16 'read' 'empty_205' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_data_V_16 = extractvalue { i512, i64, i1 } %empty_205, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:209]   --->   Operation 17 'extractvalue' 'tmp_data_V_16' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_keep_V_16 = extractvalue { i512, i64, i1 } %empty_205, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:209]   --->   Operation 18 'extractvalue' 'tmp_keep_V_16' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_last_V_18 = extractvalue { i512, i64, i1 } %empty_205, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:209]   --->   Operation 19 'extractvalue' 'tmp_last_V_18' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rdmaHeader_ready_loa = load i1* @rdmaHeader_ready, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 20 'load' 'rdmaHeader_ready_loa' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_load = load i16* @rdmaHeader_idx, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 21 'load' 'rdmaHeader_idx_load' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_9 = load i128* @rdmaHeader_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 22 'load' 'p_Val2_9' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_V_2 = trunc i512 %tmp_data_V_16 to i128" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 23 'trunc' 'tmp_V_2' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_24 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %rdmaHeader_idx_load, i2 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 24 'bitconcatenate' 'tmp_24' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln414_1 = zext i18 %tmp_24 to i25" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 25 'zext' 'zext_ln414_1' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.08ns)   --->   "%icmp_ln414_1 = icmp ne i25 %zext_ln414_1, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 26 'icmp' 'icmp_ln414_1' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%trunc_ln414_1 = trunc i512 %tmp_data_V_16 to i1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 27 'trunc' 'trunc_ln414_1' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%st1 = call i128 @_ssdm_op_BitConcatenate.i128.i1.i127(i1 %trunc_ln414_1, i127 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 28 'bitconcatenate' 'st1' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%select_ln414_7 = select i1 %icmp_ln414_1, i128 %st1, i128 %tmp_V_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 29 'select' 'select_ln414_7' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%tmp_25 = call i128 @llvm.part.select.i128(i128 %select_ln414_7, i32 127, i32 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 30 'partselect' 'tmp_25' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%select_ln414_8 = select i1 %icmp_ln414_1, i128 %tmp_25, i128 %tmp_V_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 31 'select' 'select_ln414_8' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%select_ln414_9 = select i1 %icmp_ln414_1, i128 -170141183460469231731687303715884105728, i128 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 32 'select' 'select_ln414_9' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_5)   --->   "%select_ln414_10 = select i1 %icmp_ln414_1, i128 1, i128 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 33 'select' 'select_ln414_10' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.51ns) (out node of the LUT)   --->   "%and_ln414_5 = and i128 %select_ln414_9, %select_ln414_10" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 34 'and' 'and_ln414_5' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%xor_ln414_1 = xor i128 %and_ln414_5, -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 35 'xor' 'xor_ln414_1' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%and_ln414_6 = and i128 %p_Val2_9, %xor_ln414_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 36 'and' 'and_ln414_6' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.51ns) (out node of the LUT)   --->   "%and_ln414_7 = and i128 %select_ln414_8, %and_ln414_5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 37 'and' 'and_ln414_7' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_10)   --->   "%p_Result_10 = or i128 %and_ln414_6, %and_ln414_7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 38 'or' 'p_Result_10' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln69_1 = add i16 1, %rdmaHeader_idx_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:69->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 39 'add' 'add_ln69_1' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.35ns)   --->   "%select_ln210 = select i1 %rdmaHeader_ready_loa, i16 %rdmaHeader_idx_load, i16 %add_ln69_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 40 'select' 'select_ln210' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.51ns) (out node of the LUT)   --->   "%p_Val2_10 = select i1 %rdmaHeader_ready_loa, i128 %p_Val2_9, i128 %p_Result_10" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 41 'select' 'p_Val2_10' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "store i128 %p_Val2_10, i128* @rdmaHeader_header_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 42 'store' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %metaWritten_1_load, label %._crit_edge12.i, label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:219]   --->   Operation 43 'br' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.75ns)   --->   "%empty_206 = icmp eq i5 %opCode_load, -3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162]   --->   Operation 44 'icmp' 'empty_206' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.75ns)   --->   "%empty_207 = icmp eq i5 %opCode_load, 12" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162]   --->   Operation 45 'icmp' 'empty_207' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.28ns)   --->   "%empty_208 = or i1 %empty_207, %empty_206" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162]   --->   Operation 46 'or' 'empty_208' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %empty_208, label %._crit_edge14.i, label %7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162]   --->   Operation 47 'br' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.65ns)   --->   "store i1 true, i1* @metaWritten_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:235]   --->   Operation 48 'store' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.65>
ST_1 : Operation 49 [1/1] (0.78ns)   --->   "%tmp_i205_i = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i1 false, i5 %opCode_load) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:162]   --->   Operation 49 'mux' 'tmp_i205_i' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_i205_i, label %9, label %._crit_edge11.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:237]   --->   Operation 50 'br' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.65ns)   --->   "br i1 %tmp_last_V_18, label %10, label %mergeST191.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:242]   --->   Operation 51 'br' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.65>
ST_1 : Operation 52 [1/1] (0.65ns)   --->   "store i2 0, i2* @state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:245]   --->   Operation 52 'store' <Predicate = (state_1_load == 2 & tmp_19 & tmp_last_V_18)> <Delay = 0.65>
ST_1 : Operation 53 [1/1] (0.65ns)   --->   "br label %mergeST191.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:246]   --->   Operation 53 'br' <Predicate = (state_1_load == 2 & tmp_19 & tmp_last_V_18)> <Delay = 0.65>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%rdmaHeader_ready_1_n = phi i1 [ false, %10 ], [ true, %._crit_edge11.i ]"   --->   Operation 54 'phi' 'rdmaHeader_ready_1_n' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_new_0 = phi i16 [ 0, %10 ], [ %select_ln210, %._crit_edge11.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 55 'phi' 'rdmaHeader_idx_new_0' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i16 %rdmaHeader_idx_new_0, i16* @rdmaHeader_idx, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 56 'store' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i1 %rdmaHeader_ready_1_n, i1* @rdmaHeader_ready, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:210]   --->   Operation 57 'store' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:180]   --->   Operation 58 'nbreadreq' 'tmp_18' <Predicate = (state_1_load == 1)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 59 [1/1] (1.83ns)   --->   "%empty_204 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_shift2exhFifo_V_d, i64* @rx_shift2exhFifo_V_k, i1* @rx_shift2exhFifo_V_l) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:182]   --->   Operation 59 'read' 'empty_204' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_data_V_15 = extractvalue { i512, i64, i1 } %empty_204, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:182]   --->   Operation 60 'extractvalue' 'tmp_data_V_15' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_keep_V_15 = extractvalue { i512, i64, i1 } %empty_204, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:182]   --->   Operation 61 'extractvalue' 'tmp_keep_V_15' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_last_V_17 = extractvalue { i512, i64, i1 } %empty_204, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:182]   --->   Operation 62 'extractvalue' 'tmp_last_V_17' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ackHeader_ready_load = load i1* @ackHeader_ready, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 63 'load' 'ackHeader_ready_load' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ackHeader_idx_load = load i16* @ackHeader_idx, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 64 'load' 'ackHeader_idx_load' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Val2_s = load i32* @ackHeader_header_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 65 'load' 'p_Val2_s' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_V = trunc i512 %tmp_data_V_15 to i32" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 66 'trunc' 'tmp_V' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_22 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %ackHeader_idx_load, i4 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 67 'bitconcatenate' 'tmp_22' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i20 %tmp_22 to i27" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 68 'zext' 'zext_ln414' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.07ns)   --->   "%icmp_ln414 = icmp ne i27 %zext_ln414, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 69 'icmp' 'icmp_ln414' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%trunc_ln414 = trunc i512 %tmp_data_V_15 to i1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 70 'trunc' 'trunc_ln414' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%st = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %trunc_ln414, i31 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 71 'bitconcatenate' 'st' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%select_ln414 = select i1 %icmp_ln414, i32 %st, i32 %tmp_V" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 72 'select' 'select_ln414' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%tmp_23 = call i32 @llvm.part.select.i32(i32 %select_ln414, i32 31, i32 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 73 'partselect' 'tmp_23' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_4)   --->   "%select_ln414_4 = select i1 %icmp_ln414, i32 %tmp_23, i32 %tmp_V" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 74 'select' 'select_ln414_4' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_5 = select i1 %icmp_ln414, i32 -2147483648, i32 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 75 'select' 'select_ln414_5' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_6 = select i1 %icmp_ln414, i32 1, i32 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 76 'select' 'select_ln414_6' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.44ns) (out node of the LUT)   --->   "%and_ln414 = and i32 %select_ln414_5, %select_ln414_6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 77 'and' 'and_ln414' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%xor_ln414 = xor i32 %and_ln414, -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 78 'xor' 'xor_ln414' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%and_ln414_3 = and i32 %p_Val2_s, %xor_ln414" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 79 'and' 'and_ln414_3' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.44ns) (out node of the LUT)   --->   "%and_ln414_4 = and i32 %select_ln414_4, %and_ln414" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 80 'and' 'and_ln414_4' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%p_Result_s = or i32 %and_ln414_3, %and_ln414_4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:66->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 81 'or' 'p_Result_s' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.85ns)   --->   "%add_ln69 = add i16 1, %ackHeader_idx_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:69->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 82 'add' 'add_ln69' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.35ns)   --->   "%select_ln183 = select i1 %ackHeader_ready_load, i16 %ackHeader_idx_load, i16 %add_ln69" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 83 'select' 'select_ln183' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %ackHeader_ready_load, i32 %p_Val2_s, i32 %p_Result_s" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 84 'select' 'p_Val2_11' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %p_Val2_11, i32* @ackHeader_header_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 85 'store' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.75ns)   --->   "%icmp_ln187 = icmp eq i5 %opCode_load, -15" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:187]   --->   Operation 86 'icmp' 'icmp_ln187' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %._crit_edge7.i, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:187]   --->   Operation 87 'br' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %metaWritten_1_load, label %._crit_edge6.i, label %3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:191]   --->   Operation 88 'br' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.65ns)   --->   "store i1 true, i1* @metaWritten_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:195]   --->   Operation 89 'store' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.65>
ST_1 : Operation 90 [1/1] (0.65ns)   --->   "br i1 %tmp_last_V_17, label %4, label %mergeST188.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:198]   --->   Operation 90 'br' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.65>
ST_1 : Operation 91 [1/1] (0.65ns)   --->   "store i2 0, i2* @state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:201]   --->   Operation 91 'store' <Predicate = (state_1_load == 1 & tmp_18 & tmp_last_V_17)> <Delay = 0.65>
ST_1 : Operation 92 [1/1] (0.65ns)   --->   "br label %mergeST188.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:202]   --->   Operation 92 'br' <Predicate = (state_1_load == 1 & tmp_18 & tmp_last_V_17)> <Delay = 0.65>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%ackHeader_ready_1_ne = phi i1 [ false, %4 ], [ true, %._crit_edge6.i ]"   --->   Operation 93 'phi' 'ackHeader_ready_1_ne' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%ackHeader_idx_new_0_s = phi i16 [ 0, %4 ], [ %select_ln183, %._crit_edge6.i ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 94 'phi' 'ackHeader_idx_new_0_s' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "store i16 %ackHeader_idx_new_0_s, i16* @ackHeader_idx, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 95 'store' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "store i1 %ackHeader_ready_1_ne, i1* @ackHeader_ready, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:183]   --->   Operation 96 'store' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i5P(i5* @rx_ibh2exh_MetaFifo_s_10, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:154]   --->   Operation 97 'nbreadreq' 'tmp' <Predicate = (state_1_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:154]   --->   Operation 98 'br' <Predicate = (state_1_load == 0)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.83ns)   --->   "%tmp_21 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* @rx_ibh2exh_MetaFifo_s_10) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 99 'read' 'tmp_21' <Predicate = (state_1_load == 0 & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "store i5 %tmp_21, i5* @opCode, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 100 'store' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.65ns)   --->   "store i1 false, i1* @metaWritten_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:157]   --->   Operation 101 'store' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.65>
ST_1 : Operation 102 [1/1] (0.78ns)   --->   "%tmp_i_i = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i5 %tmp_21) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 102 'mux' 'tmp_i_i' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node storemerge92_i)   --->   "%tmp_i193_i = call i1 @_ssdm_op_Mux.ap_auto.32i1.i5(i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i1 false, i1 true, i1 false, i1 true, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 false, i1 true, i1 true, i1 false, i1 false, i1 false, i1 true, i1 false, i1 false, i5 %tmp_21) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 103 'mux' 'tmp_i193_i' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node storemerge92_i)   --->   "%select_ln162 = select i1 %tmp_i_i, i2 1, i2 -2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 104 'select' 'select_ln162' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node storemerge92_i)   --->   "%empty = or i1 %tmp_i_i, %tmp_i193_i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 105 'or' 'empty' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.78ns) (out node of the LUT)   --->   "%storemerge92_i = select i1 %empty, i2 %select_ln162, i2 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156]   --->   Operation 106 'select' 'storemerge92_i' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.65ns)   --->   "store i2 %storemerge92_i, i2* @state_1, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:160]   --->   Operation 107 'store' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_exh2dropFifo_V_da, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_exh2dropFifo_V_ke, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2dropFifo_V_la, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i241* @rx_exh2drop_MetaFifo_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i23* @rx_exhMetaFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* @rx_ibh2exh_MetaFifo_s_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @rx_shift2exhFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_shift2exhFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_shift2exhFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:128]   --->   Operation 117 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %12, label %._crit_edge17.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:286]   --->   Operation 118 'br' <Predicate = (state_1_load == 3)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_exh2dropFifo_V_da, i64* @rx_exh2dropFifo_V_ke, i1* @rx_exh2dropFifo_V_la, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %tmp_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:292]   --->   Operation 119 'write' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 120 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i23P(i23* @rx_exhMetaFifo_V, i23 2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:295]   --->   Operation 120 'write' <Predicate = (state_1_load == 3 & tmp_20 & !metaWritten_1_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 121 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i241P(i241* @rx_exh2drop_MetaFifo_1, i241 0) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:296]   --->   Operation 121 'write' <Predicate = (state_1_load == 3 & tmp_20 & !metaWritten_1_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br label %._crit_edge18.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:298]   --->   Operation 122 'br' <Predicate = (state_1_load == 3 & tmp_20 & !metaWritten_1_load)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %14, label %._crit_edge19.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:299]   --->   Operation 123 'br' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "br label %._crit_edge19.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:302]   --->   Operation 124 'br' <Predicate = (state_1_load == 3 & tmp_20 & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge17.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:303]   --->   Operation 125 'br' <Predicate = (state_1_load == 3 & tmp_20)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "br label %"rx_process_exh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:304]   --->   Operation 126 'br' <Predicate = (state_1_load == 3)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %_ifconv2, label %._crit_edge10.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:207]   --->   Operation 127 'br' <Predicate = (state_1_load == 2)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i23P(i23* @rx_exhMetaFifo_V, i23 2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:232]   --->   Operation 128 'write' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & !empty_208)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 129 'br' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & !empty_208)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_124_i_i_i = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %p_Val2_10, i32 120, i32 127) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:470->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 130 'partselect' 'p_Result_124_i_i_i' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_124_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %p_Val2_10, i32 112, i32 119) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:470->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 131 'partselect' 'p_Result_124_1_i_i' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_124_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %p_Val2_10, i32 104, i32 111) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:470->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 132 'partselect' 'p_Result_124_2_i_i' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_124_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %p_Val2_10, i32 96, i32 103) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:470->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 133 'partselect' 'p_Result_124_3_i_i' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%agg_result_V_0_3_i_i = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Result_124_3_i_i, i8 %p_Result_124_2_i_i, i8 %p_Result_124_1_i_i, i8 %p_Result_124_i_i_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:470->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 134 'bitconcatenate' 'agg_result_V_0_3_i_i' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (1.01ns)   --->   "%ret_V = add i32 %agg_result_V_0_3_i_i, 1023" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 135 'add' 'ret_V' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_numPkg_V = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %ret_V, i32 10, i32 31)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 136 'partselect' 'tmp_numPkg_V' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_2151 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 %tmp_numPkg_V, i1 false) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 137 'bitconcatenate' 'tmp_2151' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i23P(i23* @rx_exhMetaFifo_V, i23 %tmp_2151) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228]   --->   Operation 138 'write' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "br label %8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:229]   --->   Operation 139 'br' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19 & empty_208)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_15_i = call i145 @_ssdm_op_BitConcatenate.i145.i128.i17(i128 %p_Val2_10, i17 0) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:234]   --->   Operation 140 'bitconcatenate' 'tmp_15_i' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_4135 = zext i145 %tmp_15_i to i241" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:234]   --->   Operation 141 'zext' 'tmp_4135' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i241P(i241* @rx_exh2drop_MetaFifo_1, i241 %tmp_4135) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:234]   --->   Operation 142 'write' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "br label %._crit_edge12.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:236]   --->   Operation 143 'br' <Predicate = (state_1_load == 2 & !metaWritten_1_load & tmp_19)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_exh2dropFifo_V_da, i64* @rx_exh2dropFifo_V_ke, i1* @rx_exh2dropFifo_V_la, i512 %tmp_data_V_16, i64 %tmp_keep_V_16, i1 %tmp_last_V_18) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:239]   --->   Operation 144 'write' <Predicate = (state_1_load == 2 & tmp_19 & tmp_i205_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "br label %._crit_edge11.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:240]   --->   Operation 145 'br' <Predicate = (state_1_load == 2 & tmp_19 & tmp_i205_i)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "br label %._crit_edge10.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:247]   --->   Operation 146 'br' <Predicate = (state_1_load == 2 & tmp_19)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "br label %"rx_process_exh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:248]   --->   Operation 147 'br' <Predicate = (state_1_load == 2)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %_ifconv1, label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:180]   --->   Operation 148 'br' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @rx_exh2dropFifo_V_da, i64* @rx_exh2dropFifo_V_ke, i1* @rx_exh2dropFifo_V_la, i512 %tmp_data_V_15, i64 %tmp_keep_V_15, i1 %tmp_last_V_17) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:189]   --->   Operation 149 'write' <Predicate = (state_1_load == 1 & tmp_18 & !icmp_ln187)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "br label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:190]   --->   Operation 150 'br' <Predicate = (state_1_load == 1 & tmp_18 & !icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_i194_i = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_Val2_11, i32 5, i32 6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:506->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:193]   --->   Operation 151 'partselect' 'p_Result_i194_i' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.44ns)   --->   "%tmp_isNak = icmp eq i2 %p_Result_i194_i, -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:506->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:193]   --->   Operation 152 'icmp' 'tmp_isNak' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp165 = call i23 @_ssdm_op_BitConcatenate.i23.i22.i1(i22 1, i1 %tmp_isNak) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:193]   --->   Operation 153 'bitconcatenate' 'tmp165' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i23P(i23* @rx_exhMetaFifo_V, i23 %tmp165) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:193]   --->   Operation 154 'write' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_14_i = call i49 @_ssdm_op_BitConcatenate.i49.i32.i17(i32 %p_Val2_11, i17 0) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:194]   --->   Operation 155 'bitconcatenate' 'tmp_14_i' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_1 = zext i49 %tmp_14_i to i241" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:194]   --->   Operation 156 'zext' 'tmp_1' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i241P(i241* @rx_exh2drop_MetaFifo_1, i241 %tmp_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:194]   --->   Operation 157 'write' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:196]   --->   Operation 158 'br' <Predicate = (state_1_load == 1 & !metaWritten_1_load & tmp_18)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:203]   --->   Operation 159 'br' <Predicate = (state_1_load == 1 & tmp_18)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "br label %"rx_process_exh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:204]   --->   Operation 160 'br' <Predicate = (state_1_load == 1)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:176]   --->   Operation 161 'br' <Predicate = (state_1_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "br label %"rx_process_exh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:177]   --->   Operation 162 'br' <Predicate = (state_1_load == 0)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 163 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 4.07ns
The critical path consists of the following:
	fifo read on port 'rx_ibh2exh_MetaFifo_s_10' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156) [198]  (1.84 ns)
	'mux' operation ('tmp_i_i', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156) [201]  (0.789 ns)
	'select' operation ('select_ln162', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156) [203]  (0 ns)
	'select' operation ('storemerge92_i', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156) [205]  (0.789 ns)
	'store' operation ('store_ln160', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:160) of variable 'storemerge92_i', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:156 on static variable 'state_1' [206]  (0.656 ns)

 <State 2>: 2.85ns
The critical path consists of the following:
	'add' operation ('ret.V', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228) [103]  (1.02 ns)
	fifo write on port 'rx_exhMetaFifo_V' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:228) [106]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
