
COTS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001e4a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00800060  00001e4a  00001ede  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000005  00800080  00800080  00001efe  2**0
                  ALLOC
  3 .stab         00002280  00000000  00000000  00001f00  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000011be  00000000  00000000  00004180  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000533e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000547e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000055ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00007237  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008122  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00008ed0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009030  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000092bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00009a8b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 8a 0a 	jmp	0x1514	; 0x1514 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e4       	ldi	r30, 0x4A	; 74
      68:	fe e1       	ldi	r31, 0x1E	; 30
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a5 38       	cpi	r26, 0x85	; 133
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <main>
      8a:	0c 94 23 0f 	jmp	0x1e46	; 0x1e46 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 ec 0e 	jmp	0x1dd8	; 0x1dd8 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 08 0f 	jmp	0x1e10	; 0x1e10 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 f8 0e 	jmp	0x1df0	; 0x1df0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 14 0f 	jmp	0x1e28	; 0x1e28 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 f8 0e 	jmp	0x1df0	; 0x1df0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 14 0f 	jmp	0x1e28	; 0x1e28 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 ec 0e 	jmp	0x1dd8	; 0x1dd8 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 08 0f 	jmp	0x1e10	; 0x1e10 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 f8 0e 	jmp	0x1df0	; 0x1df0 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 14 0f 	jmp	0x1e28	; 0x1e28 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 f8 0e 	jmp	0x1df0	; 0x1df0 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 14 0f 	jmp	0x1e28	; 0x1e28 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 f8 0e 	jmp	0x1df0	; 0x1df0 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 14 0f 	jmp	0x1e28	; 0x1e28 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 fc 0e 	jmp	0x1df8	; 0x1df8 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 18 0f 	jmp	0x1e30	; 0x1e30 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <USART_voidPinInit>:
#include"../UART_Header/UART_Private.h"
#include"../UART_Header/UART_Register.h"
#include"../../DIO/DIO_Header/DIO_Interface.h"

void USART_voidPinInit(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	/*Initialize USART PINS*/
	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN0,DIO_u8PIN_INPUT);
     b4e:	83 e0       	ldi	r24, 0x03	; 3
     b50:	60 e0       	ldi	r22, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTD,DIO_u8PIN1,DIO_u8PIN_OUTPUT);
     b58:	83 e0       	ldi	r24, 0x03	; 3
     b5a:	61 e0       	ldi	r22, 0x01	; 1
     b5c:	41 e0       	ldi	r20, 0x01	; 1
     b5e:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_u8SetPinDirection>
}
     b62:	cf 91       	pop	r28
     b64:	df 91       	pop	r29
     b66:	08 95       	ret

00000b68 <USART_voidInit>:


void USART_voidInit(void)
{
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	0f 92       	push	r0
     b6e:	cd b7       	in	r28, 0x3d	; 61
     b70:	de b7       	in	r29, 0x3e	; 62
	u8 Local_UCSRC=0;
     b72:	19 82       	std	Y+1, r1	; 0x01
	/*SET BIT 7 TO SELECT UCSRC REGISTER*/
	SET_BIT(Local_UCSRC,UCSRC_URSEL);
     b74:	89 81       	ldd	r24, Y+1	; 0x01
     b76:	80 68       	ori	r24, 0x80	; 128
     b78:	89 83       	std	Y+1, r24	; 0x01
	/*Mode initially is Asynchronous*/
	CLR_BIT(Local_UCSRC,UCSRC_UMSEL);
     b7a:	89 81       	ldd	r24, Y+1	; 0x01
     b7c:	8f 7b       	andi	r24, 0xBF	; 191
     b7e:	89 83       	std	Y+1, r24	; 0x01
	/*Parity mode disabled initially*/
	CLR_BIT(Local_UCSRC,UCSRC_UPM0);
     b80:	89 81       	ldd	r24, Y+1	; 0x01
     b82:	8f 7e       	andi	r24, 0xEF	; 239
     b84:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(Local_UCSRC,UCSRC_UPM1);
     b86:	89 81       	ldd	r24, Y+1	; 0x01
     b88:	8f 7d       	andi	r24, 0xDF	; 223
     b8a:	89 83       	std	Y+1, r24	; 0x01

	/*Stop bit is 1 initially*/
	CLR_BIT(Local_UCSRC,UCSRC_USBS);
     b8c:	89 81       	ldd	r24, Y+1	; 0x01
     b8e:	87 7f       	andi	r24, 0xF7	; 247
     b90:	89 83       	std	Y+1, r24	; 0x01

	/*select 8 bit word size*/
	CLR_BIT(UCSRB,UCSRB_UCSZ2);
     b92:	aa e2       	ldi	r26, 0x2A	; 42
     b94:	b0 e0       	ldi	r27, 0x00	; 0
     b96:	ea e2       	ldi	r30, 0x2A	; 42
     b98:	f0 e0       	ldi	r31, 0x00	; 0
     b9a:	80 81       	ld	r24, Z
     b9c:	8b 7f       	andi	r24, 0xFB	; 251
     b9e:	8c 93       	st	X, r24
	SET_BIT(Local_UCSRC,UCSRC_UCSZ0);
     ba0:	89 81       	ldd	r24, Y+1	; 0x01
     ba2:	82 60       	ori	r24, 0x02	; 2
     ba4:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_UCSRC,UCSRC_UCSZ1);
     ba6:	89 81       	ldd	r24, Y+1	; 0x01
     ba8:	84 60       	ori	r24, 0x04	; 4
     baa:	89 83       	std	Y+1, r24	; 0x01

	UCSRC = Local_UCSRC;
     bac:	e0 e4       	ldi	r30, 0x40	; 64
     bae:	f0 e0       	ldi	r31, 0x00	; 0
     bb0:	89 81       	ldd	r24, Y+1	; 0x01
     bb2:	80 83       	st	Z, r24
	/*SET BAUD RATE TO 9600 bit/second*/
	UBBRL = 51;
     bb4:	e9 e2       	ldi	r30, 0x29	; 41
     bb6:	f0 e0       	ldi	r31, 0x00	; 0
     bb8:	83 e3       	ldi	r24, 0x33	; 51
     bba:	80 83       	st	Z, r24

	SET_BIT(UCSRB,UCSRB_RXEN); //ENABLE receive bit
     bbc:	aa e2       	ldi	r26, 0x2A	; 42
     bbe:	b0 e0       	ldi	r27, 0x00	; 0
     bc0:	ea e2       	ldi	r30, 0x2A	; 42
     bc2:	f0 e0       	ldi	r31, 0x00	; 0
     bc4:	80 81       	ld	r24, Z
     bc6:	80 61       	ori	r24, 0x10	; 16
     bc8:	8c 93       	st	X, r24
	SET_BIT(UCSRB,UCSRB_TXEN); //ENABLE transmit bit
     bca:	aa e2       	ldi	r26, 0x2A	; 42
     bcc:	b0 e0       	ldi	r27, 0x00	; 0
     bce:	ea e2       	ldi	r30, 0x2A	; 42
     bd0:	f0 e0       	ldi	r31, 0x00	; 0
     bd2:	80 81       	ld	r24, Z
     bd4:	88 60       	ori	r24, 0x08	; 8
     bd6:	8c 93       	st	X, r24
}
     bd8:	0f 90       	pop	r0
     bda:	cf 91       	pop	r28
     bdc:	df 91       	pop	r29
     bde:	08 95       	ret

00000be0 <USART_voidSend>:

void USART_voidSend(u8 Copy_u8data)
{
     be0:	df 93       	push	r29
     be2:	cf 93       	push	r28
     be4:	0f 92       	push	r0
     be6:	cd b7       	in	r28, 0x3d	; 61
     be8:	de b7       	in	r29, 0x3e	; 62
     bea:	89 83       	std	Y+1, r24	; 0x01
	/*WAIT until transmit buffer is empty*/
	while(GET_BIT(UCSRA,UCSRA_UDRE)==0);
     bec:	eb e2       	ldi	r30, 0x2B	; 43
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	80 81       	ld	r24, Z
     bf2:	82 95       	swap	r24
     bf4:	86 95       	lsr	r24
     bf6:	87 70       	andi	r24, 0x07	; 7
     bf8:	88 2f       	mov	r24, r24
     bfa:	90 e0       	ldi	r25, 0x00	; 0
     bfc:	81 70       	andi	r24, 0x01	; 1
     bfe:	90 70       	andi	r25, 0x00	; 0
     c00:	00 97       	sbiw	r24, 0x00	; 0
     c02:	a1 f3       	breq	.-24     	; 0xbec <USART_voidSend+0xc>
	UDR= Copy_u8data;
     c04:	ec e2       	ldi	r30, 0x2C	; 44
     c06:	f0 e0       	ldi	r31, 0x00	; 0
     c08:	89 81       	ldd	r24, Y+1	; 0x01
     c0a:	80 83       	st	Z, r24
}
     c0c:	0f 90       	pop	r0
     c0e:	cf 91       	pop	r28
     c10:	df 91       	pop	r29
     c12:	08 95       	ret

00000c14 <USART_u8Receive>:

u8 USART_u8Receive(void)
{
     c14:	df 93       	push	r29
     c16:	cf 93       	push	r28
     c18:	cd b7       	in	r28, 0x3d	; 61
     c1a:	de b7       	in	r29, 0x3e	; 62
	/*wait until receive is complete*/
	while(GET_BIT(UCSRA,UCSRA_RXC)==0);
     c1c:	eb e2       	ldi	r30, 0x2B	; 43
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	80 81       	ld	r24, Z
     c22:	88 23       	and	r24, r24
     c24:	dc f7       	brge	.-10     	; 0xc1c <USART_u8Receive+0x8>
	return UDR;
     c26:	ec e2       	ldi	r30, 0x2C	; 44
     c28:	f0 e0       	ldi	r31, 0x00	; 0
     c2a:	80 81       	ld	r24, Z

}
     c2c:	cf 91       	pop	r28
     c2e:	df 91       	pop	r29
     c30:	08 95       	ret

00000c32 <PORT_voidInit>:
#include"../PORT_Header/PORT_Interface.h"
#include"../PORT_Header/PORT_Register.h"


void PORT_voidInit(void)
{
     c32:	df 93       	push	r29
     c34:	cf 93       	push	r28
     c36:	cd b7       	in	r28, 0x3d	; 61
     c38:	de b7       	in	r29, 0x3e	; 62
	DDRA = PORTA_DIR;
     c3a:	ea e3       	ldi	r30, 0x3A	; 58
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	80 ef       	ldi	r24, 0xF0	; 240
     c40:	80 83       	st	Z, r24
	DDRB = PORTB_DIR;
     c42:	e7 e3       	ldi	r30, 0x37	; 55
     c44:	f0 e0       	ldi	r31, 0x00	; 0
     c46:	10 82       	st	Z, r1
	DDRC = PORTC_DIR;
     c48:	e4 e3       	ldi	r30, 0x34	; 52
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	10 82       	st	Z, r1
	DDRD = PORTA_DIR;
     c4e:	e1 e3       	ldi	r30, 0x31	; 49
     c50:	f0 e0       	ldi	r31, 0x00	; 0
     c52:	80 ef       	ldi	r24, 0xF0	; 240
     c54:	80 83       	st	Z, r24

	PORTA = PORTA_INITIAL_VALUE;
     c56:	eb e3       	ldi	r30, 0x3B	; 59
     c58:	f0 e0       	ldi	r31, 0x00	; 0
     c5a:	8f ef       	ldi	r24, 0xFF	; 255
     c5c:	80 83       	st	Z, r24
	PORTB = PORTB_INITIAL_VALUE;
     c5e:	e8 e3       	ldi	r30, 0x38	; 56
     c60:	f0 e0       	ldi	r31, 0x00	; 0
     c62:	10 82       	st	Z, r1
	PORTC = PORTC_INITIAL_VALUE;
     c64:	e5 e3       	ldi	r30, 0x35	; 53
     c66:	f0 e0       	ldi	r31, 0x00	; 0
     c68:	10 82       	st	Z, r1
	PORTD = PORTD_INITIAL_VALUE;
     c6a:	e2 e3       	ldi	r30, 0x32	; 50
     c6c:	f0 e0       	ldi	r31, 0x00	; 0
     c6e:	10 82       	st	Z, r1
}
     c70:	cf 91       	pop	r28
     c72:	df 91       	pop	r29
     c74:	08 95       	ret

00000c76 <GIE_voidEnable>:
#include"../../../COMMON/STD_Types.h"
#include"../GIE_Header/GIE_Interface.h"
#include"../GIE_Header/GIE_Register.h"

void GIE_voidEnable(void)
{
     c76:	df 93       	push	r29
     c78:	cf 93       	push	r28
     c7a:	cd b7       	in	r28, 0x3d	; 61
     c7c:	de b7       	in	r29, 0x3e	; 62
	//Enable GIE for External interrupt
	SET_BIT(SREG,SREG_I);
     c7e:	af e5       	ldi	r26, 0x5F	; 95
     c80:	b0 e0       	ldi	r27, 0x00	; 0
     c82:	ef e5       	ldi	r30, 0x5F	; 95
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	80 81       	ld	r24, Z
     c88:	80 68       	ori	r24, 0x80	; 128
     c8a:	8c 93       	st	X, r24
}
     c8c:	cf 91       	pop	r28
     c8e:	df 91       	pop	r29
     c90:	08 95       	ret

00000c92 <GIE_voidDisable>:
void GIE_voidDisable(void)
{
     c92:	df 93       	push	r29
     c94:	cf 93       	push	r28
     c96:	cd b7       	in	r28, 0x3d	; 61
     c98:	de b7       	in	r29, 0x3e	; 62
	//Disable GIE for external Interrupt
	CLR_BIT(SREG,SREG_I);
     c9a:	af e5       	ldi	r26, 0x5F	; 95
     c9c:	b0 e0       	ldi	r27, 0x00	; 0
     c9e:	ef e5       	ldi	r30, 0x5F	; 95
     ca0:	f0 e0       	ldi	r31, 0x00	; 0
     ca2:	80 81       	ld	r24, Z
     ca4:	8f 77       	andi	r24, 0x7F	; 127
     ca6:	8c 93       	st	X, r24
}
     ca8:	cf 91       	pop	r28
     caa:	df 91       	pop	r29
     cac:	08 95       	ret

00000cae <DIO_u8SetPinDirection>:
#include"../../../COMMON/Bit_wise.h"
#include"../../../COMMON/STD_Types.h"
#include"../DIO_Header/DIO_Interface.h"
#include"../DIO_Header/DIO_Register.h"
u8 DIO_u8SetPinDirection(u8 Copy_u8Port, u8 Copy_u8Pin, u8 Copy_u8Direction)
{
     cae:	df 93       	push	r29
     cb0:	cf 93       	push	r28
     cb2:	cd b7       	in	r28, 0x3d	; 61
     cb4:	de b7       	in	r29, 0x3e	; 62
     cb6:	28 97       	sbiw	r28, 0x08	; 8
     cb8:	0f b6       	in	r0, 0x3f	; 63
     cba:	f8 94       	cli
     cbc:	de bf       	out	0x3e, r29	; 62
     cbe:	0f be       	out	0x3f, r0	; 63
     cc0:	cd bf       	out	0x3d, r28	; 61
     cc2:	8a 83       	std	Y+2, r24	; 0x02
     cc4:	6b 83       	std	Y+3, r22	; 0x03
     cc6:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState=0;
     cc8:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8Pin<= DIO_u8PIN7)
     cca:	8b 81       	ldd	r24, Y+3	; 0x03
     ccc:	88 30       	cpi	r24, 0x08	; 8
     cce:	08 f0       	brcs	.+2      	; 0xcd2 <DIO_u8SetPinDirection+0x24>
     cd0:	f3 c0       	rjmp	.+486    	; 0xeb8 <DIO_u8SetPinDirection+0x20a>
	{
		if(Copy_u8Direction==DIO_u8PIN_INPUT)
     cd2:	8c 81       	ldd	r24, Y+4	; 0x04
     cd4:	88 23       	and	r24, r24
     cd6:	09 f0       	breq	.+2      	; 0xcda <DIO_u8SetPinDirection+0x2c>
     cd8:	77 c0       	rjmp	.+238    	; 0xdc8 <DIO_u8SetPinDirection+0x11a>
		{
			switch(Copy_u8Port)
     cda:	8a 81       	ldd	r24, Y+2	; 0x02
     cdc:	28 2f       	mov	r18, r24
     cde:	30 e0       	ldi	r19, 0x00	; 0
     ce0:	38 87       	std	Y+8, r19	; 0x08
     ce2:	2f 83       	std	Y+7, r18	; 0x07
     ce4:	8f 81       	ldd	r24, Y+7	; 0x07
     ce6:	98 85       	ldd	r25, Y+8	; 0x08
     ce8:	81 30       	cpi	r24, 0x01	; 1
     cea:	91 05       	cpc	r25, r1
     cec:	59 f1       	breq	.+86     	; 0xd44 <DIO_u8SetPinDirection+0x96>
     cee:	2f 81       	ldd	r18, Y+7	; 0x07
     cf0:	38 85       	ldd	r19, Y+8	; 0x08
     cf2:	22 30       	cpi	r18, 0x02	; 2
     cf4:	31 05       	cpc	r19, r1
     cf6:	2c f4       	brge	.+10     	; 0xd02 <DIO_u8SetPinDirection+0x54>
     cf8:	8f 81       	ldd	r24, Y+7	; 0x07
     cfa:	98 85       	ldd	r25, Y+8	; 0x08
     cfc:	00 97       	sbiw	r24, 0x00	; 0
     cfe:	69 f0       	breq	.+26     	; 0xd1a <DIO_u8SetPinDirection+0x6c>
     d00:	60 c0       	rjmp	.+192    	; 0xdc2 <DIO_u8SetPinDirection+0x114>
     d02:	2f 81       	ldd	r18, Y+7	; 0x07
     d04:	38 85       	ldd	r19, Y+8	; 0x08
     d06:	22 30       	cpi	r18, 0x02	; 2
     d08:	31 05       	cpc	r19, r1
     d0a:	89 f1       	breq	.+98     	; 0xd6e <DIO_u8SetPinDirection+0xc0>
     d0c:	8f 81       	ldd	r24, Y+7	; 0x07
     d0e:	98 85       	ldd	r25, Y+8	; 0x08
     d10:	83 30       	cpi	r24, 0x03	; 3
     d12:	91 05       	cpc	r25, r1
     d14:	09 f4       	brne	.+2      	; 0xd18 <DIO_u8SetPinDirection+0x6a>
     d16:	40 c0       	rjmp	.+128    	; 0xd98 <DIO_u8SetPinDirection+0xea>
     d18:	54 c0       	rjmp	.+168    	; 0xdc2 <DIO_u8SetPinDirection+0x114>
			{
			case DIO_u8PORTA: CLR_BIT(DDRA,Copy_u8Pin); break;
     d1a:	aa e3       	ldi	r26, 0x3A	; 58
     d1c:	b0 e0       	ldi	r27, 0x00	; 0
     d1e:	ea e3       	ldi	r30, 0x3A	; 58
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	80 81       	ld	r24, Z
     d24:	48 2f       	mov	r20, r24
     d26:	8b 81       	ldd	r24, Y+3	; 0x03
     d28:	28 2f       	mov	r18, r24
     d2a:	30 e0       	ldi	r19, 0x00	; 0
     d2c:	81 e0       	ldi	r24, 0x01	; 1
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	02 2e       	mov	r0, r18
     d32:	02 c0       	rjmp	.+4      	; 0xd38 <DIO_u8SetPinDirection+0x8a>
     d34:	88 0f       	add	r24, r24
     d36:	99 1f       	adc	r25, r25
     d38:	0a 94       	dec	r0
     d3a:	e2 f7       	brpl	.-8      	; 0xd34 <DIO_u8SetPinDirection+0x86>
     d3c:	80 95       	com	r24
     d3e:	84 23       	and	r24, r20
     d40:	8c 93       	st	X, r24
     d42:	ba c0       	rjmp	.+372    	; 0xeb8 <DIO_u8SetPinDirection+0x20a>
			case DIO_u8PORTB: CLR_BIT(DDRB,Copy_u8Pin); break;
     d44:	a7 e3       	ldi	r26, 0x37	; 55
     d46:	b0 e0       	ldi	r27, 0x00	; 0
     d48:	e7 e3       	ldi	r30, 0x37	; 55
     d4a:	f0 e0       	ldi	r31, 0x00	; 0
     d4c:	80 81       	ld	r24, Z
     d4e:	48 2f       	mov	r20, r24
     d50:	8b 81       	ldd	r24, Y+3	; 0x03
     d52:	28 2f       	mov	r18, r24
     d54:	30 e0       	ldi	r19, 0x00	; 0
     d56:	81 e0       	ldi	r24, 0x01	; 1
     d58:	90 e0       	ldi	r25, 0x00	; 0
     d5a:	02 2e       	mov	r0, r18
     d5c:	02 c0       	rjmp	.+4      	; 0xd62 <DIO_u8SetPinDirection+0xb4>
     d5e:	88 0f       	add	r24, r24
     d60:	99 1f       	adc	r25, r25
     d62:	0a 94       	dec	r0
     d64:	e2 f7       	brpl	.-8      	; 0xd5e <DIO_u8SetPinDirection+0xb0>
     d66:	80 95       	com	r24
     d68:	84 23       	and	r24, r20
     d6a:	8c 93       	st	X, r24
     d6c:	a5 c0       	rjmp	.+330    	; 0xeb8 <DIO_u8SetPinDirection+0x20a>
			case DIO_u8PORTC: CLR_BIT(DDRC,Copy_u8Pin); break;
     d6e:	a4 e3       	ldi	r26, 0x34	; 52
     d70:	b0 e0       	ldi	r27, 0x00	; 0
     d72:	e4 e3       	ldi	r30, 0x34	; 52
     d74:	f0 e0       	ldi	r31, 0x00	; 0
     d76:	80 81       	ld	r24, Z
     d78:	48 2f       	mov	r20, r24
     d7a:	8b 81       	ldd	r24, Y+3	; 0x03
     d7c:	28 2f       	mov	r18, r24
     d7e:	30 e0       	ldi	r19, 0x00	; 0
     d80:	81 e0       	ldi	r24, 0x01	; 1
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	02 2e       	mov	r0, r18
     d86:	02 c0       	rjmp	.+4      	; 0xd8c <DIO_u8SetPinDirection+0xde>
     d88:	88 0f       	add	r24, r24
     d8a:	99 1f       	adc	r25, r25
     d8c:	0a 94       	dec	r0
     d8e:	e2 f7       	brpl	.-8      	; 0xd88 <DIO_u8SetPinDirection+0xda>
     d90:	80 95       	com	r24
     d92:	84 23       	and	r24, r20
     d94:	8c 93       	st	X, r24
     d96:	90 c0       	rjmp	.+288    	; 0xeb8 <DIO_u8SetPinDirection+0x20a>
			case DIO_u8PORTD: CLR_BIT(DDRD,Copy_u8Pin); break;
     d98:	a1 e3       	ldi	r26, 0x31	; 49
     d9a:	b0 e0       	ldi	r27, 0x00	; 0
     d9c:	e1 e3       	ldi	r30, 0x31	; 49
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	80 81       	ld	r24, Z
     da2:	48 2f       	mov	r20, r24
     da4:	8b 81       	ldd	r24, Y+3	; 0x03
     da6:	28 2f       	mov	r18, r24
     da8:	30 e0       	ldi	r19, 0x00	; 0
     daa:	81 e0       	ldi	r24, 0x01	; 1
     dac:	90 e0       	ldi	r25, 0x00	; 0
     dae:	02 2e       	mov	r0, r18
     db0:	02 c0       	rjmp	.+4      	; 0xdb6 <DIO_u8SetPinDirection+0x108>
     db2:	88 0f       	add	r24, r24
     db4:	99 1f       	adc	r25, r25
     db6:	0a 94       	dec	r0
     db8:	e2 f7       	brpl	.-8      	; 0xdb2 <DIO_u8SetPinDirection+0x104>
     dba:	80 95       	com	r24
     dbc:	84 23       	and	r24, r20
     dbe:	8c 93       	st	X, r24
     dc0:	7b c0       	rjmp	.+246    	; 0xeb8 <DIO_u8SetPinDirection+0x20a>
			default: Local_u8ErrorState=1; break;
     dc2:	81 e0       	ldi	r24, 0x01	; 1
     dc4:	89 83       	std	Y+1, r24	; 0x01
     dc6:	78 c0       	rjmp	.+240    	; 0xeb8 <DIO_u8SetPinDirection+0x20a>

			}
		}
		else if(Copy_u8Direction == DIO_u8PIN_OUTPUT)
     dc8:	8c 81       	ldd	r24, Y+4	; 0x04
     dca:	81 30       	cpi	r24, 0x01	; 1
     dcc:	09 f0       	breq	.+2      	; 0xdd0 <DIO_u8SetPinDirection+0x122>
     dce:	72 c0       	rjmp	.+228    	; 0xeb4 <DIO_u8SetPinDirection+0x206>
		{
			switch(Copy_u8Port)
     dd0:	8a 81       	ldd	r24, Y+2	; 0x02
     dd2:	28 2f       	mov	r18, r24
     dd4:	30 e0       	ldi	r19, 0x00	; 0
     dd6:	3e 83       	std	Y+6, r19	; 0x06
     dd8:	2d 83       	std	Y+5, r18	; 0x05
     dda:	8d 81       	ldd	r24, Y+5	; 0x05
     ddc:	9e 81       	ldd	r25, Y+6	; 0x06
     dde:	81 30       	cpi	r24, 0x01	; 1
     de0:	91 05       	cpc	r25, r1
     de2:	49 f1       	breq	.+82     	; 0xe36 <DIO_u8SetPinDirection+0x188>
     de4:	2d 81       	ldd	r18, Y+5	; 0x05
     de6:	3e 81       	ldd	r19, Y+6	; 0x06
     de8:	22 30       	cpi	r18, 0x02	; 2
     dea:	31 05       	cpc	r19, r1
     dec:	2c f4       	brge	.+10     	; 0xdf8 <DIO_u8SetPinDirection+0x14a>
     dee:	8d 81       	ldd	r24, Y+5	; 0x05
     df0:	9e 81       	ldd	r25, Y+6	; 0x06
     df2:	00 97       	sbiw	r24, 0x00	; 0
     df4:	61 f0       	breq	.+24     	; 0xe0e <DIO_u8SetPinDirection+0x160>
     df6:	5b c0       	rjmp	.+182    	; 0xeae <DIO_u8SetPinDirection+0x200>
     df8:	2d 81       	ldd	r18, Y+5	; 0x05
     dfa:	3e 81       	ldd	r19, Y+6	; 0x06
     dfc:	22 30       	cpi	r18, 0x02	; 2
     dfe:	31 05       	cpc	r19, r1
     e00:	71 f1       	breq	.+92     	; 0xe5e <DIO_u8SetPinDirection+0x1b0>
     e02:	8d 81       	ldd	r24, Y+5	; 0x05
     e04:	9e 81       	ldd	r25, Y+6	; 0x06
     e06:	83 30       	cpi	r24, 0x03	; 3
     e08:	91 05       	cpc	r25, r1
     e0a:	e9 f1       	breq	.+122    	; 0xe86 <DIO_u8SetPinDirection+0x1d8>
     e0c:	50 c0       	rjmp	.+160    	; 0xeae <DIO_u8SetPinDirection+0x200>
						{
						case DIO_u8PORTA: SET_BIT(DDRA,Copy_u8Pin); break;
     e0e:	aa e3       	ldi	r26, 0x3A	; 58
     e10:	b0 e0       	ldi	r27, 0x00	; 0
     e12:	ea e3       	ldi	r30, 0x3A	; 58
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	80 81       	ld	r24, Z
     e18:	48 2f       	mov	r20, r24
     e1a:	8b 81       	ldd	r24, Y+3	; 0x03
     e1c:	28 2f       	mov	r18, r24
     e1e:	30 e0       	ldi	r19, 0x00	; 0
     e20:	81 e0       	ldi	r24, 0x01	; 1
     e22:	90 e0       	ldi	r25, 0x00	; 0
     e24:	02 2e       	mov	r0, r18
     e26:	02 c0       	rjmp	.+4      	; 0xe2c <DIO_u8SetPinDirection+0x17e>
     e28:	88 0f       	add	r24, r24
     e2a:	99 1f       	adc	r25, r25
     e2c:	0a 94       	dec	r0
     e2e:	e2 f7       	brpl	.-8      	; 0xe28 <DIO_u8SetPinDirection+0x17a>
     e30:	84 2b       	or	r24, r20
     e32:	8c 93       	st	X, r24
     e34:	41 c0       	rjmp	.+130    	; 0xeb8 <DIO_u8SetPinDirection+0x20a>
						case DIO_u8PORTB: SET_BIT(DDRB,Copy_u8Pin); break;
     e36:	a7 e3       	ldi	r26, 0x37	; 55
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	e7 e3       	ldi	r30, 0x37	; 55
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	48 2f       	mov	r20, r24
     e42:	8b 81       	ldd	r24, Y+3	; 0x03
     e44:	28 2f       	mov	r18, r24
     e46:	30 e0       	ldi	r19, 0x00	; 0
     e48:	81 e0       	ldi	r24, 0x01	; 1
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	02 2e       	mov	r0, r18
     e4e:	02 c0       	rjmp	.+4      	; 0xe54 <DIO_u8SetPinDirection+0x1a6>
     e50:	88 0f       	add	r24, r24
     e52:	99 1f       	adc	r25, r25
     e54:	0a 94       	dec	r0
     e56:	e2 f7       	brpl	.-8      	; 0xe50 <DIO_u8SetPinDirection+0x1a2>
     e58:	84 2b       	or	r24, r20
     e5a:	8c 93       	st	X, r24
     e5c:	2d c0       	rjmp	.+90     	; 0xeb8 <DIO_u8SetPinDirection+0x20a>
						case DIO_u8PORTC: SET_BIT(DDRC,Copy_u8Pin); break;
     e5e:	a4 e3       	ldi	r26, 0x34	; 52
     e60:	b0 e0       	ldi	r27, 0x00	; 0
     e62:	e4 e3       	ldi	r30, 0x34	; 52
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	80 81       	ld	r24, Z
     e68:	48 2f       	mov	r20, r24
     e6a:	8b 81       	ldd	r24, Y+3	; 0x03
     e6c:	28 2f       	mov	r18, r24
     e6e:	30 e0       	ldi	r19, 0x00	; 0
     e70:	81 e0       	ldi	r24, 0x01	; 1
     e72:	90 e0       	ldi	r25, 0x00	; 0
     e74:	02 2e       	mov	r0, r18
     e76:	02 c0       	rjmp	.+4      	; 0xe7c <DIO_u8SetPinDirection+0x1ce>
     e78:	88 0f       	add	r24, r24
     e7a:	99 1f       	adc	r25, r25
     e7c:	0a 94       	dec	r0
     e7e:	e2 f7       	brpl	.-8      	; 0xe78 <DIO_u8SetPinDirection+0x1ca>
     e80:	84 2b       	or	r24, r20
     e82:	8c 93       	st	X, r24
     e84:	19 c0       	rjmp	.+50     	; 0xeb8 <DIO_u8SetPinDirection+0x20a>
						case DIO_u8PORTD: SET_BIT(DDRD,Copy_u8Pin); break;
     e86:	a1 e3       	ldi	r26, 0x31	; 49
     e88:	b0 e0       	ldi	r27, 0x00	; 0
     e8a:	e1 e3       	ldi	r30, 0x31	; 49
     e8c:	f0 e0       	ldi	r31, 0x00	; 0
     e8e:	80 81       	ld	r24, Z
     e90:	48 2f       	mov	r20, r24
     e92:	8b 81       	ldd	r24, Y+3	; 0x03
     e94:	28 2f       	mov	r18, r24
     e96:	30 e0       	ldi	r19, 0x00	; 0
     e98:	81 e0       	ldi	r24, 0x01	; 1
     e9a:	90 e0       	ldi	r25, 0x00	; 0
     e9c:	02 2e       	mov	r0, r18
     e9e:	02 c0       	rjmp	.+4      	; 0xea4 <DIO_u8SetPinDirection+0x1f6>
     ea0:	88 0f       	add	r24, r24
     ea2:	99 1f       	adc	r25, r25
     ea4:	0a 94       	dec	r0
     ea6:	e2 f7       	brpl	.-8      	; 0xea0 <DIO_u8SetPinDirection+0x1f2>
     ea8:	84 2b       	or	r24, r20
     eaa:	8c 93       	st	X, r24
     eac:	05 c0       	rjmp	.+10     	; 0xeb8 <DIO_u8SetPinDirection+0x20a>
						default: Local_u8ErrorState=1; break;
     eae:	81 e0       	ldi	r24, 0x01	; 1
     eb0:	89 83       	std	Y+1, r24	; 0x01
     eb2:	02 c0       	rjmp	.+4      	; 0xeb8 <DIO_u8SetPinDirection+0x20a>

						}
		}
		else
		{
			Local_u8ErrorState=1;
     eb4:	81 e0       	ldi	r24, 0x01	; 1
     eb6:	89 83       	std	Y+1, r24	; 0x01
		}
	}
	return Local_u8ErrorState=0;
     eb8:	19 82       	std	Y+1, r1	; 0x01
     eba:	89 81       	ldd	r24, Y+1	; 0x01
}
     ebc:	28 96       	adiw	r28, 0x08	; 8
     ebe:	0f b6       	in	r0, 0x3f	; 63
     ec0:	f8 94       	cli
     ec2:	de bf       	out	0x3e, r29	; 62
     ec4:	0f be       	out	0x3f, r0	; 63
     ec6:	cd bf       	out	0x3d, r28	; 61
     ec8:	cf 91       	pop	r28
     eca:	df 91       	pop	r29
     ecc:	08 95       	ret

00000ece <DIO_u8SetPortDirection>:
u8 DIO_u8SetPortDirection(u8 Copy_u8Port, u8 Copy_u8Direction)
{
     ece:	df 93       	push	r29
     ed0:	cf 93       	push	r28
     ed2:	00 d0       	rcall	.+0      	; 0xed4 <DIO_u8SetPortDirection+0x6>
     ed4:	00 d0       	rcall	.+0      	; 0xed6 <DIO_u8SetPortDirection+0x8>
     ed6:	0f 92       	push	r0
     ed8:	cd b7       	in	r28, 0x3d	; 61
     eda:	de b7       	in	r29, 0x3e	; 62
     edc:	8a 83       	std	Y+2, r24	; 0x02
     ede:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState=0;
     ee0:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8Port)
     ee2:	8a 81       	ldd	r24, Y+2	; 0x02
     ee4:	28 2f       	mov	r18, r24
     ee6:	30 e0       	ldi	r19, 0x00	; 0
     ee8:	3d 83       	std	Y+5, r19	; 0x05
     eea:	2c 83       	std	Y+4, r18	; 0x04
     eec:	8c 81       	ldd	r24, Y+4	; 0x04
     eee:	9d 81       	ldd	r25, Y+5	; 0x05
     ef0:	81 30       	cpi	r24, 0x01	; 1
     ef2:	91 05       	cpc	r25, r1
     ef4:	d1 f0       	breq	.+52     	; 0xf2a <DIO_u8SetPortDirection+0x5c>
     ef6:	2c 81       	ldd	r18, Y+4	; 0x04
     ef8:	3d 81       	ldd	r19, Y+5	; 0x05
     efa:	22 30       	cpi	r18, 0x02	; 2
     efc:	31 05       	cpc	r19, r1
     efe:	2c f4       	brge	.+10     	; 0xf0a <DIO_u8SetPortDirection+0x3c>
     f00:	8c 81       	ldd	r24, Y+4	; 0x04
     f02:	9d 81       	ldd	r25, Y+5	; 0x05
     f04:	00 97       	sbiw	r24, 0x00	; 0
     f06:	61 f0       	breq	.+24     	; 0xf20 <DIO_u8SetPortDirection+0x52>
     f08:	1e c0       	rjmp	.+60     	; 0xf46 <DIO_u8SetPortDirection+0x78>
     f0a:	2c 81       	ldd	r18, Y+4	; 0x04
     f0c:	3d 81       	ldd	r19, Y+5	; 0x05
     f0e:	22 30       	cpi	r18, 0x02	; 2
     f10:	31 05       	cpc	r19, r1
     f12:	81 f0       	breq	.+32     	; 0xf34 <DIO_u8SetPortDirection+0x66>
     f14:	8c 81       	ldd	r24, Y+4	; 0x04
     f16:	9d 81       	ldd	r25, Y+5	; 0x05
     f18:	83 30       	cpi	r24, 0x03	; 3
     f1a:	91 05       	cpc	r25, r1
     f1c:	81 f0       	breq	.+32     	; 0xf3e <DIO_u8SetPortDirection+0x70>
     f1e:	13 c0       	rjmp	.+38     	; 0xf46 <DIO_u8SetPortDirection+0x78>
	{
	case DIO_u8PORTA: DDRA = Copy_u8Direction; break;
     f20:	ea e3       	ldi	r30, 0x3A	; 58
     f22:	f0 e0       	ldi	r31, 0x00	; 0
     f24:	8b 81       	ldd	r24, Y+3	; 0x03
     f26:	80 83       	st	Z, r24
     f28:	0e c0       	rjmp	.+28     	; 0xf46 <DIO_u8SetPortDirection+0x78>
	case DIO_u8PORTB: DDRB = Copy_u8Direction; break;
     f2a:	e7 e3       	ldi	r30, 0x37	; 55
     f2c:	f0 e0       	ldi	r31, 0x00	; 0
     f2e:	8b 81       	ldd	r24, Y+3	; 0x03
     f30:	80 83       	st	Z, r24
     f32:	09 c0       	rjmp	.+18     	; 0xf46 <DIO_u8SetPortDirection+0x78>
	case DIO_u8PORTC: DDRC = Copy_u8Direction; break;
     f34:	e4 e3       	ldi	r30, 0x34	; 52
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	8b 81       	ldd	r24, Y+3	; 0x03
     f3a:	80 83       	st	Z, r24
     f3c:	04 c0       	rjmp	.+8      	; 0xf46 <DIO_u8SetPortDirection+0x78>
	case DIO_u8PORTD: DDRD = Copy_u8Direction; break;
     f3e:	e1 e3       	ldi	r30, 0x31	; 49
     f40:	f0 e0       	ldi	r31, 0x00	; 0
     f42:	8b 81       	ldd	r24, Y+3	; 0x03
     f44:	80 83       	st	Z, r24

	}
	return Local_u8ErrorState;
     f46:	89 81       	ldd	r24, Y+1	; 0x01
}
     f48:	0f 90       	pop	r0
     f4a:	0f 90       	pop	r0
     f4c:	0f 90       	pop	r0
     f4e:	0f 90       	pop	r0
     f50:	0f 90       	pop	r0
     f52:	cf 91       	pop	r28
     f54:	df 91       	pop	r29
     f56:	08 95       	ret

00000f58 <DIO_u8SetPinValue>:
u8 DIO_u8SetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin, u8 Copy_u8Value)
{
     f58:	df 93       	push	r29
     f5a:	cf 93       	push	r28
     f5c:	cd b7       	in	r28, 0x3d	; 61
     f5e:	de b7       	in	r29, 0x3e	; 62
     f60:	28 97       	sbiw	r28, 0x08	; 8
     f62:	0f b6       	in	r0, 0x3f	; 63
     f64:	f8 94       	cli
     f66:	de bf       	out	0x3e, r29	; 62
     f68:	0f be       	out	0x3f, r0	; 63
     f6a:	cd bf       	out	0x3d, r28	; 61
     f6c:	8a 83       	std	Y+2, r24	; 0x02
     f6e:	6b 83       	std	Y+3, r22	; 0x03
     f70:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState=0;
     f72:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8Pin<= DIO_u8PIN7)
     f74:	8b 81       	ldd	r24, Y+3	; 0x03
     f76:	88 30       	cpi	r24, 0x08	; 8
     f78:	08 f0       	brcs	.+2      	; 0xf7c <DIO_u8SetPinValue+0x24>
     f7a:	f0 c0       	rjmp	.+480    	; 0x115c <DIO_u8SetPinValue+0x204>
		{
			if(Copy_u8Value==DIO_u8PIN_LOW)
     f7c:	8c 81       	ldd	r24, Y+4	; 0x04
     f7e:	88 23       	and	r24, r24
     f80:	09 f0       	breq	.+2      	; 0xf84 <DIO_u8SetPinValue+0x2c>
     f82:	77 c0       	rjmp	.+238    	; 0x1072 <DIO_u8SetPinValue+0x11a>
			{
				switch(Copy_u8Port)
     f84:	8a 81       	ldd	r24, Y+2	; 0x02
     f86:	28 2f       	mov	r18, r24
     f88:	30 e0       	ldi	r19, 0x00	; 0
     f8a:	38 87       	std	Y+8, r19	; 0x08
     f8c:	2f 83       	std	Y+7, r18	; 0x07
     f8e:	8f 81       	ldd	r24, Y+7	; 0x07
     f90:	98 85       	ldd	r25, Y+8	; 0x08
     f92:	81 30       	cpi	r24, 0x01	; 1
     f94:	91 05       	cpc	r25, r1
     f96:	59 f1       	breq	.+86     	; 0xfee <DIO_u8SetPinValue+0x96>
     f98:	2f 81       	ldd	r18, Y+7	; 0x07
     f9a:	38 85       	ldd	r19, Y+8	; 0x08
     f9c:	22 30       	cpi	r18, 0x02	; 2
     f9e:	31 05       	cpc	r19, r1
     fa0:	2c f4       	brge	.+10     	; 0xfac <DIO_u8SetPinValue+0x54>
     fa2:	8f 81       	ldd	r24, Y+7	; 0x07
     fa4:	98 85       	ldd	r25, Y+8	; 0x08
     fa6:	00 97       	sbiw	r24, 0x00	; 0
     fa8:	69 f0       	breq	.+26     	; 0xfc4 <DIO_u8SetPinValue+0x6c>
     faa:	60 c0       	rjmp	.+192    	; 0x106c <DIO_u8SetPinValue+0x114>
     fac:	2f 81       	ldd	r18, Y+7	; 0x07
     fae:	38 85       	ldd	r19, Y+8	; 0x08
     fb0:	22 30       	cpi	r18, 0x02	; 2
     fb2:	31 05       	cpc	r19, r1
     fb4:	89 f1       	breq	.+98     	; 0x1018 <DIO_u8SetPinValue+0xc0>
     fb6:	8f 81       	ldd	r24, Y+7	; 0x07
     fb8:	98 85       	ldd	r25, Y+8	; 0x08
     fba:	83 30       	cpi	r24, 0x03	; 3
     fbc:	91 05       	cpc	r25, r1
     fbe:	09 f4       	brne	.+2      	; 0xfc2 <DIO_u8SetPinValue+0x6a>
     fc0:	40 c0       	rjmp	.+128    	; 0x1042 <DIO_u8SetPinValue+0xea>
     fc2:	54 c0       	rjmp	.+168    	; 0x106c <DIO_u8SetPinValue+0x114>
				{
				case DIO_u8PORTA: CLR_BIT(PORTA,Copy_u8Pin); break;
     fc4:	ab e3       	ldi	r26, 0x3B	; 59
     fc6:	b0 e0       	ldi	r27, 0x00	; 0
     fc8:	eb e3       	ldi	r30, 0x3B	; 59
     fca:	f0 e0       	ldi	r31, 0x00	; 0
     fcc:	80 81       	ld	r24, Z
     fce:	48 2f       	mov	r20, r24
     fd0:	8b 81       	ldd	r24, Y+3	; 0x03
     fd2:	28 2f       	mov	r18, r24
     fd4:	30 e0       	ldi	r19, 0x00	; 0
     fd6:	81 e0       	ldi	r24, 0x01	; 1
     fd8:	90 e0       	ldi	r25, 0x00	; 0
     fda:	02 2e       	mov	r0, r18
     fdc:	02 c0       	rjmp	.+4      	; 0xfe2 <DIO_u8SetPinValue+0x8a>
     fde:	88 0f       	add	r24, r24
     fe0:	99 1f       	adc	r25, r25
     fe2:	0a 94       	dec	r0
     fe4:	e2 f7       	brpl	.-8      	; 0xfde <DIO_u8SetPinValue+0x86>
     fe6:	80 95       	com	r24
     fe8:	84 23       	and	r24, r20
     fea:	8c 93       	st	X, r24
     fec:	b7 c0       	rjmp	.+366    	; 0x115c <DIO_u8SetPinValue+0x204>
				case DIO_u8PORTB: CLR_BIT(PORTB,Copy_u8Pin); break;
     fee:	a8 e3       	ldi	r26, 0x38	; 56
     ff0:	b0 e0       	ldi	r27, 0x00	; 0
     ff2:	e8 e3       	ldi	r30, 0x38	; 56
     ff4:	f0 e0       	ldi	r31, 0x00	; 0
     ff6:	80 81       	ld	r24, Z
     ff8:	48 2f       	mov	r20, r24
     ffa:	8b 81       	ldd	r24, Y+3	; 0x03
     ffc:	28 2f       	mov	r18, r24
     ffe:	30 e0       	ldi	r19, 0x00	; 0
    1000:	81 e0       	ldi	r24, 0x01	; 1
    1002:	90 e0       	ldi	r25, 0x00	; 0
    1004:	02 2e       	mov	r0, r18
    1006:	02 c0       	rjmp	.+4      	; 0x100c <DIO_u8SetPinValue+0xb4>
    1008:	88 0f       	add	r24, r24
    100a:	99 1f       	adc	r25, r25
    100c:	0a 94       	dec	r0
    100e:	e2 f7       	brpl	.-8      	; 0x1008 <DIO_u8SetPinValue+0xb0>
    1010:	80 95       	com	r24
    1012:	84 23       	and	r24, r20
    1014:	8c 93       	st	X, r24
    1016:	a2 c0       	rjmp	.+324    	; 0x115c <DIO_u8SetPinValue+0x204>
				case DIO_u8PORTC: CLR_BIT(PORTC,Copy_u8Pin); break;
    1018:	a5 e3       	ldi	r26, 0x35	; 53
    101a:	b0 e0       	ldi	r27, 0x00	; 0
    101c:	e5 e3       	ldi	r30, 0x35	; 53
    101e:	f0 e0       	ldi	r31, 0x00	; 0
    1020:	80 81       	ld	r24, Z
    1022:	48 2f       	mov	r20, r24
    1024:	8b 81       	ldd	r24, Y+3	; 0x03
    1026:	28 2f       	mov	r18, r24
    1028:	30 e0       	ldi	r19, 0x00	; 0
    102a:	81 e0       	ldi	r24, 0x01	; 1
    102c:	90 e0       	ldi	r25, 0x00	; 0
    102e:	02 2e       	mov	r0, r18
    1030:	02 c0       	rjmp	.+4      	; 0x1036 <DIO_u8SetPinValue+0xde>
    1032:	88 0f       	add	r24, r24
    1034:	99 1f       	adc	r25, r25
    1036:	0a 94       	dec	r0
    1038:	e2 f7       	brpl	.-8      	; 0x1032 <DIO_u8SetPinValue+0xda>
    103a:	80 95       	com	r24
    103c:	84 23       	and	r24, r20
    103e:	8c 93       	st	X, r24
    1040:	8d c0       	rjmp	.+282    	; 0x115c <DIO_u8SetPinValue+0x204>
				case DIO_u8PORTD: CLR_BIT(PORTD,Copy_u8Pin); break;
    1042:	a2 e3       	ldi	r26, 0x32	; 50
    1044:	b0 e0       	ldi	r27, 0x00	; 0
    1046:	e2 e3       	ldi	r30, 0x32	; 50
    1048:	f0 e0       	ldi	r31, 0x00	; 0
    104a:	80 81       	ld	r24, Z
    104c:	48 2f       	mov	r20, r24
    104e:	8b 81       	ldd	r24, Y+3	; 0x03
    1050:	28 2f       	mov	r18, r24
    1052:	30 e0       	ldi	r19, 0x00	; 0
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	90 e0       	ldi	r25, 0x00	; 0
    1058:	02 2e       	mov	r0, r18
    105a:	02 c0       	rjmp	.+4      	; 0x1060 <DIO_u8SetPinValue+0x108>
    105c:	88 0f       	add	r24, r24
    105e:	99 1f       	adc	r25, r25
    1060:	0a 94       	dec	r0
    1062:	e2 f7       	brpl	.-8      	; 0x105c <DIO_u8SetPinValue+0x104>
    1064:	80 95       	com	r24
    1066:	84 23       	and	r24, r20
    1068:	8c 93       	st	X, r24
    106a:	78 c0       	rjmp	.+240    	; 0x115c <DIO_u8SetPinValue+0x204>
				default: Local_u8ErrorState=1; break;
    106c:	81 e0       	ldi	r24, 0x01	; 1
    106e:	89 83       	std	Y+1, r24	; 0x01
    1070:	75 c0       	rjmp	.+234    	; 0x115c <DIO_u8SetPinValue+0x204>

				}
			}
			else if(Copy_u8Value == DIO_u8PIN_HIGH)
    1072:	8c 81       	ldd	r24, Y+4	; 0x04
    1074:	81 30       	cpi	r24, 0x01	; 1
    1076:	09 f0       	breq	.+2      	; 0x107a <DIO_u8SetPinValue+0x122>
    1078:	71 c0       	rjmp	.+226    	; 0x115c <DIO_u8SetPinValue+0x204>
			{
				switch(Copy_u8Port)
    107a:	8a 81       	ldd	r24, Y+2	; 0x02
    107c:	28 2f       	mov	r18, r24
    107e:	30 e0       	ldi	r19, 0x00	; 0
    1080:	3e 83       	std	Y+6, r19	; 0x06
    1082:	2d 83       	std	Y+5, r18	; 0x05
    1084:	8d 81       	ldd	r24, Y+5	; 0x05
    1086:	9e 81       	ldd	r25, Y+6	; 0x06
    1088:	81 30       	cpi	r24, 0x01	; 1
    108a:	91 05       	cpc	r25, r1
    108c:	49 f1       	breq	.+82     	; 0x10e0 <DIO_u8SetPinValue+0x188>
    108e:	2d 81       	ldd	r18, Y+5	; 0x05
    1090:	3e 81       	ldd	r19, Y+6	; 0x06
    1092:	22 30       	cpi	r18, 0x02	; 2
    1094:	31 05       	cpc	r19, r1
    1096:	2c f4       	brge	.+10     	; 0x10a2 <DIO_u8SetPinValue+0x14a>
    1098:	8d 81       	ldd	r24, Y+5	; 0x05
    109a:	9e 81       	ldd	r25, Y+6	; 0x06
    109c:	00 97       	sbiw	r24, 0x00	; 0
    109e:	61 f0       	breq	.+24     	; 0x10b8 <DIO_u8SetPinValue+0x160>
    10a0:	5b c0       	rjmp	.+182    	; 0x1158 <DIO_u8SetPinValue+0x200>
    10a2:	2d 81       	ldd	r18, Y+5	; 0x05
    10a4:	3e 81       	ldd	r19, Y+6	; 0x06
    10a6:	22 30       	cpi	r18, 0x02	; 2
    10a8:	31 05       	cpc	r19, r1
    10aa:	71 f1       	breq	.+92     	; 0x1108 <DIO_u8SetPinValue+0x1b0>
    10ac:	8d 81       	ldd	r24, Y+5	; 0x05
    10ae:	9e 81       	ldd	r25, Y+6	; 0x06
    10b0:	83 30       	cpi	r24, 0x03	; 3
    10b2:	91 05       	cpc	r25, r1
    10b4:	e9 f1       	breq	.+122    	; 0x1130 <DIO_u8SetPinValue+0x1d8>
    10b6:	50 c0       	rjmp	.+160    	; 0x1158 <DIO_u8SetPinValue+0x200>
							{
							case DIO_u8PORTA: SET_BIT(PORTA,Copy_u8Pin); break;
    10b8:	ab e3       	ldi	r26, 0x3B	; 59
    10ba:	b0 e0       	ldi	r27, 0x00	; 0
    10bc:	eb e3       	ldi	r30, 0x3B	; 59
    10be:	f0 e0       	ldi	r31, 0x00	; 0
    10c0:	80 81       	ld	r24, Z
    10c2:	48 2f       	mov	r20, r24
    10c4:	8b 81       	ldd	r24, Y+3	; 0x03
    10c6:	28 2f       	mov	r18, r24
    10c8:	30 e0       	ldi	r19, 0x00	; 0
    10ca:	81 e0       	ldi	r24, 0x01	; 1
    10cc:	90 e0       	ldi	r25, 0x00	; 0
    10ce:	02 2e       	mov	r0, r18
    10d0:	02 c0       	rjmp	.+4      	; 0x10d6 <DIO_u8SetPinValue+0x17e>
    10d2:	88 0f       	add	r24, r24
    10d4:	99 1f       	adc	r25, r25
    10d6:	0a 94       	dec	r0
    10d8:	e2 f7       	brpl	.-8      	; 0x10d2 <DIO_u8SetPinValue+0x17a>
    10da:	84 2b       	or	r24, r20
    10dc:	8c 93       	st	X, r24
    10de:	3e c0       	rjmp	.+124    	; 0x115c <DIO_u8SetPinValue+0x204>
							case DIO_u8PORTB: SET_BIT(PORTB,Copy_u8Pin); break;
    10e0:	a8 e3       	ldi	r26, 0x38	; 56
    10e2:	b0 e0       	ldi	r27, 0x00	; 0
    10e4:	e8 e3       	ldi	r30, 0x38	; 56
    10e6:	f0 e0       	ldi	r31, 0x00	; 0
    10e8:	80 81       	ld	r24, Z
    10ea:	48 2f       	mov	r20, r24
    10ec:	8b 81       	ldd	r24, Y+3	; 0x03
    10ee:	28 2f       	mov	r18, r24
    10f0:	30 e0       	ldi	r19, 0x00	; 0
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	02 2e       	mov	r0, r18
    10f8:	02 c0       	rjmp	.+4      	; 0x10fe <DIO_u8SetPinValue+0x1a6>
    10fa:	88 0f       	add	r24, r24
    10fc:	99 1f       	adc	r25, r25
    10fe:	0a 94       	dec	r0
    1100:	e2 f7       	brpl	.-8      	; 0x10fa <DIO_u8SetPinValue+0x1a2>
    1102:	84 2b       	or	r24, r20
    1104:	8c 93       	st	X, r24
    1106:	2a c0       	rjmp	.+84     	; 0x115c <DIO_u8SetPinValue+0x204>
							case DIO_u8PORTC: SET_BIT(PORTC,Copy_u8Pin); break;
    1108:	a5 e3       	ldi	r26, 0x35	; 53
    110a:	b0 e0       	ldi	r27, 0x00	; 0
    110c:	e5 e3       	ldi	r30, 0x35	; 53
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	80 81       	ld	r24, Z
    1112:	48 2f       	mov	r20, r24
    1114:	8b 81       	ldd	r24, Y+3	; 0x03
    1116:	28 2f       	mov	r18, r24
    1118:	30 e0       	ldi	r19, 0x00	; 0
    111a:	81 e0       	ldi	r24, 0x01	; 1
    111c:	90 e0       	ldi	r25, 0x00	; 0
    111e:	02 2e       	mov	r0, r18
    1120:	02 c0       	rjmp	.+4      	; 0x1126 <DIO_u8SetPinValue+0x1ce>
    1122:	88 0f       	add	r24, r24
    1124:	99 1f       	adc	r25, r25
    1126:	0a 94       	dec	r0
    1128:	e2 f7       	brpl	.-8      	; 0x1122 <DIO_u8SetPinValue+0x1ca>
    112a:	84 2b       	or	r24, r20
    112c:	8c 93       	st	X, r24
    112e:	16 c0       	rjmp	.+44     	; 0x115c <DIO_u8SetPinValue+0x204>
							case DIO_u8PORTD: SET_BIT(PORTD,Copy_u8Pin); break;
    1130:	a2 e3       	ldi	r26, 0x32	; 50
    1132:	b0 e0       	ldi	r27, 0x00	; 0
    1134:	e2 e3       	ldi	r30, 0x32	; 50
    1136:	f0 e0       	ldi	r31, 0x00	; 0
    1138:	80 81       	ld	r24, Z
    113a:	48 2f       	mov	r20, r24
    113c:	8b 81       	ldd	r24, Y+3	; 0x03
    113e:	28 2f       	mov	r18, r24
    1140:	30 e0       	ldi	r19, 0x00	; 0
    1142:	81 e0       	ldi	r24, 0x01	; 1
    1144:	90 e0       	ldi	r25, 0x00	; 0
    1146:	02 2e       	mov	r0, r18
    1148:	02 c0       	rjmp	.+4      	; 0x114e <DIO_u8SetPinValue+0x1f6>
    114a:	88 0f       	add	r24, r24
    114c:	99 1f       	adc	r25, r25
    114e:	0a 94       	dec	r0
    1150:	e2 f7       	brpl	.-8      	; 0x114a <DIO_u8SetPinValue+0x1f2>
    1152:	84 2b       	or	r24, r20
    1154:	8c 93       	st	X, r24
    1156:	02 c0       	rjmp	.+4      	; 0x115c <DIO_u8SetPinValue+0x204>
							default: Local_u8ErrorState=1; break;
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	89 83       	std	Y+1, r24	; 0x01

							}
			}

}
	return Local_u8ErrorState;
    115c:	89 81       	ldd	r24, Y+1	; 0x01

}
    115e:	28 96       	adiw	r28, 0x08	; 8
    1160:	0f b6       	in	r0, 0x3f	; 63
    1162:	f8 94       	cli
    1164:	de bf       	out	0x3e, r29	; 62
    1166:	0f be       	out	0x3f, r0	; 63
    1168:	cd bf       	out	0x3d, r28	; 61
    116a:	cf 91       	pop	r28
    116c:	df 91       	pop	r29
    116e:	08 95       	ret

00001170 <DIO_u8SetPortValue>:
u8 DIO_u8SetPortValue(u8 Copy_u8Port, u8 Copy_u8Value)
{
    1170:	df 93       	push	r29
    1172:	cf 93       	push	r28
    1174:	00 d0       	rcall	.+0      	; 0x1176 <DIO_u8SetPortValue+0x6>
    1176:	00 d0       	rcall	.+0      	; 0x1178 <DIO_u8SetPortValue+0x8>
    1178:	0f 92       	push	r0
    117a:	cd b7       	in	r28, 0x3d	; 61
    117c:	de b7       	in	r29, 0x3e	; 62
    117e:	8a 83       	std	Y+2, r24	; 0x02
    1180:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState=0;
    1182:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8Port)
    1184:	8a 81       	ldd	r24, Y+2	; 0x02
    1186:	28 2f       	mov	r18, r24
    1188:	30 e0       	ldi	r19, 0x00	; 0
    118a:	3d 83       	std	Y+5, r19	; 0x05
    118c:	2c 83       	std	Y+4, r18	; 0x04
    118e:	8c 81       	ldd	r24, Y+4	; 0x04
    1190:	9d 81       	ldd	r25, Y+5	; 0x05
    1192:	81 30       	cpi	r24, 0x01	; 1
    1194:	91 05       	cpc	r25, r1
    1196:	d1 f0       	breq	.+52     	; 0x11cc <DIO_u8SetPortValue+0x5c>
    1198:	2c 81       	ldd	r18, Y+4	; 0x04
    119a:	3d 81       	ldd	r19, Y+5	; 0x05
    119c:	22 30       	cpi	r18, 0x02	; 2
    119e:	31 05       	cpc	r19, r1
    11a0:	2c f4       	brge	.+10     	; 0x11ac <DIO_u8SetPortValue+0x3c>
    11a2:	8c 81       	ldd	r24, Y+4	; 0x04
    11a4:	9d 81       	ldd	r25, Y+5	; 0x05
    11a6:	00 97       	sbiw	r24, 0x00	; 0
    11a8:	61 f0       	breq	.+24     	; 0x11c2 <DIO_u8SetPortValue+0x52>
    11aa:	1e c0       	rjmp	.+60     	; 0x11e8 <DIO_u8SetPortValue+0x78>
    11ac:	2c 81       	ldd	r18, Y+4	; 0x04
    11ae:	3d 81       	ldd	r19, Y+5	; 0x05
    11b0:	22 30       	cpi	r18, 0x02	; 2
    11b2:	31 05       	cpc	r19, r1
    11b4:	81 f0       	breq	.+32     	; 0x11d6 <DIO_u8SetPortValue+0x66>
    11b6:	8c 81       	ldd	r24, Y+4	; 0x04
    11b8:	9d 81       	ldd	r25, Y+5	; 0x05
    11ba:	83 30       	cpi	r24, 0x03	; 3
    11bc:	91 05       	cpc	r25, r1
    11be:	81 f0       	breq	.+32     	; 0x11e0 <DIO_u8SetPortValue+0x70>
    11c0:	13 c0       	rjmp	.+38     	; 0x11e8 <DIO_u8SetPortValue+0x78>
		{
		case DIO_u8PORTA: PORTA = Copy_u8Value; break;
    11c2:	eb e3       	ldi	r30, 0x3B	; 59
    11c4:	f0 e0       	ldi	r31, 0x00	; 0
    11c6:	8b 81       	ldd	r24, Y+3	; 0x03
    11c8:	80 83       	st	Z, r24
    11ca:	0e c0       	rjmp	.+28     	; 0x11e8 <DIO_u8SetPortValue+0x78>
		case DIO_u8PORTB: PORTB = Copy_u8Value; break;
    11cc:	e8 e3       	ldi	r30, 0x38	; 56
    11ce:	f0 e0       	ldi	r31, 0x00	; 0
    11d0:	8b 81       	ldd	r24, Y+3	; 0x03
    11d2:	80 83       	st	Z, r24
    11d4:	09 c0       	rjmp	.+18     	; 0x11e8 <DIO_u8SetPortValue+0x78>
		case DIO_u8PORTC: PORTC = Copy_u8Value; break;
    11d6:	e5 e3       	ldi	r30, 0x35	; 53
    11d8:	f0 e0       	ldi	r31, 0x00	; 0
    11da:	8b 81       	ldd	r24, Y+3	; 0x03
    11dc:	80 83       	st	Z, r24
    11de:	04 c0       	rjmp	.+8      	; 0x11e8 <DIO_u8SetPortValue+0x78>
		case DIO_u8PORTD: PORTD = Copy_u8Value; break;
    11e0:	e2 e3       	ldi	r30, 0x32	; 50
    11e2:	f0 e0       	ldi	r31, 0x00	; 0
    11e4:	8b 81       	ldd	r24, Y+3	; 0x03
    11e6:	80 83       	st	Z, r24

		}
	return Local_u8ErrorState;
    11e8:	89 81       	ldd	r24, Y+1	; 0x01

}
    11ea:	0f 90       	pop	r0
    11ec:	0f 90       	pop	r0
    11ee:	0f 90       	pop	r0
    11f0:	0f 90       	pop	r0
    11f2:	0f 90       	pop	r0
    11f4:	cf 91       	pop	r28
    11f6:	df 91       	pop	r29
    11f8:	08 95       	ret

000011fa <DIO_u8GetPinValue>:
	return Local_u8ErrorState;
}
*/

u8 DIO_u8GetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin)
{
    11fa:	df 93       	push	r29
    11fc:	cf 93       	push	r28
    11fe:	00 d0       	rcall	.+0      	; 0x1200 <DIO_u8GetPinValue+0x6>
    1200:	00 d0       	rcall	.+0      	; 0x1202 <DIO_u8GetPinValue+0x8>
    1202:	0f 92       	push	r0
    1204:	cd b7       	in	r28, 0x3d	; 61
    1206:	de b7       	in	r29, 0x3e	; 62
    1208:	8a 83       	std	Y+2, r24	; 0x02
    120a:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_return_data=0;
    120c:	19 82       	std	Y+1, r1	; 0x01
	if((Copy_u8Port <= DIO_u8PORTD) && (Copy_u8Pin <= DIO_u8PIN7))
    120e:	8a 81       	ldd	r24, Y+2	; 0x02
    1210:	84 30       	cpi	r24, 0x04	; 4
    1212:	08 f0       	brcs	.+2      	; 0x1216 <DIO_u8GetPinValue+0x1c>
    1214:	6b c0       	rjmp	.+214    	; 0x12ec <DIO_u8GetPinValue+0xf2>
    1216:	8b 81       	ldd	r24, Y+3	; 0x03
    1218:	88 30       	cpi	r24, 0x08	; 8
    121a:	08 f0       	brcs	.+2      	; 0x121e <DIO_u8GetPinValue+0x24>
    121c:	67 c0       	rjmp	.+206    	; 0x12ec <DIO_u8GetPinValue+0xf2>
	{
		switch(Copy_u8Port)
    121e:	8a 81       	ldd	r24, Y+2	; 0x02
    1220:	28 2f       	mov	r18, r24
    1222:	30 e0       	ldi	r19, 0x00	; 0
    1224:	3d 83       	std	Y+5, r19	; 0x05
    1226:	2c 83       	std	Y+4, r18	; 0x04
    1228:	4c 81       	ldd	r20, Y+4	; 0x04
    122a:	5d 81       	ldd	r21, Y+5	; 0x05
    122c:	41 30       	cpi	r20, 0x01	; 1
    122e:	51 05       	cpc	r21, r1
    1230:	41 f1       	breq	.+80     	; 0x1282 <DIO_u8GetPinValue+0x88>
    1232:	8c 81       	ldd	r24, Y+4	; 0x04
    1234:	9d 81       	ldd	r25, Y+5	; 0x05
    1236:	82 30       	cpi	r24, 0x02	; 2
    1238:	91 05       	cpc	r25, r1
    123a:	34 f4       	brge	.+12     	; 0x1248 <DIO_u8GetPinValue+0x4e>
    123c:	2c 81       	ldd	r18, Y+4	; 0x04
    123e:	3d 81       	ldd	r19, Y+5	; 0x05
    1240:	21 15       	cp	r18, r1
    1242:	31 05       	cpc	r19, r1
    1244:	61 f0       	breq	.+24     	; 0x125e <DIO_u8GetPinValue+0x64>
    1246:	52 c0       	rjmp	.+164    	; 0x12ec <DIO_u8GetPinValue+0xf2>
    1248:	4c 81       	ldd	r20, Y+4	; 0x04
    124a:	5d 81       	ldd	r21, Y+5	; 0x05
    124c:	42 30       	cpi	r20, 0x02	; 2
    124e:	51 05       	cpc	r21, r1
    1250:	51 f1       	breq	.+84     	; 0x12a6 <DIO_u8GetPinValue+0xac>
    1252:	8c 81       	ldd	r24, Y+4	; 0x04
    1254:	9d 81       	ldd	r25, Y+5	; 0x05
    1256:	83 30       	cpi	r24, 0x03	; 3
    1258:	91 05       	cpc	r25, r1
    125a:	b9 f1       	breq	.+110    	; 0x12ca <DIO_u8GetPinValue+0xd0>
    125c:	47 c0       	rjmp	.+142    	; 0x12ec <DIO_u8GetPinValue+0xf2>
		{
		case DIO_u8PORTA: Local_return_data= GET_BIT(PINA , Copy_u8Pin); break;
    125e:	e9 e3       	ldi	r30, 0x39	; 57
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	80 81       	ld	r24, Z
    1264:	28 2f       	mov	r18, r24
    1266:	30 e0       	ldi	r19, 0x00	; 0
    1268:	8b 81       	ldd	r24, Y+3	; 0x03
    126a:	88 2f       	mov	r24, r24
    126c:	90 e0       	ldi	r25, 0x00	; 0
    126e:	a9 01       	movw	r20, r18
    1270:	02 c0       	rjmp	.+4      	; 0x1276 <DIO_u8GetPinValue+0x7c>
    1272:	55 95       	asr	r21
    1274:	47 95       	ror	r20
    1276:	8a 95       	dec	r24
    1278:	e2 f7       	brpl	.-8      	; 0x1272 <DIO_u8GetPinValue+0x78>
    127a:	ca 01       	movw	r24, r20
    127c:	81 70       	andi	r24, 0x01	; 1
    127e:	89 83       	std	Y+1, r24	; 0x01
    1280:	35 c0       	rjmp	.+106    	; 0x12ec <DIO_u8GetPinValue+0xf2>
		case DIO_u8PORTB: Local_return_data= GET_BIT(PINB , Copy_u8Pin); break;
    1282:	e6 e3       	ldi	r30, 0x36	; 54
    1284:	f0 e0       	ldi	r31, 0x00	; 0
    1286:	80 81       	ld	r24, Z
    1288:	28 2f       	mov	r18, r24
    128a:	30 e0       	ldi	r19, 0x00	; 0
    128c:	8b 81       	ldd	r24, Y+3	; 0x03
    128e:	88 2f       	mov	r24, r24
    1290:	90 e0       	ldi	r25, 0x00	; 0
    1292:	a9 01       	movw	r20, r18
    1294:	02 c0       	rjmp	.+4      	; 0x129a <DIO_u8GetPinValue+0xa0>
    1296:	55 95       	asr	r21
    1298:	47 95       	ror	r20
    129a:	8a 95       	dec	r24
    129c:	e2 f7       	brpl	.-8      	; 0x1296 <DIO_u8GetPinValue+0x9c>
    129e:	ca 01       	movw	r24, r20
    12a0:	81 70       	andi	r24, 0x01	; 1
    12a2:	89 83       	std	Y+1, r24	; 0x01
    12a4:	23 c0       	rjmp	.+70     	; 0x12ec <DIO_u8GetPinValue+0xf2>
		case DIO_u8PORTC: Local_return_data= GET_BIT(PINC , Copy_u8Pin); break;
    12a6:	e3 e3       	ldi	r30, 0x33	; 51
    12a8:	f0 e0       	ldi	r31, 0x00	; 0
    12aa:	80 81       	ld	r24, Z
    12ac:	28 2f       	mov	r18, r24
    12ae:	30 e0       	ldi	r19, 0x00	; 0
    12b0:	8b 81       	ldd	r24, Y+3	; 0x03
    12b2:	88 2f       	mov	r24, r24
    12b4:	90 e0       	ldi	r25, 0x00	; 0
    12b6:	a9 01       	movw	r20, r18
    12b8:	02 c0       	rjmp	.+4      	; 0x12be <DIO_u8GetPinValue+0xc4>
    12ba:	55 95       	asr	r21
    12bc:	47 95       	ror	r20
    12be:	8a 95       	dec	r24
    12c0:	e2 f7       	brpl	.-8      	; 0x12ba <DIO_u8GetPinValue+0xc0>
    12c2:	ca 01       	movw	r24, r20
    12c4:	81 70       	andi	r24, 0x01	; 1
    12c6:	89 83       	std	Y+1, r24	; 0x01
    12c8:	11 c0       	rjmp	.+34     	; 0x12ec <DIO_u8GetPinValue+0xf2>
		case DIO_u8PORTD: Local_return_data= GET_BIT(PIND , Copy_u8Pin); break;
    12ca:	e0 e3       	ldi	r30, 0x30	; 48
    12cc:	f0 e0       	ldi	r31, 0x00	; 0
    12ce:	80 81       	ld	r24, Z
    12d0:	28 2f       	mov	r18, r24
    12d2:	30 e0       	ldi	r19, 0x00	; 0
    12d4:	8b 81       	ldd	r24, Y+3	; 0x03
    12d6:	88 2f       	mov	r24, r24
    12d8:	90 e0       	ldi	r25, 0x00	; 0
    12da:	a9 01       	movw	r20, r18
    12dc:	02 c0       	rjmp	.+4      	; 0x12e2 <DIO_u8GetPinValue+0xe8>
    12de:	55 95       	asr	r21
    12e0:	47 95       	ror	r20
    12e2:	8a 95       	dec	r24
    12e4:	e2 f7       	brpl	.-8      	; 0x12de <DIO_u8GetPinValue+0xe4>
    12e6:	ca 01       	movw	r24, r20
    12e8:	81 70       	andi	r24, 0x01	; 1
    12ea:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{
		//Local_u8ErrorState=1;
	}
	return Local_return_data;
    12ec:	89 81       	ldd	r24, Y+1	; 0x01
}
    12ee:	0f 90       	pop	r0
    12f0:	0f 90       	pop	r0
    12f2:	0f 90       	pop	r0
    12f4:	0f 90       	pop	r0
    12f6:	0f 90       	pop	r0
    12f8:	cf 91       	pop	r28
    12fa:	df 91       	pop	r29
    12fc:	08 95       	ret

000012fe <ADC_voidInit>:
static u8* ADC_pu8Reading= NULL;
static void (*ADC_pvCallBackNotificationFunc)(void)= NULL;

u8 ADC_u8BusyState= IDLE;
void ADC_voidInit(void)
{
    12fe:	df 93       	push	r29
    1300:	cf 93       	push	r28
    1302:	cd b7       	in	r28, 0x3d	; 61
    1304:	de b7       	in	r29, 0x3e	; 62
	/*Reference voltage selection = AVCC*/
	SET_BIT(ADMUX,ADMUX_REFS0);
    1306:	a7 e2       	ldi	r26, 0x27	; 39
    1308:	b0 e0       	ldi	r27, 0x00	; 0
    130a:	e7 e2       	ldi	r30, 0x27	; 39
    130c:	f0 e0       	ldi	r31, 0x00	; 0
    130e:	80 81       	ld	r24, Z
    1310:	80 64       	ori	r24, 0x40	; 64
    1312:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,ADMUX_REFS1);
    1314:	a7 e2       	ldi	r26, 0x27	; 39
    1316:	b0 e0       	ldi	r27, 0x00	; 0
    1318:	e7 e2       	ldi	r30, 0x27	; 39
    131a:	f0 e0       	ldi	r31, 0x00	; 0
    131c:	80 81       	ld	r24, Z
    131e:	8f 77       	andi	r24, 0x7F	; 127
    1320:	8c 93       	st	X, r24
	/*Left adjust activation and read ADCH only*/
	SET_BIT(ADMUX,ADMUX_ADLAR);
    1322:	a7 e2       	ldi	r26, 0x27	; 39
    1324:	b0 e0       	ldi	r27, 0x00	; 0
    1326:	e7 e2       	ldi	r30, 0x27	; 39
    1328:	f0 e0       	ldi	r31, 0x00	; 0
    132a:	80 81       	ld	r24, Z
    132c:	80 62       	ori	r24, 0x20	; 32
    132e:	8c 93       	st	X, r24
	/*Set PRESCALLER to divide by 128*/
	SET_BIT(ADCSRA,ADCSRA_ADPS2);
    1330:	a6 e2       	ldi	r26, 0x26	; 38
    1332:	b0 e0       	ldi	r27, 0x00	; 0
    1334:	e6 e2       	ldi	r30, 0x26	; 38
    1336:	f0 e0       	ldi	r31, 0x00	; 0
    1338:	80 81       	ld	r24, Z
    133a:	84 60       	ori	r24, 0x04	; 4
    133c:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADCSRA_ADPS1);
    133e:	a6 e2       	ldi	r26, 0x26	; 38
    1340:	b0 e0       	ldi	r27, 0x00	; 0
    1342:	e6 e2       	ldi	r30, 0x26	; 38
    1344:	f0 e0       	ldi	r31, 0x00	; 0
    1346:	80 81       	ld	r24, Z
    1348:	82 60       	ori	r24, 0x02	; 2
    134a:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADCSRA_ADPS0);
    134c:	a6 e2       	ldi	r26, 0x26	; 38
    134e:	b0 e0       	ldi	r27, 0x00	; 0
    1350:	e6 e2       	ldi	r30, 0x26	; 38
    1352:	f0 e0       	ldi	r31, 0x00	; 0
    1354:	80 81       	ld	r24, Z
    1356:	81 60       	ori	r24, 0x01	; 1
    1358:	8c 93       	st	X, r24
	/*Enable ADC Peripheral*/
	SET_BIT(ADCSRA,ADCSRA_ADEN);
    135a:	a6 e2       	ldi	r26, 0x26	; 38
    135c:	b0 e0       	ldi	r27, 0x00	; 0
    135e:	e6 e2       	ldi	r30, 0x26	; 38
    1360:	f0 e0       	ldi	r31, 0x00	; 0
    1362:	80 81       	ld	r24, Z
    1364:	80 68       	ori	r24, 0x80	; 128
    1366:	8c 93       	st	X, r24
}
    1368:	cf 91       	pop	r28
    136a:	df 91       	pop	r29
    136c:	08 95       	ret

0000136e <ADC_u8StartConversionSync>:

u8 ADC_u8StartConversionSync(u8 Copy_u8Channel, u8* Copy_pu8ReadingADC)
{
    136e:	df 93       	push	r29
    1370:	cf 93       	push	r28
    1372:	cd b7       	in	r28, 0x3d	; 61
    1374:	de b7       	in	r29, 0x3e	; 62
    1376:	28 97       	sbiw	r28, 0x08	; 8
    1378:	0f b6       	in	r0, 0x3f	; 63
    137a:	f8 94       	cli
    137c:	de bf       	out	0x3e, r29	; 62
    137e:	0f be       	out	0x3f, r0	; 63
    1380:	cd bf       	out	0x3d, r28	; 61
    1382:	8e 83       	std	Y+6, r24	; 0x06
    1384:	78 87       	std	Y+8, r23	; 0x08
    1386:	6f 83       	std	Y+7, r22	; 0x07
	u32 Local_u32Counter=0;
    1388:	1a 82       	std	Y+2, r1	; 0x02
    138a:	1b 82       	std	Y+3, r1	; 0x03
    138c:	1c 82       	std	Y+4, r1	; 0x04
    138e:	1d 82       	std	Y+5, r1	; 0x05
	u8 Local_u8ErrorState = OK;
    1390:	19 82       	std	Y+1, r1	; 0x01
	if (ADC_u8BusyState == IDLE)
    1392:	80 91 84 00 	lds	r24, 0x0084
    1396:	88 23       	and	r24, r24
    1398:	09 f0       	breq	.+2      	; 0x139c <ADC_u8StartConversionSync+0x2e>
    139a:	5b c0       	rjmp	.+182    	; 0x1452 <ADC_u8StartConversionSync+0xe4>
		{
		/*ADC State is busy*/
	ADC_u8BusyState = BUSY;
    139c:	81 e0       	ldi	r24, 0x01	; 1
    139e:	80 93 84 00 	sts	0x0084, r24
	/*clear the MUX bits in ADMUX Register */
	ADMUX &= 0b11100000;
    13a2:	a7 e2       	ldi	r26, 0x27	; 39
    13a4:	b0 e0       	ldi	r27, 0x00	; 0
    13a6:	e7 e2       	ldi	r30, 0x27	; 39
    13a8:	f0 e0       	ldi	r31, 0x00	; 0
    13aa:	80 81       	ld	r24, Z
    13ac:	80 7e       	andi	r24, 0xE0	; 224
    13ae:	8c 93       	st	X, r24
	/*set the required channel into the MUX bits*/
	ADMUX |= Copy_u8Channel;
    13b0:	a7 e2       	ldi	r26, 0x27	; 39
    13b2:	b0 e0       	ldi	r27, 0x00	; 0
    13b4:	e7 e2       	ldi	r30, 0x27	; 39
    13b6:	f0 e0       	ldi	r31, 0x00	; 0
    13b8:	90 81       	ld	r25, Z
    13ba:	8e 81       	ldd	r24, Y+6	; 0x06
    13bc:	89 2b       	or	r24, r25
    13be:	8c 93       	st	X, r24
	/*ADC start conversion*/
	SET_BIT(ADCSRA,ADCSRA_ADSC);
    13c0:	a6 e2       	ldi	r26, 0x26	; 38
    13c2:	b0 e0       	ldi	r27, 0x00	; 0
    13c4:	e6 e2       	ldi	r30, 0x26	; 38
    13c6:	f0 e0       	ldi	r31, 0x00	; 0
    13c8:	80 81       	ld	r24, Z
    13ca:	80 64       	ori	r24, 0x40	; 64
    13cc:	8c 93       	st	X, r24
    13ce:	0b c0       	rjmp	.+22     	; 0x13e6 <ADC_u8StartConversionSync+0x78>

	/*POLLING (busy waiting) until the conversion complete flag is set */
	while(((GET_BIT(ADCSRA,ADCSRA_ADIF))==0) && (Local_u32Counter != ADC_U32TIMEOUT) ) //AS the bit = zero still in these instruction OR counter less than time out
	{
		Local_u32Counter++;
    13d0:	8a 81       	ldd	r24, Y+2	; 0x02
    13d2:	9b 81       	ldd	r25, Y+3	; 0x03
    13d4:	ac 81       	ldd	r26, Y+4	; 0x04
    13d6:	bd 81       	ldd	r27, Y+5	; 0x05
    13d8:	01 96       	adiw	r24, 0x01	; 1
    13da:	a1 1d       	adc	r26, r1
    13dc:	b1 1d       	adc	r27, r1
    13de:	8a 83       	std	Y+2, r24	; 0x02
    13e0:	9b 83       	std	Y+3, r25	; 0x03
    13e2:	ac 83       	std	Y+4, r26	; 0x04
    13e4:	bd 83       	std	Y+5, r27	; 0x05
	ADMUX |= Copy_u8Channel;
	/*ADC start conversion*/
	SET_BIT(ADCSRA,ADCSRA_ADSC);

	/*POLLING (busy waiting) until the conversion complete flag is set */
	while(((GET_BIT(ADCSRA,ADCSRA_ADIF))==0) && (Local_u32Counter != ADC_U32TIMEOUT) ) //AS the bit = zero still in these instruction OR counter less than time out
    13e6:	e6 e2       	ldi	r30, 0x26	; 38
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	80 81       	ld	r24, Z
    13ec:	82 95       	swap	r24
    13ee:	8f 70       	andi	r24, 0x0F	; 15
    13f0:	88 2f       	mov	r24, r24
    13f2:	90 e0       	ldi	r25, 0x00	; 0
    13f4:	81 70       	andi	r24, 0x01	; 1
    13f6:	90 70       	andi	r25, 0x00	; 0
    13f8:	00 97       	sbiw	r24, 0x00	; 0
    13fa:	61 f4       	brne	.+24     	; 0x1414 <ADC_u8StartConversionSync+0xa6>
    13fc:	8a 81       	ldd	r24, Y+2	; 0x02
    13fe:	9b 81       	ldd	r25, Y+3	; 0x03
    1400:	ac 81       	ldd	r26, Y+4	; 0x04
    1402:	bd 81       	ldd	r27, Y+5	; 0x05
    1404:	80 35       	cpi	r24, 0x50	; 80
    1406:	23 ec       	ldi	r18, 0xC3	; 195
    1408:	92 07       	cpc	r25, r18
    140a:	20 e0       	ldi	r18, 0x00	; 0
    140c:	a2 07       	cpc	r26, r18
    140e:	20 e0       	ldi	r18, 0x00	; 0
    1410:	b2 07       	cpc	r27, r18
    1412:	f1 f6       	brne	.-68     	; 0x13d0 <ADC_u8StartConversionSync+0x62>
	{
		Local_u32Counter++;

	}
	if(Local_u32Counter==ADC_U32TIMEOUT)
    1414:	8a 81       	ldd	r24, Y+2	; 0x02
    1416:	9b 81       	ldd	r25, Y+3	; 0x03
    1418:	ac 81       	ldd	r26, Y+4	; 0x04
    141a:	bd 81       	ldd	r27, Y+5	; 0x05
    141c:	80 35       	cpi	r24, 0x50	; 80
    141e:	23 ec       	ldi	r18, 0xC3	; 195
    1420:	92 07       	cpc	r25, r18
    1422:	20 e0       	ldi	r18, 0x00	; 0
    1424:	a2 07       	cpc	r26, r18
    1426:	20 e0       	ldi	r18, 0x00	; 0
    1428:	b2 07       	cpc	r27, r18
    142a:	19 f4       	brne	.+6      	; 0x1432 <ADC_u8StartConversionSync+0xc4>
	{
		/*loop is broken because it exceeds error state */
		Local_u8ErrorState= NOK;
    142c:	81 e0       	ldi	r24, 0x01	; 1
    142e:	89 83       	std	Y+1, r24	; 0x01
    1430:	12 c0       	rjmp	.+36     	; 0x1456 <ADC_u8StartConversionSync+0xe8>
	}
	else
	{
		/* loop is broken bec flag is raised */
		/*Clear the conversion complete flag*/
			SET_BIT(ADCSRA,ADCSRA_ADIF); //clear flag by sit its value bec when it call the function again the flag must be set only when conversion is done again
    1432:	a6 e2       	ldi	r26, 0x26	; 38
    1434:	b0 e0       	ldi	r27, 0x00	; 0
    1436:	e6 e2       	ldi	r30, 0x26	; 38
    1438:	f0 e0       	ldi	r31, 0x00	; 0
    143a:	80 81       	ld	r24, Z
    143c:	80 61       	ori	r24, 0x10	; 16
    143e:	8c 93       	st	X, r24
			/*return the reading in pointer argument*/
			*Copy_pu8ReadingADC= ADCH; //ADCH register
    1440:	e5 e2       	ldi	r30, 0x25	; 37
    1442:	f0 e0       	ldi	r31, 0x00	; 0
    1444:	80 81       	ld	r24, Z
    1446:	ef 81       	ldd	r30, Y+7	; 0x07
    1448:	f8 85       	ldd	r31, Y+8	; 0x08
    144a:	80 83       	st	Z, r24
			/*ADC Conversion is finished and change state to IDLE*/
			ADC_u8BusyState=IDLE;
    144c:	10 92 84 00 	sts	0x0084, r1
    1450:	02 c0       	rjmp	.+4      	; 0x1456 <ADC_u8StartConversionSync+0xe8>
	}
		}
	else
	{
		Local_u8ErrorState=BUSY_FUNC;
    1452:	83 e0       	ldi	r24, 0x03	; 3
    1454:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState;
    1456:	89 81       	ldd	r24, Y+1	; 0x01

}
    1458:	28 96       	adiw	r28, 0x08	; 8
    145a:	0f b6       	in	r0, 0x3f	; 63
    145c:	f8 94       	cli
    145e:	de bf       	out	0x3e, r29	; 62
    1460:	0f be       	out	0x3f, r0	; 63
    1462:	cd bf       	out	0x3d, r28	; 61
    1464:	cf 91       	pop	r28
    1466:	df 91       	pop	r29
    1468:	08 95       	ret

0000146a <ADC_u8StartConversionASync>:


u8 ADC_u8StartConversionASync( u8 Copy_u8Channel, u8* Copy_pu8Reading, void(*Copy_pvNotificationFunc)(void))
{
    146a:	df 93       	push	r29
    146c:	cf 93       	push	r28
    146e:	00 d0       	rcall	.+0      	; 0x1470 <ADC_u8StartConversionASync+0x6>
    1470:	00 d0       	rcall	.+0      	; 0x1472 <ADC_u8StartConversionASync+0x8>
    1472:	00 d0       	rcall	.+0      	; 0x1474 <ADC_u8StartConversionASync+0xa>
    1474:	cd b7       	in	r28, 0x3d	; 61
    1476:	de b7       	in	r29, 0x3e	; 62
    1478:	8a 83       	std	Y+2, r24	; 0x02
    147a:	7c 83       	std	Y+4, r23	; 0x04
    147c:	6b 83       	std	Y+3, r22	; 0x03
    147e:	5e 83       	std	Y+6, r21	; 0x06
    1480:	4d 83       	std	Y+5, r20	; 0x05
	u8 Local_uErrorState=OK;
    1482:	19 82       	std	Y+1, r1	; 0x01

	if(ADC_u8BusyState==IDLE)
    1484:	80 91 84 00 	lds	r24, 0x0084
    1488:	88 23       	and	r24, r24
    148a:	c1 f5       	brne	.+112    	; 0x14fc <ADC_u8StartConversionASync+0x92>
	{


		if(Copy_pu8Reading == NULL || Copy_pvNotificationFunc == NULL)
    148c:	8b 81       	ldd	r24, Y+3	; 0x03
    148e:	9c 81       	ldd	r25, Y+4	; 0x04
    1490:	00 97       	sbiw	r24, 0x00	; 0
    1492:	21 f0       	breq	.+8      	; 0x149c <ADC_u8StartConversionASync+0x32>
    1494:	8d 81       	ldd	r24, Y+5	; 0x05
    1496:	9e 81       	ldd	r25, Y+6	; 0x06
    1498:	00 97       	sbiw	r24, 0x00	; 0
    149a:	19 f4       	brne	.+6      	; 0x14a2 <ADC_u8StartConversionASync+0x38>
		{
			Local_uErrorState= NULL_Pointer;
    149c:	82 e0       	ldi	r24, 0x02	; 2
    149e:	89 83       	std	Y+1, r24	; 0x01
    14a0:	2f c0       	rjmp	.+94     	; 0x1500 <ADC_u8StartConversionASync+0x96>
		}
		else
		{
			/*Make ADC busy in order not to work until being idle*/
			ADC_u8BusyState= BUSY;
    14a2:	81 e0       	ldi	r24, 0x01	; 1
    14a4:	80 93 84 00 	sts	0x0084, r24
			/*transport the local variables sent to the function in global variables to be able to be used in the ISR function*/
			ADC_pu8Reading =Copy_pu8Reading;
    14a8:	8b 81       	ldd	r24, Y+3	; 0x03
    14aa:	9c 81       	ldd	r25, Y+4	; 0x04
    14ac:	90 93 81 00 	sts	0x0081, r25
    14b0:	80 93 80 00 	sts	0x0080, r24
			/*initialize the call back notification function globally*/
			ADC_pvCallBackNotificationFunc=Copy_pvNotificationFunc;
    14b4:	8d 81       	ldd	r24, Y+5	; 0x05
    14b6:	9e 81       	ldd	r25, Y+6	; 0x06
    14b8:	90 93 83 00 	sts	0x0083, r25
    14bc:	80 93 82 00 	sts	0x0082, r24
			/*clear the MUX bits in ADMUX Register */
				ADMUX &= 0b11100000;
    14c0:	a7 e2       	ldi	r26, 0x27	; 39
    14c2:	b0 e0       	ldi	r27, 0x00	; 0
    14c4:	e7 e2       	ldi	r30, 0x27	; 39
    14c6:	f0 e0       	ldi	r31, 0x00	; 0
    14c8:	80 81       	ld	r24, Z
    14ca:	80 7e       	andi	r24, 0xE0	; 224
    14cc:	8c 93       	st	X, r24
				/*set the required channel into the MUX bits*/
				ADMUX |= Copy_u8Channel;
    14ce:	a7 e2       	ldi	r26, 0x27	; 39
    14d0:	b0 e0       	ldi	r27, 0x00	; 0
    14d2:	e7 e2       	ldi	r30, 0x27	; 39
    14d4:	f0 e0       	ldi	r31, 0x00	; 0
    14d6:	90 81       	ld	r25, Z
    14d8:	8a 81       	ldd	r24, Y+2	; 0x02
    14da:	89 2b       	or	r24, r25
    14dc:	8c 93       	st	X, r24
				/*ADC start conversion*/
				SET_BIT(ADCSRA,ADCSRA_ADSC);
    14de:	a6 e2       	ldi	r26, 0x26	; 38
    14e0:	b0 e0       	ldi	r27, 0x00	; 0
    14e2:	e6 e2       	ldi	r30, 0x26	; 38
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	80 81       	ld	r24, Z
    14e8:	80 64       	ori	r24, 0x40	; 64
    14ea:	8c 93       	st	X, r24
				/*ADC Interrupt Enable
				 * also we need to enable the global interrupt*/
				SET_BIT(ADCSRA,ADCSRA_ADIE);
    14ec:	a6 e2       	ldi	r26, 0x26	; 38
    14ee:	b0 e0       	ldi	r27, 0x00	; 0
    14f0:	e6 e2       	ldi	r30, 0x26	; 38
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	88 60       	ori	r24, 0x08	; 8
    14f8:	8c 93       	st	X, r24
    14fa:	02 c0       	rjmp	.+4      	; 0x1500 <ADC_u8StartConversionASync+0x96>
			}
	}
	else
	{
		Local_uErrorState= BUSY_FUNC;
    14fc:	83 e0       	ldi	r24, 0x03	; 3
    14fe:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_uErrorState;
    1500:	89 81       	ldd	r24, Y+1	; 0x01
}
    1502:	26 96       	adiw	r28, 0x06	; 6
    1504:	0f b6       	in	r0, 0x3f	; 63
    1506:	f8 94       	cli
    1508:	de bf       	out	0x3e, r29	; 62
    150a:	0f be       	out	0x3f, r0	; 63
    150c:	cd bf       	out	0x3d, r28	; 61
    150e:	cf 91       	pop	r28
    1510:	df 91       	pop	r29
    1512:	08 95       	ret

00001514 <__vector_16>:

void __vector_16 (void) __attribute__((signal));
void __vector_16 (void)
{
    1514:	1f 92       	push	r1
    1516:	0f 92       	push	r0
    1518:	0f b6       	in	r0, 0x3f	; 63
    151a:	0f 92       	push	r0
    151c:	11 24       	eor	r1, r1
    151e:	2f 93       	push	r18
    1520:	3f 93       	push	r19
    1522:	4f 93       	push	r20
    1524:	5f 93       	push	r21
    1526:	6f 93       	push	r22
    1528:	7f 93       	push	r23
    152a:	8f 93       	push	r24
    152c:	9f 93       	push	r25
    152e:	af 93       	push	r26
    1530:	bf 93       	push	r27
    1532:	ef 93       	push	r30
    1534:	ff 93       	push	r31
    1536:	df 93       	push	r29
    1538:	cf 93       	push	r28
    153a:	cd b7       	in	r28, 0x3d	; 61
    153c:	de b7       	in	r29, 0x3e	; 62
	/*Read the ADC result*/
	*ADC_pu8Reading= ADCH;
    153e:	a0 91 80 00 	lds	r26, 0x0080
    1542:	b0 91 81 00 	lds	r27, 0x0081
    1546:	e5 e2       	ldi	r30, 0x25	; 37
    1548:	f0 e0       	ldi	r31, 0x00	; 0
    154a:	80 81       	ld	r24, Z
    154c:	8c 93       	st	X, r24
	/*Make ADC state be IDLE because it finished*/
	ADC_u8BusyState=IDLE;
    154e:	10 92 84 00 	sts	0x0084, r1
	/*Invoke the call back Notification Function*/
	ADC_pvCallBackNotificationFunc();
    1552:	e0 91 82 00 	lds	r30, 0x0082
    1556:	f0 91 83 00 	lds	r31, 0x0083
    155a:	09 95       	icall
	/*Disable ADC conversion complete interrupt*/
	CLR_BIT(ADCSRA,ADCSRA_ADIE);
    155c:	a6 e2       	ldi	r26, 0x26	; 38
    155e:	b0 e0       	ldi	r27, 0x00	; 0
    1560:	e6 e2       	ldi	r30, 0x26	; 38
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	80 81       	ld	r24, Z
    1566:	87 7f       	andi	r24, 0xF7	; 247
    1568:	8c 93       	st	X, r24
}
    156a:	cf 91       	pop	r28
    156c:	df 91       	pop	r29
    156e:	ff 91       	pop	r31
    1570:	ef 91       	pop	r30
    1572:	bf 91       	pop	r27
    1574:	af 91       	pop	r26
    1576:	9f 91       	pop	r25
    1578:	8f 91       	pop	r24
    157a:	7f 91       	pop	r23
    157c:	6f 91       	pop	r22
    157e:	5f 91       	pop	r21
    1580:	4f 91       	pop	r20
    1582:	3f 91       	pop	r19
    1584:	2f 91       	pop	r18
    1586:	0f 90       	pop	r0
    1588:	0f be       	out	0x3f, r0	; 63
    158a:	0f 90       	pop	r0
    158c:	1f 90       	pop	r1
    158e:	18 95       	reti

00001590 <CLCD_voidSendCommand>:
#include"CLCD_Interface.h"
#include"CLCD_Private.h"
#include <util/delay.h>

void CLCD_voidSendCommand(u8 Copy_u8Command)
{
    1590:	df 93       	push	r29
    1592:	cf 93       	push	r28
    1594:	cd b7       	in	r28, 0x3d	; 61
    1596:	de b7       	in	r29, 0x3e	; 62
    1598:	2f 97       	sbiw	r28, 0x0f	; 15
    159a:	0f b6       	in	r0, 0x3f	; 63
    159c:	f8 94       	cli
    159e:	de bf       	out	0x3e, r29	; 62
    15a0:	0f be       	out	0x3f, r0	; 63
    15a2:	cd bf       	out	0x3d, r28	; 61
    15a4:	8f 87       	std	Y+15, r24	; 0x0f
	/*set RS pin to low for sending commands*/
	DIO_u8SetPortDirection(DIO_u8PORTC,DIO_u8PORT_OUTPUT);
    15a6:	82 e0       	ldi	r24, 0x02	; 2
    15a8:	6f ef       	ldi	r22, 0xFF	; 255
    15aa:	0e 94 67 07 	call	0xece	; 0xece <DIO_u8SetPortDirection>
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_RS_PIN,DIO_u8PIN_LOW);
    15ae:	82 e0       	ldi	r24, 0x02	; 2
    15b0:	60 e0       	ldi	r22, 0x00	; 0
    15b2:	40 e0       	ldi	r20, 0x00	; 0
    15b4:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>

	/*SET RW pin to low for write*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_RW_PIN,DIO_u8PIN_LOW);
    15b8:	82 e0       	ldi	r24, 0x02	; 2
    15ba:	61 e0       	ldi	r22, 0x01	; 1
    15bc:	40 e0       	ldi	r20, 0x00	; 0
    15be:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>

	/*Send command to data pins*/
	DIO_u8SetPortDirection(DIO_u8PORTA,DIO_u8PORT_OUTPUT);
    15c2:	80 e0       	ldi	r24, 0x00	; 0
    15c4:	6f ef       	ldi	r22, 0xFF	; 255
    15c6:	0e 94 67 07 	call	0xece	; 0xece <DIO_u8SetPortDirection>
	DIO_u8SetPortValue(CLCD_DATA_PORT,Copy_u8Command);
    15ca:	8f 85       	ldd	r24, Y+15	; 0x0f
    15cc:	28 2f       	mov	r18, r24
    15ce:	30 e0       	ldi	r19, 0x00	; 0
    15d0:	80 e0       	ldi	r24, 0x00	; 0
    15d2:	90 e0       	ldi	r25, 0x00	; 0
    15d4:	b9 01       	movw	r22, r18
    15d6:	0e 94 b8 08 	call	0x1170	; 0x1170 <DIO_u8SetPortValue>
	/*Send enable pulse*/
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_HIGH);
    15da:	82 e0       	ldi	r24, 0x02	; 2
    15dc:	62 e0       	ldi	r22, 0x02	; 2
    15de:	41 e0       	ldi	r20, 0x01	; 1
    15e0:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
    15e4:	80 e0       	ldi	r24, 0x00	; 0
    15e6:	90 e0       	ldi	r25, 0x00	; 0
    15e8:	a0 e0       	ldi	r26, 0x00	; 0
    15ea:	b0 e4       	ldi	r27, 0x40	; 64
    15ec:	8b 87       	std	Y+11, r24	; 0x0b
    15ee:	9c 87       	std	Y+12, r25	; 0x0c
    15f0:	ad 87       	std	Y+13, r26	; 0x0d
    15f2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15f4:	6b 85       	ldd	r22, Y+11	; 0x0b
    15f6:	7c 85       	ldd	r23, Y+12	; 0x0c
    15f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    15fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    15fc:	20 e0       	ldi	r18, 0x00	; 0
    15fe:	30 e0       	ldi	r19, 0x00	; 0
    1600:	4a ef       	ldi	r20, 0xFA	; 250
    1602:	54 e4       	ldi	r21, 0x44	; 68
    1604:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1608:	dc 01       	movw	r26, r24
    160a:	cb 01       	movw	r24, r22
    160c:	8f 83       	std	Y+7, r24	; 0x07
    160e:	98 87       	std	Y+8, r25	; 0x08
    1610:	a9 87       	std	Y+9, r26	; 0x09
    1612:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1614:	6f 81       	ldd	r22, Y+7	; 0x07
    1616:	78 85       	ldd	r23, Y+8	; 0x08
    1618:	89 85       	ldd	r24, Y+9	; 0x09
    161a:	9a 85       	ldd	r25, Y+10	; 0x0a
    161c:	20 e0       	ldi	r18, 0x00	; 0
    161e:	30 e0       	ldi	r19, 0x00	; 0
    1620:	40 e8       	ldi	r20, 0x80	; 128
    1622:	5f e3       	ldi	r21, 0x3F	; 63
    1624:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1628:	88 23       	and	r24, r24
    162a:	2c f4       	brge	.+10     	; 0x1636 <CLCD_voidSendCommand+0xa6>
		__ticks = 1;
    162c:	81 e0       	ldi	r24, 0x01	; 1
    162e:	90 e0       	ldi	r25, 0x00	; 0
    1630:	9e 83       	std	Y+6, r25	; 0x06
    1632:	8d 83       	std	Y+5, r24	; 0x05
    1634:	3f c0       	rjmp	.+126    	; 0x16b4 <CLCD_voidSendCommand+0x124>
	else if (__tmp > 65535)
    1636:	6f 81       	ldd	r22, Y+7	; 0x07
    1638:	78 85       	ldd	r23, Y+8	; 0x08
    163a:	89 85       	ldd	r24, Y+9	; 0x09
    163c:	9a 85       	ldd	r25, Y+10	; 0x0a
    163e:	20 e0       	ldi	r18, 0x00	; 0
    1640:	3f ef       	ldi	r19, 0xFF	; 255
    1642:	4f e7       	ldi	r20, 0x7F	; 127
    1644:	57 e4       	ldi	r21, 0x47	; 71
    1646:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    164a:	18 16       	cp	r1, r24
    164c:	4c f5       	brge	.+82     	; 0x16a0 <CLCD_voidSendCommand+0x110>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    164e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1650:	7c 85       	ldd	r23, Y+12	; 0x0c
    1652:	8d 85       	ldd	r24, Y+13	; 0x0d
    1654:	9e 85       	ldd	r25, Y+14	; 0x0e
    1656:	20 e0       	ldi	r18, 0x00	; 0
    1658:	30 e0       	ldi	r19, 0x00	; 0
    165a:	40 e2       	ldi	r20, 0x20	; 32
    165c:	51 e4       	ldi	r21, 0x41	; 65
    165e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1662:	dc 01       	movw	r26, r24
    1664:	cb 01       	movw	r24, r22
    1666:	bc 01       	movw	r22, r24
    1668:	cd 01       	movw	r24, r26
    166a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    166e:	dc 01       	movw	r26, r24
    1670:	cb 01       	movw	r24, r22
    1672:	9e 83       	std	Y+6, r25	; 0x06
    1674:	8d 83       	std	Y+5, r24	; 0x05
    1676:	0f c0       	rjmp	.+30     	; 0x1696 <CLCD_voidSendCommand+0x106>
    1678:	88 ec       	ldi	r24, 0xC8	; 200
    167a:	90 e0       	ldi	r25, 0x00	; 0
    167c:	9c 83       	std	Y+4, r25	; 0x04
    167e:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1680:	8b 81       	ldd	r24, Y+3	; 0x03
    1682:	9c 81       	ldd	r25, Y+4	; 0x04
    1684:	01 97       	sbiw	r24, 0x01	; 1
    1686:	f1 f7       	brne	.-4      	; 0x1684 <CLCD_voidSendCommand+0xf4>
    1688:	9c 83       	std	Y+4, r25	; 0x04
    168a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    168c:	8d 81       	ldd	r24, Y+5	; 0x05
    168e:	9e 81       	ldd	r25, Y+6	; 0x06
    1690:	01 97       	sbiw	r24, 0x01	; 1
    1692:	9e 83       	std	Y+6, r25	; 0x06
    1694:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1696:	8d 81       	ldd	r24, Y+5	; 0x05
    1698:	9e 81       	ldd	r25, Y+6	; 0x06
    169a:	00 97       	sbiw	r24, 0x00	; 0
    169c:	69 f7       	brne	.-38     	; 0x1678 <CLCD_voidSendCommand+0xe8>
    169e:	14 c0       	rjmp	.+40     	; 0x16c8 <CLCD_voidSendCommand+0x138>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16a0:	6f 81       	ldd	r22, Y+7	; 0x07
    16a2:	78 85       	ldd	r23, Y+8	; 0x08
    16a4:	89 85       	ldd	r24, Y+9	; 0x09
    16a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    16a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16ac:	dc 01       	movw	r26, r24
    16ae:	cb 01       	movw	r24, r22
    16b0:	9e 83       	std	Y+6, r25	; 0x06
    16b2:	8d 83       	std	Y+5, r24	; 0x05
    16b4:	8d 81       	ldd	r24, Y+5	; 0x05
    16b6:	9e 81       	ldd	r25, Y+6	; 0x06
    16b8:	9a 83       	std	Y+2, r25	; 0x02
    16ba:	89 83       	std	Y+1, r24	; 0x01
    16bc:	89 81       	ldd	r24, Y+1	; 0x01
    16be:	9a 81       	ldd	r25, Y+2	; 0x02
    16c0:	01 97       	sbiw	r24, 0x01	; 1
    16c2:	f1 f7       	brne	.-4      	; 0x16c0 <CLCD_voidSendCommand+0x130>
    16c4:	9a 83       	std	Y+2, r25	; 0x02
    16c6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
    16c8:	82 e0       	ldi	r24, 0x02	; 2
    16ca:	62 e0       	ldi	r22, 0x02	; 2
    16cc:	40 e0       	ldi	r20, 0x00	; 0
    16ce:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
}
    16d2:	2f 96       	adiw	r28, 0x0f	; 15
    16d4:	0f b6       	in	r0, 0x3f	; 63
    16d6:	f8 94       	cli
    16d8:	de bf       	out	0x3e, r29	; 62
    16da:	0f be       	out	0x3f, r0	; 63
    16dc:	cd bf       	out	0x3d, r28	; 61
    16de:	cf 91       	pop	r28
    16e0:	df 91       	pop	r29
    16e2:	08 95       	ret

000016e4 <CLCD_voidSendData>:

void CLCD_voidSendData(u8 Copy_u8Data)
{
    16e4:	df 93       	push	r29
    16e6:	cf 93       	push	r28
    16e8:	cd b7       	in	r28, 0x3d	; 61
    16ea:	de b7       	in	r29, 0x3e	; 62
    16ec:	2f 97       	sbiw	r28, 0x0f	; 15
    16ee:	0f b6       	in	r0, 0x3f	; 63
    16f0:	f8 94       	cli
    16f2:	de bf       	out	0x3e, r29	; 62
    16f4:	0f be       	out	0x3f, r0	; 63
    16f6:	cd bf       	out	0x3d, r28	; 61
    16f8:	8f 87       	std	Y+15, r24	; 0x0f
		DIO_u8SetPortDirection(DIO_u8PORTC,DIO_u8PORT_OUTPUT);
    16fa:	82 e0       	ldi	r24, 0x02	; 2
    16fc:	6f ef       	ldi	r22, 0xFF	; 255
    16fe:	0e 94 67 07 	call	0xece	; 0xece <DIO_u8SetPortDirection>

	/*set RS pin to high for sending data*/
		DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_RS_PIN,DIO_u8PIN_HIGH);
    1702:	82 e0       	ldi	r24, 0x02	; 2
    1704:	60 e0       	ldi	r22, 0x00	; 0
    1706:	41 e0       	ldi	r20, 0x01	; 1
    1708:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>

		/*SET RW pin to low for write*/
		DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_RW_PIN,DIO_u8PIN_LOW);
    170c:	82 e0       	ldi	r24, 0x02	; 2
    170e:	61 e0       	ldi	r22, 0x01	; 1
    1710:	40 e0       	ldi	r20, 0x00	; 0
    1712:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>

		/*Send data to data pins*/
		DIO_u8SetPortDirection(DIO_u8PORTC,DIO_u8PORT_OUTPUT);
    1716:	82 e0       	ldi	r24, 0x02	; 2
    1718:	6f ef       	ldi	r22, 0xFF	; 255
    171a:	0e 94 67 07 	call	0xece	; 0xece <DIO_u8SetPortDirection>

		DIO_u8SetPortValue(CLCD_DATA_PORT,Copy_u8Data);
    171e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1720:	28 2f       	mov	r18, r24
    1722:	30 e0       	ldi	r19, 0x00	; 0
    1724:	80 e0       	ldi	r24, 0x00	; 0
    1726:	90 e0       	ldi	r25, 0x00	; 0
    1728:	b9 01       	movw	r22, r18
    172a:	0e 94 b8 08 	call	0x1170	; 0x1170 <DIO_u8SetPortValue>
		/*Send enable pulse*/
		DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_HIGH);
    172e:	82 e0       	ldi	r24, 0x02	; 2
    1730:	62 e0       	ldi	r22, 0x02	; 2
    1732:	41 e0       	ldi	r20, 0x01	; 1
    1734:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
    1738:	80 e0       	ldi	r24, 0x00	; 0
    173a:	90 e0       	ldi	r25, 0x00	; 0
    173c:	a0 e0       	ldi	r26, 0x00	; 0
    173e:	b0 e4       	ldi	r27, 0x40	; 64
    1740:	8b 87       	std	Y+11, r24	; 0x0b
    1742:	9c 87       	std	Y+12, r25	; 0x0c
    1744:	ad 87       	std	Y+13, r26	; 0x0d
    1746:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1748:	6b 85       	ldd	r22, Y+11	; 0x0b
    174a:	7c 85       	ldd	r23, Y+12	; 0x0c
    174c:	8d 85       	ldd	r24, Y+13	; 0x0d
    174e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1750:	20 e0       	ldi	r18, 0x00	; 0
    1752:	30 e0       	ldi	r19, 0x00	; 0
    1754:	4a ef       	ldi	r20, 0xFA	; 250
    1756:	54 e4       	ldi	r21, 0x44	; 68
    1758:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    175c:	dc 01       	movw	r26, r24
    175e:	cb 01       	movw	r24, r22
    1760:	8f 83       	std	Y+7, r24	; 0x07
    1762:	98 87       	std	Y+8, r25	; 0x08
    1764:	a9 87       	std	Y+9, r26	; 0x09
    1766:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1768:	6f 81       	ldd	r22, Y+7	; 0x07
    176a:	78 85       	ldd	r23, Y+8	; 0x08
    176c:	89 85       	ldd	r24, Y+9	; 0x09
    176e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1770:	20 e0       	ldi	r18, 0x00	; 0
    1772:	30 e0       	ldi	r19, 0x00	; 0
    1774:	40 e8       	ldi	r20, 0x80	; 128
    1776:	5f e3       	ldi	r21, 0x3F	; 63
    1778:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    177c:	88 23       	and	r24, r24
    177e:	2c f4       	brge	.+10     	; 0x178a <CLCD_voidSendData+0xa6>
		__ticks = 1;
    1780:	81 e0       	ldi	r24, 0x01	; 1
    1782:	90 e0       	ldi	r25, 0x00	; 0
    1784:	9e 83       	std	Y+6, r25	; 0x06
    1786:	8d 83       	std	Y+5, r24	; 0x05
    1788:	3f c0       	rjmp	.+126    	; 0x1808 <CLCD_voidSendData+0x124>
	else if (__tmp > 65535)
    178a:	6f 81       	ldd	r22, Y+7	; 0x07
    178c:	78 85       	ldd	r23, Y+8	; 0x08
    178e:	89 85       	ldd	r24, Y+9	; 0x09
    1790:	9a 85       	ldd	r25, Y+10	; 0x0a
    1792:	20 e0       	ldi	r18, 0x00	; 0
    1794:	3f ef       	ldi	r19, 0xFF	; 255
    1796:	4f e7       	ldi	r20, 0x7F	; 127
    1798:	57 e4       	ldi	r21, 0x47	; 71
    179a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    179e:	18 16       	cp	r1, r24
    17a0:	4c f5       	brge	.+82     	; 0x17f4 <CLCD_voidSendData+0x110>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17a2:	6b 85       	ldd	r22, Y+11	; 0x0b
    17a4:	7c 85       	ldd	r23, Y+12	; 0x0c
    17a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    17a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    17aa:	20 e0       	ldi	r18, 0x00	; 0
    17ac:	30 e0       	ldi	r19, 0x00	; 0
    17ae:	40 e2       	ldi	r20, 0x20	; 32
    17b0:	51 e4       	ldi	r21, 0x41	; 65
    17b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17b6:	dc 01       	movw	r26, r24
    17b8:	cb 01       	movw	r24, r22
    17ba:	bc 01       	movw	r22, r24
    17bc:	cd 01       	movw	r24, r26
    17be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17c2:	dc 01       	movw	r26, r24
    17c4:	cb 01       	movw	r24, r22
    17c6:	9e 83       	std	Y+6, r25	; 0x06
    17c8:	8d 83       	std	Y+5, r24	; 0x05
    17ca:	0f c0       	rjmp	.+30     	; 0x17ea <CLCD_voidSendData+0x106>
    17cc:	88 ec       	ldi	r24, 0xC8	; 200
    17ce:	90 e0       	ldi	r25, 0x00	; 0
    17d0:	9c 83       	std	Y+4, r25	; 0x04
    17d2:	8b 83       	std	Y+3, r24	; 0x03
    17d4:	8b 81       	ldd	r24, Y+3	; 0x03
    17d6:	9c 81       	ldd	r25, Y+4	; 0x04
    17d8:	01 97       	sbiw	r24, 0x01	; 1
    17da:	f1 f7       	brne	.-4      	; 0x17d8 <CLCD_voidSendData+0xf4>
    17dc:	9c 83       	std	Y+4, r25	; 0x04
    17de:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17e0:	8d 81       	ldd	r24, Y+5	; 0x05
    17e2:	9e 81       	ldd	r25, Y+6	; 0x06
    17e4:	01 97       	sbiw	r24, 0x01	; 1
    17e6:	9e 83       	std	Y+6, r25	; 0x06
    17e8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17ea:	8d 81       	ldd	r24, Y+5	; 0x05
    17ec:	9e 81       	ldd	r25, Y+6	; 0x06
    17ee:	00 97       	sbiw	r24, 0x00	; 0
    17f0:	69 f7       	brne	.-38     	; 0x17cc <CLCD_voidSendData+0xe8>
    17f2:	14 c0       	rjmp	.+40     	; 0x181c <CLCD_voidSendData+0x138>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17f4:	6f 81       	ldd	r22, Y+7	; 0x07
    17f6:	78 85       	ldd	r23, Y+8	; 0x08
    17f8:	89 85       	ldd	r24, Y+9	; 0x09
    17fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    17fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1800:	dc 01       	movw	r26, r24
    1802:	cb 01       	movw	r24, r22
    1804:	9e 83       	std	Y+6, r25	; 0x06
    1806:	8d 83       	std	Y+5, r24	; 0x05
    1808:	8d 81       	ldd	r24, Y+5	; 0x05
    180a:	9e 81       	ldd	r25, Y+6	; 0x06
    180c:	9a 83       	std	Y+2, r25	; 0x02
    180e:	89 83       	std	Y+1, r24	; 0x01
    1810:	89 81       	ldd	r24, Y+1	; 0x01
    1812:	9a 81       	ldd	r25, Y+2	; 0x02
    1814:	01 97       	sbiw	r24, 0x01	; 1
    1816:	f1 f7       	brne	.-4      	; 0x1814 <CLCD_voidSendData+0x130>
    1818:	9a 83       	std	Y+2, r25	; 0x02
    181a:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(2);
		DIO_u8SetPinValue(CLCD_CTRL_PORT,CLCD_E_PIN,DIO_u8PIN_LOW);
    181c:	82 e0       	ldi	r24, 0x02	; 2
    181e:	62 e0       	ldi	r22, 0x02	; 2
    1820:	40 e0       	ldi	r20, 0x00	; 0
    1822:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
}
    1826:	2f 96       	adiw	r28, 0x0f	; 15
    1828:	0f b6       	in	r0, 0x3f	; 63
    182a:	f8 94       	cli
    182c:	de bf       	out	0x3e, r29	; 62
    182e:	0f be       	out	0x3f, r0	; 63
    1830:	cd bf       	out	0x3d, r28	; 61
    1832:	cf 91       	pop	r28
    1834:	df 91       	pop	r29
    1836:	08 95       	ret

00001838 <CLCD_voidInit>:

void CLCD_voidInit(void)
{
    1838:	df 93       	push	r29
    183a:	cf 93       	push	r28
    183c:	cd b7       	in	r28, 0x3d	; 61
    183e:	de b7       	in	r29, 0x3e	; 62
    1840:	2e 97       	sbiw	r28, 0x0e	; 14
    1842:	0f b6       	in	r0, 0x3f	; 63
    1844:	f8 94       	cli
    1846:	de bf       	out	0x3e, r29	; 62
    1848:	0f be       	out	0x3f, r0	; 63
    184a:	cd bf       	out	0x3d, r28	; 61
    184c:	80 e0       	ldi	r24, 0x00	; 0
    184e:	90 e0       	ldi	r25, 0x00	; 0
    1850:	a0 e2       	ldi	r26, 0x20	; 32
    1852:	b2 e4       	ldi	r27, 0x42	; 66
    1854:	8b 87       	std	Y+11, r24	; 0x0b
    1856:	9c 87       	std	Y+12, r25	; 0x0c
    1858:	ad 87       	std	Y+13, r26	; 0x0d
    185a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    185c:	6b 85       	ldd	r22, Y+11	; 0x0b
    185e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1860:	8d 85       	ldd	r24, Y+13	; 0x0d
    1862:	9e 85       	ldd	r25, Y+14	; 0x0e
    1864:	20 e0       	ldi	r18, 0x00	; 0
    1866:	30 e0       	ldi	r19, 0x00	; 0
    1868:	4a ef       	ldi	r20, 0xFA	; 250
    186a:	54 e4       	ldi	r21, 0x44	; 68
    186c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1870:	dc 01       	movw	r26, r24
    1872:	cb 01       	movw	r24, r22
    1874:	8f 83       	std	Y+7, r24	; 0x07
    1876:	98 87       	std	Y+8, r25	; 0x08
    1878:	a9 87       	std	Y+9, r26	; 0x09
    187a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    187c:	6f 81       	ldd	r22, Y+7	; 0x07
    187e:	78 85       	ldd	r23, Y+8	; 0x08
    1880:	89 85       	ldd	r24, Y+9	; 0x09
    1882:	9a 85       	ldd	r25, Y+10	; 0x0a
    1884:	20 e0       	ldi	r18, 0x00	; 0
    1886:	30 e0       	ldi	r19, 0x00	; 0
    1888:	40 e8       	ldi	r20, 0x80	; 128
    188a:	5f e3       	ldi	r21, 0x3F	; 63
    188c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1890:	88 23       	and	r24, r24
    1892:	2c f4       	brge	.+10     	; 0x189e <CLCD_voidInit+0x66>
		__ticks = 1;
    1894:	81 e0       	ldi	r24, 0x01	; 1
    1896:	90 e0       	ldi	r25, 0x00	; 0
    1898:	9e 83       	std	Y+6, r25	; 0x06
    189a:	8d 83       	std	Y+5, r24	; 0x05
    189c:	3f c0       	rjmp	.+126    	; 0x191c <CLCD_voidInit+0xe4>
	else if (__tmp > 65535)
    189e:	6f 81       	ldd	r22, Y+7	; 0x07
    18a0:	78 85       	ldd	r23, Y+8	; 0x08
    18a2:	89 85       	ldd	r24, Y+9	; 0x09
    18a4:	9a 85       	ldd	r25, Y+10	; 0x0a
    18a6:	20 e0       	ldi	r18, 0x00	; 0
    18a8:	3f ef       	ldi	r19, 0xFF	; 255
    18aa:	4f e7       	ldi	r20, 0x7F	; 127
    18ac:	57 e4       	ldi	r21, 0x47	; 71
    18ae:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    18b2:	18 16       	cp	r1, r24
    18b4:	4c f5       	brge	.+82     	; 0x1908 <CLCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18b6:	6b 85       	ldd	r22, Y+11	; 0x0b
    18b8:	7c 85       	ldd	r23, Y+12	; 0x0c
    18ba:	8d 85       	ldd	r24, Y+13	; 0x0d
    18bc:	9e 85       	ldd	r25, Y+14	; 0x0e
    18be:	20 e0       	ldi	r18, 0x00	; 0
    18c0:	30 e0       	ldi	r19, 0x00	; 0
    18c2:	40 e2       	ldi	r20, 0x20	; 32
    18c4:	51 e4       	ldi	r21, 0x41	; 65
    18c6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18ca:	dc 01       	movw	r26, r24
    18cc:	cb 01       	movw	r24, r22
    18ce:	bc 01       	movw	r22, r24
    18d0:	cd 01       	movw	r24, r26
    18d2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18d6:	dc 01       	movw	r26, r24
    18d8:	cb 01       	movw	r24, r22
    18da:	9e 83       	std	Y+6, r25	; 0x06
    18dc:	8d 83       	std	Y+5, r24	; 0x05
    18de:	0f c0       	rjmp	.+30     	; 0x18fe <CLCD_voidInit+0xc6>
    18e0:	88 ec       	ldi	r24, 0xC8	; 200
    18e2:	90 e0       	ldi	r25, 0x00	; 0
    18e4:	9c 83       	std	Y+4, r25	; 0x04
    18e6:	8b 83       	std	Y+3, r24	; 0x03
    18e8:	8b 81       	ldd	r24, Y+3	; 0x03
    18ea:	9c 81       	ldd	r25, Y+4	; 0x04
    18ec:	01 97       	sbiw	r24, 0x01	; 1
    18ee:	f1 f7       	brne	.-4      	; 0x18ec <CLCD_voidInit+0xb4>
    18f0:	9c 83       	std	Y+4, r25	; 0x04
    18f2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18f4:	8d 81       	ldd	r24, Y+5	; 0x05
    18f6:	9e 81       	ldd	r25, Y+6	; 0x06
    18f8:	01 97       	sbiw	r24, 0x01	; 1
    18fa:	9e 83       	std	Y+6, r25	; 0x06
    18fc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18fe:	8d 81       	ldd	r24, Y+5	; 0x05
    1900:	9e 81       	ldd	r25, Y+6	; 0x06
    1902:	00 97       	sbiw	r24, 0x00	; 0
    1904:	69 f7       	brne	.-38     	; 0x18e0 <CLCD_voidInit+0xa8>
    1906:	14 c0       	rjmp	.+40     	; 0x1930 <CLCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1908:	6f 81       	ldd	r22, Y+7	; 0x07
    190a:	78 85       	ldd	r23, Y+8	; 0x08
    190c:	89 85       	ldd	r24, Y+9	; 0x09
    190e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1910:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1914:	dc 01       	movw	r26, r24
    1916:	cb 01       	movw	r24, r22
    1918:	9e 83       	std	Y+6, r25	; 0x06
    191a:	8d 83       	std	Y+5, r24	; 0x05
    191c:	8d 81       	ldd	r24, Y+5	; 0x05
    191e:	9e 81       	ldd	r25, Y+6	; 0x06
    1920:	9a 83       	std	Y+2, r25	; 0x02
    1922:	89 83       	std	Y+1, r24	; 0x01
    1924:	89 81       	ldd	r24, Y+1	; 0x01
    1926:	9a 81       	ldd	r25, Y+2	; 0x02
    1928:	01 97       	sbiw	r24, 0x01	; 1
    192a:	f1 f7       	brne	.-4      	; 0x1928 <CLCD_voidInit+0xf0>
    192c:	9a 83       	std	Y+2, r25	; 0x02
    192e:	89 83       	std	Y+1, r24	; 0x01
	/*wait for more than 30 ms*/
	_delay_ms(40);

	/*Function set command: 2lines and 5*8 font size*/
	CLCD_voidSendCommand(0b00111000);
    1930:	88 e3       	ldi	r24, 0x38	; 56
    1932:	0e 94 c8 0a 	call	0x1590	; 0x1590 <CLCD_voidSendCommand>

	/*Display on off control display enable,disable cursor and no blink cursor*/
	CLCD_voidSendCommand(0b00001100);
    1936:	8c e0       	ldi	r24, 0x0C	; 12
    1938:	0e 94 c8 0a 	call	0x1590	; 0x1590 <CLCD_voidSendCommand>

	/*clear display*/
	CLCD_voidSendCommand(0b00000001);
    193c:	81 e0       	ldi	r24, 0x01	; 1
    193e:	0e 94 c8 0a 	call	0x1590	; 0x1590 <CLCD_voidSendCommand>


}
    1942:	2e 96       	adiw	r28, 0x0e	; 14
    1944:	0f b6       	in	r0, 0x3f	; 63
    1946:	f8 94       	cli
    1948:	de bf       	out	0x3e, r29	; 62
    194a:	0f be       	out	0x3f, r0	; 63
    194c:	cd bf       	out	0x3d, r28	; 61
    194e:	cf 91       	pop	r28
    1950:	df 91       	pop	r29
    1952:	08 95       	ret

00001954 <CLCD_voidSendString>:

void CLCD_voidSendString(char *string)
{
    1954:	df 93       	push	r29
    1956:	cf 93       	push	r28
    1958:	00 d0       	rcall	.+0      	; 0x195a <CLCD_voidSendString+0x6>
    195a:	0f 92       	push	r0
    195c:	cd b7       	in	r28, 0x3d	; 61
    195e:	de b7       	in	r29, 0x3e	; 62
    1960:	9b 83       	std	Y+3, r25	; 0x03
    1962:	8a 83       	std	Y+2, r24	; 0x02
	u8 counter;
	for(counter=0;string[counter]!=0;counter++)
    1964:	19 82       	std	Y+1, r1	; 0x01
    1966:	0e c0       	rjmp	.+28     	; 0x1984 <CLCD_voidSendString+0x30>
	{
		CLCD_voidSendData(string[counter]);
    1968:	89 81       	ldd	r24, Y+1	; 0x01
    196a:	28 2f       	mov	r18, r24
    196c:	30 e0       	ldi	r19, 0x00	; 0
    196e:	8a 81       	ldd	r24, Y+2	; 0x02
    1970:	9b 81       	ldd	r25, Y+3	; 0x03
    1972:	fc 01       	movw	r30, r24
    1974:	e2 0f       	add	r30, r18
    1976:	f3 1f       	adc	r31, r19
    1978:	80 81       	ld	r24, Z
    197a:	0e 94 72 0b 	call	0x16e4	; 0x16e4 <CLCD_voidSendData>
}

void CLCD_voidSendString(char *string)
{
	u8 counter;
	for(counter=0;string[counter]!=0;counter++)
    197e:	89 81       	ldd	r24, Y+1	; 0x01
    1980:	8f 5f       	subi	r24, 0xFF	; 255
    1982:	89 83       	std	Y+1, r24	; 0x01
    1984:	89 81       	ldd	r24, Y+1	; 0x01
    1986:	28 2f       	mov	r18, r24
    1988:	30 e0       	ldi	r19, 0x00	; 0
    198a:	8a 81       	ldd	r24, Y+2	; 0x02
    198c:	9b 81       	ldd	r25, Y+3	; 0x03
    198e:	fc 01       	movw	r30, r24
    1990:	e2 0f       	add	r30, r18
    1992:	f3 1f       	adc	r31, r19
    1994:	80 81       	ld	r24, Z
    1996:	88 23       	and	r24, r24
    1998:	39 f7       	brne	.-50     	; 0x1968 <CLCD_voidSendString+0x14>
	{
		CLCD_voidSendData(string[counter]);
	}
}
    199a:	0f 90       	pop	r0
    199c:	0f 90       	pop	r0
    199e:	0f 90       	pop	r0
    19a0:	cf 91       	pop	r28
    19a2:	df 91       	pop	r29
    19a4:	08 95       	ret

000019a6 <CLCD_voidSendNumber>:
}

*/

void CLCD_voidSendNumber(u8 *Copy_u8Num)
{
    19a6:	df 93       	push	r29
    19a8:	cf 93       	push	r28
    19aa:	00 d0       	rcall	.+0      	; 0x19ac <CLCD_voidSendNumber+0x6>
    19ac:	0f 92       	push	r0
    19ae:	cd b7       	in	r28, 0x3d	; 61
    19b0:	de b7       	in	r29, 0x3e	; 62
    19b2:	9b 83       	std	Y+3, r25	; 0x03
    19b4:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8Counter;
	for(Local_u8Counter=0;Copy_u8Num[Local_u8Counter]!=0;Local_u8Counter++)
    19b6:	19 82       	std	Y+1, r1	; 0x01
    19b8:	0f c0       	rjmp	.+30     	; 0x19d8 <CLCD_voidSendNumber+0x32>
	{
		CLCD_voidSendData(Copy_u8Num[Local_u8Counter]+'0');
    19ba:	89 81       	ldd	r24, Y+1	; 0x01
    19bc:	28 2f       	mov	r18, r24
    19be:	30 e0       	ldi	r19, 0x00	; 0
    19c0:	8a 81       	ldd	r24, Y+2	; 0x02
    19c2:	9b 81       	ldd	r25, Y+3	; 0x03
    19c4:	fc 01       	movw	r30, r24
    19c6:	e2 0f       	add	r30, r18
    19c8:	f3 1f       	adc	r31, r19
    19ca:	80 81       	ld	r24, Z
    19cc:	80 5d       	subi	r24, 0xD0	; 208
    19ce:	0e 94 72 0b 	call	0x16e4	; 0x16e4 <CLCD_voidSendData>
*/

void CLCD_voidSendNumber(u8 *Copy_u8Num)
{
	u8 Local_u8Counter;
	for(Local_u8Counter=0;Copy_u8Num[Local_u8Counter]!=0;Local_u8Counter++)
    19d2:	89 81       	ldd	r24, Y+1	; 0x01
    19d4:	8f 5f       	subi	r24, 0xFF	; 255
    19d6:	89 83       	std	Y+1, r24	; 0x01
    19d8:	89 81       	ldd	r24, Y+1	; 0x01
    19da:	28 2f       	mov	r18, r24
    19dc:	30 e0       	ldi	r19, 0x00	; 0
    19de:	8a 81       	ldd	r24, Y+2	; 0x02
    19e0:	9b 81       	ldd	r25, Y+3	; 0x03
    19e2:	fc 01       	movw	r30, r24
    19e4:	e2 0f       	add	r30, r18
    19e6:	f3 1f       	adc	r31, r19
    19e8:	80 81       	ld	r24, Z
    19ea:	88 23       	and	r24, r24
    19ec:	31 f7       	brne	.-52     	; 0x19ba <CLCD_voidSendNumber+0x14>
	{
		CLCD_voidSendData(Copy_u8Num[Local_u8Counter]+'0');
	}
}
    19ee:	0f 90       	pop	r0
    19f0:	0f 90       	pop	r0
    19f2:	0f 90       	pop	r0
    19f4:	cf 91       	pop	r28
    19f6:	df 91       	pop	r29
    19f8:	08 95       	ret

000019fa <CLCD_voidClearDisplay>:

void CLCD_voidClearDisplay(void)
{
    19fa:	df 93       	push	r29
    19fc:	cf 93       	push	r28
    19fe:	0f 92       	push	r0
    1a00:	cd b7       	in	r28, 0x3d	; 61
    1a02:	de b7       	in	r29, 0x3e	; 62
	u8 data_clear_display= 0x01;
    1a04:	81 e0       	ldi	r24, 0x01	; 1
    1a06:	89 83       	std	Y+1, r24	; 0x01
	CLCD_voidSendCommand(data_clear_display);
    1a08:	89 81       	ldd	r24, Y+1	; 0x01
    1a0a:	0e 94 c8 0a 	call	0x1590	; 0x1590 <CLCD_voidSendCommand>
}
    1a0e:	0f 90       	pop	r0
    1a10:	cf 91       	pop	r28
    1a12:	df 91       	pop	r29
    1a14:	08 95       	ret

00001a16 <CLCD_voidGoToXY>:


void CLCD_voidGoToXY(u8 Copy_u8XPos, u8 Copy_u8YPos)
{
    1a16:	df 93       	push	r29
    1a18:	cf 93       	push	r28
    1a1a:	00 d0       	rcall	.+0      	; 0x1a1c <CLCD_voidGoToXY+0x6>
    1a1c:	0f 92       	push	r0
    1a1e:	cd b7       	in	r28, 0x3d	; 61
    1a20:	de b7       	in	r29, 0x3e	; 62
    1a22:	8a 83       	std	Y+2, r24	; 0x02
    1a24:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Address;
	if(Copy_u8XPos == 0)
    1a26:	8a 81       	ldd	r24, Y+2	; 0x02
    1a28:	88 23       	and	r24, r24
    1a2a:	19 f4       	brne	.+6      	; 0x1a32 <CLCD_voidGoToXY+0x1c>
	{
		Local_u8Address = Copy_u8YPos;
    1a2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a2e:	89 83       	std	Y+1, r24	; 0x01
    1a30:	06 c0       	rjmp	.+12     	; 0x1a3e <CLCD_voidGoToXY+0x28>
	}
	else if(Copy_u8XPos == 1)
    1a32:	8a 81       	ldd	r24, Y+2	; 0x02
    1a34:	81 30       	cpi	r24, 0x01	; 1
    1a36:	19 f4       	brne	.+6      	; 0x1a3e <CLCD_voidGoToXY+0x28>
	{
		Local_u8Address = Copy_u8YPos + 0x40;
    1a38:	8b 81       	ldd	r24, Y+3	; 0x03
    1a3a:	80 5c       	subi	r24, 0xC0	; 192
    1a3c:	89 83       	std	Y+1, r24	; 0x01
	}
	//128 Is added to the address to set the most significant bit by 1 according to DDRAM address instruction
	CLCD_voidSendCommand(Local_u8Address+128);
    1a3e:	89 81       	ldd	r24, Y+1	; 0x01
    1a40:	80 58       	subi	r24, 0x80	; 128
    1a42:	0e 94 c8 0a 	call	0x1590	; 0x1590 <CLCD_voidSendCommand>
}
    1a46:	0f 90       	pop	r0
    1a48:	0f 90       	pop	r0
    1a4a:	0f 90       	pop	r0
    1a4c:	cf 91       	pop	r28
    1a4e:	df 91       	pop	r29
    1a50:	08 95       	ret

00001a52 <CLCD_voidWriteSpecialChar>:

void CLCD_voidWriteSpecialChar(u8 *Copy_u8Pattern, u8 Copy_u8PatternNumber, u8 Copy_u8XPos, u8 Copy_u8YPos)
{
    1a52:	df 93       	push	r29
    1a54:	cf 93       	push	r28
    1a56:	cd b7       	in	r28, 0x3d	; 61
    1a58:	de b7       	in	r29, 0x3e	; 62
    1a5a:	27 97       	sbiw	r28, 0x07	; 7
    1a5c:	0f b6       	in	r0, 0x3f	; 63
    1a5e:	f8 94       	cli
    1a60:	de bf       	out	0x3e, r29	; 62
    1a62:	0f be       	out	0x3f, r0	; 63
    1a64:	cd bf       	out	0x3d, r28	; 61
    1a66:	9c 83       	std	Y+4, r25	; 0x04
    1a68:	8b 83       	std	Y+3, r24	; 0x03
    1a6a:	6d 83       	std	Y+5, r22	; 0x05
    1a6c:	4e 83       	std	Y+6, r20	; 0x06
    1a6e:	2f 83       	std	Y+7, r18	; 0x07
	u8 Local_u8Iterator;
	/*first calculate CGRAM address whose each block is 8 bytes*/
	u8 Local_u8CGRamAddress =0;
    1a70:	19 82       	std	Y+1, r1	; 0x01
	Local_u8CGRamAddress = Copy_u8PatternNumber*8;
    1a72:	8d 81       	ldd	r24, Y+5	; 0x05
    1a74:	88 2f       	mov	r24, r24
    1a76:	90 e0       	ldi	r25, 0x00	; 0
    1a78:	88 0f       	add	r24, r24
    1a7a:	99 1f       	adc	r25, r25
    1a7c:	88 0f       	add	r24, r24
    1a7e:	99 1f       	adc	r25, r25
    1a80:	88 0f       	add	r24, r24
    1a82:	99 1f       	adc	r25, r25
    1a84:	89 83       	std	Y+1, r24	; 0x01

	/*Access CGRAM block using function Send command by setting bit 6 and clearing bit7*/
	CLCD_voidSendCommand(Local_u8CGRamAddress+64);
    1a86:	89 81       	ldd	r24, Y+1	; 0x01
    1a88:	80 5c       	subi	r24, 0xC0	; 192
    1a8a:	0e 94 c8 0a 	call	0x1590	; 0x1590 <CLCD_voidSendCommand>
	/*Write the pattern into CG ram*/
	for(Local_u8Iterator=0;Local_u8Iterator<8;Local_u8Iterator++)
    1a8e:	1a 82       	std	Y+2, r1	; 0x02
    1a90:	0e c0       	rjmp	.+28     	; 0x1aae <CLCD_voidWriteSpecialChar+0x5c>
	{
		CLCD_voidSendData(Copy_u8Pattern[Local_u8Iterator]);
    1a92:	8a 81       	ldd	r24, Y+2	; 0x02
    1a94:	28 2f       	mov	r18, r24
    1a96:	30 e0       	ldi	r19, 0x00	; 0
    1a98:	8b 81       	ldd	r24, Y+3	; 0x03
    1a9a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a9c:	fc 01       	movw	r30, r24
    1a9e:	e2 0f       	add	r30, r18
    1aa0:	f3 1f       	adc	r31, r19
    1aa2:	80 81       	ld	r24, Z
    1aa4:	0e 94 72 0b 	call	0x16e4	; 0x16e4 <CLCD_voidSendData>
	Local_u8CGRamAddress = Copy_u8PatternNumber*8;

	/*Access CGRAM block using function Send command by setting bit 6 and clearing bit7*/
	CLCD_voidSendCommand(Local_u8CGRamAddress+64);
	/*Write the pattern into CG ram*/
	for(Local_u8Iterator=0;Local_u8Iterator<8;Local_u8Iterator++)
    1aa8:	8a 81       	ldd	r24, Y+2	; 0x02
    1aaa:	8f 5f       	subi	r24, 0xFF	; 255
    1aac:	8a 83       	std	Y+2, r24	; 0x02
    1aae:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab0:	88 30       	cpi	r24, 0x08	; 8
    1ab2:	78 f3       	brcs	.-34     	; 0x1a92 <CLCD_voidWriteSpecialChar+0x40>
	{
		CLCD_voidSendData(Copy_u8Pattern[Local_u8Iterator]);
	}

	/*Access the DDRAM again To display the pattern since the gotoxy function is carrying a function to access DDRAM*/
	CLCD_voidGoToXY(Copy_u8XPos,Copy_u8YPos);
    1ab4:	8e 81       	ldd	r24, Y+6	; 0x06
    1ab6:	6f 81       	ldd	r22, Y+7	; 0x07
    1ab8:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <CLCD_voidGoToXY>
	/*Display the pattern written in the CG RAM*/
	CLCD_voidSendData(Copy_u8PatternNumber);
    1abc:	8d 81       	ldd	r24, Y+5	; 0x05
    1abe:	0e 94 72 0b 	call	0x16e4	; 0x16e4 <CLCD_voidSendData>


}
    1ac2:	27 96       	adiw	r28, 0x07	; 7
    1ac4:	0f b6       	in	r0, 0x3f	; 63
    1ac6:	f8 94       	cli
    1ac8:	de bf       	out	0x3e, r29	; 62
    1aca:	0f be       	out	0x3f, r0	; 63
    1acc:	cd bf       	out	0x3d, r28	; 61
    1ace:	cf 91       	pop	r28
    1ad0:	df 91       	pop	r29
    1ad2:	08 95       	ret

00001ad4 <KEYPAD_Init>:
#include"Keypad_interface.h"
#include"Keypad_private.h"
#include<util/delay.h>

void KEYPAD_Init(void)
{
    1ad4:	df 93       	push	r29
    1ad6:	cf 93       	push	r28
    1ad8:	cd b7       	in	r28, 0x3d	; 61
    1ada:	de b7       	in	r29, 0x3e	; 62
	/*Define Row bins as Input*/
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN0,DIO_u8PIN_INPUT);
    1adc:	80 e0       	ldi	r24, 0x00	; 0
    1ade:	60 e0       	ldi	r22, 0x00	; 0
    1ae0:	40 e0       	ldi	r20, 0x00	; 0
    1ae2:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN1,DIO_u8PIN_INPUT);
    1ae6:	80 e0       	ldi	r24, 0x00	; 0
    1ae8:	61 e0       	ldi	r22, 0x01	; 1
    1aea:	40 e0       	ldi	r20, 0x00	; 0
    1aec:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN2,DIO_u8PIN_INPUT);
    1af0:	80 e0       	ldi	r24, 0x00	; 0
    1af2:	62 e0       	ldi	r22, 0x02	; 2
    1af4:	40 e0       	ldi	r20, 0x00	; 0
    1af6:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN3,DIO_u8PIN_INPUT);
    1afa:	80 e0       	ldi	r24, 0x00	; 0
    1afc:	63 e0       	ldi	r22, 0x03	; 3
    1afe:	40 e0       	ldi	r20, 0x00	; 0
    1b00:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_u8SetPinDirection>
	/*Define column pins as OUTPUT*/
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN4,DIO_u8PIN_OUTPUT);
    1b04:	80 e0       	ldi	r24, 0x00	; 0
    1b06:	64 e0       	ldi	r22, 0x04	; 4
    1b08:	41 e0       	ldi	r20, 0x01	; 1
    1b0a:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN5,DIO_u8PIN_OUTPUT);
    1b0e:	80 e0       	ldi	r24, 0x00	; 0
    1b10:	65 e0       	ldi	r22, 0x05	; 5
    1b12:	41 e0       	ldi	r20, 0x01	; 1
    1b14:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN6,DIO_u8PIN_OUTPUT);
    1b18:	80 e0       	ldi	r24, 0x00	; 0
    1b1a:	66 e0       	ldi	r22, 0x06	; 6
    1b1c:	41 e0       	ldi	r20, 0x01	; 1
    1b1e:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_u8SetPinDirection>
	DIO_u8SetPinDirection(DIO_u8PORTA,DIO_u8PIN7,DIO_u8PIN_OUTPUT);
    1b22:	80 e0       	ldi	r24, 0x00	; 0
    1b24:	67 e0       	ldi	r22, 0x07	; 7
    1b26:	41 e0       	ldi	r20, 0x01	; 1
    1b28:	0e 94 57 06 	call	0xcae	; 0xcae <DIO_u8SetPinDirection>
	/*Define Row bins as pulled up*/
	DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN0,DIO_u8PIN_HIGH);
    1b2c:	80 e0       	ldi	r24, 0x00	; 0
    1b2e:	60 e0       	ldi	r22, 0x00	; 0
    1b30:	41 e0       	ldi	r20, 0x01	; 1
    1b32:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
	DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN1,DIO_u8PIN_HIGH);
    1b36:	80 e0       	ldi	r24, 0x00	; 0
    1b38:	61 e0       	ldi	r22, 0x01	; 1
    1b3a:	41 e0       	ldi	r20, 0x01	; 1
    1b3c:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
	DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN2,DIO_u8PIN_HIGH);
    1b40:	80 e0       	ldi	r24, 0x00	; 0
    1b42:	62 e0       	ldi	r22, 0x02	; 2
    1b44:	41 e0       	ldi	r20, 0x01	; 1
    1b46:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
	DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN3,DIO_u8PIN_HIGH);
    1b4a:	80 e0       	ldi	r24, 0x00	; 0
    1b4c:	63 e0       	ldi	r22, 0x03	; 3
    1b4e:	41 e0       	ldi	r20, 0x01	; 1
    1b50:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
	/*Define Columns pins as High*/
	DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN4,DIO_u8PIN_HIGH);
    1b54:	80 e0       	ldi	r24, 0x00	; 0
    1b56:	64 e0       	ldi	r22, 0x04	; 4
    1b58:	41 e0       	ldi	r20, 0x01	; 1
    1b5a:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
	DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN5,DIO_u8PIN_HIGH);
    1b5e:	80 e0       	ldi	r24, 0x00	; 0
    1b60:	65 e0       	ldi	r22, 0x05	; 5
    1b62:	41 e0       	ldi	r20, 0x01	; 1
    1b64:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
	DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN6,DIO_u8PIN_HIGH);
    1b68:	80 e0       	ldi	r24, 0x00	; 0
    1b6a:	66 e0       	ldi	r22, 0x06	; 6
    1b6c:	41 e0       	ldi	r20, 0x01	; 1
    1b6e:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
	DIO_u8SetPinValue(DIO_u8PORTA,DIO_u8PIN7,DIO_u8PIN_HIGH);
    1b72:	80 e0       	ldi	r24, 0x00	; 0
    1b74:	67 e0       	ldi	r22, 0x07	; 7
    1b76:	41 e0       	ldi	r20, 0x01	; 1
    1b78:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
}
    1b7c:	cf 91       	pop	r28
    1b7e:	df 91       	pop	r29
    1b80:	08 95       	ret

00001b82 <KPD_u8GetPressedKey>:



char KPD_u8GetPressedKey(void)
{
    1b82:	df 93       	push	r29
    1b84:	cf 93       	push	r28
    1b86:	cd b7       	in	r28, 0x3d	; 61
    1b88:	de b7       	in	r29, 0x3e	; 62
    1b8a:	61 97       	sbiw	r28, 0x11	; 17
    1b8c:	0f b6       	in	r0, 0x3f	; 63
    1b8e:	f8 94       	cli
    1b90:	de bf       	out	0x3e, r29	; 62
    1b92:	0f be       	out	0x3f, r0	; 63
    1b94:	cd bf       	out	0x3d, r28	; 61
	char Local_u8PressedKey=NOT_PRESSED;
    1b96:	19 8a       	std	Y+17, r1	; 0x11
	static u8 Local_u8KPDColumnArr[4]={4,5,6,7};
	static u8 Local_u8KPDRowArr[4]={0,1,2,3};

	//DIO_u8SetPinDirection(DIO_u8PORTC,DIO_u8PIN3,DIO_u8PIN_OUTPUT);

	for(Local_u8ColumnIndex=0;Local_u8ColumnIndex<4;Local_u8ColumnIndex++)
    1b98:	18 8a       	std	Y+16, r1	; 0x10
    1b9a:	d7 c0       	rjmp	.+430    	; 0x1d4a <KPD_u8GetPressedKey+0x1c8>
	{
		/*De-Activate current column*/
		DIO_u8SetPinValue(DIO_u8PORTA,Local_u8KPDColumnArr[Local_u8ColumnIndex],DIO_u8PIN_LOW);
    1b9c:	88 89       	ldd	r24, Y+16	; 0x10
    1b9e:	88 2f       	mov	r24, r24
    1ba0:	90 e0       	ldi	r25, 0x00	; 0
    1ba2:	fc 01       	movw	r30, r24
    1ba4:	e4 59       	subi	r30, 0x94	; 148
    1ba6:	ff 4f       	sbci	r31, 0xFF	; 255
    1ba8:	90 81       	ld	r25, Z
    1baa:	80 e0       	ldi	r24, 0x00	; 0
    1bac:	69 2f       	mov	r22, r25
    1bae:	40 e0       	ldi	r20, 0x00	; 0
    1bb0:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>

		/*Check rows*/
		for(Local_u8RowIndex=0;Local_u8RowIndex<4;Local_u8RowIndex++)
    1bb4:	1f 86       	std	Y+15, r1	; 0x0f
    1bb6:	b6 c0       	rjmp	.+364    	; 0x1d24 <KPD_u8GetPressedKey+0x1a2>
		{
			/*Read current row*/
			//Local_u8Pinstate= DIO_u8GetPinValue(KPD_PORT,Local_u8KPDRowArr[Local_u8RowIndex]);
			/*check if switch is pressed*/
			if(DIO_u8GetPinValue(DIO_u8PORTA,Local_u8KPDRowArr[Local_u8RowIndex]) == DIO_u8PIN_LOW)
    1bb8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1bba:	88 2f       	mov	r24, r24
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    1bbe:	fc 01       	movw	r30, r24
    1bc0:	e8 59       	subi	r30, 0x98	; 152
    1bc2:	ff 4f       	sbci	r31, 0xFF	; 255
    1bc4:	90 81       	ld	r25, Z
    1bc6:	80 e0       	ldi	r24, 0x00	; 0
    1bc8:	69 2f       	mov	r22, r25
    1bca:	0e 94 fd 08 	call	0x11fa	; 0x11fa <DIO_u8GetPinValue>
    1bce:	88 23       	and	r24, r24
    1bd0:	09 f0       	breq	.+2      	; 0x1bd4 <KPD_u8GetPressedKey+0x52>
    1bd2:	a5 c0       	rjmp	.+330    	; 0x1d1e <KPD_u8GetPressedKey+0x19c>
    1bd4:	80 e0       	ldi	r24, 0x00	; 0
    1bd6:	90 e0       	ldi	r25, 0x00	; 0
    1bd8:	a8 e4       	ldi	r26, 0x48	; 72
    1bda:	b2 e4       	ldi	r27, 0x42	; 66
    1bdc:	8b 87       	std	Y+11, r24	; 0x0b
    1bde:	9c 87       	std	Y+12, r25	; 0x0c
    1be0:	ad 87       	std	Y+13, r26	; 0x0d
    1be2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1be4:	6b 85       	ldd	r22, Y+11	; 0x0b
    1be6:	7c 85       	ldd	r23, Y+12	; 0x0c
    1be8:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bea:	9e 85       	ldd	r25, Y+14	; 0x0e
    1bec:	20 e0       	ldi	r18, 0x00	; 0
    1bee:	30 e0       	ldi	r19, 0x00	; 0
    1bf0:	4a ef       	ldi	r20, 0xFA	; 250
    1bf2:	54 e4       	ldi	r21, 0x44	; 68
    1bf4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bf8:	dc 01       	movw	r26, r24
    1bfa:	cb 01       	movw	r24, r22
    1bfc:	8f 83       	std	Y+7, r24	; 0x07
    1bfe:	98 87       	std	Y+8, r25	; 0x08
    1c00:	a9 87       	std	Y+9, r26	; 0x09
    1c02:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c04:	6f 81       	ldd	r22, Y+7	; 0x07
    1c06:	78 85       	ldd	r23, Y+8	; 0x08
    1c08:	89 85       	ldd	r24, Y+9	; 0x09
    1c0a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c0c:	20 e0       	ldi	r18, 0x00	; 0
    1c0e:	30 e0       	ldi	r19, 0x00	; 0
    1c10:	40 e8       	ldi	r20, 0x80	; 128
    1c12:	5f e3       	ldi	r21, 0x3F	; 63
    1c14:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c18:	88 23       	and	r24, r24
    1c1a:	2c f4       	brge	.+10     	; 0x1c26 <KPD_u8GetPressedKey+0xa4>
		__ticks = 1;
    1c1c:	81 e0       	ldi	r24, 0x01	; 1
    1c1e:	90 e0       	ldi	r25, 0x00	; 0
    1c20:	9e 83       	std	Y+6, r25	; 0x06
    1c22:	8d 83       	std	Y+5, r24	; 0x05
    1c24:	3f c0       	rjmp	.+126    	; 0x1ca4 <KPD_u8GetPressedKey+0x122>
	else if (__tmp > 65535)
    1c26:	6f 81       	ldd	r22, Y+7	; 0x07
    1c28:	78 85       	ldd	r23, Y+8	; 0x08
    1c2a:	89 85       	ldd	r24, Y+9	; 0x09
    1c2c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c2e:	20 e0       	ldi	r18, 0x00	; 0
    1c30:	3f ef       	ldi	r19, 0xFF	; 255
    1c32:	4f e7       	ldi	r20, 0x7F	; 127
    1c34:	57 e4       	ldi	r21, 0x47	; 71
    1c36:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c3a:	18 16       	cp	r1, r24
    1c3c:	4c f5       	brge	.+82     	; 0x1c90 <KPD_u8GetPressedKey+0x10e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c3e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c40:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c42:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c44:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c46:	20 e0       	ldi	r18, 0x00	; 0
    1c48:	30 e0       	ldi	r19, 0x00	; 0
    1c4a:	40 e2       	ldi	r20, 0x20	; 32
    1c4c:	51 e4       	ldi	r21, 0x41	; 65
    1c4e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c52:	dc 01       	movw	r26, r24
    1c54:	cb 01       	movw	r24, r22
    1c56:	bc 01       	movw	r22, r24
    1c58:	cd 01       	movw	r24, r26
    1c5a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c5e:	dc 01       	movw	r26, r24
    1c60:	cb 01       	movw	r24, r22
    1c62:	9e 83       	std	Y+6, r25	; 0x06
    1c64:	8d 83       	std	Y+5, r24	; 0x05
    1c66:	0f c0       	rjmp	.+30     	; 0x1c86 <KPD_u8GetPressedKey+0x104>
    1c68:	88 ec       	ldi	r24, 0xC8	; 200
    1c6a:	90 e0       	ldi	r25, 0x00	; 0
    1c6c:	9c 83       	std	Y+4, r25	; 0x04
    1c6e:	8b 83       	std	Y+3, r24	; 0x03
    1c70:	8b 81       	ldd	r24, Y+3	; 0x03
    1c72:	9c 81       	ldd	r25, Y+4	; 0x04
    1c74:	01 97       	sbiw	r24, 0x01	; 1
    1c76:	f1 f7       	brne	.-4      	; 0x1c74 <KPD_u8GetPressedKey+0xf2>
    1c78:	9c 83       	std	Y+4, r25	; 0x04
    1c7a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c7c:	8d 81       	ldd	r24, Y+5	; 0x05
    1c7e:	9e 81       	ldd	r25, Y+6	; 0x06
    1c80:	01 97       	sbiw	r24, 0x01	; 1
    1c82:	9e 83       	std	Y+6, r25	; 0x06
    1c84:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c86:	8d 81       	ldd	r24, Y+5	; 0x05
    1c88:	9e 81       	ldd	r25, Y+6	; 0x06
    1c8a:	00 97       	sbiw	r24, 0x00	; 0
    1c8c:	69 f7       	brne	.-38     	; 0x1c68 <KPD_u8GetPressedKey+0xe6>
    1c8e:	14 c0       	rjmp	.+40     	; 0x1cb8 <KPD_u8GetPressedKey+0x136>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c90:	6f 81       	ldd	r22, Y+7	; 0x07
    1c92:	78 85       	ldd	r23, Y+8	; 0x08
    1c94:	89 85       	ldd	r24, Y+9	; 0x09
    1c96:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c98:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c9c:	dc 01       	movw	r26, r24
    1c9e:	cb 01       	movw	r24, r22
    1ca0:	9e 83       	std	Y+6, r25	; 0x06
    1ca2:	8d 83       	std	Y+5, r24	; 0x05
    1ca4:	8d 81       	ldd	r24, Y+5	; 0x05
    1ca6:	9e 81       	ldd	r25, Y+6	; 0x06
    1ca8:	9a 83       	std	Y+2, r25	; 0x02
    1caa:	89 83       	std	Y+1, r24	; 0x01
    1cac:	89 81       	ldd	r24, Y+1	; 0x01
    1cae:	9a 81       	ldd	r25, Y+2	; 0x02
    1cb0:	01 97       	sbiw	r24, 0x01	; 1
    1cb2:	f1 f7       	brne	.-4      	; 0x1cb0 <KPD_u8GetPressedKey+0x12e>
    1cb4:	9a 83       	std	Y+2, r25	; 0x02
    1cb6:	89 83       	std	Y+1, r24	; 0x01
			{
				//DIO_u8SetPinValue(DIO_u8PORTC,DIO_u8PIN3,DIO_u8PIN_HIGH);

				_delay_ms(50);

				Local_u8PressedKey= Local_u8KPDArr[Local_u8RowIndex][Local_u8ColumnIndex];
    1cb8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1cba:	48 2f       	mov	r20, r24
    1cbc:	50 e0       	ldi	r21, 0x00	; 0
    1cbe:	88 89       	ldd	r24, Y+16	; 0x10
    1cc0:	28 2f       	mov	r18, r24
    1cc2:	30 e0       	ldi	r19, 0x00	; 0
    1cc4:	ca 01       	movw	r24, r20
    1cc6:	88 0f       	add	r24, r24
    1cc8:	99 1f       	adc	r25, r25
    1cca:	88 0f       	add	r24, r24
    1ccc:	99 1f       	adc	r25, r25
    1cce:	82 0f       	add	r24, r18
    1cd0:	93 1f       	adc	r25, r19
    1cd2:	fc 01       	movw	r30, r24
    1cd4:	e0 59       	subi	r30, 0x90	; 144
    1cd6:	ff 4f       	sbci	r31, 0xFF	; 255
    1cd8:	80 81       	ld	r24, Z
    1cda:	89 8b       	std	Y+17, r24	; 0x11
    1cdc:	12 c0       	rjmp	.+36     	; 0x1d02 <KPD_u8GetPressedKey+0x180>

				/*Busy waiting until button is released*/
				while(DIO_u8GetPinValue(DIO_u8PORTA,Local_u8KPDRowArr[Local_u8RowIndex])==DIO_u8PIN_LOW)
				{
					Local_u8PressedKey= Local_u8KPDArr[Local_u8RowIndex][Local_u8ColumnIndex];
    1cde:	8f 85       	ldd	r24, Y+15	; 0x0f
    1ce0:	48 2f       	mov	r20, r24
    1ce2:	50 e0       	ldi	r21, 0x00	; 0
    1ce4:	88 89       	ldd	r24, Y+16	; 0x10
    1ce6:	28 2f       	mov	r18, r24
    1ce8:	30 e0       	ldi	r19, 0x00	; 0
    1cea:	ca 01       	movw	r24, r20
    1cec:	88 0f       	add	r24, r24
    1cee:	99 1f       	adc	r25, r25
    1cf0:	88 0f       	add	r24, r24
    1cf2:	99 1f       	adc	r25, r25
    1cf4:	82 0f       	add	r24, r18
    1cf6:	93 1f       	adc	r25, r19
    1cf8:	fc 01       	movw	r30, r24
    1cfa:	e0 59       	subi	r30, 0x90	; 144
    1cfc:	ff 4f       	sbci	r31, 0xFF	; 255
    1cfe:	80 81       	ld	r24, Z
    1d00:	89 8b       	std	Y+17, r24	; 0x11
				_delay_ms(50);

				Local_u8PressedKey= Local_u8KPDArr[Local_u8RowIndex][Local_u8ColumnIndex];

				/*Busy waiting until button is released*/
				while(DIO_u8GetPinValue(DIO_u8PORTA,Local_u8KPDRowArr[Local_u8RowIndex])==DIO_u8PIN_LOW)
    1d02:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d04:	88 2f       	mov	r24, r24
    1d06:	90 e0       	ldi	r25, 0x00	; 0
    1d08:	fc 01       	movw	r30, r24
    1d0a:	e8 59       	subi	r30, 0x98	; 152
    1d0c:	ff 4f       	sbci	r31, 0xFF	; 255
    1d0e:	90 81       	ld	r25, Z
    1d10:	80 e0       	ldi	r24, 0x00	; 0
    1d12:	69 2f       	mov	r22, r25
    1d14:	0e 94 fd 08 	call	0x11fa	; 0x11fa <DIO_u8GetPinValue>
    1d18:	88 23       	and	r24, r24
    1d1a:	09 f3       	breq	.-62     	; 0x1cde <KPD_u8GetPressedKey+0x15c>
    1d1c:	07 c0       	rjmp	.+14     	; 0x1d2c <KPD_u8GetPressedKey+0x1aa>
	{
		/*De-Activate current column*/
		DIO_u8SetPinValue(DIO_u8PORTA,Local_u8KPDColumnArr[Local_u8ColumnIndex],DIO_u8PIN_LOW);

		/*Check rows*/
		for(Local_u8RowIndex=0;Local_u8RowIndex<4;Local_u8RowIndex++)
    1d1e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d20:	8f 5f       	subi	r24, 0xFF	; 255
    1d22:	8f 87       	std	Y+15, r24	; 0x0f
    1d24:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d26:	84 30       	cpi	r24, 0x04	; 4
    1d28:	08 f4       	brcc	.+2      	; 0x1d2c <KPD_u8GetPressedKey+0x1aa>
    1d2a:	46 cf       	rjmp	.-372    	; 0x1bb8 <KPD_u8GetPressedKey+0x36>
				break;
			}
		}

		/*Deactivate the current column*/
		DIO_u8SetPinValue(DIO_u8PORTA,Local_u8KPDColumnArr[Local_u8ColumnIndex],DIO_u8PIN_HIGH);
    1d2c:	88 89       	ldd	r24, Y+16	; 0x10
    1d2e:	88 2f       	mov	r24, r24
    1d30:	90 e0       	ldi	r25, 0x00	; 0
    1d32:	fc 01       	movw	r30, r24
    1d34:	e4 59       	subi	r30, 0x94	; 148
    1d36:	ff 4f       	sbci	r31, 0xFF	; 255
    1d38:	90 81       	ld	r25, Z
    1d3a:	80 e0       	ldi	r24, 0x00	; 0
    1d3c:	69 2f       	mov	r22, r25
    1d3e:	41 e0       	ldi	r20, 0x01	; 1
    1d40:	0e 94 ac 07 	call	0xf58	; 0xf58 <DIO_u8SetPinValue>
	static u8 Local_u8KPDColumnArr[4]={4,5,6,7};
	static u8 Local_u8KPDRowArr[4]={0,1,2,3};

	//DIO_u8SetPinDirection(DIO_u8PORTC,DIO_u8PIN3,DIO_u8PIN_OUTPUT);

	for(Local_u8ColumnIndex=0;Local_u8ColumnIndex<4;Local_u8ColumnIndex++)
    1d44:	88 89       	ldd	r24, Y+16	; 0x10
    1d46:	8f 5f       	subi	r24, 0xFF	; 255
    1d48:	88 8b       	std	Y+16, r24	; 0x10
    1d4a:	88 89       	ldd	r24, Y+16	; 0x10
    1d4c:	84 30       	cpi	r24, 0x04	; 4
    1d4e:	08 f4       	brcc	.+2      	; 0x1d52 <KPD_u8GetPressedKey+0x1d0>
    1d50:	25 cf       	rjmp	.-438    	; 0x1b9c <KPD_u8GetPressedKey+0x1a>

		/*Deactivate the current column*/
		DIO_u8SetPinValue(DIO_u8PORTA,Local_u8KPDColumnArr[Local_u8ColumnIndex],DIO_u8PIN_HIGH);
	}

	return Local_u8PressedKey;
    1d52:	89 89       	ldd	r24, Y+17	; 0x11
}
    1d54:	61 96       	adiw	r28, 0x11	; 17
    1d56:	0f b6       	in	r0, 0x3f	; 63
    1d58:	f8 94       	cli
    1d5a:	de bf       	out	0x3e, r29	; 62
    1d5c:	0f be       	out	0x3f, r0	; 63
    1d5e:	cd bf       	out	0x3d, r28	; 61
    1d60:	cf 91       	pop	r28
    1d62:	df 91       	pop	r29
    1d64:	08 95       	ret

00001d66 <APP_Start>:
#include"../HAL/LCD/CLCD_Interface.h"
#include<util/delay.h>


void APP_Start(void)
{
    1d66:	df 93       	push	r29
    1d68:	cf 93       	push	r28
    1d6a:	cd b7       	in	r28, 0x3d	; 61
    1d6c:	de b7       	in	r29, 0x3e	; 62

}
    1d6e:	cf 91       	pop	r28
    1d70:	df 91       	pop	r29
    1d72:	08 95       	ret

00001d74 <Start_Program>:

void Start_Program(void)
{
    1d74:	df 93       	push	r29
    1d76:	cf 93       	push	r28
    1d78:	cd b7       	in	r28, 0x3d	; 61
    1d7a:	de b7       	in	r29, 0x3e	; 62

}
    1d7c:	cf 91       	pop	r28
    1d7e:	df 91       	pop	r29
    1d80:	08 95       	ret

00001d82 <Module_1>:

void Module_1(void)
{
    1d82:	df 93       	push	r29
    1d84:	cf 93       	push	r28
    1d86:	cd b7       	in	r28, 0x3d	; 61
    1d88:	de b7       	in	r29, 0x3e	; 62

}
    1d8a:	cf 91       	pop	r28
    1d8c:	df 91       	pop	r29
    1d8e:	08 95       	ret

00001d90 <Module_2>:

void Module_2(void)
{
    1d90:	df 93       	push	r29
    1d92:	cf 93       	push	r28
    1d94:	cd b7       	in	r28, 0x3d	; 61
    1d96:	de b7       	in	r29, 0x3e	; 62

}
    1d98:	cf 91       	pop	r28
    1d9a:	df 91       	pop	r29
    1d9c:	08 95       	ret

00001d9e <End_Program>:

void End_Program(void)
{
    1d9e:	df 93       	push	r29
    1da0:	cf 93       	push	r28
    1da2:	cd b7       	in	r28, 0x3d	; 61
    1da4:	de b7       	in	r29, 0x3e	; 62

}
    1da6:	cf 91       	pop	r28
    1da8:	df 91       	pop	r29
    1daa:	08 95       	ret

00001dac <main>:
#include"../MCAL/UART/UART_Header/UART_Interface.h"

/*Micro controller 1*/

int main(void)
{
    1dac:	df 93       	push	r29
    1dae:	cf 93       	push	r28
    1db0:	0f 92       	push	r0
    1db2:	cd b7       	in	r28, 0x3d	; 61
    1db4:	de b7       	in	r29, 0x3e	; 62
	char data_to_sent='\0';
    1db6:	19 82       	std	Y+1, r1	; 0x01
	KEYPAD_Init();
    1db8:	0e 94 6a 0d 	call	0x1ad4	; 0x1ad4 <KEYPAD_Init>
	USART_voidPinInit();
    1dbc:	0e 94 a3 05 	call	0xb46	; 0xb46 <USART_voidPinInit>
	USART_voidInit();
    1dc0:	0e 94 b4 05 	call	0xb68	; 0xb68 <USART_voidInit>

	while(1)
	{
		data_to_sent= KPD_u8GetPressedKey();
    1dc4:	0e 94 c1 0d 	call	0x1b82	; 0x1b82 <KPD_u8GetPressedKey>
    1dc8:	89 83       	std	Y+1, r24	; 0x01
		if(data_to_sent != '\0')
    1dca:	89 81       	ldd	r24, Y+1	; 0x01
    1dcc:	88 23       	and	r24, r24
    1dce:	d1 f3       	breq	.-12     	; 0x1dc4 <main+0x18>
		{
			USART_voidSend(data_to_sent);
    1dd0:	89 81       	ldd	r24, Y+1	; 0x01
    1dd2:	0e 94 f0 05 	call	0xbe0	; 0xbe0 <USART_voidSend>
    1dd6:	f6 cf       	rjmp	.-20     	; 0x1dc4 <main+0x18>

00001dd8 <__prologue_saves__>:
    1dd8:	2f 92       	push	r2
    1dda:	3f 92       	push	r3
    1ddc:	4f 92       	push	r4
    1dde:	5f 92       	push	r5
    1de0:	6f 92       	push	r6
    1de2:	7f 92       	push	r7
    1de4:	8f 92       	push	r8
    1de6:	9f 92       	push	r9
    1de8:	af 92       	push	r10
    1dea:	bf 92       	push	r11
    1dec:	cf 92       	push	r12
    1dee:	df 92       	push	r13
    1df0:	ef 92       	push	r14
    1df2:	ff 92       	push	r15
    1df4:	0f 93       	push	r16
    1df6:	1f 93       	push	r17
    1df8:	cf 93       	push	r28
    1dfa:	df 93       	push	r29
    1dfc:	cd b7       	in	r28, 0x3d	; 61
    1dfe:	de b7       	in	r29, 0x3e	; 62
    1e00:	ca 1b       	sub	r28, r26
    1e02:	db 0b       	sbc	r29, r27
    1e04:	0f b6       	in	r0, 0x3f	; 63
    1e06:	f8 94       	cli
    1e08:	de bf       	out	0x3e, r29	; 62
    1e0a:	0f be       	out	0x3f, r0	; 63
    1e0c:	cd bf       	out	0x3d, r28	; 61
    1e0e:	09 94       	ijmp

00001e10 <__epilogue_restores__>:
    1e10:	2a 88       	ldd	r2, Y+18	; 0x12
    1e12:	39 88       	ldd	r3, Y+17	; 0x11
    1e14:	48 88       	ldd	r4, Y+16	; 0x10
    1e16:	5f 84       	ldd	r5, Y+15	; 0x0f
    1e18:	6e 84       	ldd	r6, Y+14	; 0x0e
    1e1a:	7d 84       	ldd	r7, Y+13	; 0x0d
    1e1c:	8c 84       	ldd	r8, Y+12	; 0x0c
    1e1e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1e20:	aa 84       	ldd	r10, Y+10	; 0x0a
    1e22:	b9 84       	ldd	r11, Y+9	; 0x09
    1e24:	c8 84       	ldd	r12, Y+8	; 0x08
    1e26:	df 80       	ldd	r13, Y+7	; 0x07
    1e28:	ee 80       	ldd	r14, Y+6	; 0x06
    1e2a:	fd 80       	ldd	r15, Y+5	; 0x05
    1e2c:	0c 81       	ldd	r16, Y+4	; 0x04
    1e2e:	1b 81       	ldd	r17, Y+3	; 0x03
    1e30:	aa 81       	ldd	r26, Y+2	; 0x02
    1e32:	b9 81       	ldd	r27, Y+1	; 0x01
    1e34:	ce 0f       	add	r28, r30
    1e36:	d1 1d       	adc	r29, r1
    1e38:	0f b6       	in	r0, 0x3f	; 63
    1e3a:	f8 94       	cli
    1e3c:	de bf       	out	0x3e, r29	; 62
    1e3e:	0f be       	out	0x3f, r0	; 63
    1e40:	cd bf       	out	0x3d, r28	; 61
    1e42:	ed 01       	movw	r28, r26
    1e44:	08 95       	ret

00001e46 <_exit>:
    1e46:	f8 94       	cli

00001e48 <__stop_program>:
    1e48:	ff cf       	rjmp	.-2      	; 0x1e48 <__stop_program>
