Analysis & Synthesis report for master_example
Wed Dec 16 02:14:36 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Realtime_IP|I2C_CCD_Config:u8|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component|shift_taps_ghs:auto_generated|altsyncram_lqa1:altsyncram2
 18. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated
 19. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_n97:rdptr_g1p
 20. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_inc:wrptr_g1p
 21. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|altsyncram_ln31:fifo_ram
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_brp
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_bwp
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_n97:rdptr_g1p
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_inc:wrptr_g1p
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|altsyncram_ln31:fifo_ram
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_brp
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_bwp
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
 38. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated
 39. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_m97:rdptr_g1p
 40. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_jnc:wrptr_g1p
 41. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram
 42. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 43. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
 44. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_brp
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_bwp
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_m97:rdptr_g1p
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_jnc:wrptr_g1p
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_brp
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_bwp
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
 58. Source assignments for sld_signaltap:auto_signaltap_0
 59. Source assignments for buffer3:delayAveraged|altshift_taps:line1_rtl_0|shift_taps_a0n:auto_generated|altsyncram_ou81:altsyncram2
 60. Source assignments for buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated|altsyncram_mr81:altsyncram2
 61. Parameter Settings for User Entity Instance: CCD_Capture:u3
 62. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component
 63. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 64. Parameter Settings for User Entity Instance: Sdram_Control:u7
 65. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 66. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 67. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 68. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 69. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 70. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 71. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 72. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
 73. Parameter Settings for User Entity Instance: VGA_Ctrl:u9
 74. Parameter Settings for User Entity Instance: TimeAverager:ta0|averager:avg0
 75. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 76. Parameter Settings for Inferred Entity Instance: buffer3:delayAveraged|altshift_taps:line1_rtl_0
 77. Parameter Settings for Inferred Entity Instance: buffer3:delayer|altshift_taps:line3_rtl_0
 78. altshift_taps Parameter Settings by Entity Instance
 79. altpll Parameter Settings by Entity Instance
 80. Port Connectivity Checks: "buffer3:delayAveraged"
 81. Port Connectivity Checks: "intensityCalc:iFor[8].iCalc"
 82. Port Connectivity Checks: "intensityCalc:iFor[7].iCalc"
 83. Port Connectivity Checks: "intensityCalc:iFor[6].iCalc"
 84. Port Connectivity Checks: "intensityCalc:iFor[5].iCalc"
 85. Port Connectivity Checks: "intensityCalc:iFor[4].iCalc"
 86. Port Connectivity Checks: "intensityCalc:iFor[3].iCalc"
 87. Port Connectivity Checks: "intensityCalc:iFor[2].iCalc"
 88. Port Connectivity Checks: "intensityCalc:iFor[1].iCalc"
 89. Port Connectivity Checks: "intensityCalc:iFor[0].iCalc"
 90. Port Connectivity Checks: "TimeAverager:ta0"
 91. Port Connectivity Checks: "buffer3:delayer"
 92. Port Connectivity Checks: "VGA_Ctrl:u9"
 93. Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"
 94. Port Connectivity Checks: "I2C_CCD_Config:u8"
 95. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
 96. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
 97. Port Connectivity Checks: "Sdram_Control:u7"
 98. Port Connectivity Checks: "sdram_pll:u6"
 99. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer1:u0"
100. Port Connectivity Checks: "RAW2RGB:u4"
101. Port Connectivity Checks: "CCD_Capture:u3"
102. SignalTap II Logic Analyzer Settings
103. Post-Synthesis Netlist Statistics for Top Partition
104. Elapsed Time Per Partition
105. Connections to In-System Debugging Instance "auto_signaltap_0"
106. Analysis & Synthesis Messages
107. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 16 02:14:35 2015       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; master_example                              ;
; Top-level Entity Name              ; Realtime_IP                                 ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 4,245                                       ;
;     Total combinational functions  ; 2,814                                       ;
;     Dedicated logic registers      ; 2,747                                       ;
; Total registers                    ; 2747                                        ;
; Total pins                         ; 428                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 5,272,610                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; Realtime_IP        ; master_example     ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 48          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-48        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; v/VGA_Ctrl.v                                                       ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/VGA_Ctrl.v                                                       ;             ;
; v/TimeAverager.v                                                   ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/TimeAverager.v                                                   ;             ;
; v/newPress.v                                                       ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/newPress.v                                                       ;             ;
; v/intensityCalc.v                                                  ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/intensityCalc.v                                                  ;             ;
; v/edgedetectV.v                                                    ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/edgedetectV.v                                                    ;             ;
; v/edgedetectH.v                                                    ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/edgedetectH.v                                                    ;             ;
; v/buffer3.v                                                        ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/buffer3.v                                                        ;             ;
; v/averager.v                                                       ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/averager.v                                                       ;             ;
; Sdram_Control/Sdram_WR_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/Sdram_Control/Sdram_WR_FIFO.v                                      ;             ;
; Sdram_Control/Sdram_RD_FIFO.v                                      ; yes             ; User Wizard-Generated File                   ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/Sdram_Control/Sdram_RD_FIFO.v                                      ;             ;
; Sdram_Control/Sdram_Params.h                                       ; yes             ; User Unspecified File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/Sdram_Control/Sdram_Params.h                                       ;             ;
; Sdram_Control/Sdram_Control.v                                      ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/Sdram_Control/Sdram_Control.v                                      ;             ;
; Sdram_Control/control_interface.v                                  ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/Sdram_Control/control_interface.v                                  ;             ;
; Sdram_Control/sdr_data_path.v                                      ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/Sdram_Control/sdr_data_path.v                                      ;             ;
; Sdram_Control/command.v                                            ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/Sdram_Control/command.v                                            ;             ;
; VGA_Param.h                                                        ; yes             ; User Unspecified File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/VGA_Param.h                                                        ;             ;
; v/sdram_pll.v                                                      ; yes             ; User Wizard-Generated File                   ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/sdram_pll.v                                                      ;             ;
; v/SEG7_LUT.v                                                       ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/SEG7_LUT.v                                                       ;             ;
; v/SEG7_LUT_8.v                                                     ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/SEG7_LUT_8.v                                                     ;             ;
; v/Reset_Delay.v                                                    ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/Reset_Delay.v                                                    ;             ;
; v/RAW2RGB.v                                                        ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/RAW2RGB.v                                                        ;             ;
; v/Line_Buffer1.v                                                   ; yes             ; User Wizard-Generated File                   ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/Line_Buffer1.v                                                   ;             ;
; v/I2C_Controller.v                                                 ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/I2C_Controller.v                                                 ;             ;
; v/I2C_CCD_Config.v                                                 ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/I2C_CCD_Config.v                                                 ;             ;
; v/CCD_Capture.v                                                    ; yes             ; User Verilog HDL File                        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/v/CCD_Capture.v                                                    ;             ;
; Realtime_IP.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/Realtime_IP.sv                                                     ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/altshift_taps.tdf                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/altdpram.inc                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/lpm_counter.inc                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/lpm_compare.inc                                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/lpm_constant.inc                                         ;             ;
; db/shift_taps_ghs.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/shift_taps_ghs.tdf                                              ;             ;
; db/altsyncram_lqa1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/altsyncram_lqa1.tdf                                             ;             ;
; db/cntr_f3g.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cntr_f3g.tdf                                                    ;             ;
; db/cmpr_2mc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cmpr_2mc.tdf                                                    ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/altpll.tdf                                               ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/aglobal150.inc                                           ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/stratix_pll.inc                                          ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                        ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                        ;             ;
; db/altpll_9823.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/altpll_9823.tdf                                                 ;             ;
; dcfifo_mixed_widths.tdf                                            ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                  ;             ;
; db/dcfifo_flh1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/dcfifo_flh1.tdf                                                 ;             ;
; db/a_gray2bin_okb.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/a_gray2bin_okb.tdf                                              ;             ;
; db/a_graycounter_n97.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/a_graycounter_n97.tdf                                           ;             ;
; db/a_graycounter_inc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/a_graycounter_inc.tdf                                           ;             ;
; db/altsyncram_ln31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/altsyncram_ln31.tdf                                             ;             ;
; db/dffpipe_gd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/dffpipe_gd9.tdf                                                 ;             ;
; db/alt_synch_pipe_ikd.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/alt_synch_pipe_ikd.tdf                                          ;             ;
; db/dffpipe_hd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/dffpipe_hd9.tdf                                                 ;             ;
; db/alt_synch_pipe_jkd.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/alt_synch_pipe_jkd.tdf                                          ;             ;
; db/dffpipe_id9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/dffpipe_id9.tdf                                                 ;             ;
; db/cmpr_9a6.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cmpr_9a6.tdf                                                    ;             ;
; db/cntr_v7e.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cntr_v7e.tdf                                                    ;             ;
; db/dcfifo_7mh1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/dcfifo_7mh1.tdf                                                 ;             ;
; db/a_graycounter_m97.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/a_graycounter_m97.tdf                                           ;             ;
; db/a_graycounter_jnc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/a_graycounter_jnc.tdf                                           ;             ;
; db/altsyncram_mn31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/altsyncram_mn31.tdf                                             ;             ;
; db/alt_synch_pipe_kkd.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/alt_synch_pipe_kkd.tdf                                          ;             ;
; db/dffpipe_jd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/dffpipe_jd9.tdf                                                 ;             ;
; db/alt_synch_pipe_lkd.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/alt_synch_pipe_lkd.tdf                                          ;             ;
; db/dffpipe_kd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/dffpipe_kd9.tdf                                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/dffeea.inc                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/altsyncram.tdf                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/lpm_mux.inc                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/lpm_decode.inc                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/altrom.inc                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/altram.inc                                               ;             ;
; db/altsyncram_r524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/altsyncram_r524.tdf                                             ;             ;
; db/decode_l0b.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/decode_l0b.tdf                                                  ;             ;
; db/mux_vsb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/mux_vsb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/altdpram.tdf                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/others/maxplus2/memmodes.inc                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/a_hdffe.inc                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/altsyncram.inc                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/muxlut.inc                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/bypassff.inc                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/altshift.inc                                             ;             ;
; db/mux_m0d.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/mux_m0d.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/declut.inc                                               ;             ;
; db/decode_73g.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/decode_73g.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/cmpconst.inc                                             ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                  ;             ;
; db/cntr_oki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cntr_oki.tdf                                                    ;             ;
; db/cmpr_nkc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cmpr_nkc.tdf                                                    ;             ;
; db/cntr_afj.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cntr_afj.tdf                                                    ;             ;
; db/cntr_aki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cntr_aki.tdf                                                    ;             ;
; db/cmpr_mkc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cmpr_mkc.tdf                                                    ;             ;
; db/cntr_s6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cntr_s6j.tdf                                                    ;             ;
; db/cmpr_hkc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cmpr_hkc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld  ;
; db/ip/sld99991719/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/ip/sld99991719/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /package/eda/altera/altera15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;             ;
; db/shift_taps_a0n.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/shift_taps_a0n.tdf                                              ;             ;
; db/altsyncram_ou81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/altsyncram_ou81.tdf                                             ;             ;
; db/shift_taps_3vm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/shift_taps_3vm.tdf                                              ;             ;
; db/altsyncram_mr81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/altsyncram_mr81.tdf                                             ;             ;
; db/cntr_r1g.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cntr_r1g.tdf                                                    ;             ;
; db/cmpr_1mc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/db/cmpr_1mc.tdf                                                    ;             ;
; master_example.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; master_example.sv                                                                                                       ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 428              ;
; Total memory bits        ; 5272610          ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Total PLLs               ; 1                ;
;     -- PLLs              ; 1                ;
;                          ;                  ;
; Maximum fan-out node     ; CLOCK_50~input   ;
; Maximum fan-out          ; 1557             ;
; Total fan-out            ; 39790            ;
; Average fan-out          ; 5.46             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Realtime_IP                                                                                            ; 2814 (68)         ; 2747 (73)    ; 5272610     ; 0            ; 0       ; 0         ; 0         ; 428  ; 0            ; |Realtime_IP                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |CCD_Capture:u3|                                                                                     ; 82 (82)           ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|CCD_Capture:u3                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |I2C_CCD_Config:u8|                                                                                  ; 222 (153)         ; 127 (89)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|I2C_CCD_Config:u8                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |I2C_Controller:u0|                                                                               ; 69 (69)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                                                                                                                                                                                  ; work         ;
;    |RAW2RGB:u4|                                                                                         ; 94 (78)           ; 66 (55)      ; 30672       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|RAW2RGB:u4                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |Line_Buffer1:u0|                                                                                 ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|RAW2RGB:u4|Line_Buffer1:u0                                                                                                                                                                                                                                                                                                           ; work         ;
;          |altshift_taps:altshift_taps_component|                                                        ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component                                                                                                                                                                                                                                                                     ; work         ;
;             |shift_taps_ghs:auto_generated|                                                             ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component|shift_taps_ghs:auto_generated                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_lqa1:altsyncram2|                                                            ; 0 (0)             ; 0 (0)        ; 30672       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component|shift_taps_ghs:auto_generated|altsyncram_lqa1:altsyncram2                                                                                                                                                                                                           ; work         ;
;                |cntr_f3g:cntr1|                                                                         ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component|shift_taps_ghs:auto_generated|cntr_f3g:cntr1                                                                                                                                                                                                                        ; work         ;
;                   |cmpr_2mc:cmpr4|                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component|shift_taps_ghs:auto_generated|cntr_f3g:cntr1|cmpr_2mc:cmpr4                                                                                                                                                                                                         ; work         ;
;    |Reset_Delay:u2|                                                                                     ; 53 (53)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Reset_Delay:u2                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |SEG7_LUT_8:u5|                                                                                      ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|SEG7_LUT_8:u5                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |SEG7_LUT:u0|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                            ; work         ;
;       |SEG7_LUT:u1|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                            ; work         ;
;       |SEG7_LUT:u2|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                            ; work         ;
;       |SEG7_LUT:u3|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                            ; work         ;
;       |SEG7_LUT:u4|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                            ; work         ;
;       |SEG7_LUT:u5|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                                                                                                                                                                                                            ; work         ;
;       |SEG7_LUT:u6|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                                                                                                                                                                                                            ; work         ;
;       |SEG7_LUT:u7|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|SEG7_LUT_8:u5|SEG7_LUT:u7                                                                                                                                                                                                                                                                                                            ; work         ;
;    |Sdram_Control:u7|                                                                                   ; 770 (337)         ; 696 (162)    ; 22528       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                                                      ; 76 (0)            ; 106 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                                                                                                                                                          ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 76 (0)            ; 106 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                        ; work         ;
;             |dcfifo_7mh1:auto_generated|                                                                ; 76 (14)           ; 106 (27)     ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated                                                                                                                                                                                                             ; work         ;
;                |a_gray2bin_okb:wrptr_g_gray2bin|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_gray2bin_okb:wrptr_g_gray2bin                                                                                                                                                                             ; work         ;
;                |a_gray2bin_okb:ws_dgrp_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_gray2bin_okb:ws_dgrp_gray2bin                                                                                                                                                                             ; work         ;
;                |a_graycounter_jnc:wrptr_g1p|                                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_jnc:wrptr_g1p                                                                                                                                                                                 ; work         ;
;                |a_graycounter_m97:rdptr_g1p|                                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_m97:rdptr_g1p                                                                                                                                                                                 ; work         ;
;                |alt_synch_pipe_kkd:rs_dgwp|                                                             ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                                                                                                                                                                                  ; work         ;
;                   |dffpipe_jd9:dffpipe12|                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12                                                                                                                                                            ; work         ;
;                |alt_synch_pipe_lkd:ws_dgrp|                                                             ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                                                                                                                                                                                  ; work         ;
;                   |dffpipe_kd9:dffpipe15|                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15                                                                                                                                                            ; work         ;
;                |altsyncram_mn31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram                                                                                                                                                                                    ; work         ;
;                |cmpr_9a6:rdempty_eq_comp|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|cmpr_9a6:rdempty_eq_comp                                                                                                                                                                                    ; work         ;
;                |cmpr_9a6:wrfull_eq_comp|                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|cmpr_9a6:wrfull_eq_comp                                                                                                                                                                                     ; work         ;
;                |cntr_v7e:cntr_b|                                                                        ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|cntr_v7e:cntr_b                                                                                                                                                                                             ; work         ;
;                |dffpipe_gd9:ws_brp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                          ; work         ;
;                |dffpipe_gd9:ws_bwp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                          ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                                                                      ; 78 (0)            ; 106 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                                                                                                                                                          ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 78 (0)            ; 106 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                        ; work         ;
;             |dcfifo_7mh1:auto_generated|                                                                ; 78 (14)           ; 106 (27)     ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated                                                                                                                                                                                                             ; work         ;
;                |a_gray2bin_okb:wrptr_g_gray2bin|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_gray2bin_okb:wrptr_g_gray2bin                                                                                                                                                                             ; work         ;
;                |a_gray2bin_okb:ws_dgrp_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_gray2bin_okb:ws_dgrp_gray2bin                                                                                                                                                                             ; work         ;
;                |a_graycounter_jnc:wrptr_g1p|                                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_jnc:wrptr_g1p                                                                                                                                                                                 ; work         ;
;                |a_graycounter_m97:rdptr_g1p|                                                            ; 18 (18)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_m97:rdptr_g1p                                                                                                                                                                                 ; work         ;
;                |alt_synch_pipe_kkd:rs_dgwp|                                                             ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                                                                                                                                                                                  ; work         ;
;                   |dffpipe_jd9:dffpipe12|                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12                                                                                                                                                            ; work         ;
;                |alt_synch_pipe_lkd:ws_dgrp|                                                             ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                                                                                                                                                                                  ; work         ;
;                   |dffpipe_kd9:dffpipe15|                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15                                                                                                                                                            ; work         ;
;                |altsyncram_mn31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram                                                                                                                                                                                    ; work         ;
;                |cmpr_9a6:rdempty_eq_comp|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|cmpr_9a6:rdempty_eq_comp                                                                                                                                                                                    ; work         ;
;                |cmpr_9a6:wrfull_eq_comp|                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|cmpr_9a6:wrfull_eq_comp                                                                                                                                                                                     ; work         ;
;                |cntr_v7e:cntr_b|                                                                        ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|cntr_v7e:cntr_b                                                                                                                                                                                             ; work         ;
;                |dffpipe_gd9:ws_brp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                          ; work         ;
;                |dffpipe_gd9:ws_bwp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                          ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                                                     ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                                                                                                                                                         ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                       ; work         ;
;             |dcfifo_flh1:auto_generated|                                                                ; 77 (15)           ; 107 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated                                                                                                                                                                                                            ; work         ;
;                |a_gray2bin_okb:rdptr_g_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_gray2bin_okb:rdptr_g_gray2bin                                                                                                                                                                            ; work         ;
;                |a_gray2bin_okb:rs_dgwp_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_gray2bin_okb:rs_dgwp_gray2bin                                                                                                                                                                            ; work         ;
;                |a_graycounter_inc:wrptr_g1p|                                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_inc:wrptr_g1p                                                                                                                                                                                ; work         ;
;                |a_graycounter_n97:rdptr_g1p|                                                            ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_n97:rdptr_g1p                                                                                                                                                                                ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                                                             ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                                                                                                                                                                                 ; work         ;
;                   |dffpipe_hd9:dffpipe13|                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13                                                                                                                                                           ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                                                             ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                                                                                                                                                                                 ; work         ;
;                   |dffpipe_id9:dffpipe16|                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16                                                                                                                                                           ; work         ;
;                |altsyncram_ln31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|altsyncram_ln31:fifo_ram                                                                                                                                                                                   ; work         ;
;                |cmpr_9a6:rdempty_eq_comp|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|cmpr_9a6:rdempty_eq_comp                                                                                                                                                                                   ; work         ;
;                |cmpr_9a6:wrfull_eq_comp|                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|cmpr_9a6:wrfull_eq_comp                                                                                                                                                                                    ; work         ;
;                |cntr_v7e:cntr_b|                                                                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|cntr_v7e:cntr_b                                                                                                                                                                                            ; work         ;
;                |dffpipe_gd9:rs_brp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_brp                                                                                                                                                                                         ; work         ;
;                |dffpipe_gd9:rs_bwp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                                         ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                                                                     ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                                                                                                                                                         ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                       ; work         ;
;             |dcfifo_flh1:auto_generated|                                                                ; 77 (15)           ; 107 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated                                                                                                                                                                                                            ; work         ;
;                |a_gray2bin_okb:rdptr_g_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_gray2bin_okb:rdptr_g_gray2bin                                                                                                                                                                            ; work         ;
;                |a_gray2bin_okb:rs_dgwp_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_gray2bin_okb:rs_dgwp_gray2bin                                                                                                                                                                            ; work         ;
;                |a_graycounter_inc:wrptr_g1p|                                                            ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_inc:wrptr_g1p                                                                                                                                                                                ; work         ;
;                |a_graycounter_n97:rdptr_g1p|                                                            ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_n97:rdptr_g1p                                                                                                                                                                                ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                                                             ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                                                                                                                                                                                 ; work         ;
;                   |dffpipe_hd9:dffpipe13|                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13                                                                                                                                                           ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                                                             ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                                                                                                                                                                                 ; work         ;
;                   |dffpipe_id9:dffpipe16|                                                               ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16                                                                                                                                                           ; work         ;
;                |altsyncram_ln31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|altsyncram_ln31:fifo_ram                                                                                                                                                                                   ; work         ;
;                |cmpr_9a6:rdempty_eq_comp|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|cmpr_9a6:rdempty_eq_comp                                                                                                                                                                                   ; work         ;
;                |cmpr_9a6:wrfull_eq_comp|                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|cmpr_9a6:wrfull_eq_comp                                                                                                                                                                                    ; work         ;
;                |cntr_v7e:cntr_b|                                                                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|cntr_v7e:cntr_b                                                                                                                                                                                            ; work         ;
;                |dffpipe_gd9:rs_brp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_brp                                                                                                                                                                                         ; work         ;
;                |dffpipe_gd9:rs_bwp|                                                                     ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                                         ; work         ;
;       |command:u_command|                                                                               ; 61 (61)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|command:u_command                                                                                                                                                                                                                                                                                                   ; work         ;
;       |control_interface:u_control_interface|                                                           ; 64 (64)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                                                                                                                                                                               ; work         ;
;    |TimeAverager:ta0|                                                                                   ; 46 (16)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|TimeAverager:ta0                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |averager:avg0|                                                                                   ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|TimeAverager:ta0|averager:avg0                                                                                                                                                                                                                                                                                                       ; work         ;
;    |VGA_Ctrl:u9|                                                                                        ; 54 (54)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|VGA_Ctrl:u9                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |buffer3:delayAveraged|                                                                              ; 27 (0)            ; 11 (0)       ; 19170       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|buffer3:delayAveraged                                                                                                                                                                                                                                                                                                                ; work         ;
;       |altshift_taps:line1_rtl_0|                                                                       ; 27 (0)            ; 11 (0)       ; 19170       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|buffer3:delayAveraged|altshift_taps:line1_rtl_0                                                                                                                                                                                                                                                                                      ; work         ;
;          |shift_taps_a0n:auto_generated|                                                                ; 27 (0)            ; 11 (0)       ; 19170       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|buffer3:delayAveraged|altshift_taps:line1_rtl_0|shift_taps_a0n:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_ou81:altsyncram2|                                                               ; 0 (0)             ; 0 (0)        ; 19170       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|buffer3:delayAveraged|altshift_taps:line1_rtl_0|shift_taps_a0n:auto_generated|altsyncram_ou81:altsyncram2                                                                                                                                                                                                                            ; work         ;
;             |cntr_f3g:cntr1|                                                                            ; 27 (24)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|buffer3:delayAveraged|altshift_taps:line1_rtl_0|shift_taps_a0n:auto_generated|cntr_f3g:cntr1                                                                                                                                                                                                                                         ; work         ;
;                |cmpr_2mc:cmpr4|                                                                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|buffer3:delayAveraged|altshift_taps:line1_rtl_0|shift_taps_a0n:auto_generated|cntr_f3g:cntr1|cmpr_2mc:cmpr4                                                                                                                                                                                                                          ; work         ;
;    |buffer3:delayer|                                                                                    ; 25 (0)            ; 82 (72)      ; 22896       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|buffer3:delayer                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |altshift_taps:line3_rtl_0|                                                                       ; 25 (0)            ; 10 (0)       ; 22896       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|buffer3:delayer|altshift_taps:line3_rtl_0                                                                                                                                                                                                                                                                                            ; work         ;
;          |shift_taps_3vm:auto_generated|                                                                ; 25 (0)            ; 10 (0)       ; 22896       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram_mr81:altsyncram2|                                                               ; 0 (0)             ; 0 (0)        ; 22896       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated|altsyncram_mr81:altsyncram2                                                                                                                                                                                                                                  ; work         ;
;             |cntr_r1g:cntr1|                                                                            ; 25 (22)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated|cntr_r1g:cntr1                                                                                                                                                                                                                                               ; work         ;
;                |cmpr_1mc:cmpr4|                                                                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated|cntr_r1g:cntr1|cmpr_1mc:cmpr4                                                                                                                                                                                                                                ; work         ;
;    |edgedetectH:Horiz|                                                                                  ; 47 (47)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|edgedetectH:Horiz                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |edgedetectV:Vert|                                                                                   ; 47 (47)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|edgedetectV:Vert                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |intensityCalc:iFor[0].iCalc|                                                                        ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|intensityCalc:iFor[0].iCalc                                                                                                                                                                                                                                                                                                          ; work         ;
;    |intensityCalc:iFor[1].iCalc|                                                                        ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|intensityCalc:iFor[1].iCalc                                                                                                                                                                                                                                                                                                          ; work         ;
;    |intensityCalc:iFor[2].iCalc|                                                                        ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|intensityCalc:iFor[2].iCalc                                                                                                                                                                                                                                                                                                          ; work         ;
;    |intensityCalc:iFor[3].iCalc|                                                                        ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|intensityCalc:iFor[3].iCalc                                                                                                                                                                                                                                                                                                          ; work         ;
;    |intensityCalc:iFor[4].iCalc|                                                                        ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|intensityCalc:iFor[4].iCalc                                                                                                                                                                                                                                                                                                          ; work         ;
;    |intensityCalc:iFor[5].iCalc|                                                                        ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|intensityCalc:iFor[5].iCalc                                                                                                                                                                                                                                                                                                          ; work         ;
;    |intensityCalc:iFor[6].iCalc|                                                                        ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|intensityCalc:iFor[6].iCalc                                                                                                                                                                                                                                                                                                          ; work         ;
;    |intensityCalc:iFor[7].iCalc|                                                                        ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|intensityCalc:iFor[7].iCalc                                                                                                                                                                                                                                                                                                          ; work         ;
;    |intensityCalc:iFor[8].iCalc|                                                                        ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|intensityCalc:iFor[8].iCalc                                                                                                                                                                                                                                                                                                          ; work         ;
;    |newPress:n0|                                                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|newPress:n0                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |newPress:n1|                                                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|newPress:n1                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |sdram_pll:u6|                                                                                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sdram_pll:u6                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |altpll:altpll_component|                                                                         ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sdram_pll:u6|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altpll_9823:auto_generated|                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sdram_pll:u6|altpll:altpll_component|altpll_9823:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 118 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                         ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                          ; 118 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                               ; 117 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                         ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                           ; 117 (78)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                            ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                    ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                           ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                  ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1008 (2)          ; 1398 (158)   ; 5177344     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1006 (0)          ; 1240 (0)     ; 5177344     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1006 (88)         ; 1240 (408)   ; 5177344     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 35 (0)            ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_73g:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_73g:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_m0d:auto_generated|                                                              ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_m0d:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 324 (0)           ; 3 (0)        ; 5177344     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_r524:auto_generated|                                                         ; 324 (0)           ; 3 (3)        ; 5177344     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_r524:auto_generated                                                                                                                                           ; work         ;
;                   |decode_l0b:decode2|                                                                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_r524:auto_generated|decode_l0b:decode2                                                                                                                        ; work         ;
;                   |mux_vsb:mux3|                                                                        ; 316 (316)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_r524:auto_generated|mux_vsb:mux3                                                                                                                              ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 119 (119)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 186 (1)           ; 411 (1)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 158 (0)           ; 395 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 237 (237)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 158 (0)           ; 158 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 27 (27)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 193 (12)          ; 175 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_oki:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_oki:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_afj:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_afj:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_aki:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_aki:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_s6j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_s6j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 79 (79)           ; 79 (79)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Realtime_IP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component|shift_taps_ghs:auto_generated|altsyncram_lqa1:altsyncram2|ALTSYNCRAM                                                                 ; M9K  ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672   ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192    ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192    ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|altsyncram_ln31:fifo_ram|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192    ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|altsyncram_ln31:fifo_ram|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192    ; None ;
; buffer3:delayAveraged|altshift_taps:line1_rtl_0|shift_taps_a0n:auto_generated|altsyncram_ou81:altsyncram2|ALTSYNCRAM                                                                                  ; AUTO ; Simple Dual Port ; 1278         ; 15           ; 1278         ; 15           ; 19170   ; None ;
; buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated|altsyncram_mr81:altsyncram2|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; 636          ; 36           ; 636          ; 36           ; 22896   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_r524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 79           ; 65536        ; 79           ; 5177344 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                           ; IP Include File               ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |Realtime_IP|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |Realtime_IP|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |Realtime_IP|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |Realtime_IP|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                               ;
; Altera ; Signal Tap                 ; N/A     ; N/A          ; Licensed     ; |Realtime_IP|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                               ;
; Altera ; Shift register (RAM-based) ; 9.1     ; N/A          ; N/A          ; |Realtime_IP|RAW2RGB:u4|Line_Buffer1:u0                                                                                                                                                                   ; v/Line_Buffer1.v              ;
; Altera ; ALTPLL                     ; 9.1     ; N/A          ; N/A          ; |Realtime_IP|sdram_pll:u6                                                                                                                                                                                 ; v/sdram_pll.v                 ;
; Altera ; FIFO                       ; 9.1     ; N/A          ; N/A          ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                                  ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 9.1     ; N/A          ; N/A          ; |Realtime_IP|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                                  ; Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 9.1     ; N/A          ; N/A          ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                                                 ; Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 9.1     ; N/A          ; N/A          ; |Realtime_IP|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                                                 ; Sdram_Control/Sdram_WR_FIFO.v ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |Realtime_IP|I2C_CCD_Config:u8|mSetup_ST          ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                                ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mDATAOUT[0..5,10,15..21,26,31]                                                                                                         ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|iexposure_adj_delay[1..3]                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                              ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                          ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                              ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; intensityCalc:iFor[8].iCalc|oIntensity[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                      ;
; intensityCalc:iFor[7].iCalc|oIntensity[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                      ;
; intensityCalc:iFor[6].iCalc|oIntensity[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                      ;
; intensityCalc:iFor[5].iCalc|oIntensity[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                      ;
; intensityCalc:iFor[3].iCalc|oIntensity[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                      ;
; intensityCalc:iFor[2].iCalc|oIntensity[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                      ;
; intensityCalc:iFor[1].iCalc|oIntensity[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                      ;
; intensityCalc:iFor[0].iCalc|oIntensity[0..3]                                                                                                            ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|rWR1_ADDR[0..2]                                                                                                                        ; Merged with Sdram_Control:u7|rWR1_ADDR[3]                                   ;
; Sdram_Control:u7|rWR2_ADDR[0..2]                                                                                                                        ; Merged with Sdram_Control:u7|rWR2_ADDR[3]                                   ;
; Sdram_Control:u7|rRD1_ADDR[0..2]                                                                                                                        ; Merged with Sdram_Control:u7|rRD1_ADDR[3]                                   ;
; Sdram_Control:u7|rRD2_ADDR[0..2]                                                                                                                        ; Merged with Sdram_Control:u7|rRD2_ADDR[3]                                   ;
; Sdram_Control:u7|mLENGTH[0..3,5]                                                                                                                        ; Merged with Sdram_Control:u7|mLENGTH[7]                                     ;
; Sdram_Control:u7|mLENGTH[4]                                                                                                                             ; Merged with Sdram_Control:u7|mLENGTH[6]                                     ;
; Sdram_Control:u7|mADDR[0..2]                                                                                                                            ; Merged with Sdram_Control:u7|mADDR[3]                                       ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..2]                                                                                      ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[3] ;
; TimeAverager:ta0|temp[4]                                                                                                                                ; Merged with TimeAverager:ta0|oBlue[4]                                       ;
; TimeAverager:ta0|temp[3]                                                                                                                                ; Merged with TimeAverager:ta0|oBlue[3]                                       ;
; TimeAverager:ta0|temp[2]                                                                                                                                ; Merged with TimeAverager:ta0|oBlue[2]                                       ;
; TimeAverager:ta0|temp[1]                                                                                                                                ; Merged with TimeAverager:ta0|oBlue[1]                                       ;
; TimeAverager:ta0|temp[0]                                                                                                                                ; Merged with TimeAverager:ta0|oBlue[0]                                       ;
; TimeAverager:ta0|temp[9]                                                                                                                                ; Merged with TimeAverager:ta0|oGreen[4]                                      ;
; TimeAverager:ta0|temp[8]                                                                                                                                ; Merged with TimeAverager:ta0|oGreen[3]                                      ;
; TimeAverager:ta0|temp[7]                                                                                                                                ; Merged with TimeAverager:ta0|oGreen[2]                                      ;
; TimeAverager:ta0|temp[6]                                                                                                                                ; Merged with TimeAverager:ta0|oGreen[1]                                      ;
; TimeAverager:ta0|temp[5]                                                                                                                                ; Merged with TimeAverager:ta0|oGreen[0]                                      ;
; TimeAverager:ta0|temp[14]                                                                                                                               ; Merged with TimeAverager:ta0|oRed[4]                                        ;
; TimeAverager:ta0|temp[13]                                                                                                                               ; Merged with TimeAverager:ta0|oRed[3]                                        ;
; TimeAverager:ta0|temp[12]                                                                                                                               ; Merged with TimeAverager:ta0|oRed[2]                                        ;
; TimeAverager:ta0|temp[11]                                                                                                                               ; Merged with TimeAverager:ta0|oRed[1]                                        ;
; TimeAverager:ta0|temp[10]                                                                                                                               ; Merged with TimeAverager:ta0|oRed[0]                                        ;
; I2C_CCD_Config:u8|senosr_exposure[1,2]                                                                                                                  ; Merged with I2C_CCD_Config:u8|senosr_exposure[0]                            ;
; Sdram_Control:u7|mLENGTH[7]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rWR2_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD2_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD1_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mADDR[3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                           ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                          ; Lost fanout                                                                 ;
; CCD_Capture:u3|Y_Cont[9..15]                                                                                                                            ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|LUT_INDEX[5]                                                                                                                          ; Stuck at GND due to stuck port data_in                                      ;
; Total Number of Removed Registers = 134                                                                                                                 ;                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; Stuck at GND              ; I2C_CCD_Config:u8|iexposure_adj_delay[1], I2C_CCD_Config:u8|iexposure_adj_delay[2], ;
;                                          ; due to stuck port data_in ; I2C_CCD_Config:u8|iexposure_adj_delay[3], I2C_CCD_Config:u8|mI2C_DATA[31],          ;
;                                          ;                           ; I2C_CCD_Config:u8|mI2C_DATA[30], I2C_CCD_Config:u8|mI2C_DATA[29],                   ;
;                                          ;                           ; I2C_CCD_Config:u8|mI2C_DATA[28], I2C_CCD_Config:u8|mI2C_DATA[27],                   ;
;                                          ;                           ; I2C_CCD_Config:u8|mI2C_DATA[26], I2C_CCD_Config:u8|mI2C_DATA[25],                   ;
;                                          ;                           ; I2C_CCD_Config:u8|mI2C_DATA[24], I2C_CCD_Config:u8|I2C_Controller:u0|SD[31],        ;
;                                          ;                           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30],                                         ;
;                                          ;                           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29],                                         ;
;                                          ;                           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28],                                         ;
;                                          ;                           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27],                                         ;
;                                          ;                           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26],                                         ;
;                                          ;                           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25],                                         ;
;                                          ;                           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24], I2C_CCD_Config:u8|LUT_INDEX[5]          ;
; Sdram_Control:u7|rWR2_ADDR[3]            ; Stuck at GND              ; Sdram_Control:u7|mADDR[3],                                                          ;
;                                          ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                     ;
+------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2747  ;
; Number of registers using Synchronous Clear  ; 138   ;
; Number of registers using Synchronous Load   ; 187   ;
; Number of registers using Asynchronous Clear ; 1471  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1154  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Blue_Mask[2]                                                                                                                                                                                                                                             ; 2       ;
; Blue_Mask[3]                                                                                                                                                                                                                                             ; 2       ;
; Blue_Mask[4]                                                                                                                                                                                                                                             ; 2       ;
; Green_Mask[1]                                                                                                                                                                                                                                            ; 2       ;
; Green_Mask[2]                                                                                                                                                                                                                                            ; 2       ;
; Green_Mask[3]                                                                                                                                                                                                                                            ; 2       ;
; Green_Mask[4]                                                                                                                                                                                                                                            ; 2       ;
; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                                                                                                      ; 15      ;
; Red_Mask[2]                                                                                                                                                                                                                                              ; 2       ;
; Red_Mask[3]                                                                                                                                                                                                                                              ; 2       ;
; Red_Mask[4]                                                                                                                                                                                                                                              ; 2       ;
; VGA_Ctrl:u9|oVGA_VS                                                                                                                                                                                                                                      ; 3       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                        ; 12      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                        ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                        ; 22      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                        ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                                                                                                                 ; 4       ;
; Edge_Threshold[6]                                                                                                                                                                                                                                        ; 5       ;
; Edge_Threshold[7]                                                                                                                                                                                                                                        ; 5       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                        ; 17      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                        ; 20      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                                                                                                                  ; 5       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                                                                                                  ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_n97:rdptr_g1p|counter5a0                                                                                         ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_n97:rdptr_g1p|counter5a0                                                                                         ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_jnc:wrptr_g1p|counter8a0                                                                                          ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_jnc:wrptr_g1p|counter8a0                                                                                          ; 6       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                                                                                                           ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                                                                                                           ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_n97:rdptr_g1p|parity6                                                                                            ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_n97:rdptr_g1p|parity6                                                                                            ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_jnc:wrptr_g1p|parity9                                                                                             ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_jnc:wrptr_g1p|parity9                                                                                             ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                                                                                     ; 2       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                                                                                    ; 2       ;
; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                                                                                     ; 2       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                                                                                     ; 2       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                                                                                     ; 2       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_m97:rdptr_g1p|sub_parity6a0                                                                                       ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_m97:rdptr_g1p|sub_parity6a0                                                                                       ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_inc:wrptr_g1p|sub_parity9a0                                                                                      ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_inc:wrptr_g1p|sub_parity9a0                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                           ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; Total number of inverted registers = 62                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                             ;
+---------------------------------------------------------+-----------------------------------+------------+
; Register Name                                           ; Megafunction                      ; Type       ;
+---------------------------------------------------------+-----------------------------------+------------+
; buffer3:delayAveraged|shiftout[5..9,15..19,25..29]      ; buffer3:delayAveraged|line1_rtl_0 ; SHIFT_TAPS ;
; buffer3:delayAveraged|line2[0..638][5..9,15..19,25..29] ; buffer3:delayAveraged|line1_rtl_0 ; SHIFT_TAPS ;
; buffer3:delayAveraged|line1[0..639][5..9,15..19,25..29] ; buffer3:delayAveraged|line1_rtl_0 ; SHIFT_TAPS ;
; buffer3:delayer|line3[0..637][6..9,16..19,26..29]       ; buffer3:delayer|line3_rtl_0       ; SHIFT_TAPS ;
; buffer3:delayer|line1[0..637][6..9,16..19,26..29]       ; buffer3:delayer|line3_rtl_0       ; SHIFT_TAPS ;
; buffer3:delayer|line2[0..637][6..9,16..19,26..29]       ; buffer3:delayer|line3_rtl_0       ; SHIFT_TAPS ;
+---------------------------------------------------------+-----------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |Realtime_IP|RAW2RGB:u4|mCCD_R[2]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Realtime_IP|Sdram_Control:u7|command:u_command|BA[1]                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Realtime_IP|Sdram_Control:u7|control_interface:u_control_interface|timer[15] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Realtime_IP|Sdram_Control:u7|command:u_command|command_done                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Realtime_IP|Sdram_Control:u7|command:u_command|SA[11]                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Realtime_IP|Sdram_Control:u7|command:u_command|SA[1]                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Realtime_IP|CCD_Capture:u3|X_Cont[8]                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Realtime_IP|CCD_Capture:u3|Y_Cont[12]                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Realtime_IP|Sdram_Control:u7|command:u_command|rp_shift[0]                   ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |Realtime_IP|Sdram_Control:u7|mADDR[3]                                        ;
; 64:1               ; 12 bits   ; 504 LEs       ; 204 LEs              ; 300 LEs                ; Yes        ; |Realtime_IP|I2C_CCD_Config:u8|mI2C_DATA[14]                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Realtime_IP|Sdram_Control:u7|CMD[0]                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Realtime_IP|Sdram_Control:u7|mWR                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Realtime_IP|Sdram_Control:u7|mRD                                             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Realtime_IP|Sdram_Control:u7|ST[3]                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Realtime_IP|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Realtime_IP|mux_Blue[5]                                                      ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |Realtime_IP|RAW2RGB:u4|Add0                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component|shift_taps_ghs:auto_generated|altsyncram_lqa1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_n97:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_inc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|altsyncram_ln31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_n97:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_inc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|altsyncram_ln31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_m97:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_jnc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_m97:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_jnc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buffer3:delayAveraged|altshift_taps:line1_rtl_0|shift_taps_a0n:auto_generated|altsyncram_ou81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated|altsyncram_mr81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                        ;
+----------------+----------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                     ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                              ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                              ;
; WIDTH          ; 12             ; Signed Integer                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                     ;
; CBXI_PARAMETER ; shift_taps_ghs ; Untyped                                                                     ;
+----------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 4                 ; Signed Integer                ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 5                 ; Signed Integer                ;
; CLK3_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; altpll_9823       ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV GX     ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                 ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                              ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                              ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                       ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                       ;
; LPM_WIDTHU_R                           ; 8           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_flh1 ; Untyped                                                                              ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                 ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                              ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                              ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                       ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                       ;
; LPM_WIDTHU_R                           ; 8           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_flh1 ; Untyped                                                                              ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                             ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                             ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                      ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_7mh1 ; Untyped                                                                             ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                             ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                             ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                      ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_7mh1 ; Untyped                                                                             ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary     ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u9 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 16    ; Signed Integer                  ;
; H_SYNC         ; 96    ; Signed Integer                  ;
; H_BACK         ; 48    ; Signed Integer                  ;
; H_ACT          ; 640   ; Signed Integer                  ;
; H_BLANK        ; 160   ; Signed Integer                  ;
; H_TOTAL        ; 800   ; Signed Integer                  ;
; H_DLY          ; 2     ; Signed Integer                  ;
; V_FRONT        ; 11    ; Signed Integer                  ;
; V_SYNC         ; 2     ; Signed Integer                  ;
; V_BACK         ; 31    ; Signed Integer                  ;
; V_ACT          ; 480   ; Signed Integer                  ;
; V_BLANK        ; 44    ; Signed Integer                  ;
; V_TOTAL        ; 524   ; Signed Integer                  ;
; V_DLY          ; 2     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimeAverager:ta0|averager:avg0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 79                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 79                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 65536                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 65536                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 267                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 79                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buffer3:delayAveraged|altshift_taps:line1_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 1280           ; Untyped                                                        ;
; WIDTH          ; 15             ; Untyped                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_a0n ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buffer3:delayer|altshift_taps:line3_rtl_0 ;
+----------------+----------------+----------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                     ;
+----------------+----------------+----------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                  ;
; TAP_DISTANCE   ; 638            ; Untyped                                                  ;
; WIDTH          ; 36             ; Untyped                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                  ;
; CBXI_PARAMETER ; shift_taps_3vm ; Untyped                                                  ;
+----------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                           ;
+----------------------------+------------------------------------------------------------------+
; Name                       ; Value                                                            ;
+----------------------------+------------------------------------------------------------------+
; Number of entity instances ; 3                                                                ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                ;
;     -- TAP_DISTANCE        ; 1280                                                             ;
;     -- WIDTH               ; 12                                                               ;
; Entity Instance            ; buffer3:delayAveraged|altshift_taps:line1_rtl_0                  ;
;     -- NUMBER_OF_TAPS      ; 1                                                                ;
;     -- TAP_DISTANCE        ; 1280                                                             ;
;     -- WIDTH               ; 15                                                               ;
; Entity Instance            ; buffer3:delayer|altshift_taps:line3_rtl_0                        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                ;
;     -- TAP_DISTANCE        ; 638                                                              ;
;     -- WIDTH               ; 36                                                               ;
+----------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buffer3:delayAveraged"                                                                                               ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftin[24..20]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; shiftin[14..10]  ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; shiftin[4..0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; shiftout[24..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; shiftout[14..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; shiftout[4..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[8].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[7].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[6].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[5].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[4].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[3].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[2].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[1].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[0].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimeAverager:ta0"                                                                                                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSRAM_ADDR ; Output ; Warning  ; Output or bidir port (18 bits) is smaller than the port expression (20 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buffer3:delayer"                                                                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oGrid[265..260] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[255..250] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[245..240] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[235..230] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[225..220] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[215..210] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[205..200] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[195..190] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[185..180] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[175..170] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[165..160] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[155..150] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[145..140] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[135..130] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[125..120] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[115..110] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[105..100] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[95..90]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[85..80]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[75..70]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[65..60]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[55..50]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[45..40]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[35..30]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[25..20]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[15..10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oGrid[5..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; shiftout        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u9"                                                                                                                              ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; oCurrent_X   ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "oCurrent_X[10..10]" have no fanouts ;
; oCurrent_Y   ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "oCurrent_Y[10..10]" have no fanouts ;
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; oAddress     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                          ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8"               ;
+-----------------+-------+----------+------------------------+
; Port            ; Type  ; Severity ; Details                ;
+-----------------+-------+----------+------------------------+
; iEXPOSURE_ADJ   ; Input ; Info     ; Explicitly unconnected ;
; iEXPOSURE_DEC_p ; Input ; Info     ; Explicitly unconnected ;
; iZOOM_MODE_SW   ; Input ; Info     ; Explicitly unconnected ;
+-----------------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                                                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer1:u0"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; iX_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; oX_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oY_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iEND            ; Input  ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 79                  ; 79               ; 65536        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 450                         ;
; cycloneiii_ff         ; 1259                        ;
;     CLR               ; 491                         ;
;     CLR SCLR          ; 45                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 141                         ;
;     ENA CLR           ; 352                         ;
;     ENA CLR SCLR      ; 25                          ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 19                          ;
;     SLD               ; 6                           ;
;     plain             ; 152                         ;
; cycloneiii_io_obuf    ; 106                         ;
; cycloneiii_lcell_comb ; 1695                        ;
;     arith             ; 535                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 330                         ;
;         3 data inputs ; 201                         ;
;     normal            ; 1160                        ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 81                          ;
;         2 data inputs ; 260                         ;
;         3 data inputs ; 177                         ;
;         4 data inputs ; 626                         ;
; cycloneiii_ram_block  ; 119                         ;
; cycloneiv_pll         ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                ; Details                                                                                                                                             ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; D5M_D[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[0]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[0]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[10]                                                                        ; N/A                                                                                                                                                 ;
; D5M_D[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[10]                                                                        ; N/A                                                                                                                                                 ;
; D5M_D[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[11]                                                                        ; N/A                                                                                                                                                 ;
; D5M_D[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[11]                                                                        ; N/A                                                                                                                                                 ;
; D5M_D[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[1]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[1]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[2]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[2]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[3]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[3]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[4]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[4]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[5]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[5]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[6]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[6]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[7]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[7]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[8]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[8]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[9]                                                                         ; N/A                                                                                                                                                 ;
; D5M_D[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_D[9]                                                                         ; N/A                                                                                                                                                 ;
; D5M_FVAL                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_FVAL                                                                         ; N/A                                                                                                                                                 ;
; D5M_FVAL                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_FVAL                                                                         ; N/A                                                                                                                                                 ;
; D5M_LVAL                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_LVAL                                                                         ; N/A                                                                                                                                                 ;
; D5M_LVAL                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_LVAL                                                                         ; N/A                                                                                                                                                 ;
; D5M_PIXLCLK                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_PIXLCLK                                                                      ; N/A                                                                                                                                                 ;
; D5M_PIXLCLK                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_PIXLCLK                                                                      ; N/A                                                                                                                                                 ;
; D5M_RESET_N                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reset_Delay:u2|oRST_1                                                            ; N/A                                                                                                                                                 ;
; D5M_RESET_N                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Reset_Delay:u2|oRST_1                                                            ; N/A                                                                                                                                                 ;
; D5M_SCLK                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~1                                   ; N/A                                                                                                                                                 ;
; D5M_SCLK                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~1                                   ; N/A                                                                                                                                                 ;
; D5M_SDATA                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_SDATA                                                                        ; N/A                                                                                                                                                 ;
; D5M_SDATA                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_SDATA                                                                        ; N/A                                                                                                                                                 ;
; D5M_STROBE                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_STROBE                                                                       ; N/A                                                                                                                                                 ;
; D5M_STROBE                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; D5M_STROBE                                                                       ; N/A                                                                                                                                                 ;
; D5M_TRIGGER                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                             ; N/A                                                                                                                                                 ;
; D5M_TRIGGER                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                             ; N/A                                                                                                                                                 ;
; D5M_XCLKIN                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_pll:u6|altpll:altpll_component|altpll_9823:auto_generated|clk[2]           ; N/A                                                                                                                                                 ;
; D5M_XCLKIN                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_pll:u6|altpll:altpll_component|altpll_9823:auto_generated|clk[2]           ; N/A                                                                                                                                                 ;
; VGA_BLANK_N                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Ctrl:u9|oVGA_BLANK~4_wirecell                                                ; N/A                                                                                                                                                 ;
; VGA_BLANK_N                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Ctrl:u9|oVGA_BLANK~4_wirecell                                                ; N/A                                                                                                                                                 ;
; VGA_B[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_B[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_B[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_B[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_B[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_B[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_B[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Blue[5]~1                                                                    ; N/A                                                                                                                                                 ;
; VGA_B[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Blue[5]~1                                                                    ; N/A                                                                                                                                                 ;
; VGA_B[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Blue[6]~3                                                                    ; N/A                                                                                                                                                 ;
; VGA_B[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Blue[6]~3                                                                    ; N/A                                                                                                                                                 ;
; VGA_B[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Blue[7]~5                                                                    ; N/A                                                                                                                                                 ;
; VGA_B[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Blue[7]~5                                                                    ; N/A                                                                                                                                                 ;
; VGA_B[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Blue[8]~7                                                                    ; N/A                                                                                                                                                 ;
; VGA_B[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Blue[8]~7                                                                    ; N/A                                                                                                                                                 ;
; VGA_B[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Blue[9]~9                                                                    ; N/A                                                                                                                                                 ;
; VGA_B[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Blue[9]~9                                                                    ; N/A                                                                                                                                                 ;
; VGA_CLK                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_pll:u6|altpll:altpll_component|altpll_9823:auto_generated|clk[3]~_wirecell ; N/A                                                                                                                                                 ;
; VGA_CLK                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_pll:u6|altpll:altpll_component|altpll_9823:auto_generated|clk[3]~_wirecell ; N/A                                                                                                                                                 ;
; VGA_CTRL_CLK                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; VGA_CTRL_CLK                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; VGA_G[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_G[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_G[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_G[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_G[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_G[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_G[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[5]~1                                                                   ; N/A                                                                                                                                                 ;
; VGA_G[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[5]~1                                                                   ; N/A                                                                                                                                                 ;
; VGA_G[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[6]~3                                                                   ; N/A                                                                                                                                                 ;
; VGA_G[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[6]~3                                                                   ; N/A                                                                                                                                                 ;
; VGA_G[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[7]~5                                                                   ; N/A                                                                                                                                                 ;
; VGA_G[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[7]~5                                                                   ; N/A                                                                                                                                                 ;
; VGA_G[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[8]~7                                                                   ; N/A                                                                                                                                                 ;
; VGA_G[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[8]~7                                                                   ; N/A                                                                                                                                                 ;
; VGA_G[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[9]~9                                                                   ; N/A                                                                                                                                                 ;
; VGA_G[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[9]~9                                                                   ; N/A                                                                                                                                                 ;
; VGA_HS                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Ctrl:u9|oVGA_HS~_wirecell                                                    ; N/A                                                                                                                                                 ;
; VGA_HS                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Ctrl:u9|oVGA_HS~_wirecell                                                    ; N/A                                                                                                                                                 ;
; VGA_R[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_R[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_R[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_R[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_R[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_R[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge~_wirecell                                                                ; N/A                                                                                                                                                 ;
; VGA_R[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Red[5]~1                                                                     ; N/A                                                                                                                                                 ;
; VGA_R[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Red[5]~1                                                                     ; N/A                                                                                                                                                 ;
; VGA_R[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Red[6]~3                                                                     ; N/A                                                                                                                                                 ;
; VGA_R[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Red[6]~3                                                                     ; N/A                                                                                                                                                 ;
; VGA_R[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Red[7]~5                                                                     ; N/A                                                                                                                                                 ;
; VGA_R[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Red[7]~5                                                                     ; N/A                                                                                                                                                 ;
; VGA_R[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Red[8]~7                                                                     ; N/A                                                                                                                                                 ;
; VGA_R[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Red[8]~7                                                                     ; N/A                                                                                                                                                 ;
; VGA_R[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Red[9]~9                                                                     ; N/A                                                                                                                                                 ;
; VGA_R[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Red[9]~9                                                                     ; N/A                                                                                                                                                 ;
; VGA_SYNC_N                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                             ; N/A                                                                                                                                                 ;
; VGA_SYNC_N                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                             ; N/A                                                                                                                                                 ;
; VGA_VS                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Ctrl:u9|oVGA_VS~_wirecell                                                    ; N/A                                                                                                                                                 ;
; VGA_VS                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Ctrl:u9|oVGA_VS~_wirecell                                                    ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|clock         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_pll:u6|altpll:altpll_component|altpll_9823:auto_generated|clk[3]           ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|clock         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_pll:u6|altpll:altpll_component|altpll_9823:auto_generated|clk[3]           ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[0]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[0]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[1]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[1]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[2]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[2]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[3]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[3]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[4]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[4]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[5]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[5]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[6]~_wirecell                                                      ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[6]~_wirecell                                                      ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[7]~_wirecell                                                      ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[7]~_wirecell                                                      ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[8]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[8]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[9]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|iThreshold[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Edge_Threshold[9]                                                                ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|oPixel        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edgedetectH:Horiz|oPixel                                                         ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|oPixel        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edgedetectH:Horiz|oPixel                                                         ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|oPixel~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edgedetectH:Horiz|oPixel                                                         ; N/A                                                                                                                                                 ;
; edgedetectH:Horiz|oPixel~reg0   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edgedetectH:Horiz|oPixel                                                         ; N/A                                                                                                                                                 ;
; edgedetectV:Vert|clock          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_pll:u6|altpll:altpll_component|altpll_9823:auto_generated|clk[3]           ; N/A                                                                                                                                                 ;
; edgedetectV:Vert|clock          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_pll:u6|altpll:altpll_component|altpll_9823:auto_generated|clk[3]           ; N/A                                                                                                                                                 ;
; edgedetectV:Vert|oPixel         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edgedetectV:Vert|oPixel                                                          ; N/A                                                                                                                                                 ;
; edgedetectV:Vert|oPixel         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edgedetectV:Vert|oPixel                                                          ; N/A                                                                                                                                                 ;
; edgedetectV:Vert|oPixel~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edgedetectV:Vert|oPixel                                                          ; N/A                                                                                                                                                 ;
; edgedetectV:Vert|oPixel~reg0    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; edgedetectV:Vert|oPixel                                                          ; N/A                                                                                                                                                 ;
; is_edge                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge                                                                          ; N/A                                                                                                                                                 ;
; is_edge                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; is_edge                                                                          ; N/A                                                                                                                                                 ;
; mux_Green[0]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; mux_Green[0]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; mux_Green[1]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; mux_Green[1]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; mux_Green[2]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; mux_Green[2]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; mux_Green[3]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; mux_Green[3]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; mux_Green[4]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; mux_Green[4]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                              ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; mux_Green[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[5]~1                                                                   ; N/A                                                                                                                                                 ;
; mux_Green[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[5]~1                                                                   ; N/A                                                                                                                                                 ;
; mux_Green[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[6]~3                                                                   ; N/A                                                                                                                                                 ;
; mux_Green[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[6]~3                                                                   ; N/A                                                                                                                                                 ;
; mux_Green[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[7]~5                                                                   ; N/A                                                                                                                                                 ;
; mux_Green[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[7]~5                                                                   ; N/A                                                                                                                                                 ;
; mux_Green[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[8]~7                                                                   ; N/A                                                                                                                                                 ;
; mux_Green[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[8]~7                                                                   ; N/A                                                                                                                                                 ;
; mux_Green[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[9]~9                                                                   ; N/A                                                                                                                                                 ;
; mux_Green[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mux_Green[9]~9                                                                   ; N/A                                                                                                                                                 ;
; CLOCK2_50                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                        ; N/A                                                                                                                                                 ;
; CLOCK2_50                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK2_50                                                                        ; N/A                                                                                                                                                 ;
; CLOCK_50                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                         ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|gnd            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
; auto_signaltap_0|vcc            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A                                                                                                                                                 ;
+---------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Dec 16 02:12:34 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example
Info (11104): Parallel Compilation has detected 48 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead.
Warning (12019): Can't analyze file -- file master_example.qxp is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/VGA_Ctrl.v
    Info (12023): Found entity 1: VGA_Ctrl
Info (12021): Found 1 design units, including 1 entities, in source file v/ufpMult.v
    Info (12023): Found entity 1: ufpMult
Info (12021): Found 1 design units, including 1 entities, in source file v/ufpDiv.v
    Info (12023): Found entity 1: ufpDiv
Info (12021): Found 1 design units, including 1 entities, in source file v/TimeAverager.v
    Info (12023): Found entity 1: TimeAverager
Info (12021): Found 1 design units, including 1 entities, in source file v/newPress.v
    Info (12023): Found entity 1: newPress
Info (12021): Found 1 design units, including 1 entities, in source file v/RGB_HueSimplifier.v
    Info (12023): Found entity 1: RGB_HueSimplifier
Info (12021): Found 1 design units, including 1 entities, in source file v/RGBtoHSL.v
    Info (12023): Found entity 1: RGBtoHSL
Info (12021): Found 1 design units, including 1 entities, in source file v/intensityCalc.v
    Info (12023): Found entity 1: intensityCalc
Info (12021): Found 1 design units, including 1 entities, in source file v/HSLtoRGB.v
    Info (12023): Found entity 1: HSLtoRGB
Info (12021): Found 1 design units, including 1 entities, in source file v/edgedetectV.v
    Info (12023): Found entity 1: edgedetectV
Info (12021): Found 1 design units, including 1 entities, in source file v/edgedetectH.v
    Info (12023): Found entity 1: edgedetectH
Info (12021): Found 1 design units, including 1 entities, in source file v/buffer3.v
    Info (12023): Found entity 1: buffer3
Info (12021): Found 1 design units, including 1 entities, in source file v/averager.v
    Info (12023): Found entity 1: averager
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_WR_FIFO.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_RD_FIFO.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_Control.v
    Info (12023): Found entity 1: Sdram_Control
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file v/SEG7_LUT.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/SEG7_LUT_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file v/VGA_Controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/Reset_Delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/RAW2RGB.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file v/Line_Buffer1.v
    Info (12023): Found entity 1: Line_Buffer1
Info (12021): Found 1 design units, including 1 entities, in source file v/Line_Buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file v/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/I2C_CCD_Config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/CCD_Capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file SEG_HEX.v
    Info (12023): Found entity 1: SEG_HEX
Warning (12125): Using design file Realtime_IP.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Realtime_IP
Warning (10236): Verilog HDL Implicit Net warning at Realtime_IP.sv(506): created implicit net for "VGA_CTRL_CLK"
Warning (10236): Verilog HDL Implicit Net warning at Realtime_IP.sv(652): created implicit net for "Shift_En"
Warning (10236): Verilog HDL Implicit Net warning at Realtime_IP.sv(759): created implicit net for "horiz_edge"
Warning (10236): Verilog HDL Implicit Net warning at Realtime_IP.sv(767): created implicit net for "vert_edge"
Warning (10236): Verilog HDL Implicit Net warning at Realtime_IP.sv(770): created implicit net for "is_edge"
Info (12127): Elaborating entity "Realtime_IP" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Realtime_IP.sv(424): truncated value with size 16 to match size of target (9)
Warning (10034): Output port "ENET0_TX_DATA" at Realtime_IP.sv(291) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at Realtime_IP.sv(310) has no driver
Warning (10034): Output port "OTG_ADDR" at Realtime_IP.sv(322) has no driver
Warning (10034): Output port "OTG_DACK_N" at Realtime_IP.sv(324) has no driver
Warning (10034): Output port "FL_ADDR" at Realtime_IP.sv(359) has no driver
Warning (10034): Output port "SMA_CLKOUT" at Realtime_IP.sv(200) has no driver
Warning (10034): Output port "LCD_BLON" at Realtime_IP.sv(226) has no driver
Warning (10034): Output port "LCD_EN" at Realtime_IP.sv(228) has no driver
Warning (10034): Output port "LCD_ON" at Realtime_IP.sv(229) has no driver
Warning (10034): Output port "LCD_RS" at Realtime_IP.sv(230) has no driver
Warning (10034): Output port "LCD_RW" at Realtime_IP.sv(231) has no driver
Warning (10034): Output port "UART_CTS" at Realtime_IP.sv(234) has no driver
Warning (10034): Output port "SD_CLK" at Realtime_IP.sv(246) has no driver
Warning (10034): Output port "AUD_DACDAT" at Realtime_IP.sv(265) has no driver
Warning (10034): Output port "AUD_XCK" at Realtime_IP.sv(267) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at Realtime_IP.sv(270) has no driver
Warning (10034): Output port "I2C_SCLK" at Realtime_IP.sv(274) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at Realtime_IP.sv(278) has no driver
Warning (10034): Output port "ENET0_MDC" at Realtime_IP.sv(281) has no driver
Warning (10034): Output port "ENET0_RST_N" at Realtime_IP.sv(283) has no driver
Warning (10034): Output port "ENET0_TX_EN" at Realtime_IP.sv(292) has no driver
Warning (10034): Output port "ENET0_TX_ER" at Realtime_IP.sv(293) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at Realtime_IP.sv(297) has no driver
Warning (10034): Output port "ENET1_MDC" at Realtime_IP.sv(300) has no driver
Warning (10034): Output port "ENET1_RST_N" at Realtime_IP.sv(302) has no driver
Warning (10034): Output port "ENET1_TX_EN" at Realtime_IP.sv(311) has no driver
Warning (10034): Output port "ENET1_TX_ER" at Realtime_IP.sv(312) has no driver
Warning (10034): Output port "TD_RESET_N" at Realtime_IP.sv(318) has no driver
Warning (10034): Output port "OTG_CS_N" at Realtime_IP.sv(323) has no driver
Warning (10034): Output port "OTG_RD_N" at Realtime_IP.sv(330) has no driver
Warning (10034): Output port "OTG_RST_N" at Realtime_IP.sv(331) has no driver
Warning (10034): Output port "OTG_WE_N" at Realtime_IP.sv(332) has no driver
Warning (10034): Output port "FL_CE_N" at Realtime_IP.sv(360) has no driver
Warning (10034): Output port "FL_OE_N" at Realtime_IP.sv(362) has no driver
Warning (10034): Output port "FL_RST_N" at Realtime_IP.sv(363) has no driver
Warning (10034): Output port "FL_WE_N" at Realtime_IP.sv(365) has no driver
Warning (10034): Output port "FL_WP_N" at Realtime_IP.sv(366) has no driver
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(166): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(167): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(131): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(187): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info (12128): Elaborating entity "Line_Buffer1" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ghs.tdf
    Info (12023): Found entity 1: shift_taps_ghs
Info (12128): Elaborating entity "shift_taps_ghs" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component|shift_taps_ghs:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lqa1.tdf
    Info (12023): Found entity 1: altsyncram_lqa1
Info (12128): Elaborating entity "altsyncram_lqa1" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component|shift_taps_ghs:auto_generated|altsyncram_lqa1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f3g.tdf
    Info (12023): Found entity 1: cntr_f3g
Info (12128): Elaborating entity "cntr_f3g" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component|shift_taps_ghs:auto_generated|cntr_f3g:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2mc.tdf
    Info (12023): Found entity 1: cmpr_2mc
Info (12128): Elaborating entity "cmpr_2mc" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:altshift_taps_component|shift_taps_ghs:auto_generated|cntr_f3g:cntr1|cmpr_2mc:cmpr4"
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "5"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "4"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_9823.tdf
    Info (12023): Found entity 1: altpll_9823
Info (12128): Elaborating entity "altpll_9823" for hierarchy "sdram_pll:u6|altpll:altpll_component|altpll_9823:auto_generated"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_flh1.tdf
    Info (12023): Found entity 1: dcfifo_flh1
Info (12128): Elaborating entity "dcfifo_flh1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_okb.tdf
    Info (12023): Found entity 1: a_gray2bin_okb
Info (12128): Elaborating entity "a_gray2bin_okb" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_gray2bin_okb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_n97.tdf
    Info (12023): Found entity 1: a_graycounter_n97
Info (12128): Elaborating entity "a_graycounter_n97" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_n97:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_inc.tdf
    Info (12023): Found entity 1: a_graycounter_inc
Info (12128): Elaborating entity "a_graycounter_inc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|a_graycounter_inc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ln31.tdf
    Info (12023): Found entity 1: altsyncram_ln31
Info (12128): Elaborating entity "altsyncram_ln31" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|altsyncram_ln31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|dffpipe_gd9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9a6.tdf
    Info (12023): Found entity 1: cmpr_9a6
Info (12128): Elaborating entity "cmpr_9a6" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|cmpr_9a6:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v7e.tdf
    Info (12023): Found entity 1: cntr_v7e
Info (12128): Elaborating entity "cntr_v7e" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_flh1:auto_generated|cntr_v7e:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7mh1.tdf
    Info (12023): Found entity 1: dcfifo_7mh1
Info (12128): Elaborating entity "dcfifo_7mh1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_m97.tdf
    Info (12023): Found entity 1: a_graycounter_m97
Info (12128): Elaborating entity "a_graycounter_m97" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_m97:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jnc.tdf
    Info (12023): Found entity 1: a_graycounter_jnc
Info (12128): Elaborating entity "a_graycounter_jnc" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|a_graycounter_jnc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mn31.tdf
    Info (12023): Found entity 1: altsyncram_mn31
Info (12128): Elaborating entity "altsyncram_mn31" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_kkd
Info (12128): Elaborating entity "alt_synch_pipe_kkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_lkd
Info (12128): Elaborating entity "alt_synch_pipe_lkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u9"
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(72): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(75): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(76): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "buffer3" for hierarchy "buffer3:delayer"
Info (12128): Elaborating entity "TimeAverager" for hierarchy "TimeAverager:ta0"
Info (12128): Elaborating entity "averager" for hierarchy "TimeAverager:ta0|averager:avg0"
Warning (10034): Output port "oNew[15]" at averager.v(10) has no driver
Info (12128): Elaborating entity "intensityCalc" for hierarchy "intensityCalc:iFor[0].iCalc"
Info (12128): Elaborating entity "edgedetectH" for hierarchy "edgedetectH:Horiz"
Info (12128): Elaborating entity "edgedetectV" for hierarchy "edgedetectV:Vert"
Info (12128): Elaborating entity "newPress" for hierarchy "newPress:n0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r524.tdf
    Info (12023): Found entity 1: altsyncram_r524
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf
    Info (12023): Found entity 1: decode_l0b
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsb.tdf
    Info (12023): Found entity 1: mux_vsb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_m0d.tdf
    Info (12023): Found entity 1: mux_m0d
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_73g.tdf
    Info (12023): Found entity 1: decode_73g
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oki.tdf
    Info (12023): Found entity 1: cntr_oki
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_nkc.tdf
    Info (12023): Found entity 1: cmpr_nkc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_afj.tdf
    Info (12023): Found entity 1: cntr_afj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf
    Info (12023): Found entity 1: cntr_aki
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_mkc.tdf
    Info (12023): Found entity 1: cmpr_mkc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf
    Info (12023): Found entity 1: cntr_s6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf
    Info (12023): Found entity 1: cmpr_hkc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2015.12.16.02:13:51 Progress: Loading sld99991719/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99991719/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld99991719/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7mh1:auto_generated|altsyncram_mn31:fifo_ram|q_b[15]"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "buffer3:delayAveraged|line1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 1280
        Info (286033): Parameter WIDTH set to 15
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "buffer3:delayer|line3_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 638
        Info (286033): Parameter WIDTH set to 36
Info (12130): Elaborated megafunction instantiation "buffer3:delayAveraged|altshift_taps:line1_rtl_0"
Info (12133): Instantiated megafunction "buffer3:delayAveraged|altshift_taps:line1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "1280"
    Info (12134): Parameter "WIDTH" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_a0n.tdf
    Info (12023): Found entity 1: shift_taps_a0n
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ou81.tdf
    Info (12023): Found entity 1: altsyncram_ou81
Info (12130): Elaborated megafunction instantiation "buffer3:delayer|altshift_taps:line3_rtl_0"
Info (12133): Instantiated megafunction "buffer3:delayer|altshift_taps:line3_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "638"
    Info (12134): Parameter "WIDTH" = "36"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_3vm.tdf
    Info (12023): Found entity 1: shift_taps_3vm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mr81.tdf
    Info (12023): Found entity 1: altsyncram_mr81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r1g.tdf
    Info (12023): Found entity 1: cntr_r1g
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1mc.tdf
    Info (12023): Found entity 1: cmpr_1mc
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver
    Warning (13040): bidirectional pin "PS2_CLK" has no driver
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver
    Warning (13040): bidirectional pin "PS2_DAT" has no driver
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver
    Warning (13040): bidirectional pin "SD_CMD" has no driver
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver
    Warning (13040): bidirectional pin "OTG_FSPEED" has no driver
    Warning (13040): bidirectional pin "OTG_LSPEED" has no driver
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "D5M_TRIGGER" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/output_files/master_example.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 179 of its 191 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 12 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "sdram_pll:u6|altpll:altpll_component|altpll_9823:auto_generated|pll1" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected
Warning (21074): Design contains 47 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
Info (21057): Implemented 5516 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 235 output pins
    Info (21060): Implemented 106 bidirectional pins
    Info (21061): Implemented 4331 logic cells
    Info (21064): Implemented 751 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 288 warnings
    Info: Peak virtual memory: 1523 megabytes
    Info: Processing ended: Wed Dec 16 02:14:36 2015
    Info: Elapsed time: 00:02:02
    Info: Total CPU time (on all processors): 00:01:59


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ecegridfs/a/mg198/Project/Realtime_IP/hardware/output_files/master_example.map.smsg.


