<root><simulation><result_generated_time />2023-05-17 20:18:45<layer><layer_spec />{'B': 1, 'K': 486, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />54867456<total_data_size_element />{'W': 1119744, 'I': 112896, 'O': 23814}<total_data_reuse />{'W': 49, 'I': 486.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 6, 'C': 0, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FX', 3)], [('FY', 3), ('K', 61), ('OY', 7)], [('C', 32)]]<I />[[('OX', 7), ('FX', 3), ('FY', 3), ('K', 61)], [('OY', 7)], [('C', 32)]]<O />[[('OX', 7), ('FX', 3), ('FY', 3)], [('K', 61), ('OY', 7), ('C', 32)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 7, 7, 1], 'I': [7.97, 61.0, 1.0, 1.0], 'O': [8.0, 9, 32, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 279936, 8957952], 'I': [504, 28224, 903168], 'O': [56, 190512, 190512], 'O_partial': [56, 190512, 0], 'O_final': [0, 0, 190512]}<actual_mem_utilization_individual />{'W': [0.05, 0.03, 0.0], 'I': [0.98, 0.0, 0.0], 'O': [0.11, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.06, 0.0], 'I': [0.98, 0.06, 0.0], 'O': [0.11, 0.06, 0.0]}<effective_mem_size_bit />{'W': [8, 279936, 279936], 'I': [504, 28224, 28224], 'O': [56, 190512, 190512], 'O_partial': [56, 190512, 0], 'O_final': [0, 0, 190512]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7838208, 7838208], [7870464, 1119744], [1119744, 0]]<I />[[6886656, 112896], [112896, 112896], [112896, 0]]<O />[[(6834618, 6858432), (762048, 738234)], [(741272, 765184), (23814, 0)], [(0, 23814), (0, 0)]]<O_partial />[[(6834618, 6858432), (762048, 738234)], [(741272, 765184), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (23814, 0)], [(0, 23814), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[979776, 979776], [491904, 69984], [4374, 0]]<I />[[860832, 14112], [7056, 7056], [441, 0]]<O />[[(854327, 857304), (95256, 92279)], [(46330, 47824), (1488, 0)], [(0, 93), (0, 0)]]<O_partial />[([854327, 857304], [95256, 92279]), ([46330, 47824], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1488, 0]), ([0, 93], [0, 0])]</mem_access_count_word><mac_count><active />54867456<idle />225792</mac_count></basic_info><energy><total_energy />119977022.5<mem_energy_breakdown><W />[686.4, 14572.3, 5825.5]<I />[294.4, 349.6, 587.3]<O />[665.3, 2369.4, 123.9]</mem_energy_breakdown><MAC_energy><active_MAC />119940258.8<idle_MAC />11289.6<total />119951548.39999999</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.987<utilization_without_data_loading />0.9897<utilization_spatial />0.9959<utilization_temporal_with_data_loading />0.991<mac_utilize_temporal_without_data_loading />0.9938</mac_array_utilization><latency><latency_cycle_with_data_loading />868613<latency_cycle_without_data_loading />866184<ideal_computing_cycle />860832<data_loading><load_cycle_total />2429<load_cycle_individual />{'W': [12, 2196, 0], 'I': [32, 221, 0]}<load_cycle_combined />{'W': 2196, 'I': 221}</data_loading><mem_stalling><mem_stall_cycle_total />5352<mem_stall_cycle_individual />{'W': [[-860831], [-860811, -368919], [-765855, -829684]], 'I': [[-860831], [223, 5352], [-827080, -833497]], 'O': [[-860832], [-847168, -819840], [-859338, -860739]]}<mem_stall_cycle_shared />{'W': [[-860831], [-860811, 5352], [0, 0]], 'I': [[-860831], [223, 5352], [0, 0]], 'O': [[-860832], [-847168, -819840], [-859338, -860739]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 279936, 8957952], 'I': [504, 28224, 903168], 'O': [56, 190512, 190512], 'O_partial': [56, 190512, 0], 'O_final': [0, 0, 190512]}<data_size_each_level_total />{'W': [1536, 279936, 8957952], 'I': [4032, 28224, 903168], 'O': [448, 190512, 190512]}<loop_cycles_each_level />{'W': [21, 26901, 860832], 'I': [3843, 26901, 860832], 'O': [63, 860832, 860832]}<top_ir_loop_size />{'W': [1, 7, 1], 'I': [549, 1, 1], 'O': [9, 32, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [73.1, 10.4], [10.4, 10.4]], 'I': [[8.0, 0.1], [1.0, 1.0], [1.0, 1.0]], 'O': [[8.0, 0.9], [7.1, 0.2], [0.2, 0.2]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [73.1, 73.1], [73.1, 10.4]], 'I': [[8.0, 72.0], [576.0, 1.0], [1.0, 1.0]], 'O': [[8.0, 8.0], [64.0, 7.1], [7.1, 0.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [73.1, 10.4], [10.4, 0]], 'I': [[8.0, 72.0], [576.0, 1.0], [1.0, 0]], 'O': [[8.0, 0.9], [7.1, 0.2], [0.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [656.5, 18.6], [11.5, 0.2]], 'I': [[8.0, 72.0], [656.5, 18.6], [11.5, 0.2]], 'O': [[8.0, 0.9], [656.5, 18.6], [11.5, 0.2]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, False], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 860832], [21, 21, 40992], [26901, 26901, 32]], 'I': [[1, 1, 860832], [7, 3843, 224], [26901, 26901, 32]], 'O': [[1, 1, 860832], [63, 63, 13664], [860832, 860832, 1]]}<trans_time_real />{'W': [[0, 1, 860832], [[0, 21, 40992], [12, 21, 40992]], [[2196, 26901, 32], [137, 26901, 32]]], 'I': [[0, 1, 860832], [[8, 3843, 224], [32, 3843, 224]], [[220, 26901, 32], [14, 26901, 32]]], 'O': [[0, 1, 860832], [[1, 63, 13664], [4, 63, 13664]], [[1494, 860832, 1], [93, 860832, 1]]]}<single_stall_cycle />{'W': [[-1], [-21, -9], [-24705, -26764]], 'I': [[-1], [1, 24], [-26680, -26887]], 'O': [[-1], [-62, -60], [-859338, -860739]]}<single_stall_count />{'W': [860831, 40991, 31], 'I': [860831, 223, 31], 'O': [860832, 13664, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [68076, 0], 'I': [6820, 0], 'O': [1494, 0]}, 1: {'W': [491892, 68076], 'I': [1561, 6820], 'O': [54656, 1494]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-785936, -860832], [-859338, -860832]], 1: [[-312723, -785936], [-806176, -859338]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />6</simulation></root>