
ze300_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050e4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800526c  0800526c  0000626c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052a4  080052a4  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080052a4  080052a4  0000700c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080052a4  080052a4  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052a4  080052a4  000062a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080052a8  080052a8  000062a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080052ac  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000700c  2**0
                  CONTENTS
 10 .bss          00000370  2000000c  2000000c  0000700c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000037c  2000037c  0000700c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000101f5  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002afc  00000000  00000000  00017231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cf8  00000000  00000000  00019d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009f2  00000000  00000000  0001aa28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001eb4e  00000000  00000000  0001b41a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013b57  00000000  00000000  00039f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b745e  00000000  00000000  0004dabf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00104f1d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000033a0  00000000  00000000  00104f60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00108300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005254 	.word	0x08005254

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08005254 	.word	0x08005254

080001c8 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b08a      	sub	sp, #40	@ 0x28
 80001cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80001ce:	f107 031c 	add.w	r3, r7, #28
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80001da:	1d3b      	adds	r3, r7, #4
 80001dc:	2200      	movs	r2, #0
 80001de:	601a      	str	r2, [r3, #0]
 80001e0:	605a      	str	r2, [r3, #4]
 80001e2:	609a      	str	r2, [r3, #8]
 80001e4:	60da      	str	r2, [r3, #12]
 80001e6:	611a      	str	r2, [r3, #16]
 80001e8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001ea:	4b2e      	ldr	r3, [pc, #184]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 80001ec:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80001f0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80001f2:	4b2c      	ldr	r3, [pc, #176]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 80001f4:	2200      	movs	r2, #0
 80001f6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80001f8:	4b2a      	ldr	r3, [pc, #168]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001fe:	4b29      	ldr	r3, [pc, #164]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 8000200:	2200      	movs	r2, #0
 8000202:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000204:	4b27      	ldr	r3, [pc, #156]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 8000206:	2201      	movs	r2, #1
 8000208:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800020a:	4b26      	ldr	r3, [pc, #152]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 800020c:	2200      	movs	r2, #0
 800020e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000212:	4b24      	ldr	r3, [pc, #144]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 8000214:	2200      	movs	r2, #0
 8000216:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000218:	4b22      	ldr	r3, [pc, #136]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 800021a:	2201      	movs	r2, #1
 800021c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800021e:	4b21      	ldr	r3, [pc, #132]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 8000220:	2200      	movs	r2, #0
 8000222:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000224:	4b1f      	ldr	r3, [pc, #124]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 8000226:	2201      	movs	r2, #1
 8000228:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800022a:	4b1e      	ldr	r3, [pc, #120]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 800022c:	2201      	movs	r2, #1
 800022e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000232:	4b1c      	ldr	r3, [pc, #112]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 8000234:	2204      	movs	r2, #4
 8000236:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000238:	4b1a      	ldr	r3, [pc, #104]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 800023a:	2200      	movs	r2, #0
 800023c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800023e:	4b19      	ldr	r3, [pc, #100]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 8000240:	2200      	movs	r2, #0
 8000242:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000244:	4817      	ldr	r0, [pc, #92]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 8000246:	f000 fe35 	bl	8000eb4 <HAL_ADC_Init>
 800024a:	4603      	mov	r3, r0
 800024c:	2b00      	cmp	r3, #0
 800024e:	d001      	beq.n	8000254 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000250:	f000 fb43 	bl	80008da <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000254:	2300      	movs	r3, #0
 8000256:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000258:	f107 031c 	add.w	r3, r7, #28
 800025c:	4619      	mov	r1, r3
 800025e:	4811      	ldr	r0, [pc, #68]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 8000260:	f001 faf2 	bl	8001848 <HAL_ADCEx_MultiModeConfigChannel>
 8000264:	4603      	mov	r3, r0
 8000266:	2b00      	cmp	r3, #0
 8000268:	d001      	beq.n	800026e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800026a:	f000 fb36 	bl	80008da <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800026e:	2301      	movs	r3, #1
 8000270:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000272:	2301      	movs	r3, #1
 8000274:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000276:	2300      	movs	r3, #0
 8000278:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 800027a:	2306      	movs	r3, #6
 800027c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800027e:	2300      	movs	r3, #0
 8000280:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000282:	2300      	movs	r3, #0
 8000284:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000286:	1d3b      	adds	r3, r7, #4
 8000288:	4619      	mov	r1, r3
 800028a:	4806      	ldr	r0, [pc, #24]	@ (80002a4 <MX_ADC1_Init+0xdc>)
 800028c:	f000 fff2 	bl	8001274 <HAL_ADC_ConfigChannel>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000296:	f000 fb20 	bl	80008da <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800029a:	bf00      	nop
 800029c:	3728      	adds	r7, #40	@ 0x28
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
 80002a2:	bf00      	nop
 80002a4:	20000028 	.word	0x20000028

080002a8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b086      	sub	sp, #24
 80002ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002ae:	463b      	mov	r3, r7
 80002b0:	2200      	movs	r2, #0
 80002b2:	601a      	str	r2, [r3, #0]
 80002b4:	605a      	str	r2, [r3, #4]
 80002b6:	609a      	str	r2, [r3, #8]
 80002b8:	60da      	str	r2, [r3, #12]
 80002ba:	611a      	str	r2, [r3, #16]
 80002bc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80002be:	4b2e      	ldr	r3, [pc, #184]	@ (8000378 <MX_ADC2_Init+0xd0>)
 80002c0:	4a2e      	ldr	r2, [pc, #184]	@ (800037c <MX_ADC2_Init+0xd4>)
 80002c2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000378 <MX_ADC2_Init+0xd0>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80002ca:	4b2b      	ldr	r3, [pc, #172]	@ (8000378 <MX_ADC2_Init+0xd0>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80002d0:	4b29      	ldr	r3, [pc, #164]	@ (8000378 <MX_ADC2_Init+0xd0>)
 80002d2:	2201      	movs	r2, #1
 80002d4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80002d6:	4b28      	ldr	r3, [pc, #160]	@ (8000378 <MX_ADC2_Init+0xd0>)
 80002d8:	2201      	movs	r2, #1
 80002da:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80002dc:	4b26      	ldr	r3, [pc, #152]	@ (8000378 <MX_ADC2_Init+0xd0>)
 80002de:	2200      	movs	r2, #0
 80002e0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80002e4:	4b24      	ldr	r3, [pc, #144]	@ (8000378 <MX_ADC2_Init+0xd0>)
 80002e6:	2200      	movs	r2, #0
 80002e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002ea:	4b23      	ldr	r3, [pc, #140]	@ (8000378 <MX_ADC2_Init+0xd0>)
 80002ec:	2201      	movs	r2, #1
 80002ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002f0:	4b21      	ldr	r3, [pc, #132]	@ (8000378 <MX_ADC2_Init+0xd0>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 80002f6:	4b20      	ldr	r3, [pc, #128]	@ (8000378 <MX_ADC2_Init+0xd0>)
 80002f8:	2202      	movs	r2, #2
 80002fa:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80002fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000378 <MX_ADC2_Init+0xd0>)
 80002fe:	2201      	movs	r2, #1
 8000300:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000304:	4b1c      	ldr	r3, [pc, #112]	@ (8000378 <MX_ADC2_Init+0xd0>)
 8000306:	2204      	movs	r2, #4
 8000308:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800030a:	4b1b      	ldr	r3, [pc, #108]	@ (8000378 <MX_ADC2_Init+0xd0>)
 800030c:	2200      	movs	r2, #0
 800030e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000310:	4b19      	ldr	r3, [pc, #100]	@ (8000378 <MX_ADC2_Init+0xd0>)
 8000312:	2200      	movs	r2, #0
 8000314:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000316:	4818      	ldr	r0, [pc, #96]	@ (8000378 <MX_ADC2_Init+0xd0>)
 8000318:	f000 fdcc 	bl	8000eb4 <HAL_ADC_Init>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d001      	beq.n	8000326 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8000322:	f000 fada 	bl	80008da <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000326:	2301      	movs	r3, #1
 8000328:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800032a:	2301      	movs	r3, #1
 800032c:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800032e:	2300      	movs	r3, #0
 8000330:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000332:	2306      	movs	r3, #6
 8000334:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000336:	2300      	movs	r3, #0
 8000338:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800033a:	2300      	movs	r3, #0
 800033c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800033e:	463b      	mov	r3, r7
 8000340:	4619      	mov	r1, r3
 8000342:	480d      	ldr	r0, [pc, #52]	@ (8000378 <MX_ADC2_Init+0xd0>)
 8000344:	f000 ff96 	bl	8001274 <HAL_ADC_ConfigChannel>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 800034e:	f000 fac4 	bl	80008da <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000352:	2302      	movs	r3, #2
 8000354:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000356:	2302      	movs	r3, #2
 8000358:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800035a:	463b      	mov	r3, r7
 800035c:	4619      	mov	r1, r3
 800035e:	4806      	ldr	r0, [pc, #24]	@ (8000378 <MX_ADC2_Init+0xd0>)
 8000360:	f000 ff88 	bl	8001274 <HAL_ADC_ConfigChannel>
 8000364:	4603      	mov	r3, r0
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <MX_ADC2_Init+0xc6>
  {
    Error_Handler();
 800036a:	f000 fab6 	bl	80008da <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800036e:	bf00      	nop
 8000370:	3718      	adds	r7, #24
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}
 8000376:	bf00      	nop
 8000378:	20000078 	.word	0x20000078
 800037c:	50000100 	.word	0x50000100

08000380 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b08c      	sub	sp, #48	@ 0x30
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000388:	f107 031c 	add.w	r3, r7, #28
 800038c:	2200      	movs	r2, #0
 800038e:	601a      	str	r2, [r3, #0]
 8000390:	605a      	str	r2, [r3, #4]
 8000392:	609a      	str	r2, [r3, #8]
 8000394:	60da      	str	r2, [r3, #12]
 8000396:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80003a0:	d156      	bne.n	8000450 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80003a2:	4b5b      	ldr	r3, [pc, #364]	@ (8000510 <HAL_ADC_MspInit+0x190>)
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	3301      	adds	r3, #1
 80003a8:	4a59      	ldr	r2, [pc, #356]	@ (8000510 <HAL_ADC_MspInit+0x190>)
 80003aa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80003ac:	4b58      	ldr	r3, [pc, #352]	@ (8000510 <HAL_ADC_MspInit+0x190>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	2b01      	cmp	r3, #1
 80003b2:	d10b      	bne.n	80003cc <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80003b4:	4b57      	ldr	r3, [pc, #348]	@ (8000514 <HAL_ADC_MspInit+0x194>)
 80003b6:	695b      	ldr	r3, [r3, #20]
 80003b8:	4a56      	ldr	r2, [pc, #344]	@ (8000514 <HAL_ADC_MspInit+0x194>)
 80003ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003be:	6153      	str	r3, [r2, #20]
 80003c0:	4b54      	ldr	r3, [pc, #336]	@ (8000514 <HAL_ADC_MspInit+0x194>)
 80003c2:	695b      	ldr	r3, [r3, #20]
 80003c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003c8:	61bb      	str	r3, [r7, #24]
 80003ca:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003cc:	4b51      	ldr	r3, [pc, #324]	@ (8000514 <HAL_ADC_MspInit+0x194>)
 80003ce:	695b      	ldr	r3, [r3, #20]
 80003d0:	4a50      	ldr	r2, [pc, #320]	@ (8000514 <HAL_ADC_MspInit+0x194>)
 80003d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003d6:	6153      	str	r3, [r2, #20]
 80003d8:	4b4e      	ldr	r3, [pc, #312]	@ (8000514 <HAL_ADC_MspInit+0x194>)
 80003da:	695b      	ldr	r3, [r3, #20]
 80003dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003e0:	617b      	str	r3, [r7, #20]
 80003e2:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80003e4:	2301      	movs	r3, #1
 80003e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003e8:	2303      	movs	r3, #3
 80003ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ec:	2300      	movs	r3, #0
 80003ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003f0:	f107 031c 	add.w	r3, r7, #28
 80003f4:	4619      	mov	r1, r3
 80003f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003fa:	f002 f965 	bl	80026c8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80003fe:	4b46      	ldr	r3, [pc, #280]	@ (8000518 <HAL_ADC_MspInit+0x198>)
 8000400:	4a46      	ldr	r2, [pc, #280]	@ (800051c <HAL_ADC_MspInit+0x19c>)
 8000402:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000404:	4b44      	ldr	r3, [pc, #272]	@ (8000518 <HAL_ADC_MspInit+0x198>)
 8000406:	2200      	movs	r2, #0
 8000408:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800040a:	4b43      	ldr	r3, [pc, #268]	@ (8000518 <HAL_ADC_MspInit+0x198>)
 800040c:	2200      	movs	r2, #0
 800040e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000410:	4b41      	ldr	r3, [pc, #260]	@ (8000518 <HAL_ADC_MspInit+0x198>)
 8000412:	2280      	movs	r2, #128	@ 0x80
 8000414:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000416:	4b40      	ldr	r3, [pc, #256]	@ (8000518 <HAL_ADC_MspInit+0x198>)
 8000418:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800041c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800041e:	4b3e      	ldr	r3, [pc, #248]	@ (8000518 <HAL_ADC_MspInit+0x198>)
 8000420:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000424:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000426:	4b3c      	ldr	r3, [pc, #240]	@ (8000518 <HAL_ADC_MspInit+0x198>)
 8000428:	2220      	movs	r2, #32
 800042a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800042c:	4b3a      	ldr	r3, [pc, #232]	@ (8000518 <HAL_ADC_MspInit+0x198>)
 800042e:	2200      	movs	r2, #0
 8000430:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000432:	4839      	ldr	r0, [pc, #228]	@ (8000518 <HAL_ADC_MspInit+0x198>)
 8000434:	f001 ffa5 	bl	8002382 <HAL_DMA_Init>
 8000438:	4603      	mov	r3, r0
 800043a:	2b00      	cmp	r3, #0
 800043c:	d001      	beq.n	8000442 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 800043e:	f000 fa4c 	bl	80008da <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	4a34      	ldr	r2, [pc, #208]	@ (8000518 <HAL_ADC_MspInit+0x198>)
 8000446:	639a      	str	r2, [r3, #56]	@ 0x38
 8000448:	4a33      	ldr	r2, [pc, #204]	@ (8000518 <HAL_ADC_MspInit+0x198>)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800044e:	e05a      	b.n	8000506 <HAL_ADC_MspInit+0x186>
  else if(adcHandle->Instance==ADC2)
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a32      	ldr	r2, [pc, #200]	@ (8000520 <HAL_ADC_MspInit+0x1a0>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d155      	bne.n	8000506 <HAL_ADC_MspInit+0x186>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800045a:	4b2d      	ldr	r3, [pc, #180]	@ (8000510 <HAL_ADC_MspInit+0x190>)
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	3301      	adds	r3, #1
 8000460:	4a2b      	ldr	r2, [pc, #172]	@ (8000510 <HAL_ADC_MspInit+0x190>)
 8000462:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000464:	4b2a      	ldr	r3, [pc, #168]	@ (8000510 <HAL_ADC_MspInit+0x190>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	2b01      	cmp	r3, #1
 800046a:	d10b      	bne.n	8000484 <HAL_ADC_MspInit+0x104>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800046c:	4b29      	ldr	r3, [pc, #164]	@ (8000514 <HAL_ADC_MspInit+0x194>)
 800046e:	695b      	ldr	r3, [r3, #20]
 8000470:	4a28      	ldr	r2, [pc, #160]	@ (8000514 <HAL_ADC_MspInit+0x194>)
 8000472:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000476:	6153      	str	r3, [r2, #20]
 8000478:	4b26      	ldr	r3, [pc, #152]	@ (8000514 <HAL_ADC_MspInit+0x194>)
 800047a:	695b      	ldr	r3, [r3, #20]
 800047c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000480:	613b      	str	r3, [r7, #16]
 8000482:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000484:	4b23      	ldr	r3, [pc, #140]	@ (8000514 <HAL_ADC_MspInit+0x194>)
 8000486:	695b      	ldr	r3, [r3, #20]
 8000488:	4a22      	ldr	r2, [pc, #136]	@ (8000514 <HAL_ADC_MspInit+0x194>)
 800048a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800048e:	6153      	str	r3, [r2, #20]
 8000490:	4b20      	ldr	r3, [pc, #128]	@ (8000514 <HAL_ADC_MspInit+0x194>)
 8000492:	695b      	ldr	r3, [r3, #20]
 8000494:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000498:	60fb      	str	r3, [r7, #12]
 800049a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800049c:	2330      	movs	r3, #48	@ 0x30
 800049e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004a0:	2303      	movs	r3, #3
 80004a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a4:	2300      	movs	r3, #0
 80004a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004a8:	f107 031c 	add.w	r3, r7, #28
 80004ac:	4619      	mov	r1, r3
 80004ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004b2:	f002 f909 	bl	80026c8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 80004b6:	4b1b      	ldr	r3, [pc, #108]	@ (8000524 <HAL_ADC_MspInit+0x1a4>)
 80004b8:	4a1b      	ldr	r2, [pc, #108]	@ (8000528 <HAL_ADC_MspInit+0x1a8>)
 80004ba:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80004bc:	4b19      	ldr	r3, [pc, #100]	@ (8000524 <HAL_ADC_MspInit+0x1a4>)
 80004be:	2200      	movs	r2, #0
 80004c0:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80004c2:	4b18      	ldr	r3, [pc, #96]	@ (8000524 <HAL_ADC_MspInit+0x1a4>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80004c8:	4b16      	ldr	r3, [pc, #88]	@ (8000524 <HAL_ADC_MspInit+0x1a4>)
 80004ca:	2280      	movs	r2, #128	@ 0x80
 80004cc:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80004ce:	4b15      	ldr	r3, [pc, #84]	@ (8000524 <HAL_ADC_MspInit+0x1a4>)
 80004d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80004d4:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80004d6:	4b13      	ldr	r3, [pc, #76]	@ (8000524 <HAL_ADC_MspInit+0x1a4>)
 80004d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80004dc:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80004de:	4b11      	ldr	r3, [pc, #68]	@ (8000524 <HAL_ADC_MspInit+0x1a4>)
 80004e0:	2220      	movs	r2, #32
 80004e2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80004e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000524 <HAL_ADC_MspInit+0x1a4>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80004ea:	480e      	ldr	r0, [pc, #56]	@ (8000524 <HAL_ADC_MspInit+0x1a4>)
 80004ec:	f001 ff49 	bl	8002382 <HAL_DMA_Init>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <HAL_ADC_MspInit+0x17a>
      Error_Handler();
 80004f6:	f000 f9f0 	bl	80008da <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	4a09      	ldr	r2, [pc, #36]	@ (8000524 <HAL_ADC_MspInit+0x1a4>)
 80004fe:	639a      	str	r2, [r3, #56]	@ 0x38
 8000500:	4a08      	ldr	r2, [pc, #32]	@ (8000524 <HAL_ADC_MspInit+0x1a4>)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000506:	bf00      	nop
 8000508:	3730      	adds	r7, #48	@ 0x30
 800050a:	46bd      	mov	sp, r7
 800050c:	bd80      	pop	{r7, pc}
 800050e:	bf00      	nop
 8000510:	20000150 	.word	0x20000150
 8000514:	40021000 	.word	0x40021000
 8000518:	200000c8 	.word	0x200000c8
 800051c:	40020008 	.word	0x40020008
 8000520:	50000100 	.word	0x50000100
 8000524:	2000010c 	.word	0x2000010c
 8000528:	40020408 	.word	0x40020408

0800052c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000530:	4b17      	ldr	r3, [pc, #92]	@ (8000590 <MX_CAN_Init+0x64>)
 8000532:	4a18      	ldr	r2, [pc, #96]	@ (8000594 <MX_CAN_Init+0x68>)
 8000534:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 3;
 8000536:	4b16      	ldr	r3, [pc, #88]	@ (8000590 <MX_CAN_Init+0x64>)
 8000538:	2203      	movs	r2, #3
 800053a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800053c:	4b14      	ldr	r3, [pc, #80]	@ (8000590 <MX_CAN_Init+0x64>)
 800053e:	2200      	movs	r2, #0
 8000540:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000542:	4b13      	ldr	r3, [pc, #76]	@ (8000590 <MX_CAN_Init+0x64>)
 8000544:	2200      	movs	r2, #0
 8000546:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_8TQ;
 8000548:	4b11      	ldr	r3, [pc, #68]	@ (8000590 <MX_CAN_Init+0x64>)
 800054a:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 800054e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000550:	4b0f      	ldr	r3, [pc, #60]	@ (8000590 <MX_CAN_Init+0x64>)
 8000552:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000556:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000558:	4b0d      	ldr	r3, [pc, #52]	@ (8000590 <MX_CAN_Init+0x64>)
 800055a:	2200      	movs	r2, #0
 800055c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 800055e:	4b0c      	ldr	r3, [pc, #48]	@ (8000590 <MX_CAN_Init+0x64>)
 8000560:	2201      	movs	r2, #1
 8000562:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8000564:	4b0a      	ldr	r3, [pc, #40]	@ (8000590 <MX_CAN_Init+0x64>)
 8000566:	2201      	movs	r2, #1
 8000568:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 800056a:	4b09      	ldr	r3, [pc, #36]	@ (8000590 <MX_CAN_Init+0x64>)
 800056c:	2201      	movs	r2, #1
 800056e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000570:	4b07      	ldr	r3, [pc, #28]	@ (8000590 <MX_CAN_Init+0x64>)
 8000572:	2200      	movs	r2, #0
 8000574:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000576:	4b06      	ldr	r3, [pc, #24]	@ (8000590 <MX_CAN_Init+0x64>)
 8000578:	2200      	movs	r2, #0
 800057a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800057c:	4804      	ldr	r0, [pc, #16]	@ (8000590 <MX_CAN_Init+0x64>)
 800057e:	f001 fabb 	bl	8001af8 <HAL_CAN_Init>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d001      	beq.n	800058c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000588:	f000 f9a7 	bl	80008da <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 800058c:	bf00      	nop
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20000154 	.word	0x20000154
 8000594:	40006400 	.word	0x40006400

08000598 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b08a      	sub	sp, #40	@ 0x28
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a0:	f107 0314 	add.w	r3, r7, #20
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]
 80005ae:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a1c      	ldr	r2, [pc, #112]	@ (8000628 <HAL_CAN_MspInit+0x90>)
 80005b6:	4293      	cmp	r3, r2
 80005b8:	d131      	bne.n	800061e <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80005ba:	4b1c      	ldr	r3, [pc, #112]	@ (800062c <HAL_CAN_MspInit+0x94>)
 80005bc:	69db      	ldr	r3, [r3, #28]
 80005be:	4a1b      	ldr	r2, [pc, #108]	@ (800062c <HAL_CAN_MspInit+0x94>)
 80005c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80005c4:	61d3      	str	r3, [r2, #28]
 80005c6:	4b19      	ldr	r3, [pc, #100]	@ (800062c <HAL_CAN_MspInit+0x94>)
 80005c8:	69db      	ldr	r3, [r3, #28]
 80005ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80005ce:	613b      	str	r3, [r7, #16]
 80005d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d2:	4b16      	ldr	r3, [pc, #88]	@ (800062c <HAL_CAN_MspInit+0x94>)
 80005d4:	695b      	ldr	r3, [r3, #20]
 80005d6:	4a15      	ldr	r2, [pc, #84]	@ (800062c <HAL_CAN_MspInit+0x94>)
 80005d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005dc:	6153      	str	r3, [r2, #20]
 80005de:	4b13      	ldr	r3, [pc, #76]	@ (800062c <HAL_CAN_MspInit+0x94>)
 80005e0:	695b      	ldr	r3, [r3, #20]
 80005e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005e6:	60fb      	str	r3, [r7, #12]
 80005e8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80005ea:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80005ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005f0:	2302      	movs	r3, #2
 80005f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f4:	2300      	movs	r3, #0
 80005f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005f8:	2303      	movs	r3, #3
 80005fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 80005fc:	2309      	movs	r3, #9
 80005fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000600:	f107 0314 	add.w	r3, r7, #20
 8000604:	4619      	mov	r1, r3
 8000606:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800060a:	f002 f85d 	bl	80026c8 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 3, 0);
 800060e:	2200      	movs	r2, #0
 8000610:	2103      	movs	r1, #3
 8000612:	2014      	movs	r0, #20
 8000614:	f001 fe7f 	bl	8002316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8000618:	2014      	movs	r0, #20
 800061a:	f001 fe98 	bl	800234e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 800061e:	bf00      	nop
 8000620:	3728      	adds	r7, #40	@ 0x28
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	40006400 	.word	0x40006400
 800062c:	40021000 	.word	0x40021000

08000630 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000636:	4b1e      	ldr	r3, [pc, #120]	@ (80006b0 <MX_DMA_Init+0x80>)
 8000638:	695b      	ldr	r3, [r3, #20]
 800063a:	4a1d      	ldr	r2, [pc, #116]	@ (80006b0 <MX_DMA_Init+0x80>)
 800063c:	f043 0302 	orr.w	r3, r3, #2
 8000640:	6153      	str	r3, [r2, #20]
 8000642:	4b1b      	ldr	r3, [pc, #108]	@ (80006b0 <MX_DMA_Init+0x80>)
 8000644:	695b      	ldr	r3, [r3, #20]
 8000646:	f003 0302 	and.w	r3, r3, #2
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800064e:	4b18      	ldr	r3, [pc, #96]	@ (80006b0 <MX_DMA_Init+0x80>)
 8000650:	695b      	ldr	r3, [r3, #20]
 8000652:	4a17      	ldr	r2, [pc, #92]	@ (80006b0 <MX_DMA_Init+0x80>)
 8000654:	f043 0301 	orr.w	r3, r3, #1
 8000658:	6153      	str	r3, [r2, #20]
 800065a:	4b15      	ldr	r3, [pc, #84]	@ (80006b0 <MX_DMA_Init+0x80>)
 800065c:	695b      	ldr	r3, [r3, #20]
 800065e:	f003 0301 	and.w	r3, r3, #1
 8000662:	603b      	str	r3, [r7, #0]
 8000664:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000666:	2200      	movs	r2, #0
 8000668:	2100      	movs	r1, #0
 800066a:	200b      	movs	r0, #11
 800066c:	f001 fe53 	bl	8002316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000670:	200b      	movs	r0, #11
 8000672:	f001 fe6c 	bl	800234e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000676:	2200      	movs	r2, #0
 8000678:	2100      	movs	r1, #0
 800067a:	200c      	movs	r0, #12
 800067c:	f001 fe4b 	bl	8002316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000680:	200c      	movs	r0, #12
 8000682:	f001 fe64 	bl	800234e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000686:	2200      	movs	r2, #0
 8000688:	2100      	movs	r1, #0
 800068a:	200d      	movs	r0, #13
 800068c:	f001 fe43 	bl	8002316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000690:	200d      	movs	r0, #13
 8000692:	f001 fe5c 	bl	800234e <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000696:	2200      	movs	r2, #0
 8000698:	2100      	movs	r1, #0
 800069a:	2038      	movs	r0, #56	@ 0x38
 800069c:	f001 fe3b 	bl	8002316 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80006a0:	2038      	movs	r0, #56	@ 0x38
 80006a2:	f001 fe54 	bl	800234e <HAL_NVIC_EnableIRQ>

}
 80006a6:	bf00      	nop
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40021000 	.word	0x40021000

080006b4 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b08a      	sub	sp, #40	@ 0x28
 80006b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	2200      	movs	r2, #0
 80006c0:	601a      	str	r2, [r3, #0]
 80006c2:	605a      	str	r2, [r3, #4]
 80006c4:	609a      	str	r2, [r3, #8]
 80006c6:	60da      	str	r2, [r3, #12]
 80006c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ca:	4b45      	ldr	r3, [pc, #276]	@ (80007e0 <MX_GPIO_Init+0x12c>)
 80006cc:	695b      	ldr	r3, [r3, #20]
 80006ce:	4a44      	ldr	r2, [pc, #272]	@ (80007e0 <MX_GPIO_Init+0x12c>)
 80006d0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80006d4:	6153      	str	r3, [r2, #20]
 80006d6:	4b42      	ldr	r3, [pc, #264]	@ (80007e0 <MX_GPIO_Init+0x12c>)
 80006d8:	695b      	ldr	r3, [r3, #20]
 80006da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80006de:	613b      	str	r3, [r7, #16]
 80006e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006e2:	4b3f      	ldr	r3, [pc, #252]	@ (80007e0 <MX_GPIO_Init+0x12c>)
 80006e4:	695b      	ldr	r3, [r3, #20]
 80006e6:	4a3e      	ldr	r2, [pc, #248]	@ (80007e0 <MX_GPIO_Init+0x12c>)
 80006e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80006ec:	6153      	str	r3, [r2, #20]
 80006ee:	4b3c      	ldr	r3, [pc, #240]	@ (80007e0 <MX_GPIO_Init+0x12c>)
 80006f0:	695b      	ldr	r3, [r3, #20]
 80006f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	4b39      	ldr	r3, [pc, #228]	@ (80007e0 <MX_GPIO_Init+0x12c>)
 80006fc:	695b      	ldr	r3, [r3, #20]
 80006fe:	4a38      	ldr	r2, [pc, #224]	@ (80007e0 <MX_GPIO_Init+0x12c>)
 8000700:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000704:	6153      	str	r3, [r2, #20]
 8000706:	4b36      	ldr	r3, [pc, #216]	@ (80007e0 <MX_GPIO_Init+0x12c>)
 8000708:	695b      	ldr	r3, [r3, #20]
 800070a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800070e:	60bb      	str	r3, [r7, #8]
 8000710:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000712:	4b33      	ldr	r3, [pc, #204]	@ (80007e0 <MX_GPIO_Init+0x12c>)
 8000714:	695b      	ldr	r3, [r3, #20]
 8000716:	4a32      	ldr	r2, [pc, #200]	@ (80007e0 <MX_GPIO_Init+0x12c>)
 8000718:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800071c:	6153      	str	r3, [r2, #20]
 800071e:	4b30      	ldr	r3, [pc, #192]	@ (80007e0 <MX_GPIO_Init+0x12c>)
 8000720:	695b      	ldr	r3, [r3, #20]
 8000722:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000726:	607b      	str	r3, [r7, #4]
 8000728:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_AUX_GPIO_Port, LED_AUX_Pin, GPIO_PIN_RESET);
 800072a:	2200      	movs	r2, #0
 800072c:	2102      	movs	r1, #2
 800072e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000732:	f002 f943 	bl	80029bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USART3_RS485CE_Pin|SPI2_CE_Pin|LED_RUN_Pin, GPIO_PIN_RESET);
 8000736:	2200      	movs	r2, #0
 8000738:	f241 2104 	movw	r1, #4612	@ 0x1204
 800073c:	4829      	ldr	r0, [pc, #164]	@ (80007e4 <MX_GPIO_Init+0x130>)
 800073e:	f002 f93d 	bl	80029bc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY2_Pin KEY3_Pin KEY1_Pin */
  GPIO_InitStruct.Pin = KEY2_Pin|KEY3_Pin|KEY1_Pin;
 8000742:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000746:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000748:	2300      	movs	r3, #0
 800074a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	2300      	movs	r3, #0
 800074e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000750:	f107 0314 	add.w	r3, r7, #20
 8000754:	4619      	mov	r1, r3
 8000756:	4824      	ldr	r0, [pc, #144]	@ (80007e8 <MX_GPIO_Init+0x134>)
 8000758:	f001 ffb6 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_AUX_Pin */
  GPIO_InitStruct.Pin = LED_AUX_Pin;
 800075c:	2302      	movs	r3, #2
 800075e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000760:	2301      	movs	r3, #1
 8000762:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000768:	2300      	movs	r3, #0
 800076a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_AUX_GPIO_Port, &GPIO_InitStruct);
 800076c:	f107 0314 	add.w	r3, r7, #20
 8000770:	4619      	mov	r1, r3
 8000772:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000776:	f001 ffa7 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800077a:	2308      	movs	r3, #8
 800077c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800077e:	2302      	movs	r3, #2
 8000780:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000782:	2300      	movs	r3, #0
 8000784:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000786:	2303      	movs	r3, #3
 8000788:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800078a:	2307      	movs	r3, #7
 800078c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800078e:	f107 0314 	add.w	r3, r7, #20
 8000792:	4619      	mov	r1, r3
 8000794:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000798:	f001 ff96 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART3_RS485CE_Pin */
  GPIO_InitStruct.Pin = USART3_RS485CE_Pin;
 800079c:	2304      	movs	r3, #4
 800079e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a0:	2301      	movs	r3, #1
 80007a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007a4:	2302      	movs	r3, #2
 80007a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a8:	2300      	movs	r3, #0
 80007aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USART3_RS485CE_GPIO_Port, &GPIO_InitStruct);
 80007ac:	f107 0314 	add.w	r3, r7, #20
 80007b0:	4619      	mov	r1, r3
 80007b2:	480c      	ldr	r0, [pc, #48]	@ (80007e4 <MX_GPIO_Init+0x130>)
 80007b4:	f001 ff88 	bl	80026c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CE_Pin LED_RUN_Pin */
  GPIO_InitStruct.Pin = SPI2_CE_Pin|LED_RUN_Pin;
 80007b8:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 80007bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007be:	2301      	movs	r3, #1
 80007c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c2:	2300      	movs	r3, #0
 80007c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c6:	2300      	movs	r3, #0
 80007c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ca:	f107 0314 	add.w	r3, r7, #20
 80007ce:	4619      	mov	r1, r3
 80007d0:	4804      	ldr	r0, [pc, #16]	@ (80007e4 <MX_GPIO_Init+0x130>)
 80007d2:	f001 ff79 	bl	80026c8 <HAL_GPIO_Init>

}
 80007d6:	bf00      	nop
 80007d8:	3728      	adds	r7, #40	@ 0x28
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40021000 	.word	0x40021000
 80007e4:	48000400 	.word	0x48000400
 80007e8:	48000800 	.word	0x48000800

080007ec <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80007f0:	f000 fafa 	bl	8000de8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80007f4:	f000 f812 	bl	800081c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80007f8:	f7ff ff5c 	bl	80006b4 <MX_GPIO_Init>
	MX_DMA_Init();
 80007fc:	f7ff ff18 	bl	8000630 <MX_DMA_Init>
	MX_ADC1_Init();
 8000800:	f7ff fce2 	bl	80001c8 <MX_ADC1_Init>
	MX_ADC2_Init();
 8000804:	f7ff fd50 	bl	80002a8 <MX_ADC2_Init>
	MX_CAN_Init();
 8000808:	f7ff fe90 	bl	800052c <MX_CAN_Init>
	MX_SPI2_Init();
 800080c:	f000 f86c 	bl	80008e8 <MX_SPI2_Init>
	MX_USART1_UART_Init();
 8000810:	f000 f98e 	bl	8000b30 <MX_USART1_UART_Init>
	MX_USART3_UART_Init();
 8000814:	f000 f9bc 	bl	8000b90 <MX_USART3_UART_Init>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000818:	bf00      	nop
 800081a:	e7fd      	b.n	8000818 <main+0x2c>

0800081c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b09e      	sub	sp, #120	@ 0x78
 8000820:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8000822:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000826:	2228      	movs	r2, #40	@ 0x28
 8000828:	2100      	movs	r1, #0
 800082a:	4618      	mov	r0, r3
 800082c:	f004 fce5 	bl	80051fa <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8000830:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
 8000838:	605a      	str	r2, [r3, #4]
 800083a:	609a      	str	r2, [r3, #8]
 800083c:	60da      	str	r2, [r3, #12]
 800083e:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInit =
 8000840:	463b      	mov	r3, r7
 8000842:	223c      	movs	r2, #60	@ 0x3c
 8000844:	2100      	movs	r1, #0
 8000846:	4618      	mov	r0, r3
 8000848:	f004 fcd7 	bl	80051fa <memset>
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800084c:	2301      	movs	r3, #1
 800084e:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000850:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000854:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000856:	2300      	movs	r3, #0
 8000858:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800085a:	2301      	movs	r3, #1
 800085c:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085e:	2302      	movs	r3, #2
 8000860:	66fb      	str	r3, [r7, #108]	@ 0x6c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000862:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000866:	673b      	str	r3, [r7, #112]	@ 0x70
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000868:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800086c:	677b      	str	r3, [r7, #116]	@ 0x74
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800086e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000872:	4618      	mov	r0, r3
 8000874:	f002 f8ba 	bl	80029ec <HAL_RCC_OscConfig>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <SystemClock_Config+0x66>
	{
		Error_Handler();
 800087e:	f000 f82c 	bl	80008da <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000882:	230f      	movs	r3, #15
 8000884:	63fb      	str	r3, [r7, #60]	@ 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000886:	2302      	movs	r3, #2
 8000888:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800088a:	2300      	movs	r3, #0
 800088c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800088e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000892:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000894:	2300      	movs	r3, #0
 8000896:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000898:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800089c:	2102      	movs	r1, #2
 800089e:	4618      	mov	r0, r3
 80008a0:	f003 f8b2 	bl	8003a08 <HAL_RCC_ClockConfig>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <SystemClock_Config+0x92>
	{
		Error_Handler();
 80008aa:	f000 f816 	bl	80008da <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 80008ae:	2385      	movs	r3, #133	@ 0x85
 80008b0:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_ADC12;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80008b2:	2300      	movs	r3, #0
 80008b4:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80008b6:	2300      	movs	r3, #0
 80008b8:	613b      	str	r3, [r7, #16]
	PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80008ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008be:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008c0:	463b      	mov	r3, r7
 80008c2:	4618      	mov	r0, r3
 80008c4:	f003 fab2 	bl	8003e2c <HAL_RCCEx_PeriphCLKConfig>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <SystemClock_Config+0xb6>
	{
		Error_Handler();
 80008ce:	f000 f804 	bl	80008da <Error_Handler>
	}
}
 80008d2:	bf00      	nop
 80008d4:	3778      	adds	r7, #120	@ 0x78
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008de:	b672      	cpsid	i
}
 80008e0:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80008e2:	bf00      	nop
 80008e4:	e7fd      	b.n	80008e2 <Error_Handler+0x8>
	...

080008e8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80008ec:	4b1b      	ldr	r3, [pc, #108]	@ (800095c <MX_SPI2_Init+0x74>)
 80008ee:	4a1c      	ldr	r2, [pc, #112]	@ (8000960 <MX_SPI2_Init+0x78>)
 80008f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80008f2:	4b1a      	ldr	r3, [pc, #104]	@ (800095c <MX_SPI2_Init+0x74>)
 80008f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80008fa:	4b18      	ldr	r3, [pc, #96]	@ (800095c <MX_SPI2_Init+0x74>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000900:	4b16      	ldr	r3, [pc, #88]	@ (800095c <MX_SPI2_Init+0x74>)
 8000902:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000906:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000908:	4b14      	ldr	r3, [pc, #80]	@ (800095c <MX_SPI2_Init+0x74>)
 800090a:	2200      	movs	r2, #0
 800090c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800090e:	4b13      	ldr	r3, [pc, #76]	@ (800095c <MX_SPI2_Init+0x74>)
 8000910:	2200      	movs	r2, #0
 8000912:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000914:	4b11      	ldr	r3, [pc, #68]	@ (800095c <MX_SPI2_Init+0x74>)
 8000916:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800091a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800091c:	4b0f      	ldr	r3, [pc, #60]	@ (800095c <MX_SPI2_Init+0x74>)
 800091e:	2200      	movs	r2, #0
 8000920:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000922:	4b0e      	ldr	r3, [pc, #56]	@ (800095c <MX_SPI2_Init+0x74>)
 8000924:	2200      	movs	r2, #0
 8000926:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000928:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <MX_SPI2_Init+0x74>)
 800092a:	2200      	movs	r2, #0
 800092c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800092e:	4b0b      	ldr	r3, [pc, #44]	@ (800095c <MX_SPI2_Init+0x74>)
 8000930:	2200      	movs	r2, #0
 8000932:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000934:	4b09      	ldr	r3, [pc, #36]	@ (800095c <MX_SPI2_Init+0x74>)
 8000936:	2207      	movs	r2, #7
 8000938:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800093a:	4b08      	ldr	r3, [pc, #32]	@ (800095c <MX_SPI2_Init+0x74>)
 800093c:	2200      	movs	r2, #0
 800093e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000940:	4b06      	ldr	r3, [pc, #24]	@ (800095c <MX_SPI2_Init+0x74>)
 8000942:	2208      	movs	r2, #8
 8000944:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000946:	4805      	ldr	r0, [pc, #20]	@ (800095c <MX_SPI2_Init+0x74>)
 8000948:	f003 fc1e 	bl	8004188 <HAL_SPI_Init>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000952:	f7ff ffc2 	bl	80008da <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	2000017c 	.word	0x2000017c
 8000960:	40003800 	.word	0x40003800

08000964 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08a      	sub	sp, #40	@ 0x28
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096c:	f107 0314 	add.w	r3, r7, #20
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	605a      	str	r2, [r3, #4]
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	60da      	str	r2, [r3, #12]
 800097a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a17      	ldr	r2, [pc, #92]	@ (80009e0 <HAL_SPI_MspInit+0x7c>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d128      	bne.n	80009d8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000986:	4b17      	ldr	r3, [pc, #92]	@ (80009e4 <HAL_SPI_MspInit+0x80>)
 8000988:	69db      	ldr	r3, [r3, #28]
 800098a:	4a16      	ldr	r2, [pc, #88]	@ (80009e4 <HAL_SPI_MspInit+0x80>)
 800098c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000990:	61d3      	str	r3, [r2, #28]
 8000992:	4b14      	ldr	r3, [pc, #80]	@ (80009e4 <HAL_SPI_MspInit+0x80>)
 8000994:	69db      	ldr	r3, [r3, #28]
 8000996:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800099a:	613b      	str	r3, [r7, #16]
 800099c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800099e:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <HAL_SPI_MspInit+0x80>)
 80009a0:	695b      	ldr	r3, [r3, #20]
 80009a2:	4a10      	ldr	r2, [pc, #64]	@ (80009e4 <HAL_SPI_MspInit+0x80>)
 80009a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80009a8:	6153      	str	r3, [r2, #20]
 80009aa:	4b0e      	ldr	r3, [pc, #56]	@ (80009e4 <HAL_SPI_MspInit+0x80>)
 80009ac:	695b      	ldr	r3, [r3, #20]
 80009ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80009b6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80009ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009bc:	2302      	movs	r3, #2
 80009be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009c4:	2303      	movs	r3, #3
 80009c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009c8:	2305      	movs	r3, #5
 80009ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009cc:	f107 0314 	add.w	r3, r7, #20
 80009d0:	4619      	mov	r1, r3
 80009d2:	4805      	ldr	r0, [pc, #20]	@ (80009e8 <HAL_SPI_MspInit+0x84>)
 80009d4:	f001 fe78 	bl	80026c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80009d8:	bf00      	nop
 80009da:	3728      	adds	r7, #40	@ 0x28
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40003800 	.word	0x40003800
 80009e4:	40021000 	.word	0x40021000
 80009e8:	48000400 	.word	0x48000400

080009ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a30 <HAL_MspInit+0x44>)
 80009f4:	699b      	ldr	r3, [r3, #24]
 80009f6:	4a0e      	ldr	r2, [pc, #56]	@ (8000a30 <HAL_MspInit+0x44>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6193      	str	r3, [r2, #24]
 80009fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000a30 <HAL_MspInit+0x44>)
 8000a00:	699b      	ldr	r3, [r3, #24]
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a0a:	4b09      	ldr	r3, [pc, #36]	@ (8000a30 <HAL_MspInit+0x44>)
 8000a0c:	69db      	ldr	r3, [r3, #28]
 8000a0e:	4a08      	ldr	r2, [pc, #32]	@ (8000a30 <HAL_MspInit+0x44>)
 8000a10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a14:	61d3      	str	r3, [r2, #28]
 8000a16:	4b06      	ldr	r3, [pc, #24]	@ (8000a30 <HAL_MspInit+0x44>)
 8000a18:	69db      	ldr	r3, [r3, #28]
 8000a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a1e:	603b      	str	r3, [r7, #0]
 8000a20:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8000a22:	2004      	movs	r0, #4
 8000a24:	f001 fc6c 	bl	8002300 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a28:	bf00      	nop
 8000a2a:	3708      	adds	r7, #8
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	40021000 	.word	0x40021000

08000a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a38:	bf00      	nop
 8000a3a:	e7fd      	b.n	8000a38 <NMI_Handler+0x4>

08000a3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <HardFault_Handler+0x4>

08000a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <MemManage_Handler+0x4>

08000a4c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <BusFault_Handler+0x4>

08000a54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a58:	bf00      	nop
 8000a5a:	e7fd      	b.n	8000a58 <UsageFault_Handler+0x4>

08000a5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a60:	bf00      	nop
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr

08000a6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a6e:	bf00      	nop
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr

08000a86 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a86:	b580      	push	{r7, lr}
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a8a:	f000 f9f3 	bl	8000e74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
	...

08000a94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000a98:	4802      	ldr	r0, [pc, #8]	@ (8000aa4 <DMA1_Channel1_IRQHandler+0x10>)
 8000a9a:	f001 fd35 	bl	8002508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	200000c8 	.word	0x200000c8

08000aa8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000aac:	4802      	ldr	r0, [pc, #8]	@ (8000ab8 <DMA1_Channel2_IRQHandler+0x10>)
 8000aae:	f001 fd2b 	bl	8002508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	20000334 	.word	0x20000334

08000abc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000ac0:	4802      	ldr	r0, [pc, #8]	@ (8000acc <DMA1_Channel3_IRQHandler+0x10>)
 8000ac2:	f001 fd21 	bl	8002508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	200002f0 	.word	0x200002f0

08000ad0 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000ad4:	4802      	ldr	r0, [pc, #8]	@ (8000ae0 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8000ad6:	f001 f90a 	bl	8001cee <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8000ada:	bf00      	nop
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	20000154 	.word	0x20000154

08000ae4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000ae8:	4802      	ldr	r0, [pc, #8]	@ (8000af4 <USART3_IRQHandler+0x10>)
 8000aea:	f003 fc47 	bl	800437c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000268 	.word	0x20000268

08000af8 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8000afc:	4802      	ldr	r0, [pc, #8]	@ (8000b08 <DMA2_Channel1_IRQHandler+0x10>)
 8000afe:	f001 fd03 	bl	8002508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	2000010c 	.word	0x2000010c

08000b0c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b10:	4b06      	ldr	r3, [pc, #24]	@ (8000b2c <SystemInit+0x20>)
 8000b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b16:	4a05      	ldr	r2, [pc, #20]	@ (8000b2c <SystemInit+0x20>)
 8000b18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b20:	bf00      	nop
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	e000ed00 	.word	0xe000ed00

08000b30 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b34:	4b14      	ldr	r3, [pc, #80]	@ (8000b88 <MX_USART1_UART_Init+0x58>)
 8000b36:	4a15      	ldr	r2, [pc, #84]	@ (8000b8c <MX_USART1_UART_Init+0x5c>)
 8000b38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b3a:	4b13      	ldr	r3, [pc, #76]	@ (8000b88 <MX_USART1_UART_Init+0x58>)
 8000b3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b42:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <MX_USART1_UART_Init+0x58>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b48:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <MX_USART1_UART_Init+0x58>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <MX_USART1_UART_Init+0x58>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b54:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <MX_USART1_UART_Init+0x58>)
 8000b56:	220c      	movs	r2, #12
 8000b58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b88 <MX_USART1_UART_Init+0x58>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b60:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <MX_USART1_UART_Init+0x58>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b66:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <MX_USART1_UART_Init+0x58>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <MX_USART1_UART_Init+0x58>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b72:	4805      	ldr	r0, [pc, #20]	@ (8000b88 <MX_USART1_UART_Init+0x58>)
 8000b74:	f003 fbb3 	bl	80042de <HAL_UART_Init>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b7e:	f7ff feac 	bl	80008da <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	200001e0 	.word	0x200001e0
 8000b8c:	40013800 	.word	0x40013800

08000b90 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b94:	4b14      	ldr	r3, [pc, #80]	@ (8000be8 <MX_USART3_UART_Init+0x58>)
 8000b96:	4a15      	ldr	r2, [pc, #84]	@ (8000bec <MX_USART3_UART_Init+0x5c>)
 8000b98:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b9a:	4b13      	ldr	r3, [pc, #76]	@ (8000be8 <MX_USART3_UART_Init+0x58>)
 8000b9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ba0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ba2:	4b11      	ldr	r3, [pc, #68]	@ (8000be8 <MX_USART3_UART_Init+0x58>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8000be8 <MX_USART3_UART_Init+0x58>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000bae:	4b0e      	ldr	r3, [pc, #56]	@ (8000be8 <MX_USART3_UART_Init+0x58>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000be8 <MX_USART3_UART_Init+0x58>)
 8000bb6:	220c      	movs	r2, #12
 8000bb8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bba:	4b0b      	ldr	r3, [pc, #44]	@ (8000be8 <MX_USART3_UART_Init+0x58>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc0:	4b09      	ldr	r3, [pc, #36]	@ (8000be8 <MX_USART3_UART_Init+0x58>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bc6:	4b08      	ldr	r3, [pc, #32]	@ (8000be8 <MX_USART3_UART_Init+0x58>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bcc:	4b06      	ldr	r3, [pc, #24]	@ (8000be8 <MX_USART3_UART_Init+0x58>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000bd2:	4805      	ldr	r0, [pc, #20]	@ (8000be8 <MX_USART3_UART_Init+0x58>)
 8000bd4:	f003 fb83 	bl	80042de <HAL_UART_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000bde:	f7ff fe7c 	bl	80008da <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	20000268 	.word	0x20000268
 8000bec:	40004800 	.word	0x40004800

08000bf0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08c      	sub	sp, #48	@ 0x30
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf8:	f107 031c 	add.w	r3, r7, #28
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	609a      	str	r2, [r3, #8]
 8000c04:	60da      	str	r2, [r3, #12]
 8000c06:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a59      	ldr	r2, [pc, #356]	@ (8000d74 <HAL_UART_MspInit+0x184>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d12a      	bne.n	8000c68 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c12:	4b59      	ldr	r3, [pc, #356]	@ (8000d78 <HAL_UART_MspInit+0x188>)
 8000c14:	699b      	ldr	r3, [r3, #24]
 8000c16:	4a58      	ldr	r2, [pc, #352]	@ (8000d78 <HAL_UART_MspInit+0x188>)
 8000c18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c1c:	6193      	str	r3, [r2, #24]
 8000c1e:	4b56      	ldr	r3, [pc, #344]	@ (8000d78 <HAL_UART_MspInit+0x188>)
 8000c20:	699b      	ldr	r3, [r3, #24]
 8000c22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c26:	61bb      	str	r3, [r7, #24]
 8000c28:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2a:	4b53      	ldr	r3, [pc, #332]	@ (8000d78 <HAL_UART_MspInit+0x188>)
 8000c2c:	695b      	ldr	r3, [r3, #20]
 8000c2e:	4a52      	ldr	r2, [pc, #328]	@ (8000d78 <HAL_UART_MspInit+0x188>)
 8000c30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c34:	6153      	str	r3, [r2, #20]
 8000c36:	4b50      	ldr	r3, [pc, #320]	@ (8000d78 <HAL_UART_MspInit+0x188>)
 8000c38:	695b      	ldr	r3, [r3, #20]
 8000c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c3e:	617b      	str	r3, [r7, #20]
 8000c40:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c42:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c48:	2302      	movs	r3, #2
 8000c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c50:	2303      	movs	r3, #3
 8000c52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c54:	2307      	movs	r3, #7
 8000c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c58:	f107 031c 	add.w	r3, r7, #28
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c62:	f001 fd31 	bl	80026c8 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000c66:	e081      	b.n	8000d6c <HAL_UART_MspInit+0x17c>
  else if(uartHandle->Instance==USART3)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a43      	ldr	r2, [pc, #268]	@ (8000d7c <HAL_UART_MspInit+0x18c>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d17c      	bne.n	8000d6c <HAL_UART_MspInit+0x17c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c72:	4b41      	ldr	r3, [pc, #260]	@ (8000d78 <HAL_UART_MspInit+0x188>)
 8000c74:	69db      	ldr	r3, [r3, #28]
 8000c76:	4a40      	ldr	r2, [pc, #256]	@ (8000d78 <HAL_UART_MspInit+0x188>)
 8000c78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c7c:	61d3      	str	r3, [r2, #28]
 8000c7e:	4b3e      	ldr	r3, [pc, #248]	@ (8000d78 <HAL_UART_MspInit+0x188>)
 8000c80:	69db      	ldr	r3, [r3, #28]
 8000c82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c86:	613b      	str	r3, [r7, #16]
 8000c88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8a:	4b3b      	ldr	r3, [pc, #236]	@ (8000d78 <HAL_UART_MspInit+0x188>)
 8000c8c:	695b      	ldr	r3, [r3, #20]
 8000c8e:	4a3a      	ldr	r2, [pc, #232]	@ (8000d78 <HAL_UART_MspInit+0x188>)
 8000c90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c94:	6153      	str	r3, [r2, #20]
 8000c96:	4b38      	ldr	r3, [pc, #224]	@ (8000d78 <HAL_UART_MspInit+0x188>)
 8000c98:	695b      	ldr	r3, [r3, #20]
 8000c9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART3_RS485TX_Pin|USART3_RS485RX_Pin;
 8000ca2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000cb4:	2307      	movs	r3, #7
 8000cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb8:	f107 031c 	add.w	r3, r7, #28
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4830      	ldr	r0, [pc, #192]	@ (8000d80 <HAL_UART_MspInit+0x190>)
 8000cc0:	f001 fd02 	bl	80026c8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8000cc4:	4b2f      	ldr	r3, [pc, #188]	@ (8000d84 <HAL_UART_MspInit+0x194>)
 8000cc6:	4a30      	ldr	r2, [pc, #192]	@ (8000d88 <HAL_UART_MspInit+0x198>)
 8000cc8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cca:	4b2e      	ldr	r3, [pc, #184]	@ (8000d84 <HAL_UART_MspInit+0x194>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cd0:	4b2c      	ldr	r3, [pc, #176]	@ (8000d84 <HAL_UART_MspInit+0x194>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000cd6:	4b2b      	ldr	r3, [pc, #172]	@ (8000d84 <HAL_UART_MspInit+0x194>)
 8000cd8:	2280      	movs	r2, #128	@ 0x80
 8000cda:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cdc:	4b29      	ldr	r3, [pc, #164]	@ (8000d84 <HAL_UART_MspInit+0x194>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ce2:	4b28      	ldr	r3, [pc, #160]	@ (8000d84 <HAL_UART_MspInit+0x194>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8000ce8:	4b26      	ldr	r3, [pc, #152]	@ (8000d84 <HAL_UART_MspInit+0x194>)
 8000cea:	2220      	movs	r2, #32
 8000cec:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000cee:	4b25      	ldr	r3, [pc, #148]	@ (8000d84 <HAL_UART_MspInit+0x194>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000cf4:	4823      	ldr	r0, [pc, #140]	@ (8000d84 <HAL_UART_MspInit+0x194>)
 8000cf6:	f001 fb44 	bl	8002382 <HAL_DMA_Init>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8000d00:	f7ff fdeb 	bl	80008da <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	4a1f      	ldr	r2, [pc, #124]	@ (8000d84 <HAL_UART_MspInit+0x194>)
 8000d08:	675a      	str	r2, [r3, #116]	@ 0x74
 8000d0a:	4a1e      	ldr	r2, [pc, #120]	@ (8000d84 <HAL_UART_MspInit+0x194>)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8000d10:	4b1e      	ldr	r3, [pc, #120]	@ (8000d8c <HAL_UART_MspInit+0x19c>)
 8000d12:	4a1f      	ldr	r2, [pc, #124]	@ (8000d90 <HAL_UART_MspInit+0x1a0>)
 8000d14:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d16:	4b1d      	ldr	r3, [pc, #116]	@ (8000d8c <HAL_UART_MspInit+0x19c>)
 8000d18:	2210      	movs	r2, #16
 8000d1a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000d8c <HAL_UART_MspInit+0x19c>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d22:	4b1a      	ldr	r3, [pc, #104]	@ (8000d8c <HAL_UART_MspInit+0x19c>)
 8000d24:	2280      	movs	r2, #128	@ 0x80
 8000d26:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d28:	4b18      	ldr	r3, [pc, #96]	@ (8000d8c <HAL_UART_MspInit+0x19c>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d2e:	4b17      	ldr	r3, [pc, #92]	@ (8000d8c <HAL_UART_MspInit+0x19c>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8000d34:	4b15      	ldr	r3, [pc, #84]	@ (8000d8c <HAL_UART_MspInit+0x19c>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d3a:	4b14      	ldr	r3, [pc, #80]	@ (8000d8c <HAL_UART_MspInit+0x19c>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8000d40:	4812      	ldr	r0, [pc, #72]	@ (8000d8c <HAL_UART_MspInit+0x19c>)
 8000d42:	f001 fb1e 	bl	8002382 <HAL_DMA_Init>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <HAL_UART_MspInit+0x160>
      Error_Handler();
 8000d4c:	f7ff fdc5 	bl	80008da <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	4a0e      	ldr	r2, [pc, #56]	@ (8000d8c <HAL_UART_MspInit+0x19c>)
 8000d54:	671a      	str	r2, [r3, #112]	@ 0x70
 8000d56:	4a0d      	ldr	r2, [pc, #52]	@ (8000d8c <HAL_UART_MspInit+0x19c>)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 3, 0);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	2103      	movs	r1, #3
 8000d60:	2027      	movs	r0, #39	@ 0x27
 8000d62:	f001 fad8 	bl	8002316 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000d66:	2027      	movs	r0, #39	@ 0x27
 8000d68:	f001 faf1 	bl	800234e <HAL_NVIC_EnableIRQ>
}
 8000d6c:	bf00      	nop
 8000d6e:	3730      	adds	r7, #48	@ 0x30
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	40013800 	.word	0x40013800
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	40004800 	.word	0x40004800
 8000d80:	48000400 	.word	0x48000400
 8000d84:	200002f0 	.word	0x200002f0
 8000d88:	40020030 	.word	0x40020030
 8000d8c:	20000334 	.word	0x20000334
 8000d90:	4002001c 	.word	0x4002001c

08000d94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000d94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dcc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d98:	f7ff feb8 	bl	8000b0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d9c:	480c      	ldr	r0, [pc, #48]	@ (8000dd0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d9e:	490d      	ldr	r1, [pc, #52]	@ (8000dd4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000da0:	4a0d      	ldr	r2, [pc, #52]	@ (8000dd8 <LoopForever+0xe>)
  movs r3, #0
 8000da2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000da4:	e002      	b.n	8000dac <LoopCopyDataInit>

08000da6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000da6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000da8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000daa:	3304      	adds	r3, #4

08000dac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000db0:	d3f9      	bcc.n	8000da6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000db2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ddc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000db4:	4c0a      	ldr	r4, [pc, #40]	@ (8000de0 <LoopForever+0x16>)
  movs r3, #0
 8000db6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000db8:	e001      	b.n	8000dbe <LoopFillZerobss>

08000dba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dbc:	3204      	adds	r2, #4

08000dbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dc0:	d3fb      	bcc.n	8000dba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dc2:	f004 fa23 	bl	800520c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000dc6:	f7ff fd11 	bl	80007ec <main>

08000dca <LoopForever>:

LoopForever:
    b LoopForever
 8000dca:	e7fe      	b.n	8000dca <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000dcc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000dd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dd4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000dd8:	080052ac 	.word	0x080052ac
  ldr r2, =_sbss
 8000ddc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000de0:	2000037c 	.word	0x2000037c

08000de4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000de4:	e7fe      	b.n	8000de4 <ADC1_2_IRQHandler>
	...

08000de8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dec:	4b08      	ldr	r3, [pc, #32]	@ (8000e10 <HAL_Init+0x28>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a07      	ldr	r2, [pc, #28]	@ (8000e10 <HAL_Init+0x28>)
 8000df2:	f043 0310 	orr.w	r3, r3, #16
 8000df6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000df8:	2003      	movs	r0, #3
 8000dfa:	f001 fa81 	bl	8002300 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dfe:	2000      	movs	r0, #0
 8000e00:	f000 f808 	bl	8000e14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e04:	f7ff fdf2 	bl	80009ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40022000 	.word	0x40022000

08000e14 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e1c:	4b12      	ldr	r3, [pc, #72]	@ (8000e68 <HAL_InitTick+0x54>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b12      	ldr	r3, [pc, #72]	@ (8000e6c <HAL_InitTick+0x58>)
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	4619      	mov	r1, r3
 8000e26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e32:	4618      	mov	r0, r3
 8000e34:	f001 fa99 	bl	800236a <HAL_SYSTICK_Config>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e00e      	b.n	8000e60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2b0f      	cmp	r3, #15
 8000e46:	d80a      	bhi.n	8000e5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	6879      	ldr	r1, [r7, #4]
 8000e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e50:	f001 fa61 	bl	8002316 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e54:	4a06      	ldr	r2, [pc, #24]	@ (8000e70 <HAL_InitTick+0x5c>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	e000      	b.n	8000e60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20000000 	.word	0x20000000
 8000e6c:	20000008 	.word	0x20000008
 8000e70:	20000004 	.word	0x20000004

08000e74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e78:	4b06      	ldr	r3, [pc, #24]	@ (8000e94 <HAL_IncTick+0x20>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	461a      	mov	r2, r3
 8000e7e:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <HAL_IncTick+0x24>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4413      	add	r3, r2
 8000e84:	4a04      	ldr	r2, [pc, #16]	@ (8000e98 <HAL_IncTick+0x24>)
 8000e86:	6013      	str	r3, [r2, #0]
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	20000008 	.word	0x20000008
 8000e98:	20000378 	.word	0x20000378

08000e9c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000ea0:	4b03      	ldr	r3, [pc, #12]	@ (8000eb0 <HAL_GetTick+0x14>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	20000378 	.word	0x20000378

08000eb4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b09a      	sub	sp, #104	@ 0x68
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d101      	bne.n	8000ed4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	e1c9      	b.n	8001268 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	691b      	ldr	r3, [r3, #16]
 8000ed8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ede:	f003 0310 	and.w	r3, r3, #16
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d176      	bne.n	8000fd4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d152      	bne.n	8000f94 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2200      	movs	r2, #0
 8000efe:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2200      	movs	r2, #0
 8000f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f7ff fa39 	bl	8000380 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	689b      	ldr	r3, [r3, #8]
 8000f14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d13b      	bne.n	8000f94 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f000 fd85 	bl	8001a2c <ADC_Disable>
 8000f22:	4603      	mov	r3, r0
 8000f24:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f2c:	f003 0310 	and.w	r3, r3, #16
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d12f      	bne.n	8000f94 <HAL_ADC_Init+0xe0>
 8000f34:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d12b      	bne.n	8000f94 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f40:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000f44:	f023 0302 	bic.w	r3, r3, #2
 8000f48:	f043 0202 	orr.w	r2, r3, #2
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	689a      	ldr	r2, [r3, #8]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8000f5e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	689a      	ldr	r2, [r3, #8]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000f6e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000f70:	4b86      	ldr	r3, [pc, #536]	@ (800118c <HAL_ADC_Init+0x2d8>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a86      	ldr	r2, [pc, #536]	@ (8001190 <HAL_ADC_Init+0x2dc>)
 8000f76:	fba2 2303 	umull	r2, r3, r2, r3
 8000f7a:	0c9a      	lsrs	r2, r3, #18
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	4413      	add	r3, r2
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f86:	e002      	b.n	8000f8e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d1f9      	bne.n	8000f88 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d007      	beq.n	8000fb2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000fac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000fb0:	d110      	bne.n	8000fd4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb6:	f023 0312 	bic.w	r3, r3, #18
 8000fba:	f043 0210 	orr.w	r2, r3, #16
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc6:	f043 0201 	orr.w	r2, r3, #1
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd8:	f003 0310 	and.w	r3, r3, #16
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	f040 8136 	bne.w	800124e <HAL_ADC_Init+0x39a>
 8000fe2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	f040 8131 	bne.w	800124e <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	f040 8129 	bne.w	800124e <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001000:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001004:	f043 0202 	orr.w	r2, r3, #2
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001014:	d004      	beq.n	8001020 <HAL_ADC_Init+0x16c>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a5e      	ldr	r2, [pc, #376]	@ (8001194 <HAL_ADC_Init+0x2e0>)
 800101c:	4293      	cmp	r3, r2
 800101e:	d101      	bne.n	8001024 <HAL_ADC_Init+0x170>
 8001020:	4b5d      	ldr	r3, [pc, #372]	@ (8001198 <HAL_ADC_Init+0x2e4>)
 8001022:	e000      	b.n	8001026 <HAL_ADC_Init+0x172>
 8001024:	4b5d      	ldr	r3, [pc, #372]	@ (800119c <HAL_ADC_Init+0x2e8>)
 8001026:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001030:	d102      	bne.n	8001038 <HAL_ADC_Init+0x184>
 8001032:	4b58      	ldr	r3, [pc, #352]	@ (8001194 <HAL_ADC_Init+0x2e0>)
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	e01a      	b.n	800106e <HAL_ADC_Init+0x1ba>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a55      	ldr	r2, [pc, #340]	@ (8001194 <HAL_ADC_Init+0x2e0>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d103      	bne.n	800104a <HAL_ADC_Init+0x196>
 8001042:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	e011      	b.n	800106e <HAL_ADC_Init+0x1ba>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a54      	ldr	r2, [pc, #336]	@ (80011a0 <HAL_ADC_Init+0x2ec>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d102      	bne.n	800105a <HAL_ADC_Init+0x1a6>
 8001054:	4b53      	ldr	r3, [pc, #332]	@ (80011a4 <HAL_ADC_Init+0x2f0>)
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	e009      	b.n	800106e <HAL_ADC_Init+0x1ba>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a51      	ldr	r2, [pc, #324]	@ (80011a4 <HAL_ADC_Init+0x2f0>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d102      	bne.n	800106a <HAL_ADC_Init+0x1b6>
 8001064:	4b4e      	ldr	r3, [pc, #312]	@ (80011a0 <HAL_ADC_Init+0x2ec>)
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	e001      	b.n	800106e <HAL_ADC_Init+0x1ba>
 800106a:	2300      	movs	r3, #0
 800106c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	f003 0303 	and.w	r3, r3, #3
 8001078:	2b01      	cmp	r3, #1
 800107a:	d108      	bne.n	800108e <HAL_ADC_Init+0x1da>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 0301 	and.w	r3, r3, #1
 8001086:	2b01      	cmp	r3, #1
 8001088:	d101      	bne.n	800108e <HAL_ADC_Init+0x1da>
 800108a:	2301      	movs	r3, #1
 800108c:	e000      	b.n	8001090 <HAL_ADC_Init+0x1dc>
 800108e:	2300      	movs	r3, #0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d11c      	bne.n	80010ce <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001094:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001096:	2b00      	cmp	r3, #0
 8001098:	d010      	beq.n	80010bc <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	689b      	ldr	r3, [r3, #8]
 800109e:	f003 0303 	and.w	r3, r3, #3
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d107      	bne.n	80010b6 <HAL_ADC_Init+0x202>
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d101      	bne.n	80010b6 <HAL_ADC_Init+0x202>
 80010b2:	2301      	movs	r3, #1
 80010b4:	e000      	b.n	80010b8 <HAL_ADC_Init+0x204>
 80010b6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d108      	bne.n	80010ce <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80010bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	431a      	orrs	r2, r3
 80010ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80010cc:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	7e5b      	ldrb	r3, [r3, #25]
 80010d2:	035b      	lsls	r3, r3, #13
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80010d8:	2a01      	cmp	r2, #1
 80010da:	d002      	beq.n	80010e2 <HAL_ADC_Init+0x22e>
 80010dc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010e0:	e000      	b.n	80010e4 <HAL_ADC_Init+0x230>
 80010e2:	2200      	movs	r2, #0
 80010e4:	431a      	orrs	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	431a      	orrs	r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80010f4:	4313      	orrs	r3, r2
 80010f6:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d11b      	bne.n	800113a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	7e5b      	ldrb	r3, [r3, #25]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d109      	bne.n	800111e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800110e:	3b01      	subs	r3, #1
 8001110:	045a      	lsls	r2, r3, #17
 8001112:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001114:	4313      	orrs	r3, r2
 8001116:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800111a:	663b      	str	r3, [r7, #96]	@ 0x60
 800111c:	e00d      	b.n	800113a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001122:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8001126:	f043 0220 	orr.w	r2, r3, #32
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001132:	f043 0201 	orr.w	r2, r3, #1
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800113e:	2b01      	cmp	r3, #1
 8001140:	d03a      	beq.n	80011b8 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a16      	ldr	r2, [pc, #88]	@ (80011a0 <HAL_ADC_Init+0x2ec>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d004      	beq.n	8001156 <HAL_ADC_Init+0x2a2>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a14      	ldr	r2, [pc, #80]	@ (80011a4 <HAL_ADC_Init+0x2f0>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d128      	bne.n	80011a8 <HAL_ADC_Init+0x2f4>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800115a:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 800115e:	d012      	beq.n	8001186 <HAL_ADC_Init+0x2d2>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001164:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001168:	d00a      	beq.n	8001180 <HAL_ADC_Init+0x2cc>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800116e:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8001172:	d002      	beq.n	800117a <HAL_ADC_Init+0x2c6>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001178:	e018      	b.n	80011ac <HAL_ADC_Init+0x2f8>
 800117a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800117e:	e015      	b.n	80011ac <HAL_ADC_Init+0x2f8>
 8001180:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8001184:	e012      	b.n	80011ac <HAL_ADC_Init+0x2f8>
 8001186:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800118a:	e00f      	b.n	80011ac <HAL_ADC_Init+0x2f8>
 800118c:	20000000 	.word	0x20000000
 8001190:	431bde83 	.word	0x431bde83
 8001194:	50000100 	.word	0x50000100
 8001198:	50000300 	.word	0x50000300
 800119c:	50000700 	.word	0x50000700
 80011a0:	50000400 	.word	0x50000400
 80011a4:	50000500 	.word	0x50000500
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80011b0:	4313      	orrs	r3, r2
 80011b2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80011b4:	4313      	orrs	r3, r2
 80011b6:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f003 030c 	and.w	r3, r3, #12
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d114      	bne.n	80011f0 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	6812      	ldr	r2, [r2, #0]
 80011d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80011d4:	f023 0302 	bic.w	r3, r3, #2
 80011d8:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	7e1b      	ldrb	r3, [r3, #24]
 80011de:	039a      	lsls	r2, r3, #14
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	4313      	orrs	r3, r2
 80011ea:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80011ec:	4313      	orrs	r3, r2
 80011ee:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	68da      	ldr	r2, [r3, #12]
 80011f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001270 <HAL_ADC_Init+0x3bc>)
 80011f8:	4013      	ands	r3, r2
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	6812      	ldr	r2, [r2, #0]
 80011fe:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001200:	430b      	orrs	r3, r1
 8001202:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	691b      	ldr	r3, [r3, #16]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d10c      	bne.n	8001226 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001212:	f023 010f 	bic.w	r1, r3, #15
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	69db      	ldr	r3, [r3, #28]
 800121a:	1e5a      	subs	r2, r3, #1
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	430a      	orrs	r2, r1
 8001222:	631a      	str	r2, [r3, #48]	@ 0x30
 8001224:	e007      	b.n	8001236 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f022 020f 	bic.w	r2, r2, #15
 8001234:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001240:	f023 0303 	bic.w	r3, r3, #3
 8001244:	f043 0201 	orr.w	r2, r3, #1
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	641a      	str	r2, [r3, #64]	@ 0x40
 800124c:	e00a      	b.n	8001264 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001252:	f023 0312 	bic.w	r3, r3, #18
 8001256:	f043 0210 	orr.w	r2, r3, #16
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800125e:	2301      	movs	r3, #1
 8001260:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001264:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001268:	4618      	mov	r0, r3
 800126a:	3768      	adds	r7, #104	@ 0x68
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	fff0c007 	.word	0xfff0c007

08001274 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001274:	b480      	push	{r7}
 8001276:	b09b      	sub	sp, #108	@ 0x6c
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800127e:	2300      	movs	r3, #0
 8001280:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001284:	2300      	movs	r3, #0
 8001286:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800128e:	2b01      	cmp	r3, #1
 8001290:	d101      	bne.n	8001296 <HAL_ADC_ConfigChannel+0x22>
 8001292:	2302      	movs	r3, #2
 8001294:	e2c8      	b.n	8001828 <HAL_ADC_ConfigChannel+0x5b4>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2201      	movs	r2, #1
 800129a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	f003 0304 	and.w	r3, r3, #4
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	f040 82ac 	bne.w	8001806 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	d81c      	bhi.n	80012f0 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685a      	ldr	r2, [r3, #4]
 80012c0:	4613      	mov	r3, r2
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	4413      	add	r3, r2
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	461a      	mov	r2, r3
 80012ca:	231f      	movs	r3, #31
 80012cc:	4093      	lsls	r3, r2
 80012ce:	43db      	mvns	r3, r3
 80012d0:	4019      	ands	r1, r3
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	6818      	ldr	r0, [r3, #0]
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	685a      	ldr	r2, [r3, #4]
 80012da:	4613      	mov	r3, r2
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	4413      	add	r3, r2
 80012e0:	005b      	lsls	r3, r3, #1
 80012e2:	fa00 f203 	lsl.w	r2, r0, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	430a      	orrs	r2, r1
 80012ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80012ee:	e063      	b.n	80013b8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	2b09      	cmp	r3, #9
 80012f6:	d81e      	bhi.n	8001336 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685a      	ldr	r2, [r3, #4]
 8001302:	4613      	mov	r3, r2
 8001304:	005b      	lsls	r3, r3, #1
 8001306:	4413      	add	r3, r2
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	3b1e      	subs	r3, #30
 800130c:	221f      	movs	r2, #31
 800130e:	fa02 f303 	lsl.w	r3, r2, r3
 8001312:	43db      	mvns	r3, r3
 8001314:	4019      	ands	r1, r3
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	6818      	ldr	r0, [r3, #0]
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685a      	ldr	r2, [r3, #4]
 800131e:	4613      	mov	r3, r2
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	4413      	add	r3, r2
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	3b1e      	subs	r3, #30
 8001328:	fa00 f203 	lsl.w	r2, r0, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	430a      	orrs	r2, r1
 8001332:	635a      	str	r2, [r3, #52]	@ 0x34
 8001334:	e040      	b.n	80013b8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	2b0e      	cmp	r3, #14
 800133c:	d81e      	bhi.n	800137c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685a      	ldr	r2, [r3, #4]
 8001348:	4613      	mov	r3, r2
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	4413      	add	r3, r2
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	3b3c      	subs	r3, #60	@ 0x3c
 8001352:	221f      	movs	r2, #31
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	43db      	mvns	r3, r3
 800135a:	4019      	ands	r1, r3
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	6818      	ldr	r0, [r3, #0]
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685a      	ldr	r2, [r3, #4]
 8001364:	4613      	mov	r3, r2
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	4413      	add	r3, r2
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	3b3c      	subs	r3, #60	@ 0x3c
 800136e:	fa00 f203 	lsl.w	r2, r0, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	430a      	orrs	r2, r1
 8001378:	639a      	str	r2, [r3, #56]	@ 0x38
 800137a:	e01d      	b.n	80013b8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685a      	ldr	r2, [r3, #4]
 8001386:	4613      	mov	r3, r2
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	4413      	add	r3, r2
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	3b5a      	subs	r3, #90	@ 0x5a
 8001390:	221f      	movs	r2, #31
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	43db      	mvns	r3, r3
 8001398:	4019      	ands	r1, r3
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	6818      	ldr	r0, [r3, #0]
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685a      	ldr	r2, [r3, #4]
 80013a2:	4613      	mov	r3, r2
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	4413      	add	r3, r2
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	3b5a      	subs	r3, #90	@ 0x5a
 80013ac:	fa00 f203 	lsl.w	r2, r0, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	430a      	orrs	r2, r1
 80013b6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	f003 030c 	and.w	r3, r3, #12
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	f040 80e5 	bne.w	8001592 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b09      	cmp	r3, #9
 80013ce:	d91c      	bls.n	800140a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	6999      	ldr	r1, [r3, #24]
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	4613      	mov	r3, r2
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	4413      	add	r3, r2
 80013e0:	3b1e      	subs	r3, #30
 80013e2:	2207      	movs	r2, #7
 80013e4:	fa02 f303 	lsl.w	r3, r2, r3
 80013e8:	43db      	mvns	r3, r3
 80013ea:	4019      	ands	r1, r3
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	6898      	ldr	r0, [r3, #8]
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	4613      	mov	r3, r2
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	4413      	add	r3, r2
 80013fa:	3b1e      	subs	r3, #30
 80013fc:	fa00 f203 	lsl.w	r2, r0, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	430a      	orrs	r2, r1
 8001406:	619a      	str	r2, [r3, #24]
 8001408:	e019      	b.n	800143e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	6959      	ldr	r1, [r3, #20]
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	4613      	mov	r3, r2
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	4413      	add	r3, r2
 800141a:	2207      	movs	r2, #7
 800141c:	fa02 f303 	lsl.w	r3, r2, r3
 8001420:	43db      	mvns	r3, r3
 8001422:	4019      	ands	r1, r3
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	6898      	ldr	r0, [r3, #8]
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	4613      	mov	r3, r2
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	4413      	add	r3, r2
 8001432:	fa00 f203 	lsl.w	r2, r0, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	430a      	orrs	r2, r1
 800143c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	695a      	ldr	r2, [r3, #20]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	08db      	lsrs	r3, r3, #3
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	fa02 f303 	lsl.w	r3, r2, r3
 8001454:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	691b      	ldr	r3, [r3, #16]
 800145a:	3b01      	subs	r3, #1
 800145c:	2b03      	cmp	r3, #3
 800145e:	d84f      	bhi.n	8001500 <HAL_ADC_ConfigChannel+0x28c>
 8001460:	a201      	add	r2, pc, #4	@ (adr r2, 8001468 <HAL_ADC_ConfigChannel+0x1f4>)
 8001462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001466:	bf00      	nop
 8001468:	08001479 	.word	0x08001479
 800146c:	0800149b 	.word	0x0800149b
 8001470:	080014bd 	.word	0x080014bd
 8001474:	080014df 	.word	0x080014df
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800147e:	4b99      	ldr	r3, [pc, #612]	@ (80016e4 <HAL_ADC_ConfigChannel+0x470>)
 8001480:	4013      	ands	r3, r2
 8001482:	683a      	ldr	r2, [r7, #0]
 8001484:	6812      	ldr	r2, [r2, #0]
 8001486:	0691      	lsls	r1, r2, #26
 8001488:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800148a:	430a      	orrs	r2, r1
 800148c:	431a      	orrs	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001496:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001498:	e07b      	b.n	8001592 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80014a0:	4b90      	ldr	r3, [pc, #576]	@ (80016e4 <HAL_ADC_ConfigChannel+0x470>)
 80014a2:	4013      	ands	r3, r2
 80014a4:	683a      	ldr	r2, [r7, #0]
 80014a6:	6812      	ldr	r2, [r2, #0]
 80014a8:	0691      	lsls	r1, r2, #26
 80014aa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80014ac:	430a      	orrs	r2, r1
 80014ae:	431a      	orrs	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80014b8:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80014ba:	e06a      	b.n	8001592 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80014c2:	4b88      	ldr	r3, [pc, #544]	@ (80016e4 <HAL_ADC_ConfigChannel+0x470>)
 80014c4:	4013      	ands	r3, r2
 80014c6:	683a      	ldr	r2, [r7, #0]
 80014c8:	6812      	ldr	r2, [r2, #0]
 80014ca:	0691      	lsls	r1, r2, #26
 80014cc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80014ce:	430a      	orrs	r2, r1
 80014d0:	431a      	orrs	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80014da:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80014dc:	e059      	b.n	8001592 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80014e4:	4b7f      	ldr	r3, [pc, #508]	@ (80016e4 <HAL_ADC_ConfigChannel+0x470>)
 80014e6:	4013      	ands	r3, r2
 80014e8:	683a      	ldr	r2, [r7, #0]
 80014ea:	6812      	ldr	r2, [r2, #0]
 80014ec:	0691      	lsls	r1, r2, #26
 80014ee:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80014f0:	430a      	orrs	r2, r1
 80014f2:	431a      	orrs	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80014fc:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80014fe:	e048      	b.n	8001592 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001506:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	069b      	lsls	r3, r3, #26
 8001510:	429a      	cmp	r2, r3
 8001512:	d107      	bne.n	8001524 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001522:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800152a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	069b      	lsls	r3, r3, #26
 8001534:	429a      	cmp	r2, r3
 8001536:	d107      	bne.n	8001548 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001546:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800154e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	069b      	lsls	r3, r3, #26
 8001558:	429a      	cmp	r2, r3
 800155a:	d107      	bne.n	800156c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800156a:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001572:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	069b      	lsls	r3, r3, #26
 800157c:	429a      	cmp	r2, r3
 800157e:	d107      	bne.n	8001590 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800158e:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001590:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	f003 0303 	and.w	r3, r3, #3
 800159c:	2b01      	cmp	r3, #1
 800159e:	d108      	bne.n	80015b2 <HAL_ADC_ConfigChannel+0x33e>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d101      	bne.n	80015b2 <HAL_ADC_ConfigChannel+0x33e>
 80015ae:	2301      	movs	r3, #1
 80015b0:	e000      	b.n	80015b4 <HAL_ADC_ConfigChannel+0x340>
 80015b2:	2300      	movs	r3, #0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	f040 8131 	bne.w	800181c <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d00f      	beq.n	80015e2 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2201      	movs	r2, #1
 80015d0:	fa02 f303 	lsl.w	r3, r2, r3
 80015d4:	43da      	mvns	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	400a      	ands	r2, r1
 80015dc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80015e0:	e049      	b.n	8001676 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2201      	movs	r2, #1
 80015f0:	409a      	lsls	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	430a      	orrs	r2, r1
 80015f8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2b09      	cmp	r3, #9
 8001602:	d91c      	bls.n	800163e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	6999      	ldr	r1, [r3, #24]
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	4613      	mov	r3, r2
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	4413      	add	r3, r2
 8001614:	3b1b      	subs	r3, #27
 8001616:	2207      	movs	r2, #7
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	43db      	mvns	r3, r3
 800161e:	4019      	ands	r1, r3
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	6898      	ldr	r0, [r3, #8]
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	4613      	mov	r3, r2
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4413      	add	r3, r2
 800162e:	3b1b      	subs	r3, #27
 8001630:	fa00 f203 	lsl.w	r2, r0, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	430a      	orrs	r2, r1
 800163a:	619a      	str	r2, [r3, #24]
 800163c:	e01b      	b.n	8001676 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	6959      	ldr	r1, [r3, #20]
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	1c5a      	adds	r2, r3, #1
 800164a:	4613      	mov	r3, r2
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	4413      	add	r3, r2
 8001650:	2207      	movs	r2, #7
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	43db      	mvns	r3, r3
 8001658:	4019      	ands	r1, r3
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	6898      	ldr	r0, [r3, #8]
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	1c5a      	adds	r2, r3, #1
 8001664:	4613      	mov	r3, r2
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	4413      	add	r3, r2
 800166a:	fa00 f203 	lsl.w	r2, r0, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	430a      	orrs	r2, r1
 8001674:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800167e:	d004      	beq.n	800168a <HAL_ADC_ConfigChannel+0x416>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a18      	ldr	r2, [pc, #96]	@ (80016e8 <HAL_ADC_ConfigChannel+0x474>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d101      	bne.n	800168e <HAL_ADC_ConfigChannel+0x41a>
 800168a:	4b18      	ldr	r3, [pc, #96]	@ (80016ec <HAL_ADC_ConfigChannel+0x478>)
 800168c:	e000      	b.n	8001690 <HAL_ADC_ConfigChannel+0x41c>
 800168e:	4b18      	ldr	r3, [pc, #96]	@ (80016f0 <HAL_ADC_ConfigChannel+0x47c>)
 8001690:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b10      	cmp	r3, #16
 8001698:	d105      	bne.n	80016a6 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800169a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d015      	beq.n	80016d2 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80016aa:	2b11      	cmp	r3, #17
 80016ac:	d105      	bne.n	80016ba <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80016ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d00b      	beq.n	80016d2 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80016be:	2b12      	cmp	r3, #18
 80016c0:	f040 80ac 	bne.w	800181c <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80016c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	f040 80a5 	bne.w	800181c <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016da:	d10b      	bne.n	80016f4 <HAL_ADC_ConfigChannel+0x480>
 80016dc:	4b02      	ldr	r3, [pc, #8]	@ (80016e8 <HAL_ADC_ConfigChannel+0x474>)
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	e023      	b.n	800172a <HAL_ADC_ConfigChannel+0x4b6>
 80016e2:	bf00      	nop
 80016e4:	83fff000 	.word	0x83fff000
 80016e8:	50000100 	.word	0x50000100
 80016ec:	50000300 	.word	0x50000300
 80016f0:	50000700 	.word	0x50000700
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a4e      	ldr	r2, [pc, #312]	@ (8001834 <HAL_ADC_ConfigChannel+0x5c0>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d103      	bne.n	8001706 <HAL_ADC_ConfigChannel+0x492>
 80016fe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	e011      	b.n	800172a <HAL_ADC_ConfigChannel+0x4b6>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a4b      	ldr	r2, [pc, #300]	@ (8001838 <HAL_ADC_ConfigChannel+0x5c4>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d102      	bne.n	8001716 <HAL_ADC_ConfigChannel+0x4a2>
 8001710:	4b4a      	ldr	r3, [pc, #296]	@ (800183c <HAL_ADC_ConfigChannel+0x5c8>)
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	e009      	b.n	800172a <HAL_ADC_ConfigChannel+0x4b6>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a48      	ldr	r2, [pc, #288]	@ (800183c <HAL_ADC_ConfigChannel+0x5c8>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d102      	bne.n	8001726 <HAL_ADC_ConfigChannel+0x4b2>
 8001720:	4b45      	ldr	r3, [pc, #276]	@ (8001838 <HAL_ADC_ConfigChannel+0x5c4>)
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	e001      	b.n	800172a <HAL_ADC_ConfigChannel+0x4b6>
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	f003 0303 	and.w	r3, r3, #3
 8001734:	2b01      	cmp	r3, #1
 8001736:	d108      	bne.n	800174a <HAL_ADC_ConfigChannel+0x4d6>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	2b01      	cmp	r3, #1
 8001744:	d101      	bne.n	800174a <HAL_ADC_ConfigChannel+0x4d6>
 8001746:	2301      	movs	r3, #1
 8001748:	e000      	b.n	800174c <HAL_ADC_ConfigChannel+0x4d8>
 800174a:	2300      	movs	r3, #0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d150      	bne.n	80017f2 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001750:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001752:	2b00      	cmp	r3, #0
 8001754:	d010      	beq.n	8001778 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	f003 0303 	and.w	r3, r3, #3
 800175e:	2b01      	cmp	r3, #1
 8001760:	d107      	bne.n	8001772 <HAL_ADC_ConfigChannel+0x4fe>
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	2b01      	cmp	r3, #1
 800176c:	d101      	bne.n	8001772 <HAL_ADC_ConfigChannel+0x4fe>
 800176e:	2301      	movs	r3, #1
 8001770:	e000      	b.n	8001774 <HAL_ADC_ConfigChannel+0x500>
 8001772:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001774:	2b00      	cmp	r3, #0
 8001776:	d13c      	bne.n	80017f2 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b10      	cmp	r3, #16
 800177e:	d11d      	bne.n	80017bc <HAL_ADC_ConfigChannel+0x548>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001788:	d118      	bne.n	80017bc <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800178a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001792:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001794:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001796:	4b2a      	ldr	r3, [pc, #168]	@ (8001840 <HAL_ADC_ConfigChannel+0x5cc>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a2a      	ldr	r2, [pc, #168]	@ (8001844 <HAL_ADC_ConfigChannel+0x5d0>)
 800179c:	fba2 2303 	umull	r2, r3, r2, r3
 80017a0:	0c9a      	lsrs	r2, r3, #18
 80017a2:	4613      	mov	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017ac:	e002      	b.n	80017b4 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	3b01      	subs	r3, #1
 80017b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f9      	bne.n	80017ae <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80017ba:	e02e      	b.n	800181a <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2b11      	cmp	r3, #17
 80017c2:	d10b      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x568>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80017cc:	d106      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80017ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80017d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017d8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80017da:	e01e      	b.n	800181a <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b12      	cmp	r3, #18
 80017e2:	d11a      	bne.n	800181a <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80017e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80017ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017ee:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80017f0:	e013      	b.n	800181a <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f6:	f043 0220 	orr.w	r2, r3, #32
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001804:	e00a      	b.n	800181c <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180a:	f043 0220 	orr.w	r2, r3, #32
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001818:	e000      	b.n	800181c <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800181a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2200      	movs	r2, #0
 8001820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001824:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001828:	4618      	mov	r0, r3
 800182a:	376c      	adds	r7, #108	@ 0x6c
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr
 8001834:	50000100 	.word	0x50000100
 8001838:	50000400 	.word	0x50000400
 800183c:	50000500 	.word	0x50000500
 8001840:	20000000 	.word	0x20000000
 8001844:	431bde83 	.word	0x431bde83

08001848 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001848:	b480      	push	{r7}
 800184a:	b099      	sub	sp, #100	@ 0x64
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001852:	2300      	movs	r3, #0
 8001854:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001860:	d102      	bne.n	8001868 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001862:	4b6d      	ldr	r3, [pc, #436]	@ (8001a18 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001864:	60bb      	str	r3, [r7, #8]
 8001866:	e01a      	b.n	800189e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a6a      	ldr	r2, [pc, #424]	@ (8001a18 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d103      	bne.n	800187a <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8001872:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001876:	60bb      	str	r3, [r7, #8]
 8001878:	e011      	b.n	800189e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a67      	ldr	r2, [pc, #412]	@ (8001a1c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d102      	bne.n	800188a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001884:	4b66      	ldr	r3, [pc, #408]	@ (8001a20 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001886:	60bb      	str	r3, [r7, #8]
 8001888:	e009      	b.n	800189e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a64      	ldr	r2, [pc, #400]	@ (8001a20 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d102      	bne.n	800189a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001894:	4b61      	ldr	r3, [pc, #388]	@ (8001a1c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	e001      	b.n	800189e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800189a:	2300      	movs	r3, #0
 800189c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800189e:	68bb      	ldr	r3, [r7, #8]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d101      	bne.n	80018a8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e0b0      	b.n	8001a0a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d101      	bne.n	80018b6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80018b2:	2302      	movs	r3, #2
 80018b4:	e0a9      	b.n	8001a0a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2201      	movs	r2, #1
 80018ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 0304 	and.w	r3, r3, #4
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	f040 808d 	bne.w	80019e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	f003 0304 	and.w	r3, r3, #4
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	f040 8086 	bne.w	80019e8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80018e4:	d004      	beq.n	80018f0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a4b      	ldr	r2, [pc, #300]	@ (8001a18 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d101      	bne.n	80018f4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80018f0:	4b4c      	ldr	r3, [pc, #304]	@ (8001a24 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80018f2:	e000      	b.n	80018f6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80018f4:	4b4c      	ldr	r3, [pc, #304]	@ (8001a28 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80018f6:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d040      	beq.n	8001982 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001900:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	6859      	ldr	r1, [r3, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001912:	035b      	lsls	r3, r3, #13
 8001914:	430b      	orrs	r3, r1
 8001916:	431a      	orrs	r2, r3
 8001918:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800191a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	f003 0303 	and.w	r3, r3, #3
 8001926:	2b01      	cmp	r3, #1
 8001928:	d108      	bne.n	800193c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	2b01      	cmp	r3, #1
 8001936:	d101      	bne.n	800193c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001938:	2301      	movs	r3, #1
 800193a:	e000      	b.n	800193e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 800193c:	2300      	movs	r3, #0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d15c      	bne.n	80019fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	f003 0303 	and.w	r3, r3, #3
 800194a:	2b01      	cmp	r3, #1
 800194c:	d107      	bne.n	800195e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800194e:	68bb      	ldr	r3, [r7, #8]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	2b01      	cmp	r3, #1
 8001958:	d101      	bne.n	800195e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800195a:	2301      	movs	r3, #1
 800195c:	e000      	b.n	8001960 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800195e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001960:	2b00      	cmp	r3, #0
 8001962:	d14b      	bne.n	80019fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001964:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800196c:	f023 030f 	bic.w	r3, r3, #15
 8001970:	683a      	ldr	r2, [r7, #0]
 8001972:	6811      	ldr	r1, [r2, #0]
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	6892      	ldr	r2, [r2, #8]
 8001978:	430a      	orrs	r2, r1
 800197a:	431a      	orrs	r2, r3
 800197c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800197e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001980:	e03c      	b.n	80019fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001982:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800198a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800198c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f003 0303 	and.w	r3, r3, #3
 8001998:	2b01      	cmp	r3, #1
 800199a:	d108      	bne.n	80019ae <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d101      	bne.n	80019ae <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80019aa:	2301      	movs	r3, #1
 80019ac:	e000      	b.n	80019b0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80019ae:	2300      	movs	r3, #0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d123      	bne.n	80019fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	f003 0303 	and.w	r3, r3, #3
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d107      	bne.n	80019d0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d101      	bne.n	80019d0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80019cc:	2301      	movs	r3, #1
 80019ce:	e000      	b.n	80019d2 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80019d0:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d112      	bne.n	80019fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80019d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80019de:	f023 030f 	bic.w	r3, r3, #15
 80019e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80019e4:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80019e6:	e009      	b.n	80019fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ec:	f043 0220 	orr.w	r2, r3, #32
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80019fa:	e000      	b.n	80019fe <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80019fc:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001a06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3764      	adds	r7, #100	@ 0x64
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	50000100 	.word	0x50000100
 8001a1c:	50000400 	.word	0x50000400
 8001a20:	50000500 	.word	0x50000500
 8001a24:	50000300 	.word	0x50000300
 8001a28:	50000700 	.word	0x50000700

08001a2c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a34:	2300      	movs	r3, #0
 8001a36:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	f003 0303 	and.w	r3, r3, #3
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d108      	bne.n	8001a58 <ADC_Disable+0x2c>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0301 	and.w	r3, r3, #1
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d101      	bne.n	8001a58 <ADC_Disable+0x2c>
 8001a54:	2301      	movs	r3, #1
 8001a56:	e000      	b.n	8001a5a <ADC_Disable+0x2e>
 8001a58:	2300      	movs	r3, #0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d047      	beq.n	8001aee <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	f003 030d 	and.w	r3, r3, #13
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d10f      	bne.n	8001a8c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	689a      	ldr	r2, [r3, #8]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f042 0202 	orr.w	r2, r2, #2
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2203      	movs	r2, #3
 8001a82:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001a84:	f7ff fa0a 	bl	8000e9c <HAL_GetTick>
 8001a88:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001a8a:	e029      	b.n	8001ae0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a90:	f043 0210 	orr.w	r2, r3, #16
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a9c:	f043 0201 	orr.w	r2, r3, #1
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e023      	b.n	8001af0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001aa8:	f7ff f9f8 	bl	8000e9c <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d914      	bls.n	8001ae0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d10d      	bne.n	8001ae0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac8:	f043 0210 	orr.w	r2, r3, #16
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad4:	f043 0201 	orr.w	r2, r3, #1
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e007      	b.n	8001af0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d0dc      	beq.n	8001aa8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d101      	bne.n	8001b0a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e0ed      	b.n	8001ce6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d102      	bne.n	8001b1c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f7fe fd3e 	bl	8000598 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f042 0201 	orr.w	r2, r2, #1
 8001b2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b2c:	f7ff f9b6 	bl	8000e9c <HAL_GetTick>
 8001b30:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b32:	e012      	b.n	8001b5a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b34:	f7ff f9b2 	bl	8000e9c <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b0a      	cmp	r3, #10
 8001b40:	d90b      	bls.n	8001b5a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b46:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2205      	movs	r2, #5
 8001b52:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e0c5      	b.n	8001ce6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d0e5      	beq.n	8001b34 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f022 0202 	bic.w	r2, r2, #2
 8001b76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b78:	f7ff f990 	bl	8000e9c <HAL_GetTick>
 8001b7c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b7e:	e012      	b.n	8001ba6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b80:	f7ff f98c 	bl	8000e9c <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b0a      	cmp	r3, #10
 8001b8c:	d90b      	bls.n	8001ba6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b92:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2205      	movs	r2, #5
 8001b9e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e09f      	b.n	8001ce6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d1e5      	bne.n	8001b80 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	7e1b      	ldrb	r3, [r3, #24]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d108      	bne.n	8001bce <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	e007      	b.n	8001bde <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001bdc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	7e5b      	ldrb	r3, [r3, #25]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d108      	bne.n	8001bf8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	e007      	b.n	8001c08 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001c06:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	7e9b      	ldrb	r3, [r3, #26]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d108      	bne.n	8001c22 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f042 0220 	orr.w	r2, r2, #32
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	e007      	b.n	8001c32 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f022 0220 	bic.w	r2, r2, #32
 8001c30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	7edb      	ldrb	r3, [r3, #27]
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d108      	bne.n	8001c4c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f022 0210 	bic.w	r2, r2, #16
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	e007      	b.n	8001c5c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f042 0210 	orr.w	r2, r2, #16
 8001c5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	7f1b      	ldrb	r3, [r3, #28]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d108      	bne.n	8001c76 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f042 0208 	orr.w	r2, r2, #8
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	e007      	b.n	8001c86 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f022 0208 	bic.w	r2, r2, #8
 8001c84:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	7f5b      	ldrb	r3, [r3, #29]
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d108      	bne.n	8001ca0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f042 0204 	orr.w	r2, r2, #4
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	e007      	b.n	8001cb0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f022 0204 	bic.w	r2, r2, #4
 8001cae:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689a      	ldr	r2, [r3, #8]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	431a      	orrs	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	691b      	ldr	r3, [r3, #16]
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	695b      	ldr	r3, [r3, #20]
 8001cc4:	ea42 0103 	orr.w	r1, r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	1e5a      	subs	r2, r3, #1
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	430a      	orrs	r2, r1
 8001cd4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3710      	adds	r7, #16
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b08a      	sub	sp, #40	@ 0x28
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	695b      	ldr	r3, [r3, #20]
 8001d00:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	691b      	ldr	r3, [r3, #16]
 8001d20:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001d2a:	6a3b      	ldr	r3, [r7, #32]
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d07c      	beq.n	8001e2e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d023      	beq.n	8001d86 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2201      	movs	r2, #1
 8001d44:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	f003 0302 	and.w	r3, r3, #2
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d003      	beq.n	8001d58 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f000 f983 	bl	800205c <HAL_CAN_TxMailbox0CompleteCallback>
 8001d56:	e016      	b.n	8001d86 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	f003 0304 	and.w	r3, r3, #4
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d004      	beq.n	8001d6c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d64:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d68:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d6a:	e00c      	b.n	8001d86 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d004      	beq.n	8001d80 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d7e:	e002      	b.n	8001d86 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f000 f989 	bl	8002098 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d024      	beq.n	8001dda <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d98:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f000 f963 	bl	8002070 <HAL_CAN_TxMailbox1CompleteCallback>
 8001daa:	e016      	b.n	8001dda <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d004      	beq.n	8001dc0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001dbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dbe:	e00c      	b.n	8001dda <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d004      	beq.n	8001dd4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dcc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dd2:	e002      	b.n	8001dda <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f000 f969 	bl	80020ac <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001dda:	69bb      	ldr	r3, [r7, #24]
 8001ddc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d024      	beq.n	8001e2e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001dec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d003      	beq.n	8001e00 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 f943 	bl	8002084 <HAL_CAN_TxMailbox2CompleteCallback>
 8001dfe:	e016      	b.n	8001e2e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d004      	beq.n	8001e14 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e10:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e12:	e00c      	b.n	8001e2e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d004      	beq.n	8001e28 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e24:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e26:	e002      	b.n	8001e2e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f000 f949 	bl	80020c0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001e2e:	6a3b      	ldr	r3, [r7, #32]
 8001e30:	f003 0308 	and.w	r3, r3, #8
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d00c      	beq.n	8001e52 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	f003 0310 	and.w	r3, r3, #16
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d007      	beq.n	8001e52 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e44:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e48:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2210      	movs	r2, #16
 8001e50:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001e52:	6a3b      	ldr	r3, [r7, #32]
 8001e54:	f003 0304 	and.w	r3, r3, #4
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d00b      	beq.n	8001e74 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	f003 0308 	and.w	r3, r3, #8
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d006      	beq.n	8001e74 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2208      	movs	r2, #8
 8001e6c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f000 f93a 	bl	80020e8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001e74:	6a3b      	ldr	r3, [r7, #32]
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d009      	beq.n	8001e92 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	f003 0303 	and.w	r3, r3, #3
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d002      	beq.n	8001e92 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f000 f921 	bl	80020d4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001e92:	6a3b      	ldr	r3, [r7, #32]
 8001e94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d00c      	beq.n	8001eb6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	f003 0310 	and.w	r3, r3, #16
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d007      	beq.n	8001eb6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001eac:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2210      	movs	r2, #16
 8001eb4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001eb6:	6a3b      	ldr	r3, [r7, #32]
 8001eb8:	f003 0320 	and.w	r3, r3, #32
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d00b      	beq.n	8001ed8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	f003 0308 	and.w	r3, r3, #8
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d006      	beq.n	8001ed8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2208      	movs	r2, #8
 8001ed0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f91c 	bl	8002110 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001ed8:	6a3b      	ldr	r3, [r7, #32]
 8001eda:	f003 0310 	and.w	r3, r3, #16
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d009      	beq.n	8001ef6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	f003 0303 	and.w	r3, r3, #3
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d002      	beq.n	8001ef6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f000 f903 	bl	80020fc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001ef6:	6a3b      	ldr	r3, [r7, #32]
 8001ef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d00b      	beq.n	8001f18 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f003 0310 	and.w	r3, r3, #16
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d006      	beq.n	8001f18 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2210      	movs	r2, #16
 8001f10:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f906 	bl	8002124 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001f18:	6a3b      	ldr	r3, [r7, #32]
 8001f1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00b      	beq.n	8001f3a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	f003 0308 	and.w	r3, r3, #8
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d006      	beq.n	8001f3a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2208      	movs	r2, #8
 8001f32:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f000 f8ff 	bl	8002138 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001f3a:	6a3b      	ldr	r3, [r7, #32]
 8001f3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d07b      	beq.n	800203c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	f003 0304 	and.w	r3, r3, #4
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d072      	beq.n	8002034 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001f4e:	6a3b      	ldr	r3, [r7, #32]
 8001f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d008      	beq.n	8001f6a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001f6a:	6a3b      	ldr	r3, [r7, #32]
 8001f6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d008      	beq.n	8001f86 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f80:	f043 0302 	orr.w	r3, r3, #2
 8001f84:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001f86:	6a3b      	ldr	r3, [r7, #32]
 8001f88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d008      	beq.n	8001fa2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d003      	beq.n	8001fa2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9c:	f043 0304 	orr.w	r3, r3, #4
 8001fa0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001fa2:	6a3b      	ldr	r3, [r7, #32]
 8001fa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d043      	beq.n	8002034 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d03e      	beq.n	8002034 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001fbc:	2b60      	cmp	r3, #96	@ 0x60
 8001fbe:	d02b      	beq.n	8002018 <HAL_CAN_IRQHandler+0x32a>
 8001fc0:	2b60      	cmp	r3, #96	@ 0x60
 8001fc2:	d82e      	bhi.n	8002022 <HAL_CAN_IRQHandler+0x334>
 8001fc4:	2b50      	cmp	r3, #80	@ 0x50
 8001fc6:	d022      	beq.n	800200e <HAL_CAN_IRQHandler+0x320>
 8001fc8:	2b50      	cmp	r3, #80	@ 0x50
 8001fca:	d82a      	bhi.n	8002022 <HAL_CAN_IRQHandler+0x334>
 8001fcc:	2b40      	cmp	r3, #64	@ 0x40
 8001fce:	d019      	beq.n	8002004 <HAL_CAN_IRQHandler+0x316>
 8001fd0:	2b40      	cmp	r3, #64	@ 0x40
 8001fd2:	d826      	bhi.n	8002022 <HAL_CAN_IRQHandler+0x334>
 8001fd4:	2b30      	cmp	r3, #48	@ 0x30
 8001fd6:	d010      	beq.n	8001ffa <HAL_CAN_IRQHandler+0x30c>
 8001fd8:	2b30      	cmp	r3, #48	@ 0x30
 8001fda:	d822      	bhi.n	8002022 <HAL_CAN_IRQHandler+0x334>
 8001fdc:	2b10      	cmp	r3, #16
 8001fde:	d002      	beq.n	8001fe6 <HAL_CAN_IRQHandler+0x2f8>
 8001fe0:	2b20      	cmp	r3, #32
 8001fe2:	d005      	beq.n	8001ff0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001fe4:	e01d      	b.n	8002022 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe8:	f043 0308 	orr.w	r3, r3, #8
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001fee:	e019      	b.n	8002024 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff2:	f043 0310 	orr.w	r3, r3, #16
 8001ff6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001ff8:	e014      	b.n	8002024 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffc:	f043 0320 	orr.w	r3, r3, #32
 8002000:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002002:	e00f      	b.n	8002024 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002006:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800200c:	e00a      	b.n	8002024 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800200e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002010:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002014:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002016:	e005      	b.n	8002024 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800201e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002020:	e000      	b.n	8002024 <HAL_CAN_IRQHandler+0x336>
            break;
 8002022:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	699a      	ldr	r2, [r3, #24]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002032:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2204      	movs	r2, #4
 800203a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800203c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203e:	2b00      	cmp	r3, #0
 8002040:	d008      	beq.n	8002054 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002048:	431a      	orrs	r2, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 f87c 	bl	800214c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002054:	bf00      	nop
 8002056:	3728      	adds	r7, #40	@ 0x28
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002078:	bf00      	nop
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80020f0:	bf00      	nop
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002170:	4b0c      	ldr	r3, [pc, #48]	@ (80021a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002176:	68ba      	ldr	r2, [r7, #8]
 8002178:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800217c:	4013      	ands	r3, r2
 800217e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002188:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800218c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002190:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002192:	4a04      	ldr	r2, [pc, #16]	@ (80021a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	60d3      	str	r3, [r2, #12]
}
 8002198:	bf00      	nop
 800219a:	3714      	adds	r7, #20
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021ac:	4b04      	ldr	r3, [pc, #16]	@ (80021c0 <__NVIC_GetPriorityGrouping+0x18>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	0a1b      	lsrs	r3, r3, #8
 80021b2:	f003 0307 	and.w	r3, r3, #7
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	e000ed00 	.word	0xe000ed00

080021c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	4603      	mov	r3, r0
 80021cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	db0b      	blt.n	80021ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	f003 021f 	and.w	r2, r3, #31
 80021dc:	4907      	ldr	r1, [pc, #28]	@ (80021fc <__NVIC_EnableIRQ+0x38>)
 80021de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e2:	095b      	lsrs	r3, r3, #5
 80021e4:	2001      	movs	r0, #1
 80021e6:	fa00 f202 	lsl.w	r2, r0, r2
 80021ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	e000e100 	.word	0xe000e100

08002200 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	4603      	mov	r3, r0
 8002208:	6039      	str	r1, [r7, #0]
 800220a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800220c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002210:	2b00      	cmp	r3, #0
 8002212:	db0a      	blt.n	800222a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	b2da      	uxtb	r2, r3
 8002218:	490c      	ldr	r1, [pc, #48]	@ (800224c <__NVIC_SetPriority+0x4c>)
 800221a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221e:	0112      	lsls	r2, r2, #4
 8002220:	b2d2      	uxtb	r2, r2
 8002222:	440b      	add	r3, r1
 8002224:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002228:	e00a      	b.n	8002240 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	b2da      	uxtb	r2, r3
 800222e:	4908      	ldr	r1, [pc, #32]	@ (8002250 <__NVIC_SetPriority+0x50>)
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	f003 030f 	and.w	r3, r3, #15
 8002236:	3b04      	subs	r3, #4
 8002238:	0112      	lsls	r2, r2, #4
 800223a:	b2d2      	uxtb	r2, r2
 800223c:	440b      	add	r3, r1
 800223e:	761a      	strb	r2, [r3, #24]
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	e000e100 	.word	0xe000e100
 8002250:	e000ed00 	.word	0xe000ed00

08002254 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002254:	b480      	push	{r7}
 8002256:	b089      	sub	sp, #36	@ 0x24
 8002258:	af00      	add	r7, sp, #0
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	60b9      	str	r1, [r7, #8]
 800225e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	f003 0307 	and.w	r3, r3, #7
 8002266:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	f1c3 0307 	rsb	r3, r3, #7
 800226e:	2b04      	cmp	r3, #4
 8002270:	bf28      	it	cs
 8002272:	2304      	movcs	r3, #4
 8002274:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	3304      	adds	r3, #4
 800227a:	2b06      	cmp	r3, #6
 800227c:	d902      	bls.n	8002284 <NVIC_EncodePriority+0x30>
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	3b03      	subs	r3, #3
 8002282:	e000      	b.n	8002286 <NVIC_EncodePriority+0x32>
 8002284:	2300      	movs	r3, #0
 8002286:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002288:	f04f 32ff 	mov.w	r2, #4294967295
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43da      	mvns	r2, r3
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	401a      	ands	r2, r3
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800229c:	f04f 31ff 	mov.w	r1, #4294967295
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	fa01 f303 	lsl.w	r3, r1, r3
 80022a6:	43d9      	mvns	r1, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022ac:	4313      	orrs	r3, r2
         );
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3724      	adds	r7, #36	@ 0x24
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
	...

080022bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	3b01      	subs	r3, #1
 80022c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022cc:	d301      	bcc.n	80022d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022ce:	2301      	movs	r3, #1
 80022d0:	e00f      	b.n	80022f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022d2:	4a0a      	ldr	r2, [pc, #40]	@ (80022fc <SysTick_Config+0x40>)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3b01      	subs	r3, #1
 80022d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022da:	210f      	movs	r1, #15
 80022dc:	f04f 30ff 	mov.w	r0, #4294967295
 80022e0:	f7ff ff8e 	bl	8002200 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022e4:	4b05      	ldr	r3, [pc, #20]	@ (80022fc <SysTick_Config+0x40>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ea:	4b04      	ldr	r3, [pc, #16]	@ (80022fc <SysTick_Config+0x40>)
 80022ec:	2207      	movs	r2, #7
 80022ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	e000e010 	.word	0xe000e010

08002300 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f7ff ff29 	bl	8002160 <__NVIC_SetPriorityGrouping>
}
 800230e:	bf00      	nop
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}

08002316 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	b086      	sub	sp, #24
 800231a:	af00      	add	r7, sp, #0
 800231c:	4603      	mov	r3, r0
 800231e:	60b9      	str	r1, [r7, #8]
 8002320:	607a      	str	r2, [r7, #4]
 8002322:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002324:	2300      	movs	r3, #0
 8002326:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002328:	f7ff ff3e 	bl	80021a8 <__NVIC_GetPriorityGrouping>
 800232c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	68b9      	ldr	r1, [r7, #8]
 8002332:	6978      	ldr	r0, [r7, #20]
 8002334:	f7ff ff8e 	bl	8002254 <NVIC_EncodePriority>
 8002338:	4602      	mov	r2, r0
 800233a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800233e:	4611      	mov	r1, r2
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff ff5d 	bl	8002200 <__NVIC_SetPriority>
}
 8002346:	bf00      	nop
 8002348:	3718      	adds	r7, #24
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}

0800234e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800234e:	b580      	push	{r7, lr}
 8002350:	b082      	sub	sp, #8
 8002352:	af00      	add	r7, sp, #0
 8002354:	4603      	mov	r3, r0
 8002356:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff ff31 	bl	80021c4 <__NVIC_EnableIRQ>
}
 8002362:	bf00      	nop
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b082      	sub	sp, #8
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f7ff ffa2 	bl	80022bc <SysTick_Config>
 8002378:	4603      	mov	r3, r0
}
 800237a:	4618      	mov	r0, r3
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002382:	b580      	push	{r7, lr}
 8002384:	b084      	sub	sp, #16
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800238a:	2300      	movs	r3, #0
 800238c:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d101      	bne.n	8002398 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e037      	b.n	8002408 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2202      	movs	r2, #2
 800239c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80023ae:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80023b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80023bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	695b      	ldr	r3, [r3, #20]
 80023ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	4313      	orrs	r3, r2
 80023e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 f930 	bl	8002650 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2201      	movs	r2, #1
 80023fa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002406:	2300      	movs	r3, #0
}
 8002408:	4618      	mov	r0, r3
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e02e      	b.n	8002480 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002428:	2b02      	cmp	r3, #2
 800242a:	d008      	beq.n	800243e <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2204      	movs	r2, #4
 8002430:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 800243a:	2301      	movs	r3, #1
 800243c:	e020      	b.n	8002480 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 020e 	bic.w	r2, r2, #14
 800244c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f022 0201 	bic.w	r2, r2, #1
 800245c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002466:	2101      	movs	r1, #1
 8002468:	fa01 f202 	lsl.w	r2, r1, r2
 800246c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800247e:	2300      	movs	r3, #0
}
 8002480:	4618      	mov	r0, r3
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002494:	2300      	movs	r3, #0
 8002496:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d005      	beq.n	80024ae <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2204      	movs	r2, #4
 80024a6:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	73fb      	strb	r3, [r7, #15]
 80024ac:	e027      	b.n	80024fe <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f022 020e 	bic.w	r2, r2, #14
 80024bc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 0201 	bic.w	r2, r2, #1
 80024cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024d6:	2101      	movs	r1, #1
 80024d8:	fa01 f202 	lsl.w	r2, r1, r2
 80024dc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	4798      	blx	r3
    }
  }
  return status;
 80024fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002500:	4618      	mov	r0, r3
 8002502:	3710      	adds	r7, #16
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}

08002508 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002524:	2204      	movs	r2, #4
 8002526:	409a      	lsls	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	4013      	ands	r3, r2
 800252c:	2b00      	cmp	r3, #0
 800252e:	d024      	beq.n	800257a <HAL_DMA_IRQHandler+0x72>
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	f003 0304 	and.w	r3, r3, #4
 8002536:	2b00      	cmp	r3, #0
 8002538:	d01f      	beq.n	800257a <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0320 	and.w	r3, r3, #32
 8002544:	2b00      	cmp	r3, #0
 8002546:	d107      	bne.n	8002558 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 0204 	bic.w	r2, r2, #4
 8002556:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002560:	2104      	movs	r1, #4
 8002562:	fa01 f202 	lsl.w	r2, r1, r2
 8002566:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800256c:	2b00      	cmp	r3, #0
 800256e:	d06a      	beq.n	8002646 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002578:	e065      	b.n	8002646 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257e:	2202      	movs	r2, #2
 8002580:	409a      	lsls	r2, r3
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	4013      	ands	r3, r2
 8002586:	2b00      	cmp	r3, #0
 8002588:	d02c      	beq.n	80025e4 <HAL_DMA_IRQHandler+0xdc>
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	f003 0302 	and.w	r3, r3, #2
 8002590:	2b00      	cmp	r3, #0
 8002592:	d027      	beq.n	80025e4 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0320 	and.w	r3, r3, #32
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10b      	bne.n	80025ba <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f022 020a 	bic.w	r2, r2, #10
 80025b0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025c2:	2102      	movs	r1, #2
 80025c4:	fa01 f202 	lsl.w	r2, r1, r2
 80025c8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d035      	beq.n	8002646 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80025e2:	e030      	b.n	8002646 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e8:	2208      	movs	r2, #8
 80025ea:	409a      	lsls	r2, r3
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	4013      	ands	r3, r2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d028      	beq.n	8002646 <HAL_DMA_IRQHandler+0x13e>
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	f003 0308 	and.w	r3, r3, #8
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d023      	beq.n	8002646 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 020e 	bic.w	r2, r2, #14
 800260c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002616:	2101      	movs	r1, #1
 8002618:	fa01 f202 	lsl.w	r2, r1, r2
 800261c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2201      	movs	r2, #1
 8002622:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002638:	2b00      	cmp	r3, #0
 800263a:	d004      	beq.n	8002646 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	4798      	blx	r3
    }
  }
}
 8002644:	e7ff      	b.n	8002646 <HAL_DMA_IRQHandler+0x13e>
 8002646:	bf00      	nop
 8002648:	3710      	adds	r7, #16
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
	...

08002650 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	461a      	mov	r2, r3
 800265e:	4b14      	ldr	r3, [pc, #80]	@ (80026b0 <DMA_CalcBaseAndBitshift+0x60>)
 8002660:	429a      	cmp	r2, r3
 8002662:	d80f      	bhi.n	8002684 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	461a      	mov	r2, r3
 800266a:	4b12      	ldr	r3, [pc, #72]	@ (80026b4 <DMA_CalcBaseAndBitshift+0x64>)
 800266c:	4413      	add	r3, r2
 800266e:	4a12      	ldr	r2, [pc, #72]	@ (80026b8 <DMA_CalcBaseAndBitshift+0x68>)
 8002670:	fba2 2303 	umull	r2, r3, r2, r3
 8002674:	091b      	lsrs	r3, r3, #4
 8002676:	009a      	lsls	r2, r3, #2
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	4a0f      	ldr	r2, [pc, #60]	@ (80026bc <DMA_CalcBaseAndBitshift+0x6c>)
 8002680:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8002682:	e00e      	b.n	80026a2 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	461a      	mov	r2, r3
 800268a:	4b0d      	ldr	r3, [pc, #52]	@ (80026c0 <DMA_CalcBaseAndBitshift+0x70>)
 800268c:	4413      	add	r3, r2
 800268e:	4a0a      	ldr	r2, [pc, #40]	@ (80026b8 <DMA_CalcBaseAndBitshift+0x68>)
 8002690:	fba2 2303 	umull	r2, r3, r2, r3
 8002694:	091b      	lsrs	r3, r3, #4
 8002696:	009a      	lsls	r2, r3, #2
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	4a09      	ldr	r2, [pc, #36]	@ (80026c4 <DMA_CalcBaseAndBitshift+0x74>)
 80026a0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80026a2:	bf00      	nop
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	40020407 	.word	0x40020407
 80026b4:	bffdfff8 	.word	0xbffdfff8
 80026b8:	cccccccd 	.word	0xcccccccd
 80026bc:	40020000 	.word	0x40020000
 80026c0:	bffdfbf8 	.word	0xbffdfbf8
 80026c4:	40020400 	.word	0x40020400

080026c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b087      	sub	sp, #28
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026d2:	2300      	movs	r3, #0
 80026d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026d6:	e154      	b.n	8002982 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	2101      	movs	r1, #1
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	fa01 f303 	lsl.w	r3, r1, r3
 80026e4:	4013      	ands	r3, r2
 80026e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	f000 8146 	beq.w	800297c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f003 0303 	and.w	r3, r3, #3
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d005      	beq.n	8002708 <HAL_GPIO_Init+0x40>
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f003 0303 	and.w	r3, r3, #3
 8002704:	2b02      	cmp	r3, #2
 8002706:	d130      	bne.n	800276a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	2203      	movs	r2, #3
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	43db      	mvns	r3, r3
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	4013      	ands	r3, r2
 800271e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	68da      	ldr	r2, [r3, #12]
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	693a      	ldr	r2, [r7, #16]
 800272e:	4313      	orrs	r3, r2
 8002730:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	693a      	ldr	r2, [r7, #16]
 8002736:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800273e:	2201      	movs	r2, #1
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	43db      	mvns	r3, r3
 8002748:	693a      	ldr	r2, [r7, #16]
 800274a:	4013      	ands	r3, r2
 800274c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	091b      	lsrs	r3, r3, #4
 8002754:	f003 0201 	and.w	r2, r3, #1
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	4313      	orrs	r3, r2
 8002762:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	f003 0303 	and.w	r3, r3, #3
 8002772:	2b03      	cmp	r3, #3
 8002774:	d017      	beq.n	80027a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	2203      	movs	r2, #3
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43db      	mvns	r3, r3
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	4013      	ands	r3, r2
 800278c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	689a      	ldr	r2, [r3, #8]
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	fa02 f303 	lsl.w	r3, r2, r3
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	4313      	orrs	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	693a      	ldr	r2, [r7, #16]
 80027a4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	f003 0303 	and.w	r3, r3, #3
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d123      	bne.n	80027fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	08da      	lsrs	r2, r3, #3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	3208      	adds	r2, #8
 80027ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	f003 0307 	and.w	r3, r3, #7
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	220f      	movs	r2, #15
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	43db      	mvns	r3, r3
 80027d0:	693a      	ldr	r2, [r7, #16]
 80027d2:	4013      	ands	r3, r2
 80027d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	691a      	ldr	r2, [r3, #16]
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	08da      	lsrs	r2, r3, #3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	3208      	adds	r2, #8
 80027f4:	6939      	ldr	r1, [r7, #16]
 80027f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	2203      	movs	r2, #3
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	43db      	mvns	r3, r3
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	4013      	ands	r3, r2
 8002810:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f003 0203 	and.w	r2, r3, #3
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	4313      	orrs	r3, r2
 8002826:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002836:	2b00      	cmp	r3, #0
 8002838:	f000 80a0 	beq.w	800297c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800283c:	4b58      	ldr	r3, [pc, #352]	@ (80029a0 <HAL_GPIO_Init+0x2d8>)
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	4a57      	ldr	r2, [pc, #348]	@ (80029a0 <HAL_GPIO_Init+0x2d8>)
 8002842:	f043 0301 	orr.w	r3, r3, #1
 8002846:	6193      	str	r3, [r2, #24]
 8002848:	4b55      	ldr	r3, [pc, #340]	@ (80029a0 <HAL_GPIO_Init+0x2d8>)
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002854:	4a53      	ldr	r2, [pc, #332]	@ (80029a4 <HAL_GPIO_Init+0x2dc>)
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	089b      	lsrs	r3, r3, #2
 800285a:	3302      	adds	r3, #2
 800285c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002860:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	f003 0303 	and.w	r3, r3, #3
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	220f      	movs	r2, #15
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	43db      	mvns	r3, r3
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	4013      	ands	r3, r2
 8002876:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800287e:	d019      	beq.n	80028b4 <HAL_GPIO_Init+0x1ec>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4a49      	ldr	r2, [pc, #292]	@ (80029a8 <HAL_GPIO_Init+0x2e0>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d013      	beq.n	80028b0 <HAL_GPIO_Init+0x1e8>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a48      	ldr	r2, [pc, #288]	@ (80029ac <HAL_GPIO_Init+0x2e4>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d00d      	beq.n	80028ac <HAL_GPIO_Init+0x1e4>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a47      	ldr	r2, [pc, #284]	@ (80029b0 <HAL_GPIO_Init+0x2e8>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d007      	beq.n	80028a8 <HAL_GPIO_Init+0x1e0>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4a46      	ldr	r2, [pc, #280]	@ (80029b4 <HAL_GPIO_Init+0x2ec>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d101      	bne.n	80028a4 <HAL_GPIO_Init+0x1dc>
 80028a0:	2304      	movs	r3, #4
 80028a2:	e008      	b.n	80028b6 <HAL_GPIO_Init+0x1ee>
 80028a4:	2305      	movs	r3, #5
 80028a6:	e006      	b.n	80028b6 <HAL_GPIO_Init+0x1ee>
 80028a8:	2303      	movs	r3, #3
 80028aa:	e004      	b.n	80028b6 <HAL_GPIO_Init+0x1ee>
 80028ac:	2302      	movs	r3, #2
 80028ae:	e002      	b.n	80028b6 <HAL_GPIO_Init+0x1ee>
 80028b0:	2301      	movs	r3, #1
 80028b2:	e000      	b.n	80028b6 <HAL_GPIO_Init+0x1ee>
 80028b4:	2300      	movs	r3, #0
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	f002 0203 	and.w	r2, r2, #3
 80028bc:	0092      	lsls	r2, r2, #2
 80028be:	4093      	lsls	r3, r2
 80028c0:	693a      	ldr	r2, [r7, #16]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80028c6:	4937      	ldr	r1, [pc, #220]	@ (80029a4 <HAL_GPIO_Init+0x2dc>)
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	089b      	lsrs	r3, r3, #2
 80028cc:	3302      	adds	r3, #2
 80028ce:	693a      	ldr	r2, [r7, #16]
 80028d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028d4:	4b38      	ldr	r3, [pc, #224]	@ (80029b8 <HAL_GPIO_Init+0x2f0>)
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	43db      	mvns	r3, r3
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	4013      	ands	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d003      	beq.n	80028f8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80028f8:	4a2f      	ldr	r2, [pc, #188]	@ (80029b8 <HAL_GPIO_Init+0x2f0>)
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028fe:	4b2e      	ldr	r3, [pc, #184]	@ (80029b8 <HAL_GPIO_Init+0x2f0>)
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	43db      	mvns	r3, r3
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	4013      	ands	r3, r2
 800290c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d003      	beq.n	8002922 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800291a:	693a      	ldr	r2, [r7, #16]
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	4313      	orrs	r3, r2
 8002920:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002922:	4a25      	ldr	r2, [pc, #148]	@ (80029b8 <HAL_GPIO_Init+0x2f0>)
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002928:	4b23      	ldr	r3, [pc, #140]	@ (80029b8 <HAL_GPIO_Init+0x2f0>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	43db      	mvns	r3, r3
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	4013      	ands	r3, r2
 8002936:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d003      	beq.n	800294c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002944:	693a      	ldr	r2, [r7, #16]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	4313      	orrs	r3, r2
 800294a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800294c:	4a1a      	ldr	r2, [pc, #104]	@ (80029b8 <HAL_GPIO_Init+0x2f0>)
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002952:	4b19      	ldr	r3, [pc, #100]	@ (80029b8 <HAL_GPIO_Init+0x2f0>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	43db      	mvns	r3, r3
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	4013      	ands	r3, r2
 8002960:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800296a:	2b00      	cmp	r3, #0
 800296c:	d003      	beq.n	8002976 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	4313      	orrs	r3, r2
 8002974:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002976:	4a10      	ldr	r2, [pc, #64]	@ (80029b8 <HAL_GPIO_Init+0x2f0>)
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	3301      	adds	r3, #1
 8002980:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	fa22 f303 	lsr.w	r3, r2, r3
 800298c:	2b00      	cmp	r3, #0
 800298e:	f47f aea3 	bne.w	80026d8 <HAL_GPIO_Init+0x10>
  }
}
 8002992:	bf00      	nop
 8002994:	bf00      	nop
 8002996:	371c      	adds	r7, #28
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	40021000 	.word	0x40021000
 80029a4:	40010000 	.word	0x40010000
 80029a8:	48000400 	.word	0x48000400
 80029ac:	48000800 	.word	0x48000800
 80029b0:	48000c00 	.word	0x48000c00
 80029b4:	48001000 	.word	0x48001000
 80029b8:	40010400 	.word	0x40010400

080029bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	460b      	mov	r3, r1
 80029c6:	807b      	strh	r3, [r7, #2]
 80029c8:	4613      	mov	r3, r2
 80029ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029cc:	787b      	ldrb	r3, [r7, #1]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d003      	beq.n	80029da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029d2:	887a      	ldrh	r2, [r7, #2]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029d8:	e002      	b.n	80029e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029da:	887a      	ldrh	r2, [r7, #2]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029e0:	bf00      	nop
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029fc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d102      	bne.n	8002a12 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	f000 bff4 	b.w	80039fa <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a16:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0301 	and.w	r3, r3, #1
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f000 816d 	beq.w	8002d02 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002a28:	4bb4      	ldr	r3, [pc, #720]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 030c 	and.w	r3, r3, #12
 8002a30:	2b04      	cmp	r3, #4
 8002a32:	d00c      	beq.n	8002a4e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a34:	4bb1      	ldr	r3, [pc, #708]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 030c 	and.w	r3, r3, #12
 8002a3c:	2b08      	cmp	r3, #8
 8002a3e:	d157      	bne.n	8002af0 <HAL_RCC_OscConfig+0x104>
 8002a40:	4bae      	ldr	r3, [pc, #696]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a4c:	d150      	bne.n	8002af0 <HAL_RCC_OscConfig+0x104>
 8002a4e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a52:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a56:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002a5a:	fa93 f3a3 	rbit	r3, r3
 8002a5e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a62:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a66:	fab3 f383 	clz	r3, r3
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002a6e:	d802      	bhi.n	8002a76 <HAL_RCC_OscConfig+0x8a>
 8002a70:	4ba2      	ldr	r3, [pc, #648]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	e015      	b.n	8002aa2 <HAL_RCC_OscConfig+0xb6>
 8002a76:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a7a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002a82:	fa93 f3a3 	rbit	r3, r3
 8002a86:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002a8a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a8e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002a92:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002a96:	fa93 f3a3 	rbit	r3, r3
 8002a9a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002a9e:	4b97      	ldr	r3, [pc, #604]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002aa6:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002aaa:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002aae:	fa92 f2a2 	rbit	r2, r2
 8002ab2:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002ab6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002aba:	fab2 f282 	clz	r2, r2
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	f042 0220 	orr.w	r2, r2, #32
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	f002 021f 	and.w	r2, r2, #31
 8002aca:	2101      	movs	r1, #1
 8002acc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	f000 8114 	beq.w	8002d00 <HAL_RCC_OscConfig+0x314>
 8002ad8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002adc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	f040 810b 	bne.w	8002d00 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	f000 bf85 	b.w	80039fa <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002af0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b00:	d106      	bne.n	8002b10 <HAL_RCC_OscConfig+0x124>
 8002b02:	4b7e      	ldr	r3, [pc, #504]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a7d      	ldr	r2, [pc, #500]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b0c:	6013      	str	r3, [r2, #0]
 8002b0e:	e036      	b.n	8002b7e <HAL_RCC_OscConfig+0x192>
 8002b10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b14:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d10c      	bne.n	8002b3a <HAL_RCC_OscConfig+0x14e>
 8002b20:	4b76      	ldr	r3, [pc, #472]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a75      	ldr	r2, [pc, #468]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b2a:	6013      	str	r3, [r2, #0]
 8002b2c:	4b73      	ldr	r3, [pc, #460]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a72      	ldr	r2, [pc, #456]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b36:	6013      	str	r3, [r2, #0]
 8002b38:	e021      	b.n	8002b7e <HAL_RCC_OscConfig+0x192>
 8002b3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b3e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b4a:	d10c      	bne.n	8002b66 <HAL_RCC_OscConfig+0x17a>
 8002b4c:	4b6b      	ldr	r3, [pc, #428]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a6a      	ldr	r2, [pc, #424]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b52:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b56:	6013      	str	r3, [r2, #0]
 8002b58:	4b68      	ldr	r3, [pc, #416]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a67      	ldr	r2, [pc, #412]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b62:	6013      	str	r3, [r2, #0]
 8002b64:	e00b      	b.n	8002b7e <HAL_RCC_OscConfig+0x192>
 8002b66:	4b65      	ldr	r3, [pc, #404]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a64      	ldr	r2, [pc, #400]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b70:	6013      	str	r3, [r2, #0]
 8002b72:	4b62      	ldr	r3, [pc, #392]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a61      	ldr	r2, [pc, #388]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b7c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b7e:	4b5f      	ldr	r3, [pc, #380]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b82:	f023 020f 	bic.w	r2, r3, #15
 8002b86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	495a      	ldr	r1, [pc, #360]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002b94:	4313      	orrs	r3, r2
 8002b96:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b9c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d054      	beq.n	8002c52 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba8:	f7fe f978 	bl	8000e9c <HAL_GetTick>
 8002bac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb0:	e00a      	b.n	8002bc8 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bb2:	f7fe f973 	bl	8000e9c <HAL_GetTick>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	2b64      	cmp	r3, #100	@ 0x64
 8002bc0:	d902      	bls.n	8002bc8 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	f000 bf19 	b.w	80039fa <HAL_RCC_OscConfig+0x100e>
 8002bc8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bcc:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002bd4:	fa93 f3a3 	rbit	r3, r3
 8002bd8:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002bdc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002be0:	fab3 f383 	clz	r3, r3
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b3f      	cmp	r3, #63	@ 0x3f
 8002be8:	d802      	bhi.n	8002bf0 <HAL_RCC_OscConfig+0x204>
 8002bea:	4b44      	ldr	r3, [pc, #272]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	e015      	b.n	8002c1c <HAL_RCC_OscConfig+0x230>
 8002bf0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bf4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002bfc:	fa93 f3a3 	rbit	r3, r3
 8002c00:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002c04:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c08:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002c0c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002c10:	fa93 f3a3 	rbit	r3, r3
 8002c14:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002c18:	4b38      	ldr	r3, [pc, #224]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c1c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c20:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002c24:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002c28:	fa92 f2a2 	rbit	r2, r2
 8002c2c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002c30:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002c34:	fab2 f282 	clz	r2, r2
 8002c38:	b2d2      	uxtb	r2, r2
 8002c3a:	f042 0220 	orr.w	r2, r2, #32
 8002c3e:	b2d2      	uxtb	r2, r2
 8002c40:	f002 021f 	and.w	r2, r2, #31
 8002c44:	2101      	movs	r1, #1
 8002c46:	fa01 f202 	lsl.w	r2, r1, r2
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d0b0      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x1c6>
 8002c50:	e057      	b.n	8002d02 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c52:	f7fe f923 	bl	8000e9c <HAL_GetTick>
 8002c56:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c5a:	e00a      	b.n	8002c72 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c5c:	f7fe f91e 	bl	8000e9c <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b64      	cmp	r3, #100	@ 0x64
 8002c6a:	d902      	bls.n	8002c72 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	f000 bec4 	b.w	80039fa <HAL_RCC_OscConfig+0x100e>
 8002c72:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c76:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c7a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002c7e:	fa93 f3a3 	rbit	r3, r3
 8002c82:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002c86:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c8a:	fab3 f383 	clz	r3, r3
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c92:	d802      	bhi.n	8002c9a <HAL_RCC_OscConfig+0x2ae>
 8002c94:	4b19      	ldr	r3, [pc, #100]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	e015      	b.n	8002cc6 <HAL_RCC_OscConfig+0x2da>
 8002c9a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c9e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002ca6:	fa93 f3a3 	rbit	r3, r3
 8002caa:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002cae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cb2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002cb6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002cba:	fa93 f3a3 	rbit	r3, r3
 8002cbe:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8002cfc <HAL_RCC_OscConfig+0x310>)
 8002cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002cca:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002cce:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002cd2:	fa92 f2a2 	rbit	r2, r2
 8002cd6:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002cda:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002cde:	fab2 f282 	clz	r2, r2
 8002ce2:	b2d2      	uxtb	r2, r2
 8002ce4:	f042 0220 	orr.w	r2, r2, #32
 8002ce8:	b2d2      	uxtb	r2, r2
 8002cea:	f002 021f 	and.w	r2, r2, #31
 8002cee:	2101      	movs	r1, #1
 8002cf0:	fa01 f202 	lsl.w	r2, r1, r2
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1b0      	bne.n	8002c5c <HAL_RCC_OscConfig+0x270>
 8002cfa:	e002      	b.n	8002d02 <HAL_RCC_OscConfig+0x316>
 8002cfc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d06:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	f000 816c 	beq.w	8002ff0 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002d18:	4bcc      	ldr	r3, [pc, #816]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f003 030c 	and.w	r3, r3, #12
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d00b      	beq.n	8002d3c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002d24:	4bc9      	ldr	r3, [pc, #804]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f003 030c 	and.w	r3, r3, #12
 8002d2c:	2b08      	cmp	r3, #8
 8002d2e:	d16d      	bne.n	8002e0c <HAL_RCC_OscConfig+0x420>
 8002d30:	4bc6      	ldr	r3, [pc, #792]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d167      	bne.n	8002e0c <HAL_RCC_OscConfig+0x420>
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d42:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002d46:	fa93 f3a3 	rbit	r3, r3
 8002d4a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002d4e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d52:	fab3 f383 	clz	r3, r3
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d5a:	d802      	bhi.n	8002d62 <HAL_RCC_OscConfig+0x376>
 8002d5c:	4bbb      	ldr	r3, [pc, #748]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	e013      	b.n	8002d8a <HAL_RCC_OscConfig+0x39e>
 8002d62:	2302      	movs	r3, #2
 8002d64:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d68:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002d6c:	fa93 f3a3 	rbit	r3, r3
 8002d70:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002d74:	2302      	movs	r3, #2
 8002d76:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002d7a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002d7e:	fa93 f3a3 	rbit	r3, r3
 8002d82:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002d86:	4bb1      	ldr	r3, [pc, #708]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8a:	2202      	movs	r2, #2
 8002d8c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002d90:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002d94:	fa92 f2a2 	rbit	r2, r2
 8002d98:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002d9c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002da0:	fab2 f282 	clz	r2, r2
 8002da4:	b2d2      	uxtb	r2, r2
 8002da6:	f042 0220 	orr.w	r2, r2, #32
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	f002 021f 	and.w	r2, r2, #31
 8002db0:	2101      	movs	r1, #1
 8002db2:	fa01 f202 	lsl.w	r2, r1, r2
 8002db6:	4013      	ands	r3, r2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00a      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x3e6>
 8002dbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d002      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	f000 be14 	b.w	80039fa <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd2:	4b9e      	ldr	r3, [pc, #632]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002dda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dde:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	21f8      	movs	r1, #248	@ 0xf8
 8002de8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dec:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002df0:	fa91 f1a1 	rbit	r1, r1
 8002df4:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002df8:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002dfc:	fab1 f181 	clz	r1, r1
 8002e00:	b2c9      	uxtb	r1, r1
 8002e02:	408b      	lsls	r3, r1
 8002e04:	4991      	ldr	r1, [pc, #580]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e0a:	e0f1      	b.n	8002ff0 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f000 8083 	beq.w	8002f24 <HAL_RCC_OscConfig+0x538>
 8002e1e:	2301      	movs	r3, #1
 8002e20:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e24:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002e28:	fa93 f3a3 	rbit	r3, r3
 8002e2c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002e30:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e34:	fab3 f383 	clz	r3, r3
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002e3e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	461a      	mov	r2, r3
 8002e46:	2301      	movs	r3, #1
 8002e48:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e4a:	f7fe f827 	bl	8000e9c <HAL_GetTick>
 8002e4e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e52:	e00a      	b.n	8002e6a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e54:	f7fe f822 	bl	8000e9c <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d902      	bls.n	8002e6a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	f000 bdc8 	b.w	80039fa <HAL_RCC_OscConfig+0x100e>
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e70:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002e74:	fa93 f3a3 	rbit	r3, r3
 8002e78:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002e7c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e80:	fab3 f383 	clz	r3, r3
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e88:	d802      	bhi.n	8002e90 <HAL_RCC_OscConfig+0x4a4>
 8002e8a:	4b70      	ldr	r3, [pc, #448]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	e013      	b.n	8002eb8 <HAL_RCC_OscConfig+0x4cc>
 8002e90:	2302      	movs	r3, #2
 8002e92:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e96:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002e9a:	fa93 f3a3 	rbit	r3, r3
 8002e9e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002ea8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002eac:	fa93 f3a3 	rbit	r3, r3
 8002eb0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002eb4:	4b65      	ldr	r3, [pc, #404]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb8:	2202      	movs	r2, #2
 8002eba:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002ebe:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002ec2:	fa92 f2a2 	rbit	r2, r2
 8002ec6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002eca:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002ece:	fab2 f282 	clz	r2, r2
 8002ed2:	b2d2      	uxtb	r2, r2
 8002ed4:	f042 0220 	orr.w	r2, r2, #32
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	f002 021f 	and.w	r2, r2, #31
 8002ede:	2101      	movs	r1, #1
 8002ee0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d0b4      	beq.n	8002e54 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eea:	4b58      	ldr	r3, [pc, #352]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ef2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ef6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	21f8      	movs	r1, #248	@ 0xf8
 8002f00:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f04:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002f08:	fa91 f1a1 	rbit	r1, r1
 8002f0c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002f10:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002f14:	fab1 f181 	clz	r1, r1
 8002f18:	b2c9      	uxtb	r1, r1
 8002f1a:	408b      	lsls	r3, r1
 8002f1c:	494b      	ldr	r1, [pc, #300]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	600b      	str	r3, [r1, #0]
 8002f22:	e065      	b.n	8002ff0 <HAL_RCC_OscConfig+0x604>
 8002f24:	2301      	movs	r3, #1
 8002f26:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f2a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002f2e:	fa93 f3a3 	rbit	r3, r3
 8002f32:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002f36:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f3a:	fab3 f383 	clz	r3, r3
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002f44:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f50:	f7fd ffa4 	bl	8000e9c <HAL_GetTick>
 8002f54:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f58:	e00a      	b.n	8002f70 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f5a:	f7fd ff9f 	bl	8000e9c <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d902      	bls.n	8002f70 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	f000 bd45 	b.w	80039fa <HAL_RCC_OscConfig+0x100e>
 8002f70:	2302      	movs	r3, #2
 8002f72:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f76:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002f7a:	fa93 f3a3 	rbit	r3, r3
 8002f7e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002f82:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f86:	fab3 f383 	clz	r3, r3
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f8e:	d802      	bhi.n	8002f96 <HAL_RCC_OscConfig+0x5aa>
 8002f90:	4b2e      	ldr	r3, [pc, #184]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	e013      	b.n	8002fbe <HAL_RCC_OscConfig+0x5d2>
 8002f96:	2302      	movs	r3, #2
 8002f98:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002fa0:	fa93 f3a3 	rbit	r3, r3
 8002fa4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002fa8:	2302      	movs	r3, #2
 8002faa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002fae:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002fb2:	fa93 f3a3 	rbit	r3, r3
 8002fb6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002fba:	4b24      	ldr	r3, [pc, #144]	@ (800304c <HAL_RCC_OscConfig+0x660>)
 8002fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fbe:	2202      	movs	r2, #2
 8002fc0:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002fc4:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002fc8:	fa92 f2a2 	rbit	r2, r2
 8002fcc:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002fd0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002fd4:	fab2 f282 	clz	r2, r2
 8002fd8:	b2d2      	uxtb	r2, r2
 8002fda:	f042 0220 	orr.w	r2, r2, #32
 8002fde:	b2d2      	uxtb	r2, r2
 8002fe0:	f002 021f 	and.w	r2, r2, #31
 8002fe4:	2101      	movs	r1, #1
 8002fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8002fea:	4013      	ands	r3, r2
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d1b4      	bne.n	8002f5a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ff0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ff4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0308 	and.w	r3, r3, #8
 8003000:	2b00      	cmp	r3, #0
 8003002:	f000 8115 	beq.w	8003230 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003006:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800300a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d07e      	beq.n	8003114 <HAL_RCC_OscConfig+0x728>
 8003016:	2301      	movs	r3, #1
 8003018:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800301c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003020:	fa93 f3a3 	rbit	r3, r3
 8003024:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003028:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800302c:	fab3 f383 	clz	r3, r3
 8003030:	b2db      	uxtb	r3, r3
 8003032:	461a      	mov	r2, r3
 8003034:	4b06      	ldr	r3, [pc, #24]	@ (8003050 <HAL_RCC_OscConfig+0x664>)
 8003036:	4413      	add	r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	461a      	mov	r2, r3
 800303c:	2301      	movs	r3, #1
 800303e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003040:	f7fd ff2c 	bl	8000e9c <HAL_GetTick>
 8003044:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003048:	e00f      	b.n	800306a <HAL_RCC_OscConfig+0x67e>
 800304a:	bf00      	nop
 800304c:	40021000 	.word	0x40021000
 8003050:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003054:	f7fd ff22 	bl	8000e9c <HAL_GetTick>
 8003058:	4602      	mov	r2, r0
 800305a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d902      	bls.n	800306a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	f000 bcc8 	b.w	80039fa <HAL_RCC_OscConfig+0x100e>
 800306a:	2302      	movs	r3, #2
 800306c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003070:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003074:	fa93 f3a3 	rbit	r3, r3
 8003078:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800307c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003080:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003084:	2202      	movs	r2, #2
 8003086:	601a      	str	r2, [r3, #0]
 8003088:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800308c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	fa93 f2a3 	rbit	r2, r3
 8003096:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800309a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800309e:	601a      	str	r2, [r3, #0]
 80030a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80030a8:	2202      	movs	r2, #2
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	fa93 f2a3 	rbit	r2, r3
 80030ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030be:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030c2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030c4:	4bb0      	ldr	r3, [pc, #704]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 80030c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80030c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030cc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80030d0:	2102      	movs	r1, #2
 80030d2:	6019      	str	r1, [r3, #0]
 80030d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030d8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	fa93 f1a3 	rbit	r1, r3
 80030e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030e6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80030ea:	6019      	str	r1, [r3, #0]
  return result;
 80030ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030f0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	fab3 f383 	clz	r3, r3
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003100:	b2db      	uxtb	r3, r3
 8003102:	f003 031f 	and.w	r3, r3, #31
 8003106:	2101      	movs	r1, #1
 8003108:	fa01 f303 	lsl.w	r3, r1, r3
 800310c:	4013      	ands	r3, r2
 800310e:	2b00      	cmp	r3, #0
 8003110:	d0a0      	beq.n	8003054 <HAL_RCC_OscConfig+0x668>
 8003112:	e08d      	b.n	8003230 <HAL_RCC_OscConfig+0x844>
 8003114:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003118:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800311c:	2201      	movs	r2, #1
 800311e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003120:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003124:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	fa93 f2a3 	rbit	r2, r3
 800312e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003132:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003136:	601a      	str	r2, [r3, #0]
  return result;
 8003138:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800313c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003140:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003142:	fab3 f383 	clz	r3, r3
 8003146:	b2db      	uxtb	r3, r3
 8003148:	461a      	mov	r2, r3
 800314a:	4b90      	ldr	r3, [pc, #576]	@ (800338c <HAL_RCC_OscConfig+0x9a0>)
 800314c:	4413      	add	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	461a      	mov	r2, r3
 8003152:	2300      	movs	r3, #0
 8003154:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003156:	f7fd fea1 	bl	8000e9c <HAL_GetTick>
 800315a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800315e:	e00a      	b.n	8003176 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003160:	f7fd fe9c 	bl	8000e9c <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	2b02      	cmp	r3, #2
 800316e:	d902      	bls.n	8003176 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	f000 bc42 	b.w	80039fa <HAL_RCC_OscConfig+0x100e>
 8003176:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800317a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800317e:	2202      	movs	r2, #2
 8003180:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003182:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003186:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	fa93 f2a3 	rbit	r2, r3
 8003190:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003194:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003198:	601a      	str	r2, [r3, #0]
 800319a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800319e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80031a2:	2202      	movs	r2, #2
 80031a4:	601a      	str	r2, [r3, #0]
 80031a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031aa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	fa93 f2a3 	rbit	r2, r3
 80031b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80031bc:	601a      	str	r2, [r3, #0]
 80031be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031c2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80031c6:	2202      	movs	r2, #2
 80031c8:	601a      	str	r2, [r3, #0]
 80031ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ce:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	fa93 f2a3 	rbit	r2, r3
 80031d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80031e0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031e2:	4b69      	ldr	r3, [pc, #420]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 80031e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031ea:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80031ee:	2102      	movs	r1, #2
 80031f0:	6019      	str	r1, [r3, #0]
 80031f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	fa93 f1a3 	rbit	r1, r3
 8003200:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003204:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003208:	6019      	str	r1, [r3, #0]
  return result;
 800320a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800320e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	fab3 f383 	clz	r3, r3
 8003218:	b2db      	uxtb	r3, r3
 800321a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800321e:	b2db      	uxtb	r3, r3
 8003220:	f003 031f 	and.w	r3, r3, #31
 8003224:	2101      	movs	r1, #1
 8003226:	fa01 f303 	lsl.w	r3, r1, r3
 800322a:	4013      	ands	r3, r2
 800322c:	2b00      	cmp	r3, #0
 800322e:	d197      	bne.n	8003160 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003230:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003234:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0304 	and.w	r3, r3, #4
 8003240:	2b00      	cmp	r3, #0
 8003242:	f000 819e 	beq.w	8003582 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003246:	2300      	movs	r3, #0
 8003248:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800324c:	4b4e      	ldr	r3, [pc, #312]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 800324e:	69db      	ldr	r3, [r3, #28]
 8003250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d116      	bne.n	8003286 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003258:	4b4b      	ldr	r3, [pc, #300]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 800325a:	69db      	ldr	r3, [r3, #28]
 800325c:	4a4a      	ldr	r2, [pc, #296]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 800325e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003262:	61d3      	str	r3, [r2, #28]
 8003264:	4b48      	ldr	r3, [pc, #288]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 8003266:	69db      	ldr	r3, [r3, #28]
 8003268:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800326c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003270:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800327a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800327e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003280:	2301      	movs	r3, #1
 8003282:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003286:	4b42      	ldr	r3, [pc, #264]	@ (8003390 <HAL_RCC_OscConfig+0x9a4>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800328e:	2b00      	cmp	r3, #0
 8003290:	d11a      	bne.n	80032c8 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003292:	4b3f      	ldr	r3, [pc, #252]	@ (8003390 <HAL_RCC_OscConfig+0x9a4>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a3e      	ldr	r2, [pc, #248]	@ (8003390 <HAL_RCC_OscConfig+0x9a4>)
 8003298:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800329c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800329e:	f7fd fdfd 	bl	8000e9c <HAL_GetTick>
 80032a2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032a6:	e009      	b.n	80032bc <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032a8:	f7fd fdf8 	bl	8000e9c <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b64      	cmp	r3, #100	@ 0x64
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e39e      	b.n	80039fa <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032bc:	4b34      	ldr	r3, [pc, #208]	@ (8003390 <HAL_RCC_OscConfig+0x9a4>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0ef      	beq.n	80032a8 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d106      	bne.n	80032e6 <HAL_RCC_OscConfig+0x8fa>
 80032d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 80032da:	6a1b      	ldr	r3, [r3, #32]
 80032dc:	4a2a      	ldr	r2, [pc, #168]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 80032de:	f043 0301 	orr.w	r3, r3, #1
 80032e2:	6213      	str	r3, [r2, #32]
 80032e4:	e035      	b.n	8003352 <HAL_RCC_OscConfig+0x966>
 80032e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032ea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d10c      	bne.n	8003310 <HAL_RCC_OscConfig+0x924>
 80032f6:	4b24      	ldr	r3, [pc, #144]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 80032f8:	6a1b      	ldr	r3, [r3, #32]
 80032fa:	4a23      	ldr	r2, [pc, #140]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 80032fc:	f023 0301 	bic.w	r3, r3, #1
 8003300:	6213      	str	r3, [r2, #32]
 8003302:	4b21      	ldr	r3, [pc, #132]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 8003304:	6a1b      	ldr	r3, [r3, #32]
 8003306:	4a20      	ldr	r2, [pc, #128]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 8003308:	f023 0304 	bic.w	r3, r3, #4
 800330c:	6213      	str	r3, [r2, #32]
 800330e:	e020      	b.n	8003352 <HAL_RCC_OscConfig+0x966>
 8003310:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003314:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	2b05      	cmp	r3, #5
 800331e:	d10c      	bne.n	800333a <HAL_RCC_OscConfig+0x94e>
 8003320:	4b19      	ldr	r3, [pc, #100]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	4a18      	ldr	r2, [pc, #96]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 8003326:	f043 0304 	orr.w	r3, r3, #4
 800332a:	6213      	str	r3, [r2, #32]
 800332c:	4b16      	ldr	r3, [pc, #88]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 800332e:	6a1b      	ldr	r3, [r3, #32]
 8003330:	4a15      	ldr	r2, [pc, #84]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 8003332:	f043 0301 	orr.w	r3, r3, #1
 8003336:	6213      	str	r3, [r2, #32]
 8003338:	e00b      	b.n	8003352 <HAL_RCC_OscConfig+0x966>
 800333a:	4b13      	ldr	r3, [pc, #76]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	4a12      	ldr	r2, [pc, #72]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 8003340:	f023 0301 	bic.w	r3, r3, #1
 8003344:	6213      	str	r3, [r2, #32]
 8003346:	4b10      	ldr	r3, [pc, #64]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 8003348:	6a1b      	ldr	r3, [r3, #32]
 800334a:	4a0f      	ldr	r2, [pc, #60]	@ (8003388 <HAL_RCC_OscConfig+0x99c>)
 800334c:	f023 0304 	bic.w	r3, r3, #4
 8003350:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003352:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003356:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	2b00      	cmp	r3, #0
 8003360:	f000 8087 	beq.w	8003472 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003364:	f7fd fd9a 	bl	8000e9c <HAL_GetTick>
 8003368:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800336c:	e012      	b.n	8003394 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800336e:	f7fd fd95 	bl	8000e9c <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800337e:	4293      	cmp	r3, r2
 8003380:	d908      	bls.n	8003394 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e339      	b.n	80039fa <HAL_RCC_OscConfig+0x100e>
 8003386:	bf00      	nop
 8003388:	40021000 	.word	0x40021000
 800338c:	10908120 	.word	0x10908120
 8003390:	40007000 	.word	0x40007000
 8003394:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003398:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800339c:	2202      	movs	r2, #2
 800339e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033a4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	fa93 f2a3 	rbit	r2, r3
 80033ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033b2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033bc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80033c0:	2202      	movs	r2, #2
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033c8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	fa93 f2a3 	rbit	r2, r3
 80033d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033d6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80033da:	601a      	str	r2, [r3, #0]
  return result;
 80033dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033e0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80033e4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033e6:	fab3 f383 	clz	r3, r3
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d102      	bne.n	80033fc <HAL_RCC_OscConfig+0xa10>
 80033f6:	4b98      	ldr	r3, [pc, #608]	@ (8003658 <HAL_RCC_OscConfig+0xc6c>)
 80033f8:	6a1b      	ldr	r3, [r3, #32]
 80033fa:	e013      	b.n	8003424 <HAL_RCC_OscConfig+0xa38>
 80033fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003400:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003404:	2202      	movs	r2, #2
 8003406:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003408:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800340c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	fa93 f2a3 	rbit	r2, r3
 8003416:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800341a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800341e:	601a      	str	r2, [r3, #0]
 8003420:	4b8d      	ldr	r3, [pc, #564]	@ (8003658 <HAL_RCC_OscConfig+0xc6c>)
 8003422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003424:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003428:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800342c:	2102      	movs	r1, #2
 800342e:	6011      	str	r1, [r2, #0]
 8003430:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003434:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003438:	6812      	ldr	r2, [r2, #0]
 800343a:	fa92 f1a2 	rbit	r1, r2
 800343e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003442:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003446:	6011      	str	r1, [r2, #0]
  return result;
 8003448:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800344c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003450:	6812      	ldr	r2, [r2, #0]
 8003452:	fab2 f282 	clz	r2, r2
 8003456:	b2d2      	uxtb	r2, r2
 8003458:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800345c:	b2d2      	uxtb	r2, r2
 800345e:	f002 021f 	and.w	r2, r2, #31
 8003462:	2101      	movs	r1, #1
 8003464:	fa01 f202 	lsl.w	r2, r1, r2
 8003468:	4013      	ands	r3, r2
 800346a:	2b00      	cmp	r3, #0
 800346c:	f43f af7f 	beq.w	800336e <HAL_RCC_OscConfig+0x982>
 8003470:	e07d      	b.n	800356e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003472:	f7fd fd13 	bl	8000e9c <HAL_GetTick>
 8003476:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800347a:	e00b      	b.n	8003494 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800347c:	f7fd fd0e 	bl	8000e9c <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003486:	1ad3      	subs	r3, r2, r3
 8003488:	f241 3288 	movw	r2, #5000	@ 0x1388
 800348c:	4293      	cmp	r3, r2
 800348e:	d901      	bls.n	8003494 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e2b2      	b.n	80039fa <HAL_RCC_OscConfig+0x100e>
 8003494:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003498:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800349c:	2202      	movs	r2, #2
 800349e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034a4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	fa93 f2a3 	rbit	r2, r3
 80034ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034b2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80034b6:	601a      	str	r2, [r3, #0]
 80034b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034bc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80034c0:	2202      	movs	r2, #2
 80034c2:	601a      	str	r2, [r3, #0]
 80034c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	fa93 f2a3 	rbit	r2, r3
 80034d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034d6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80034da:	601a      	str	r2, [r3, #0]
  return result;
 80034dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034e0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80034e4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034e6:	fab3 f383 	clz	r3, r3
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d102      	bne.n	80034fc <HAL_RCC_OscConfig+0xb10>
 80034f6:	4b58      	ldr	r3, [pc, #352]	@ (8003658 <HAL_RCC_OscConfig+0xc6c>)
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	e013      	b.n	8003524 <HAL_RCC_OscConfig+0xb38>
 80034fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003500:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003504:	2202      	movs	r2, #2
 8003506:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003508:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800350c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	fa93 f2a3 	rbit	r2, r3
 8003516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800351a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800351e:	601a      	str	r2, [r3, #0]
 8003520:	4b4d      	ldr	r3, [pc, #308]	@ (8003658 <HAL_RCC_OscConfig+0xc6c>)
 8003522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003524:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003528:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800352c:	2102      	movs	r1, #2
 800352e:	6011      	str	r1, [r2, #0]
 8003530:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003534:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003538:	6812      	ldr	r2, [r2, #0]
 800353a:	fa92 f1a2 	rbit	r1, r2
 800353e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003542:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003546:	6011      	str	r1, [r2, #0]
  return result;
 8003548:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800354c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003550:	6812      	ldr	r2, [r2, #0]
 8003552:	fab2 f282 	clz	r2, r2
 8003556:	b2d2      	uxtb	r2, r2
 8003558:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800355c:	b2d2      	uxtb	r2, r2
 800355e:	f002 021f 	and.w	r2, r2, #31
 8003562:	2101      	movs	r1, #1
 8003564:	fa01 f202 	lsl.w	r2, r1, r2
 8003568:	4013      	ands	r3, r2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d186      	bne.n	800347c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800356e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003572:	2b01      	cmp	r3, #1
 8003574:	d105      	bne.n	8003582 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003576:	4b38      	ldr	r3, [pc, #224]	@ (8003658 <HAL_RCC_OscConfig+0xc6c>)
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	4a37      	ldr	r2, [pc, #220]	@ (8003658 <HAL_RCC_OscConfig+0xc6c>)
 800357c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003580:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003582:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003586:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	2b00      	cmp	r3, #0
 8003590:	f000 8232 	beq.w	80039f8 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003594:	4b30      	ldr	r3, [pc, #192]	@ (8003658 <HAL_RCC_OscConfig+0xc6c>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 030c 	and.w	r3, r3, #12
 800359c:	2b08      	cmp	r3, #8
 800359e:	f000 8201 	beq.w	80039a4 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035a6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	f040 8157 	bne.w	8003862 <HAL_RCC_OscConfig+0xe76>
 80035b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035b8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80035bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80035c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035c6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	fa93 f2a3 	rbit	r2, r3
 80035d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035d4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80035d8:	601a      	str	r2, [r3, #0]
  return result;
 80035da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035de:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80035e2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035e4:	fab3 f383 	clz	r3, r3
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80035ee:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	461a      	mov	r2, r3
 80035f6:	2300      	movs	r3, #0
 80035f8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fa:	f7fd fc4f 	bl	8000e9c <HAL_GetTick>
 80035fe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003602:	e009      	b.n	8003618 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003604:	f7fd fc4a 	bl	8000e9c <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	2b02      	cmp	r3, #2
 8003612:	d901      	bls.n	8003618 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003614:	2303      	movs	r3, #3
 8003616:	e1f0      	b.n	80039fa <HAL_RCC_OscConfig+0x100e>
 8003618:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800361c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003620:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003624:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003626:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800362a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	fa93 f2a3 	rbit	r2, r3
 8003634:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003638:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800363c:	601a      	str	r2, [r3, #0]
  return result;
 800363e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003642:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003646:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003648:	fab3 f383 	clz	r3, r3
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003650:	d804      	bhi.n	800365c <HAL_RCC_OscConfig+0xc70>
 8003652:	4b01      	ldr	r3, [pc, #4]	@ (8003658 <HAL_RCC_OscConfig+0xc6c>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	e029      	b.n	80036ac <HAL_RCC_OscConfig+0xcc0>
 8003658:	40021000 	.word	0x40021000
 800365c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003660:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003664:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003668:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800366a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800366e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	fa93 f2a3 	rbit	r2, r3
 8003678:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800367c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003680:	601a      	str	r2, [r3, #0]
 8003682:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003686:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800368a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003694:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	fa93 f2a3 	rbit	r2, r3
 800369e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80036a6:	601a      	str	r2, [r3, #0]
 80036a8:	4bc3      	ldr	r3, [pc, #780]	@ (80039b8 <HAL_RCC_OscConfig+0xfcc>)
 80036aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036b0:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80036b4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80036b8:	6011      	str	r1, [r2, #0]
 80036ba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036be:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80036c2:	6812      	ldr	r2, [r2, #0]
 80036c4:	fa92 f1a2 	rbit	r1, r2
 80036c8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036cc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80036d0:	6011      	str	r1, [r2, #0]
  return result;
 80036d2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036d6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80036da:	6812      	ldr	r2, [r2, #0]
 80036dc:	fab2 f282 	clz	r2, r2
 80036e0:	b2d2      	uxtb	r2, r2
 80036e2:	f042 0220 	orr.w	r2, r2, #32
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	f002 021f 	and.w	r2, r2, #31
 80036ec:	2101      	movs	r1, #1
 80036ee:	fa01 f202 	lsl.w	r2, r1, r2
 80036f2:	4013      	ands	r3, r2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d185      	bne.n	8003604 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036f8:	4baf      	ldr	r3, [pc, #700]	@ (80039b8 <HAL_RCC_OscConfig+0xfcc>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003700:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003704:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800370c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003710:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	430b      	orrs	r3, r1
 800371a:	49a7      	ldr	r1, [pc, #668]	@ (80039b8 <HAL_RCC_OscConfig+0xfcc>)
 800371c:	4313      	orrs	r3, r2
 800371e:	604b      	str	r3, [r1, #4]
 8003720:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003724:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003728:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800372c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003732:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	fa93 f2a3 	rbit	r2, r3
 800373c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003740:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003744:	601a      	str	r2, [r3, #0]
  return result;
 8003746:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800374a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800374e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003750:	fab3 f383 	clz	r3, r3
 8003754:	b2db      	uxtb	r3, r3
 8003756:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800375a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	461a      	mov	r2, r3
 8003762:	2301      	movs	r3, #1
 8003764:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003766:	f7fd fb99 	bl	8000e9c <HAL_GetTick>
 800376a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800376e:	e009      	b.n	8003784 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003770:	f7fd fb94 	bl	8000e9c <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d901      	bls.n	8003784 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e13a      	b.n	80039fa <HAL_RCC_OscConfig+0x100e>
 8003784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003788:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800378c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003790:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003792:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003796:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	fa93 f2a3 	rbit	r2, r3
 80037a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80037a8:	601a      	str	r2, [r3, #0]
  return result;
 80037aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ae:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80037b2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037b4:	fab3 f383 	clz	r3, r3
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80037bc:	d802      	bhi.n	80037c4 <HAL_RCC_OscConfig+0xdd8>
 80037be:	4b7e      	ldr	r3, [pc, #504]	@ (80039b8 <HAL_RCC_OscConfig+0xfcc>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	e027      	b.n	8003814 <HAL_RCC_OscConfig+0xe28>
 80037c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037c8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80037cc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037d6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	fa93 f2a3 	rbit	r2, r3
 80037e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037e4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80037e8:	601a      	str	r2, [r3, #0]
 80037ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ee:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80037f2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037f6:	601a      	str	r2, [r3, #0]
 80037f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037fc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	fa93 f2a3 	rbit	r2, r3
 8003806:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800380a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800380e:	601a      	str	r2, [r3, #0]
 8003810:	4b69      	ldr	r3, [pc, #420]	@ (80039b8 <HAL_RCC_OscConfig+0xfcc>)
 8003812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003814:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003818:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800381c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003820:	6011      	str	r1, [r2, #0]
 8003822:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003826:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800382a:	6812      	ldr	r2, [r2, #0]
 800382c:	fa92 f1a2 	rbit	r1, r2
 8003830:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003834:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003838:	6011      	str	r1, [r2, #0]
  return result;
 800383a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800383e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003842:	6812      	ldr	r2, [r2, #0]
 8003844:	fab2 f282 	clz	r2, r2
 8003848:	b2d2      	uxtb	r2, r2
 800384a:	f042 0220 	orr.w	r2, r2, #32
 800384e:	b2d2      	uxtb	r2, r2
 8003850:	f002 021f 	and.w	r2, r2, #31
 8003854:	2101      	movs	r1, #1
 8003856:	fa01 f202 	lsl.w	r2, r1, r2
 800385a:	4013      	ands	r3, r2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d087      	beq.n	8003770 <HAL_RCC_OscConfig+0xd84>
 8003860:	e0ca      	b.n	80039f8 <HAL_RCC_OscConfig+0x100c>
 8003862:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003866:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800386a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800386e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003870:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003874:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	fa93 f2a3 	rbit	r2, r3
 800387e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003882:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003886:	601a      	str	r2, [r3, #0]
  return result;
 8003888:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800388c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003890:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003892:	fab3 f383 	clz	r3, r3
 8003896:	b2db      	uxtb	r3, r3
 8003898:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800389c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	461a      	mov	r2, r3
 80038a4:	2300      	movs	r3, #0
 80038a6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a8:	f7fd faf8 	bl	8000e9c <HAL_GetTick>
 80038ac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038b0:	e009      	b.n	80038c6 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038b2:	f7fd faf3 	bl	8000e9c <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e099      	b.n	80039fa <HAL_RCC_OscConfig+0x100e>
 80038c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ca:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80038ce:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80038d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038d8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	fa93 f2a3 	rbit	r2, r3
 80038e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038e6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80038ea:	601a      	str	r2, [r3, #0]
  return result;
 80038ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038f0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80038f4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038f6:	fab3 f383 	clz	r3, r3
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80038fe:	d802      	bhi.n	8003906 <HAL_RCC_OscConfig+0xf1a>
 8003900:	4b2d      	ldr	r3, [pc, #180]	@ (80039b8 <HAL_RCC_OscConfig+0xfcc>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	e027      	b.n	8003956 <HAL_RCC_OscConfig+0xf6a>
 8003906:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800390a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800390e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003912:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003914:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003918:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	fa93 f2a3 	rbit	r2, r3
 8003922:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003926:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003930:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003934:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003938:	601a      	str	r2, [r3, #0]
 800393a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800393e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	fa93 f2a3 	rbit	r2, r3
 8003948:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800394c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003950:	601a      	str	r2, [r3, #0]
 8003952:	4b19      	ldr	r3, [pc, #100]	@ (80039b8 <HAL_RCC_OscConfig+0xfcc>)
 8003954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003956:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800395a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800395e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003962:	6011      	str	r1, [r2, #0]
 8003964:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003968:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800396c:	6812      	ldr	r2, [r2, #0]
 800396e:	fa92 f1a2 	rbit	r1, r2
 8003972:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003976:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800397a:	6011      	str	r1, [r2, #0]
  return result;
 800397c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003980:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003984:	6812      	ldr	r2, [r2, #0]
 8003986:	fab2 f282 	clz	r2, r2
 800398a:	b2d2      	uxtb	r2, r2
 800398c:	f042 0220 	orr.w	r2, r2, #32
 8003990:	b2d2      	uxtb	r2, r2
 8003992:	f002 021f 	and.w	r2, r2, #31
 8003996:	2101      	movs	r1, #1
 8003998:	fa01 f202 	lsl.w	r2, r1, r2
 800399c:	4013      	ands	r3, r2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d187      	bne.n	80038b2 <HAL_RCC_OscConfig+0xec6>
 80039a2:	e029      	b.n	80039f8 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	69db      	ldr	r3, [r3, #28]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d103      	bne.n	80039bc <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e020      	b.n	80039fa <HAL_RCC_OscConfig+0x100e>
 80039b8:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80039bc:	4b11      	ldr	r3, [pc, #68]	@ (8003a04 <HAL_RCC_OscConfig+0x1018>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80039c4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80039c8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80039cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039d0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	6a1b      	ldr	r3, [r3, #32]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d10b      	bne.n	80039f4 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80039dc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80039e0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80039e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d001      	beq.n	80039f8 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e000      	b.n	80039fa <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	40021000 	.word	0x40021000

08003a08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b09e      	sub	sp, #120	@ 0x78
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003a12:	2300      	movs	r3, #0
 8003a14:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d101      	bne.n	8003a20 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e154      	b.n	8003cca <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a20:	4b89      	ldr	r3, [pc, #548]	@ (8003c48 <HAL_RCC_ClockConfig+0x240>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0307 	and.w	r3, r3, #7
 8003a28:	683a      	ldr	r2, [r7, #0]
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d910      	bls.n	8003a50 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a2e:	4b86      	ldr	r3, [pc, #536]	@ (8003c48 <HAL_RCC_ClockConfig+0x240>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f023 0207 	bic.w	r2, r3, #7
 8003a36:	4984      	ldr	r1, [pc, #528]	@ (8003c48 <HAL_RCC_ClockConfig+0x240>)
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a3e:	4b82      	ldr	r3, [pc, #520]	@ (8003c48 <HAL_RCC_ClockConfig+0x240>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0307 	and.w	r3, r3, #7
 8003a46:	683a      	ldr	r2, [r7, #0]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d001      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e13c      	b.n	8003cca <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d008      	beq.n	8003a6e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a5c:	4b7b      	ldr	r3, [pc, #492]	@ (8003c4c <HAL_RCC_ClockConfig+0x244>)
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	4978      	ldr	r1, [pc, #480]	@ (8003c4c <HAL_RCC_ClockConfig+0x244>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	f000 80cd 	beq.w	8003c16 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d137      	bne.n	8003af4 <HAL_RCC_ClockConfig+0xec>
 8003a84:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a88:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a8c:	fa93 f3a3 	rbit	r3, r3
 8003a90:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003a92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a94:	fab3 f383 	clz	r3, r3
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b3f      	cmp	r3, #63	@ 0x3f
 8003a9c:	d802      	bhi.n	8003aa4 <HAL_RCC_ClockConfig+0x9c>
 8003a9e:	4b6b      	ldr	r3, [pc, #428]	@ (8003c4c <HAL_RCC_ClockConfig+0x244>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	e00f      	b.n	8003ac4 <HAL_RCC_ClockConfig+0xbc>
 8003aa4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003aa8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aaa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003aac:	fa93 f3a3 	rbit	r3, r3
 8003ab0:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ab2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ab6:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ab8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003aba:	fa93 f3a3 	rbit	r3, r3
 8003abe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003ac0:	4b62      	ldr	r3, [pc, #392]	@ (8003c4c <HAL_RCC_ClockConfig+0x244>)
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003ac8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003aca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003acc:	fa92 f2a2 	rbit	r2, r2
 8003ad0:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003ad2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003ad4:	fab2 f282 	clz	r2, r2
 8003ad8:	b2d2      	uxtb	r2, r2
 8003ada:	f042 0220 	orr.w	r2, r2, #32
 8003ade:	b2d2      	uxtb	r2, r2
 8003ae0:	f002 021f 	and.w	r2, r2, #31
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	fa01 f202 	lsl.w	r2, r1, r2
 8003aea:	4013      	ands	r3, r2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d171      	bne.n	8003bd4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e0ea      	b.n	8003cca <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d137      	bne.n	8003b6c <HAL_RCC_ClockConfig+0x164>
 8003afc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b00:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b04:	fa93 f3a3 	rbit	r3, r3
 8003b08:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003b0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b0c:	fab3 f383 	clz	r3, r3
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b14:	d802      	bhi.n	8003b1c <HAL_RCC_ClockConfig+0x114>
 8003b16:	4b4d      	ldr	r3, [pc, #308]	@ (8003c4c <HAL_RCC_ClockConfig+0x244>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	e00f      	b.n	8003b3c <HAL_RCC_ClockConfig+0x134>
 8003b1c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b20:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b24:	fa93 f3a3 	rbit	r3, r3
 8003b28:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b32:	fa93 f3a3 	rbit	r3, r3
 8003b36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b38:	4b44      	ldr	r3, [pc, #272]	@ (8003c4c <HAL_RCC_ClockConfig+0x244>)
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b40:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003b42:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003b44:	fa92 f2a2 	rbit	r2, r2
 8003b48:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003b4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b4c:	fab2 f282 	clz	r2, r2
 8003b50:	b2d2      	uxtb	r2, r2
 8003b52:	f042 0220 	orr.w	r2, r2, #32
 8003b56:	b2d2      	uxtb	r2, r2
 8003b58:	f002 021f 	and.w	r2, r2, #31
 8003b5c:	2101      	movs	r1, #1
 8003b5e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b62:	4013      	ands	r3, r2
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d135      	bne.n	8003bd4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e0ae      	b.n	8003cca <HAL_RCC_ClockConfig+0x2c2>
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b72:	fa93 f3a3 	rbit	r3, r3
 8003b76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b7a:	fab3 f383 	clz	r3, r3
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b82:	d802      	bhi.n	8003b8a <HAL_RCC_ClockConfig+0x182>
 8003b84:	4b31      	ldr	r3, [pc, #196]	@ (8003c4c <HAL_RCC_ClockConfig+0x244>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	e00d      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x19e>
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b90:	fa93 f3a3 	rbit	r3, r3
 8003b94:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b96:	2302      	movs	r3, #2
 8003b98:	623b      	str	r3, [r7, #32]
 8003b9a:	6a3b      	ldr	r3, [r7, #32]
 8003b9c:	fa93 f3a3 	rbit	r3, r3
 8003ba0:	61fb      	str	r3, [r7, #28]
 8003ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8003c4c <HAL_RCC_ClockConfig+0x244>)
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	61ba      	str	r2, [r7, #24]
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	fa92 f2a2 	rbit	r2, r2
 8003bb0:	617a      	str	r2, [r7, #20]
  return result;
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	fab2 f282 	clz	r2, r2
 8003bb8:	b2d2      	uxtb	r2, r2
 8003bba:	f042 0220 	orr.w	r2, r2, #32
 8003bbe:	b2d2      	uxtb	r2, r2
 8003bc0:	f002 021f 	and.w	r2, r2, #31
 8003bc4:	2101      	movs	r1, #1
 8003bc6:	fa01 f202 	lsl.w	r2, r1, r2
 8003bca:	4013      	ands	r3, r2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d101      	bne.n	8003bd4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e07a      	b.n	8003cca <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8003c4c <HAL_RCC_ClockConfig+0x244>)
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f023 0203 	bic.w	r2, r3, #3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	491a      	ldr	r1, [pc, #104]	@ (8003c4c <HAL_RCC_ClockConfig+0x244>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003be6:	f7fd f959 	bl	8000e9c <HAL_GetTick>
 8003bea:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bec:	e00a      	b.n	8003c04 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bee:	f7fd f955 	bl	8000e9c <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e062      	b.n	8003cca <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c04:	4b11      	ldr	r3, [pc, #68]	@ (8003c4c <HAL_RCC_ClockConfig+0x244>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f003 020c 	and.w	r2, r3, #12
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d1eb      	bne.n	8003bee <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c16:	4b0c      	ldr	r3, [pc, #48]	@ (8003c48 <HAL_RCC_ClockConfig+0x240>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0307 	and.w	r3, r3, #7
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d215      	bcs.n	8003c50 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c24:	4b08      	ldr	r3, [pc, #32]	@ (8003c48 <HAL_RCC_ClockConfig+0x240>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f023 0207 	bic.w	r2, r3, #7
 8003c2c:	4906      	ldr	r1, [pc, #24]	@ (8003c48 <HAL_RCC_ClockConfig+0x240>)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c34:	4b04      	ldr	r3, [pc, #16]	@ (8003c48 <HAL_RCC_ClockConfig+0x240>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0307 	and.w	r3, r3, #7
 8003c3c:	683a      	ldr	r2, [r7, #0]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d006      	beq.n	8003c50 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e041      	b.n	8003cca <HAL_RCC_ClockConfig+0x2c2>
 8003c46:	bf00      	nop
 8003c48:	40022000 	.word	0x40022000
 8003c4c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0304 	and.w	r3, r3, #4
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d008      	beq.n	8003c6e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8003cd4 <HAL_RCC_ClockConfig+0x2cc>)
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	491a      	ldr	r1, [pc, #104]	@ (8003cd4 <HAL_RCC_ClockConfig+0x2cc>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0308 	and.w	r3, r3, #8
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d009      	beq.n	8003c8e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c7a:	4b16      	ldr	r3, [pc, #88]	@ (8003cd4 <HAL_RCC_ClockConfig+0x2cc>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	00db      	lsls	r3, r3, #3
 8003c88:	4912      	ldr	r1, [pc, #72]	@ (8003cd4 <HAL_RCC_ClockConfig+0x2cc>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003c8e:	f000 f829 	bl	8003ce4 <HAL_RCC_GetSysClockFreq>
 8003c92:	4601      	mov	r1, r0
 8003c94:	4b0f      	ldr	r3, [pc, #60]	@ (8003cd4 <HAL_RCC_ClockConfig+0x2cc>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c9c:	22f0      	movs	r2, #240	@ 0xf0
 8003c9e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca0:	693a      	ldr	r2, [r7, #16]
 8003ca2:	fa92 f2a2 	rbit	r2, r2
 8003ca6:	60fa      	str	r2, [r7, #12]
  return result;
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	fab2 f282 	clz	r2, r2
 8003cae:	b2d2      	uxtb	r2, r2
 8003cb0:	40d3      	lsrs	r3, r2
 8003cb2:	4a09      	ldr	r2, [pc, #36]	@ (8003cd8 <HAL_RCC_ClockConfig+0x2d0>)
 8003cb4:	5cd3      	ldrb	r3, [r2, r3]
 8003cb6:	fa21 f303 	lsr.w	r3, r1, r3
 8003cba:	4a08      	ldr	r2, [pc, #32]	@ (8003cdc <HAL_RCC_ClockConfig+0x2d4>)
 8003cbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003cbe:	4b08      	ldr	r3, [pc, #32]	@ (8003ce0 <HAL_RCC_ClockConfig+0x2d8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fd f8a6 	bl	8000e14 <HAL_InitTick>
  
  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3778      	adds	r7, #120	@ 0x78
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	0800526c 	.word	0x0800526c
 8003cdc:	20000000 	.word	0x20000000
 8003ce0:	20000004 	.word	0x20000004

08003ce4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b087      	sub	sp, #28
 8003ce8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003cea:	2300      	movs	r3, #0
 8003cec:	60fb      	str	r3, [r7, #12]
 8003cee:	2300      	movs	r3, #0
 8003cf0:	60bb      	str	r3, [r7, #8]
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	617b      	str	r3, [r7, #20]
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f003 030c 	and.w	r3, r3, #12
 8003d0a:	2b04      	cmp	r3, #4
 8003d0c:	d002      	beq.n	8003d14 <HAL_RCC_GetSysClockFreq+0x30>
 8003d0e:	2b08      	cmp	r3, #8
 8003d10:	d003      	beq.n	8003d1a <HAL_RCC_GetSysClockFreq+0x36>
 8003d12:	e026      	b.n	8003d62 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d14:	4b19      	ldr	r3, [pc, #100]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x98>)
 8003d16:	613b      	str	r3, [r7, #16]
      break;
 8003d18:	e026      	b.n	8003d68 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	0c9b      	lsrs	r3, r3, #18
 8003d1e:	f003 030f 	and.w	r3, r3, #15
 8003d22:	4a17      	ldr	r2, [pc, #92]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d24:	5cd3      	ldrb	r3, [r2, r3]
 8003d26:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003d28:	4b13      	ldr	r3, [pc, #76]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d2c:	f003 030f 	and.w	r3, r3, #15
 8003d30:	4a14      	ldr	r2, [pc, #80]	@ (8003d84 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003d32:	5cd3      	ldrb	r3, [r2, r3]
 8003d34:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d008      	beq.n	8003d52 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003d40:	4a0e      	ldr	r2, [pc, #56]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x98>)
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	fb02 f303 	mul.w	r3, r2, r3
 8003d4e:	617b      	str	r3, [r7, #20]
 8003d50:	e004      	b.n	8003d5c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a0c      	ldr	r2, [pc, #48]	@ (8003d88 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003d56:	fb02 f303 	mul.w	r3, r2, r3
 8003d5a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	613b      	str	r3, [r7, #16]
      break;
 8003d60:	e002      	b.n	8003d68 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d62:	4b06      	ldr	r3, [pc, #24]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x98>)
 8003d64:	613b      	str	r3, [r7, #16]
      break;
 8003d66:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d68:	693b      	ldr	r3, [r7, #16]
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	371c      	adds	r7, #28
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	40021000 	.word	0x40021000
 8003d7c:	007a1200 	.word	0x007a1200
 8003d80:	08005284 	.word	0x08005284
 8003d84:	08005294 	.word	0x08005294
 8003d88:	003d0900 	.word	0x003d0900

08003d8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d90:	4b03      	ldr	r3, [pc, #12]	@ (8003da0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d92:	681b      	ldr	r3, [r3, #0]
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	20000000 	.word	0x20000000

08003da4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b082      	sub	sp, #8
 8003da8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003daa:	f7ff ffef 	bl	8003d8c <HAL_RCC_GetHCLKFreq>
 8003dae:	4601      	mov	r1, r0
 8003db0:	4b0b      	ldr	r3, [pc, #44]	@ (8003de0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003db8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003dbc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	fa92 f2a2 	rbit	r2, r2
 8003dc4:	603a      	str	r2, [r7, #0]
  return result;
 8003dc6:	683a      	ldr	r2, [r7, #0]
 8003dc8:	fab2 f282 	clz	r2, r2
 8003dcc:	b2d2      	uxtb	r2, r2
 8003dce:	40d3      	lsrs	r3, r2
 8003dd0:	4a04      	ldr	r2, [pc, #16]	@ (8003de4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003dd2:	5cd3      	ldrb	r3, [r2, r3]
 8003dd4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3708      	adds	r7, #8
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	40021000 	.word	0x40021000
 8003de4:	0800527c 	.word	0x0800527c

08003de8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003dee:	f7ff ffcd 	bl	8003d8c <HAL_RCC_GetHCLKFreq>
 8003df2:	4601      	mov	r1, r0
 8003df4:	4b0b      	ldr	r3, [pc, #44]	@ (8003e24 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003dfc:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003e00:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	fa92 f2a2 	rbit	r2, r2
 8003e08:	603a      	str	r2, [r7, #0]
  return result;
 8003e0a:	683a      	ldr	r2, [r7, #0]
 8003e0c:	fab2 f282 	clz	r2, r2
 8003e10:	b2d2      	uxtb	r2, r2
 8003e12:	40d3      	lsrs	r3, r2
 8003e14:	4a04      	ldr	r2, [pc, #16]	@ (8003e28 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003e16:	5cd3      	ldrb	r3, [r2, r3]
 8003e18:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3708      	adds	r7, #8
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	40021000 	.word	0x40021000
 8003e28:	0800527c 	.word	0x0800527c

08003e2c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b092      	sub	sp, #72	@ 0x48
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e34:	2300      	movs	r3, #0
 8003e36:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 80d2 	beq.w	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e50:	4b4d      	ldr	r3, [pc, #308]	@ (8003f88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003e52:	69db      	ldr	r3, [r3, #28]
 8003e54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d10e      	bne.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e5c:	4b4a      	ldr	r3, [pc, #296]	@ (8003f88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	4a49      	ldr	r2, [pc, #292]	@ (8003f88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003e62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e66:	61d3      	str	r3, [r2, #28]
 8003e68:	4b47      	ldr	r3, [pc, #284]	@ (8003f88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003e6a:	69db      	ldr	r3, [r3, #28]
 8003e6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e70:	60bb      	str	r3, [r7, #8]
 8003e72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e74:	2301      	movs	r3, #1
 8003e76:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e7a:	4b44      	ldr	r3, [pc, #272]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d118      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e86:	4b41      	ldr	r3, [pc, #260]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a40      	ldr	r2, [pc, #256]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e90:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e92:	f7fd f803 	bl	8000e9c <HAL_GetTick>
 8003e96:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e98:	e008      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e9a:	f7fc ffff 	bl	8000e9c <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b64      	cmp	r3, #100	@ 0x64
 8003ea6:	d901      	bls.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e167      	b.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x350>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eac:	4b37      	ldr	r3, [pc, #220]	@ (8003f8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d0f0      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003eb8:	4b33      	ldr	r3, [pc, #204]	@ (8003f88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003eba:	6a1b      	ldr	r3, [r3, #32]
 8003ebc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ec2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f000 8082 	beq.w	8003fce <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ed2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d07a      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ed8:	4b2b      	ldr	r3, [pc, #172]	@ (8003f88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ee2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003ee6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eea:	fa93 f3a3 	rbit	r3, r3
 8003eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ef2:	fab3 f383 	clz	r3, r3
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	461a      	mov	r2, r3
 8003efa:	4b25      	ldr	r3, [pc, #148]	@ (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003efc:	4413      	add	r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	461a      	mov	r2, r3
 8003f02:	2301      	movs	r3, #1
 8003f04:	6013      	str	r3, [r2, #0]
 8003f06:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f0e:	fa93 f3a3 	rbit	r3, r3
 8003f12:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003f14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f16:	fab3 f383 	clz	r3, r3
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	4b1c      	ldr	r3, [pc, #112]	@ (8003f90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f20:	4413      	add	r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	461a      	mov	r2, r3
 8003f26:	2300      	movs	r3, #0
 8003f28:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f2a:	4a17      	ldr	r2, [pc, #92]	@ (8003f88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003f2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f2e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d049      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f3a:	f7fc ffaf 	bl	8000e9c <HAL_GetTick>
 8003f3e:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f40:	e00a      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f42:	f7fc ffab 	bl	8000e9c <HAL_GetTick>
 8003f46:	4602      	mov	r2, r0
 8003f48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f4a:	1ad3      	subs	r3, r2, r3
 8003f4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d901      	bls.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e111      	b.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x350>
 8003f58:	2302      	movs	r3, #2
 8003f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f5e:	fa93 f3a3 	rbit	r3, r3
 8003f62:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f64:	2302      	movs	r3, #2
 8003f66:	623b      	str	r3, [r7, #32]
 8003f68:	6a3b      	ldr	r3, [r7, #32]
 8003f6a:	fa93 f3a3 	rbit	r3, r3
 8003f6e:	61fb      	str	r3, [r7, #28]
  return result;
 8003f70:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f72:	fab3 f383 	clz	r3, r3
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d108      	bne.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003f82:	4b01      	ldr	r3, [pc, #4]	@ (8003f88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003f84:	6a1b      	ldr	r3, [r3, #32]
 8003f86:	e00d      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003f88:	40021000 	.word	0x40021000
 8003f8c:	40007000 	.word	0x40007000
 8003f90:	10908100 	.word	0x10908100
 8003f94:	2302      	movs	r3, #2
 8003f96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	fa93 f3a3 	rbit	r3, r3
 8003f9e:	617b      	str	r3, [r7, #20]
 8003fa0:	4b78      	ldr	r3, [pc, #480]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa4:	2202      	movs	r2, #2
 8003fa6:	613a      	str	r2, [r7, #16]
 8003fa8:	693a      	ldr	r2, [r7, #16]
 8003faa:	fa92 f2a2 	rbit	r2, r2
 8003fae:	60fa      	str	r2, [r7, #12]
  return result;
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	fab2 f282 	clz	r2, r2
 8003fb6:	b2d2      	uxtb	r2, r2
 8003fb8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003fbc:	b2d2      	uxtb	r2, r2
 8003fbe:	f002 021f 	and.w	r2, r2, #31
 8003fc2:	2101      	movs	r1, #1
 8003fc4:	fa01 f202 	lsl.w	r2, r1, r2
 8003fc8:	4013      	ands	r3, r2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d0b9      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003fce:	4b6d      	ldr	r3, [pc, #436]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	496a      	ldr	r1, [pc, #424]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003fe0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d105      	bne.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fe8:	4b66      	ldr	r3, [pc, #408]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003fea:	69db      	ldr	r3, [r3, #28]
 8003fec:	4a65      	ldr	r2, [pc, #404]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003fee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ff2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0301 	and.w	r3, r3, #1
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d008      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004000:	4b60      	ldr	r3, [pc, #384]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004004:	f023 0203 	bic.w	r2, r3, #3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	495d      	ldr	r1, [pc, #372]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800400e:	4313      	orrs	r3, r2
 8004010:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b00      	cmp	r3, #0
 800401c:	d008      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800401e:	4b59      	ldr	r3, [pc, #356]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004022:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	4956      	ldr	r1, [pc, #344]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800402c:	4313      	orrs	r3, r2
 800402e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	2b00      	cmp	r3, #0
 800403a:	d008      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800403c:	4b51      	ldr	r3, [pc, #324]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800403e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004040:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	494e      	ldr	r1, [pc, #312]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800404a:	4313      	orrs	r3, r2
 800404c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0320 	and.w	r3, r3, #32
 8004056:	2b00      	cmp	r3, #0
 8004058:	d008      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800405a:	4b4a      	ldr	r3, [pc, #296]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800405c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405e:	f023 0210 	bic.w	r2, r3, #16
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	69db      	ldr	r3, [r3, #28]
 8004066:	4947      	ldr	r1, [pc, #284]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004068:	4313      	orrs	r3, r2
 800406a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d008      	beq.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004078:	4b42      	ldr	r3, [pc, #264]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004084:	493f      	ldr	r1, [pc, #252]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004086:	4313      	orrs	r3, r2
 8004088:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004092:	2b00      	cmp	r3, #0
 8004094:	d008      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004096:	4b3b      	ldr	r3, [pc, #236]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800409a:	f023 0220 	bic.w	r2, r3, #32
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a1b      	ldr	r3, [r3, #32]
 80040a2:	4938      	ldr	r1, [pc, #224]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d008      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040b4:	4b33      	ldr	r3, [pc, #204]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	695b      	ldr	r3, [r3, #20]
 80040c0:	4930      	ldr	r1, [pc, #192]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0310 	and.w	r3, r3, #16
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d008      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80040d2:	4b2c      	ldr	r3, [pc, #176]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	699b      	ldr	r3, [r3, #24]
 80040de:	4929      	ldr	r1, [pc, #164]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d008      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80040f0:	4b24      	ldr	r3, [pc, #144]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fc:	4921      	ldr	r1, [pc, #132]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800410a:	2b00      	cmp	r3, #0
 800410c:	d008      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800410e:	4b1d      	ldr	r3, [pc, #116]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004112:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411a:	491a      	ldr	r1, [pc, #104]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800411c:	4313      	orrs	r3, r2
 800411e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004128:	2b00      	cmp	r3, #0
 800412a:	d008      	beq.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800412c:	4b15      	ldr	r3, [pc, #84]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800412e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004130:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004138:	4912      	ldr	r1, [pc, #72]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800413a:	4313      	orrs	r3, r2
 800413c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d008      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800414a:	4b0e      	ldr	r3, [pc, #56]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800414c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004156:	490b      	ldr	r1, [pc, #44]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004158:	4313      	orrs	r3, r2
 800415a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004164:	2b00      	cmp	r3, #0
 8004166:	d008      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8004168:	4b06      	ldr	r3, [pc, #24]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800416a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800416c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004174:	4903      	ldr	r1, [pc, #12]	@ (8004184 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004176:	4313      	orrs	r3, r2
 8004178:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3748      	adds	r7, #72	@ 0x48
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	40021000 	.word	0x40021000

08004188 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d101      	bne.n	800419a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e09d      	b.n	80042d6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d108      	bne.n	80041b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041aa:	d009      	beq.n	80041c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2200      	movs	r2, #0
 80041b0:	61da      	str	r2, [r3, #28]
 80041b2:	e005      	b.n	80041c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d106      	bne.n	80041e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7fc fbc2 	bl	8000964 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004200:	d902      	bls.n	8004208 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004202:	2300      	movs	r3, #0
 8004204:	60fb      	str	r3, [r7, #12]
 8004206:	e002      	b.n	800420e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004208:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800420c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004216:	d007      	beq.n	8004228 <HAL_SPI_Init+0xa0>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004220:	d002      	beq.n	8004228 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004238:	431a      	orrs	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	431a      	orrs	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	431a      	orrs	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004256:	431a      	orrs	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004260:	431a      	orrs	r2, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800426a:	ea42 0103 	orr.w	r1, r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004272:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	430a      	orrs	r2, r1
 800427c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	699b      	ldr	r3, [r3, #24]
 8004282:	0c1b      	lsrs	r3, r3, #16
 8004284:	f003 0204 	and.w	r2, r3, #4
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428c:	f003 0310 	and.w	r3, r3, #16
 8004290:	431a      	orrs	r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004296:	f003 0308 	and.w	r3, r3, #8
 800429a:	431a      	orrs	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80042a4:	ea42 0103 	orr.w	r1, r2, r3
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	430a      	orrs	r2, r1
 80042b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	69da      	ldr	r2, [r3, #28]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}

080042de <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042de:	b580      	push	{r7, lr}
 80042e0:	b082      	sub	sp, #8
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d101      	bne.n	80042f0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e040      	b.n	8004372 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d106      	bne.n	8004306 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f7fc fc75 	bl	8000bf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2224      	movs	r2, #36	@ 0x24
 800430a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f022 0201 	bic.w	r2, r2, #1
 800431a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004320:	2b00      	cmp	r3, #0
 8004322:	d002      	beq.n	800432a <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f000 fd03 	bl	8004d30 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 fb2c 	bl	8004988 <UART_SetConfig>
 8004330:	4603      	mov	r3, r0
 8004332:	2b01      	cmp	r3, #1
 8004334:	d101      	bne.n	800433a <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e01b      	b.n	8004372 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	685a      	ldr	r2, [r3, #4]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004348:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	689a      	ldr	r2, [r3, #8]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004358:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f042 0201 	orr.w	r2, r2, #1
 8004368:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 fd82 	bl	8004e74 <UART_CheckIdleState>
 8004370:	4603      	mov	r3, r0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3708      	adds	r7, #8
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
	...

0800437c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b0ba      	sub	sp, #232	@ 0xe8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	69db      	ldr	r3, [r3, #28]
 800438a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80043a2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80043a6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80043aa:	4013      	ands	r3, r2
 80043ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80043b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d115      	bne.n	80043e4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80043b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043bc:	f003 0320 	and.w	r3, r3, #32
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00f      	beq.n	80043e4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80043c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043c8:	f003 0320 	and.w	r3, r3, #32
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d009      	beq.n	80043e4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	f000 82ab 	beq.w	8004930 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	4798      	blx	r3
      }
      return;
 80043e2:	e2a5      	b.n	8004930 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80043e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f000 8117 	beq.w	800461c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80043ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d106      	bne.n	8004408 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80043fa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80043fe:	4b85      	ldr	r3, [pc, #532]	@ (8004614 <HAL_UART_IRQHandler+0x298>)
 8004400:	4013      	ands	r3, r2
 8004402:	2b00      	cmp	r3, #0
 8004404:	f000 810a 	beq.w	800461c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800440c:	f003 0301 	and.w	r3, r3, #1
 8004410:	2b00      	cmp	r3, #0
 8004412:	d011      	beq.n	8004438 <HAL_UART_IRQHandler+0xbc>
 8004414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00b      	beq.n	8004438 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2201      	movs	r2, #1
 8004426:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800442e:	f043 0201 	orr.w	r2, r3, #1
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800443c:	f003 0302 	and.w	r3, r3, #2
 8004440:	2b00      	cmp	r3, #0
 8004442:	d011      	beq.n	8004468 <HAL_UART_IRQHandler+0xec>
 8004444:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004448:	f003 0301 	and.w	r3, r3, #1
 800444c:	2b00      	cmp	r3, #0
 800444e:	d00b      	beq.n	8004468 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2202      	movs	r2, #2
 8004456:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800445e:	f043 0204 	orr.w	r2, r3, #4
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800446c:	f003 0304 	and.w	r3, r3, #4
 8004470:	2b00      	cmp	r3, #0
 8004472:	d011      	beq.n	8004498 <HAL_UART_IRQHandler+0x11c>
 8004474:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004478:	f003 0301 	and.w	r3, r3, #1
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00b      	beq.n	8004498 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2204      	movs	r2, #4
 8004486:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800448e:	f043 0202 	orr.w	r2, r3, #2
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800449c:	f003 0308 	and.w	r3, r3, #8
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d017      	beq.n	80044d4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80044a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044a8:	f003 0320 	and.w	r3, r3, #32
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d105      	bne.n	80044bc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80044b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044b4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d00b      	beq.n	80044d4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2208      	movs	r2, #8
 80044c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044ca:	f043 0208 	orr.w	r2, r3, #8
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80044d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d012      	beq.n	8004506 <HAL_UART_IRQHandler+0x18a>
 80044e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d00c      	beq.n	8004506 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80044f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044fc:	f043 0220 	orr.w	r2, r3, #32
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 8211 	beq.w	8004934 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004516:	f003 0320 	and.w	r3, r3, #32
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00d      	beq.n	800453a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800451e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004522:	f003 0320 	and.w	r3, r3, #32
 8004526:	2b00      	cmp	r3, #0
 8004528:	d007      	beq.n	800453a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800452e:	2b00      	cmp	r3, #0
 8004530:	d003      	beq.n	800453a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004540:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800454e:	2b40      	cmp	r3, #64	@ 0x40
 8004550:	d005      	beq.n	800455e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004552:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004556:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800455a:	2b00      	cmp	r3, #0
 800455c:	d04f      	beq.n	80045fe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 fd9d 	bl	800509e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800456e:	2b40      	cmp	r3, #64	@ 0x40
 8004570:	d141      	bne.n	80045f6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	3308      	adds	r3, #8
 8004578:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800457c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004580:	e853 3f00 	ldrex	r3, [r3]
 8004584:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004588:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800458c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004590:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3308      	adds	r3, #8
 800459a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800459e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80045a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80045aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80045ae:	e841 2300 	strex	r3, r2, [r1]
 80045b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80045b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d1d9      	bne.n	8004572 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d013      	beq.n	80045ee <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045ca:	4a13      	ldr	r2, [pc, #76]	@ (8004618 <HAL_UART_IRQHandler+0x29c>)
 80045cc:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045d2:	4618      	mov	r0, r3
 80045d4:	f7fd ff5a 	bl	800248c <HAL_DMA_Abort_IT>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d017      	beq.n	800460e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80045e8:	4610      	mov	r0, r2
 80045ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045ec:	e00f      	b.n	800460e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 f9b4 	bl	800495c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045f4:	e00b      	b.n	800460e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 f9b0 	bl	800495c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045fc:	e007      	b.n	800460e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f000 f9ac 	bl	800495c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800460c:	e192      	b.n	8004934 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800460e:	bf00      	nop
    return;
 8004610:	e190      	b.n	8004934 <HAL_UART_IRQHandler+0x5b8>
 8004612:	bf00      	nop
 8004614:	04000120 	.word	0x04000120
 8004618:	08005167 	.word	0x08005167

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004620:	2b01      	cmp	r3, #1
 8004622:	f040 814b 	bne.w	80048bc <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800462a:	f003 0310 	and.w	r3, r3, #16
 800462e:	2b00      	cmp	r3, #0
 8004630:	f000 8144 	beq.w	80048bc <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004638:	f003 0310 	and.w	r3, r3, #16
 800463c:	2b00      	cmp	r3, #0
 800463e:	f000 813d 	beq.w	80048bc <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	2210      	movs	r2, #16
 8004648:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004654:	2b40      	cmp	r3, #64	@ 0x40
 8004656:	f040 80b5 	bne.w	80047c4 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004666:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800466a:	2b00      	cmp	r3, #0
 800466c:	f000 8164 	beq.w	8004938 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004676:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800467a:	429a      	cmp	r2, r3
 800467c:	f080 815c 	bcs.w	8004938 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004686:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	2b20      	cmp	r3, #32
 8004692:	f000 8086 	beq.w	80047a2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800469e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80046a2:	e853 3f00 	ldrex	r3, [r3]
 80046a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80046aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80046ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046b2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	461a      	mov	r2, r3
 80046bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80046c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80046c4:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80046cc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80046d0:	e841 2300 	strex	r3, r2, [r1]
 80046d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80046d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1da      	bne.n	8004696 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	3308      	adds	r3, #8
 80046e6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046ea:	e853 3f00 	ldrex	r3, [r3]
 80046ee:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80046f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046f2:	f023 0301 	bic.w	r3, r3, #1
 80046f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	3308      	adds	r3, #8
 8004700:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004704:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004708:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800470c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004710:	e841 2300 	strex	r3, r2, [r1]
 8004714:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004716:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1e1      	bne.n	80046e0 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	3308      	adds	r3, #8
 8004722:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004724:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004726:	e853 3f00 	ldrex	r3, [r3]
 800472a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800472c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800472e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004732:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	3308      	adds	r3, #8
 800473c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004740:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004742:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004744:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004746:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004748:	e841 2300 	strex	r3, r2, [r1]
 800474c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800474e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1e3      	bne.n	800471c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2220      	movs	r2, #32
 8004758:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004768:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800476a:	e853 3f00 	ldrex	r3, [r3]
 800476e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004770:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004772:	f023 0310 	bic.w	r3, r3, #16
 8004776:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	461a      	mov	r2, r3
 8004780:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004784:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004786:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004788:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800478a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800478c:	e841 2300 	strex	r3, r2, [r1]
 8004790:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004792:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004794:	2b00      	cmp	r3, #0
 8004796:	d1e4      	bne.n	8004762 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800479c:	4618      	mov	r0, r3
 800479e:	f7fd fe37 	bl	8002410 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2202      	movs	r2, #2
 80047a6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	4619      	mov	r1, r3
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f000 f8d7 	bl	8004970 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80047c2:	e0b9      	b.n	8004938 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80047de:	b29b      	uxth	r3, r3
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 80ab 	beq.w	800493c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80047e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	f000 80a6 	beq.w	800493c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047f8:	e853 3f00 	ldrex	r3, [r3]
 80047fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004800:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004804:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	461a      	mov	r2, r3
 800480e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004812:	647b      	str	r3, [r7, #68]	@ 0x44
 8004814:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004816:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004818:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800481a:	e841 2300 	strex	r3, r2, [r1]
 800481e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1e4      	bne.n	80047f0 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	3308      	adds	r3, #8
 800482c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800482e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004830:	e853 3f00 	ldrex	r3, [r3]
 8004834:	623b      	str	r3, [r7, #32]
   return(result);
 8004836:	6a3b      	ldr	r3, [r7, #32]
 8004838:	f023 0301 	bic.w	r3, r3, #1
 800483c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	3308      	adds	r3, #8
 8004846:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800484a:	633a      	str	r2, [r7, #48]	@ 0x30
 800484c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004850:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004852:	e841 2300 	strex	r3, r2, [r1]
 8004856:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1e3      	bne.n	8004826 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2220      	movs	r2, #32
 8004862:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	e853 3f00 	ldrex	r3, [r3]
 800487e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f023 0310 	bic.w	r3, r3, #16
 8004886:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	461a      	mov	r2, r3
 8004890:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004894:	61fb      	str	r3, [r7, #28]
 8004896:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004898:	69b9      	ldr	r1, [r7, #24]
 800489a:	69fa      	ldr	r2, [r7, #28]
 800489c:	e841 2300 	strex	r3, r2, [r1]
 80048a0:	617b      	str	r3, [r7, #20]
   return(result);
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1e4      	bne.n	8004872 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2202      	movs	r2, #2
 80048ac:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80048ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80048b2:	4619      	mov	r1, r3
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 f85b 	bl	8004970 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80048ba:	e03f      	b.n	800493c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80048bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00e      	beq.n	80048e6 <HAL_UART_IRQHandler+0x56a>
 80048c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d008      	beq.n	80048e6 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80048dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f000 fc81 	bl	80051e6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80048e4:	e02d      	b.n	8004942 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80048e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d00e      	beq.n	8004910 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80048f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d008      	beq.n	8004910 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004902:	2b00      	cmp	r3, #0
 8004904:	d01c      	beq.n	8004940 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	4798      	blx	r3
    }
    return;
 800490e:	e017      	b.n	8004940 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004910:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004918:	2b00      	cmp	r3, #0
 800491a:	d012      	beq.n	8004942 <HAL_UART_IRQHandler+0x5c6>
 800491c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004924:	2b00      	cmp	r3, #0
 8004926:	d00c      	beq.n	8004942 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f000 fc32 	bl	8005192 <UART_EndTransmit_IT>
    return;
 800492e:	e008      	b.n	8004942 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004930:	bf00      	nop
 8004932:	e006      	b.n	8004942 <HAL_UART_IRQHandler+0x5c6>
    return;
 8004934:	bf00      	nop
 8004936:	e004      	b.n	8004942 <HAL_UART_IRQHandler+0x5c6>
      return;
 8004938:	bf00      	nop
 800493a:	e002      	b.n	8004942 <HAL_UART_IRQHandler+0x5c6>
      return;
 800493c:	bf00      	nop
 800493e:	e000      	b.n	8004942 <HAL_UART_IRQHandler+0x5c6>
    return;
 8004940:	bf00      	nop
  }

}
 8004942:	37e8      	adds	r7, #232	@ 0xe8
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004950:	bf00      	nop
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr

0800495c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800495c:	b480      	push	{r7}
 800495e:	b083      	sub	sp, #12
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004964:	bf00      	nop
 8004966:	370c      	adds	r7, #12
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	460b      	mov	r3, r1
 800497a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800497c:	bf00      	nop
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b088      	sub	sp, #32
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004990:	2300      	movs	r3, #0
 8004992:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689a      	ldr	r2, [r3, #8]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	691b      	ldr	r3, [r3, #16]
 800499c:	431a      	orrs	r2, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	695b      	ldr	r3, [r3, #20]
 80049a2:	431a      	orrs	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	69db      	ldr	r3, [r3, #28]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80049b6:	f023 030c 	bic.w	r3, r3, #12
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	6812      	ldr	r2, [r2, #0]
 80049be:	6979      	ldr	r1, [r7, #20]
 80049c0:	430b      	orrs	r3, r1
 80049c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	68da      	ldr	r2, [r3, #12]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	430a      	orrs	r2, r1
 80049d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	699b      	ldr	r3, [r3, #24]
 80049de:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	430a      	orrs	r2, r1
 80049fc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4aa7      	ldr	r2, [pc, #668]	@ (8004ca0 <UART_SetConfig+0x318>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d120      	bne.n	8004a4a <UART_SetConfig+0xc2>
 8004a08:	4ba6      	ldr	r3, [pc, #664]	@ (8004ca4 <UART_SetConfig+0x31c>)
 8004a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a0c:	f003 0303 	and.w	r3, r3, #3
 8004a10:	2b03      	cmp	r3, #3
 8004a12:	d817      	bhi.n	8004a44 <UART_SetConfig+0xbc>
 8004a14:	a201      	add	r2, pc, #4	@ (adr r2, 8004a1c <UART_SetConfig+0x94>)
 8004a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a1a:	bf00      	nop
 8004a1c:	08004a2d 	.word	0x08004a2d
 8004a20:	08004a39 	.word	0x08004a39
 8004a24:	08004a3f 	.word	0x08004a3f
 8004a28:	08004a33 	.word	0x08004a33
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	77fb      	strb	r3, [r7, #31]
 8004a30:	e0b5      	b.n	8004b9e <UART_SetConfig+0x216>
 8004a32:	2302      	movs	r3, #2
 8004a34:	77fb      	strb	r3, [r7, #31]
 8004a36:	e0b2      	b.n	8004b9e <UART_SetConfig+0x216>
 8004a38:	2304      	movs	r3, #4
 8004a3a:	77fb      	strb	r3, [r7, #31]
 8004a3c:	e0af      	b.n	8004b9e <UART_SetConfig+0x216>
 8004a3e:	2308      	movs	r3, #8
 8004a40:	77fb      	strb	r3, [r7, #31]
 8004a42:	e0ac      	b.n	8004b9e <UART_SetConfig+0x216>
 8004a44:	2310      	movs	r3, #16
 8004a46:	77fb      	strb	r3, [r7, #31]
 8004a48:	e0a9      	b.n	8004b9e <UART_SetConfig+0x216>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a96      	ldr	r2, [pc, #600]	@ (8004ca8 <UART_SetConfig+0x320>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d124      	bne.n	8004a9e <UART_SetConfig+0x116>
 8004a54:	4b93      	ldr	r3, [pc, #588]	@ (8004ca4 <UART_SetConfig+0x31c>)
 8004a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004a5c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004a60:	d011      	beq.n	8004a86 <UART_SetConfig+0xfe>
 8004a62:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004a66:	d817      	bhi.n	8004a98 <UART_SetConfig+0x110>
 8004a68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a6c:	d011      	beq.n	8004a92 <UART_SetConfig+0x10a>
 8004a6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a72:	d811      	bhi.n	8004a98 <UART_SetConfig+0x110>
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d003      	beq.n	8004a80 <UART_SetConfig+0xf8>
 8004a78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a7c:	d006      	beq.n	8004a8c <UART_SetConfig+0x104>
 8004a7e:	e00b      	b.n	8004a98 <UART_SetConfig+0x110>
 8004a80:	2300      	movs	r3, #0
 8004a82:	77fb      	strb	r3, [r7, #31]
 8004a84:	e08b      	b.n	8004b9e <UART_SetConfig+0x216>
 8004a86:	2302      	movs	r3, #2
 8004a88:	77fb      	strb	r3, [r7, #31]
 8004a8a:	e088      	b.n	8004b9e <UART_SetConfig+0x216>
 8004a8c:	2304      	movs	r3, #4
 8004a8e:	77fb      	strb	r3, [r7, #31]
 8004a90:	e085      	b.n	8004b9e <UART_SetConfig+0x216>
 8004a92:	2308      	movs	r3, #8
 8004a94:	77fb      	strb	r3, [r7, #31]
 8004a96:	e082      	b.n	8004b9e <UART_SetConfig+0x216>
 8004a98:	2310      	movs	r3, #16
 8004a9a:	77fb      	strb	r3, [r7, #31]
 8004a9c:	e07f      	b.n	8004b9e <UART_SetConfig+0x216>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a82      	ldr	r2, [pc, #520]	@ (8004cac <UART_SetConfig+0x324>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d124      	bne.n	8004af2 <UART_SetConfig+0x16a>
 8004aa8:	4b7e      	ldr	r3, [pc, #504]	@ (8004ca4 <UART_SetConfig+0x31c>)
 8004aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aac:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004ab0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004ab4:	d011      	beq.n	8004ada <UART_SetConfig+0x152>
 8004ab6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004aba:	d817      	bhi.n	8004aec <UART_SetConfig+0x164>
 8004abc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ac0:	d011      	beq.n	8004ae6 <UART_SetConfig+0x15e>
 8004ac2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ac6:	d811      	bhi.n	8004aec <UART_SetConfig+0x164>
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d003      	beq.n	8004ad4 <UART_SetConfig+0x14c>
 8004acc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ad0:	d006      	beq.n	8004ae0 <UART_SetConfig+0x158>
 8004ad2:	e00b      	b.n	8004aec <UART_SetConfig+0x164>
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	77fb      	strb	r3, [r7, #31]
 8004ad8:	e061      	b.n	8004b9e <UART_SetConfig+0x216>
 8004ada:	2302      	movs	r3, #2
 8004adc:	77fb      	strb	r3, [r7, #31]
 8004ade:	e05e      	b.n	8004b9e <UART_SetConfig+0x216>
 8004ae0:	2304      	movs	r3, #4
 8004ae2:	77fb      	strb	r3, [r7, #31]
 8004ae4:	e05b      	b.n	8004b9e <UART_SetConfig+0x216>
 8004ae6:	2308      	movs	r3, #8
 8004ae8:	77fb      	strb	r3, [r7, #31]
 8004aea:	e058      	b.n	8004b9e <UART_SetConfig+0x216>
 8004aec:	2310      	movs	r3, #16
 8004aee:	77fb      	strb	r3, [r7, #31]
 8004af0:	e055      	b.n	8004b9e <UART_SetConfig+0x216>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a6e      	ldr	r2, [pc, #440]	@ (8004cb0 <UART_SetConfig+0x328>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d124      	bne.n	8004b46 <UART_SetConfig+0x1be>
 8004afc:	4b69      	ldr	r3, [pc, #420]	@ (8004ca4 <UART_SetConfig+0x31c>)
 8004afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b00:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004b04:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b08:	d011      	beq.n	8004b2e <UART_SetConfig+0x1a6>
 8004b0a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b0e:	d817      	bhi.n	8004b40 <UART_SetConfig+0x1b8>
 8004b10:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b14:	d011      	beq.n	8004b3a <UART_SetConfig+0x1b2>
 8004b16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b1a:	d811      	bhi.n	8004b40 <UART_SetConfig+0x1b8>
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d003      	beq.n	8004b28 <UART_SetConfig+0x1a0>
 8004b20:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b24:	d006      	beq.n	8004b34 <UART_SetConfig+0x1ac>
 8004b26:	e00b      	b.n	8004b40 <UART_SetConfig+0x1b8>
 8004b28:	2300      	movs	r3, #0
 8004b2a:	77fb      	strb	r3, [r7, #31]
 8004b2c:	e037      	b.n	8004b9e <UART_SetConfig+0x216>
 8004b2e:	2302      	movs	r3, #2
 8004b30:	77fb      	strb	r3, [r7, #31]
 8004b32:	e034      	b.n	8004b9e <UART_SetConfig+0x216>
 8004b34:	2304      	movs	r3, #4
 8004b36:	77fb      	strb	r3, [r7, #31]
 8004b38:	e031      	b.n	8004b9e <UART_SetConfig+0x216>
 8004b3a:	2308      	movs	r3, #8
 8004b3c:	77fb      	strb	r3, [r7, #31]
 8004b3e:	e02e      	b.n	8004b9e <UART_SetConfig+0x216>
 8004b40:	2310      	movs	r3, #16
 8004b42:	77fb      	strb	r3, [r7, #31]
 8004b44:	e02b      	b.n	8004b9e <UART_SetConfig+0x216>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a5a      	ldr	r2, [pc, #360]	@ (8004cb4 <UART_SetConfig+0x32c>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d124      	bne.n	8004b9a <UART_SetConfig+0x212>
 8004b50:	4b54      	ldr	r3, [pc, #336]	@ (8004ca4 <UART_SetConfig+0x31c>)
 8004b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b54:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004b58:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004b5c:	d011      	beq.n	8004b82 <UART_SetConfig+0x1fa>
 8004b5e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004b62:	d817      	bhi.n	8004b94 <UART_SetConfig+0x20c>
 8004b64:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b68:	d011      	beq.n	8004b8e <UART_SetConfig+0x206>
 8004b6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b6e:	d811      	bhi.n	8004b94 <UART_SetConfig+0x20c>
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d003      	beq.n	8004b7c <UART_SetConfig+0x1f4>
 8004b74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b78:	d006      	beq.n	8004b88 <UART_SetConfig+0x200>
 8004b7a:	e00b      	b.n	8004b94 <UART_SetConfig+0x20c>
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	77fb      	strb	r3, [r7, #31]
 8004b80:	e00d      	b.n	8004b9e <UART_SetConfig+0x216>
 8004b82:	2302      	movs	r3, #2
 8004b84:	77fb      	strb	r3, [r7, #31]
 8004b86:	e00a      	b.n	8004b9e <UART_SetConfig+0x216>
 8004b88:	2304      	movs	r3, #4
 8004b8a:	77fb      	strb	r3, [r7, #31]
 8004b8c:	e007      	b.n	8004b9e <UART_SetConfig+0x216>
 8004b8e:	2308      	movs	r3, #8
 8004b90:	77fb      	strb	r3, [r7, #31]
 8004b92:	e004      	b.n	8004b9e <UART_SetConfig+0x216>
 8004b94:	2310      	movs	r3, #16
 8004b96:	77fb      	strb	r3, [r7, #31]
 8004b98:	e001      	b.n	8004b9e <UART_SetConfig+0x216>
 8004b9a:	2310      	movs	r3, #16
 8004b9c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	69db      	ldr	r3, [r3, #28]
 8004ba2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ba6:	d15b      	bne.n	8004c60 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8004ba8:	7ffb      	ldrb	r3, [r7, #31]
 8004baa:	2b08      	cmp	r3, #8
 8004bac:	d827      	bhi.n	8004bfe <UART_SetConfig+0x276>
 8004bae:	a201      	add	r2, pc, #4	@ (adr r2, 8004bb4 <UART_SetConfig+0x22c>)
 8004bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bb4:	08004bd9 	.word	0x08004bd9
 8004bb8:	08004be1 	.word	0x08004be1
 8004bbc:	08004be9 	.word	0x08004be9
 8004bc0:	08004bff 	.word	0x08004bff
 8004bc4:	08004bef 	.word	0x08004bef
 8004bc8:	08004bff 	.word	0x08004bff
 8004bcc:	08004bff 	.word	0x08004bff
 8004bd0:	08004bff 	.word	0x08004bff
 8004bd4:	08004bf7 	.word	0x08004bf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004bd8:	f7ff f8e4 	bl	8003da4 <HAL_RCC_GetPCLK1Freq>
 8004bdc:	61b8      	str	r0, [r7, #24]
        break;
 8004bde:	e013      	b.n	8004c08 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004be0:	f7ff f902 	bl	8003de8 <HAL_RCC_GetPCLK2Freq>
 8004be4:	61b8      	str	r0, [r7, #24]
        break;
 8004be6:	e00f      	b.n	8004c08 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004be8:	4b33      	ldr	r3, [pc, #204]	@ (8004cb8 <UART_SetConfig+0x330>)
 8004bea:	61bb      	str	r3, [r7, #24]
        break;
 8004bec:	e00c      	b.n	8004c08 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bee:	f7ff f879 	bl	8003ce4 <HAL_RCC_GetSysClockFreq>
 8004bf2:	61b8      	str	r0, [r7, #24]
        break;
 8004bf4:	e008      	b.n	8004c08 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bfa:	61bb      	str	r3, [r7, #24]
        break;
 8004bfc:	e004      	b.n	8004c08 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	77bb      	strb	r3, [r7, #30]
        break;
 8004c06:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	f000 8082 	beq.w	8004d14 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c10:	69bb      	ldr	r3, [r7, #24]
 8004c12:	005a      	lsls	r2, r3, #1
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	085b      	lsrs	r3, r3, #1
 8004c1a:	441a      	add	r2, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c24:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	2b0f      	cmp	r3, #15
 8004c2a:	d916      	bls.n	8004c5a <UART_SetConfig+0x2d2>
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c32:	d212      	bcs.n	8004c5a <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	f023 030f 	bic.w	r3, r3, #15
 8004c3c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	085b      	lsrs	r3, r3, #1
 8004c42:	b29b      	uxth	r3, r3
 8004c44:	f003 0307 	and.w	r3, r3, #7
 8004c48:	b29a      	uxth	r2, r3
 8004c4a:	89fb      	ldrh	r3, [r7, #14]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	89fa      	ldrh	r2, [r7, #14]
 8004c56:	60da      	str	r2, [r3, #12]
 8004c58:	e05c      	b.n	8004d14 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	77bb      	strb	r3, [r7, #30]
 8004c5e:	e059      	b.n	8004d14 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c60:	7ffb      	ldrb	r3, [r7, #31]
 8004c62:	2b08      	cmp	r3, #8
 8004c64:	d835      	bhi.n	8004cd2 <UART_SetConfig+0x34a>
 8004c66:	a201      	add	r2, pc, #4	@ (adr r2, 8004c6c <UART_SetConfig+0x2e4>)
 8004c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c6c:	08004c91 	.word	0x08004c91
 8004c70:	08004c99 	.word	0x08004c99
 8004c74:	08004cbd 	.word	0x08004cbd
 8004c78:	08004cd3 	.word	0x08004cd3
 8004c7c:	08004cc3 	.word	0x08004cc3
 8004c80:	08004cd3 	.word	0x08004cd3
 8004c84:	08004cd3 	.word	0x08004cd3
 8004c88:	08004cd3 	.word	0x08004cd3
 8004c8c:	08004ccb 	.word	0x08004ccb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c90:	f7ff f888 	bl	8003da4 <HAL_RCC_GetPCLK1Freq>
 8004c94:	61b8      	str	r0, [r7, #24]
        break;
 8004c96:	e021      	b.n	8004cdc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c98:	f7ff f8a6 	bl	8003de8 <HAL_RCC_GetPCLK2Freq>
 8004c9c:	61b8      	str	r0, [r7, #24]
        break;
 8004c9e:	e01d      	b.n	8004cdc <UART_SetConfig+0x354>
 8004ca0:	40013800 	.word	0x40013800
 8004ca4:	40021000 	.word	0x40021000
 8004ca8:	40004400 	.word	0x40004400
 8004cac:	40004800 	.word	0x40004800
 8004cb0:	40004c00 	.word	0x40004c00
 8004cb4:	40005000 	.word	0x40005000
 8004cb8:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cbc:	4b1b      	ldr	r3, [pc, #108]	@ (8004d2c <UART_SetConfig+0x3a4>)
 8004cbe:	61bb      	str	r3, [r7, #24]
        break;
 8004cc0:	e00c      	b.n	8004cdc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cc2:	f7ff f80f 	bl	8003ce4 <HAL_RCC_GetSysClockFreq>
 8004cc6:	61b8      	str	r0, [r7, #24]
        break;
 8004cc8:	e008      	b.n	8004cdc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cce:	61bb      	str	r3, [r7, #24]
        break;
 8004cd0:	e004      	b.n	8004cdc <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	77bb      	strb	r3, [r7, #30]
        break;
 8004cda:	bf00      	nop
    }

    if (pclk != 0U)
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d018      	beq.n	8004d14 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	085a      	lsrs	r2, r3, #1
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	441a      	add	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	2b0f      	cmp	r3, #15
 8004cfa:	d909      	bls.n	8004d10 <UART_SetConfig+0x388>
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d02:	d205      	bcs.n	8004d10 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	60da      	str	r2, [r3, #12]
 8004d0e:	e001      	b.n	8004d14 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004d20:	7fbb      	ldrb	r3, [r7, #30]
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3720      	adds	r7, #32
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	007a1200 	.word	0x007a1200

08004d30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d3c:	f003 0308 	and.w	r3, r3, #8
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d00a      	beq.n	8004d5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	430a      	orrs	r2, r1
 8004d58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5e:	f003 0301 	and.w	r3, r3, #1
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00a      	beq.n	8004d7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	430a      	orrs	r2, r1
 8004d7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d80:	f003 0302 	and.w	r3, r3, #2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d00a      	beq.n	8004d9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da2:	f003 0304 	and.w	r3, r3, #4
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00a      	beq.n	8004dc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	430a      	orrs	r2, r1
 8004dbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc4:	f003 0310 	and.w	r3, r3, #16
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d00a      	beq.n	8004de2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	430a      	orrs	r2, r1
 8004de0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de6:	f003 0320 	and.w	r3, r3, #32
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00a      	beq.n	8004e04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	430a      	orrs	r2, r1
 8004e02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d01a      	beq.n	8004e46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	430a      	orrs	r2, r1
 8004e24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e2e:	d10a      	bne.n	8004e46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	430a      	orrs	r2, r1
 8004e44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00a      	beq.n	8004e68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	430a      	orrs	r2, r1
 8004e66:	605a      	str	r2, [r3, #4]
  }
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b098      	sub	sp, #96	@ 0x60
 8004e78:	af02      	add	r7, sp, #8
 8004e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e84:	f7fc f80a 	bl	8000e9c <HAL_GetTick>
 8004e88:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0308 	and.w	r3, r3, #8
 8004e94:	2b08      	cmp	r3, #8
 8004e96:	d12e      	bne.n	8004ef6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e98:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 f88c 	bl	8004fc4 <UART_WaitOnFlagUntilTimeout>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d021      	beq.n	8004ef6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eba:	e853 3f00 	ldrex	r3, [r3]
 8004ebe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ec2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ec6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	461a      	mov	r2, r3
 8004ece:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ed0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ed2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ed4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ed6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ed8:	e841 2300 	strex	r3, r2, [r1]
 8004edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1e6      	bne.n	8004eb2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2220      	movs	r2, #32
 8004ee8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ef2:	2303      	movs	r3, #3
 8004ef4:	e062      	b.n	8004fbc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b04      	cmp	r3, #4
 8004f02:	d149      	bne.n	8004f98 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f08:	9300      	str	r3, [sp, #0]
 8004f0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 f856 	bl	8004fc4 <UART_WaitOnFlagUntilTimeout>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d03c      	beq.n	8004f98 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f26:	e853 3f00 	ldrex	r3, [r3]
 8004f2a:	623b      	str	r3, [r7, #32]
   return(result);
 8004f2c:	6a3b      	ldr	r3, [r7, #32]
 8004f2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	461a      	mov	r2, r3
 8004f3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f40:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f44:	e841 2300 	strex	r3, r2, [r1]
 8004f48:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1e6      	bne.n	8004f1e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	3308      	adds	r3, #8
 8004f56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	e853 3f00 	ldrex	r3, [r3]
 8004f5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f023 0301 	bic.w	r3, r3, #1
 8004f66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3308      	adds	r3, #8
 8004f6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f70:	61fa      	str	r2, [r7, #28]
 8004f72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f74:	69b9      	ldr	r1, [r7, #24]
 8004f76:	69fa      	ldr	r2, [r7, #28]
 8004f78:	e841 2300 	strex	r3, r2, [r1]
 8004f7c:	617b      	str	r3, [r7, #20]
   return(result);
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1e5      	bne.n	8004f50 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2220      	movs	r2, #32
 8004f88:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f94:	2303      	movs	r3, #3
 8004f96:	e011      	b.n	8004fbc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2220      	movs	r2, #32
 8004f9c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2220      	movs	r2, #32
 8004fa2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004fba:	2300      	movs	r3, #0
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3758      	adds	r7, #88	@ 0x58
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}

08004fc4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	603b      	str	r3, [r7, #0]
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fd4:	e04f      	b.n	8005076 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fdc:	d04b      	beq.n	8005076 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fde:	f7fb ff5d 	bl	8000e9c <HAL_GetTick>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	69ba      	ldr	r2, [r7, #24]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d302      	bcc.n	8004ff4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d101      	bne.n	8004ff8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	e04e      	b.n	8005096 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 0304 	and.w	r3, r3, #4
 8005002:	2b00      	cmp	r3, #0
 8005004:	d037      	beq.n	8005076 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	2b80      	cmp	r3, #128	@ 0x80
 800500a:	d034      	beq.n	8005076 <UART_WaitOnFlagUntilTimeout+0xb2>
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	2b40      	cmp	r3, #64	@ 0x40
 8005010:	d031      	beq.n	8005076 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	69db      	ldr	r3, [r3, #28]
 8005018:	f003 0308 	and.w	r3, r3, #8
 800501c:	2b08      	cmp	r3, #8
 800501e:	d110      	bne.n	8005042 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2208      	movs	r2, #8
 8005026:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005028:	68f8      	ldr	r0, [r7, #12]
 800502a:	f000 f838 	bl	800509e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2208      	movs	r2, #8
 8005032:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e029      	b.n	8005096 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	69db      	ldr	r3, [r3, #28]
 8005048:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800504c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005050:	d111      	bne.n	8005076 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800505a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f000 f81e 	bl	800509e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2220      	movs	r2, #32
 8005066:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e00f      	b.n	8005096 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	69da      	ldr	r2, [r3, #28]
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	4013      	ands	r3, r2
 8005080:	68ba      	ldr	r2, [r7, #8]
 8005082:	429a      	cmp	r2, r3
 8005084:	bf0c      	ite	eq
 8005086:	2301      	moveq	r3, #1
 8005088:	2300      	movne	r3, #0
 800508a:	b2db      	uxtb	r3, r3
 800508c:	461a      	mov	r2, r3
 800508e:	79fb      	ldrb	r3, [r7, #7]
 8005090:	429a      	cmp	r2, r3
 8005092:	d0a0      	beq.n	8004fd6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	3710      	adds	r7, #16
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800509e:	b480      	push	{r7}
 80050a0:	b095      	sub	sp, #84	@ 0x54
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050ae:	e853 3f00 	ldrex	r3, [r3]
 80050b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80050b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	461a      	mov	r2, r3
 80050c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80050c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050cc:	e841 2300 	strex	r3, r2, [r1]
 80050d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d1e6      	bne.n	80050a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	3308      	adds	r3, #8
 80050de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e0:	6a3b      	ldr	r3, [r7, #32]
 80050e2:	e853 3f00 	ldrex	r3, [r3]
 80050e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	f023 0301 	bic.w	r3, r3, #1
 80050ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	3308      	adds	r3, #8
 80050f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80050fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005100:	e841 2300 	strex	r3, r2, [r1]
 8005104:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1e5      	bne.n	80050d8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005110:	2b01      	cmp	r3, #1
 8005112:	d118      	bne.n	8005146 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	e853 3f00 	ldrex	r3, [r3]
 8005120:	60bb      	str	r3, [r7, #8]
   return(result);
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	f023 0310 	bic.w	r3, r3, #16
 8005128:	647b      	str	r3, [r7, #68]	@ 0x44
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	461a      	mov	r2, r3
 8005130:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005132:	61bb      	str	r3, [r7, #24]
 8005134:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005136:	6979      	ldr	r1, [r7, #20]
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	e841 2300 	strex	r3, r2, [r1]
 800513e:	613b      	str	r3, [r7, #16]
   return(result);
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d1e6      	bne.n	8005114 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2220      	movs	r2, #32
 800514a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800515a:	bf00      	nop
 800515c:	3754      	adds	r7, #84	@ 0x54
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr

08005166 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005166:	b580      	push	{r7, lr}
 8005168:	b084      	sub	sp, #16
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005172:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2200      	movs	r2, #0
 8005178:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005184:	68f8      	ldr	r0, [r7, #12]
 8005186:	f7ff fbe9 	bl	800495c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800518a:	bf00      	nop
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005192:	b580      	push	{r7, lr}
 8005194:	b088      	sub	sp, #32
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	e853 3f00 	ldrex	r3, [r3]
 80051a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051ae:	61fb      	str	r3, [r7, #28]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	461a      	mov	r2, r3
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	61bb      	str	r3, [r7, #24]
 80051ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051bc:	6979      	ldr	r1, [r7, #20]
 80051be:	69ba      	ldr	r2, [r7, #24]
 80051c0:	e841 2300 	strex	r3, r2, [r1]
 80051c4:	613b      	str	r3, [r7, #16]
   return(result);
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d1e6      	bne.n	800519a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2220      	movs	r2, #32
 80051d0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f7ff fbb5 	bl	8004948 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051de:	bf00      	nop
 80051e0:	3720      	adds	r7, #32
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}

080051e6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80051e6:	b480      	push	{r7}
 80051e8:	b083      	sub	sp, #12
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80051ee:	bf00      	nop
 80051f0:	370c      	adds	r7, #12
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr

080051fa <memset>:
 80051fa:	4402      	add	r2, r0
 80051fc:	4603      	mov	r3, r0
 80051fe:	4293      	cmp	r3, r2
 8005200:	d100      	bne.n	8005204 <memset+0xa>
 8005202:	4770      	bx	lr
 8005204:	f803 1b01 	strb.w	r1, [r3], #1
 8005208:	e7f9      	b.n	80051fe <memset+0x4>
	...

0800520c <__libc_init_array>:
 800520c:	b570      	push	{r4, r5, r6, lr}
 800520e:	4d0d      	ldr	r5, [pc, #52]	@ (8005244 <__libc_init_array+0x38>)
 8005210:	4c0d      	ldr	r4, [pc, #52]	@ (8005248 <__libc_init_array+0x3c>)
 8005212:	1b64      	subs	r4, r4, r5
 8005214:	10a4      	asrs	r4, r4, #2
 8005216:	2600      	movs	r6, #0
 8005218:	42a6      	cmp	r6, r4
 800521a:	d109      	bne.n	8005230 <__libc_init_array+0x24>
 800521c:	4d0b      	ldr	r5, [pc, #44]	@ (800524c <__libc_init_array+0x40>)
 800521e:	4c0c      	ldr	r4, [pc, #48]	@ (8005250 <__libc_init_array+0x44>)
 8005220:	f000 f818 	bl	8005254 <_init>
 8005224:	1b64      	subs	r4, r4, r5
 8005226:	10a4      	asrs	r4, r4, #2
 8005228:	2600      	movs	r6, #0
 800522a:	42a6      	cmp	r6, r4
 800522c:	d105      	bne.n	800523a <__libc_init_array+0x2e>
 800522e:	bd70      	pop	{r4, r5, r6, pc}
 8005230:	f855 3b04 	ldr.w	r3, [r5], #4
 8005234:	4798      	blx	r3
 8005236:	3601      	adds	r6, #1
 8005238:	e7ee      	b.n	8005218 <__libc_init_array+0xc>
 800523a:	f855 3b04 	ldr.w	r3, [r5], #4
 800523e:	4798      	blx	r3
 8005240:	3601      	adds	r6, #1
 8005242:	e7f2      	b.n	800522a <__libc_init_array+0x1e>
 8005244:	080052a4 	.word	0x080052a4
 8005248:	080052a4 	.word	0x080052a4
 800524c:	080052a4 	.word	0x080052a4
 8005250:	080052a8 	.word	0x080052a8

08005254 <_init>:
 8005254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005256:	bf00      	nop
 8005258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800525a:	bc08      	pop	{r3}
 800525c:	469e      	mov	lr, r3
 800525e:	4770      	bx	lr

08005260 <_fini>:
 8005260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005262:	bf00      	nop
 8005264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005266:	bc08      	pop	{r3}
 8005268:	469e      	mov	lr, r3
 800526a:	4770      	bx	lr
