#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Oct  1 15:42:23 2024
# Process ID: 5987
# Current directory: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila
# Command line: vivado multicore_aquila.xpr
# Log file: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/vivado.log
# Journal file: /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/vivado.jou
# Running On        :henry7090-ROG-Zephyrus-G16
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :Intel(R) Core(TM) Ultra 9 185H
# CPU Frequency     :2000.541 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :33223 MB
# Swap memory       :8589 MB
# Total Virtual     :41813 MB
# Available Virtual :38539 MB
#-----------------------------------------------------------
start_gui
open_project multicore_aquila.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 8134.090 ; gain = 633.898 ; free physical = 23269 ; free virtual = 35801
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/uartboot.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2cache_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/amo_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module amo_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aquila_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/atomic_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atomic_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coherence_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/device_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distri_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distri_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/mig_7series_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=64)
Compiling module xil_defaultlib.bpu_default
Compiling module xil_defaultlib.reg_file_default
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.muldiv
Compiling module xil_defaultlib.bcu
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.csr_file
Compiling module xil_defaultlib.core_top
Compiling module xil_defaultlib.sram_dp(N_ENTRIES=16384)
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sram(DATA_WIDTH=128,N_ENTRIES=64...
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=22)
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=1)
Compiling module xil_defaultlib.icache(CACHE_SIZE=4)
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=128,N_ENTRIES...
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=22,N_ENTRIES=...
Compiling module xil_defaultlib.distri_ram_dp(ENTRY_NUM=64,XLEN=...
Compiling module xil_defaultlib.dcache(CACHE_SIZE=4)
Compiling module xil_defaultlib.aquila_top
Compiling module xil_defaultlib.csr_file(HART_ID=1)
Compiling module xil_defaultlib.core_top(HART_ID=1)
Compiling module xil_defaultlib.dcache(HART_ID=1,CACHE_SIZE=4)
Compiling module xil_defaultlib.aquila_top(HART_ID=1)
Compiling module xil_defaultlib.amo_arbiter(N=2)
Compiling module xil_defaultlib.atomic_unit(N=2)
Compiling module xil_defaultlib.coherence_unit_default
Compiling module xil_defaultlib.L2cache_arbiter
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=128,N_ENTRIES...
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=19,N_ENTRIES=...
Compiling module xil_defaultlib.distri_ram_dp(ENTRY_NUM=512,XLEN...
Compiling module xil_defaultlib.L2cache(CACHE_SIZE=32)
Compiling module xil_defaultlib.device_arbiter
Compiling module xil_defaultlib.uart(BAUD=16'b01101100100)
Compiling module xil_defaultlib.mem_arbiter_default
Compiling module xil_defaultlib.mig_7series_sim(N_ENTRIES=838860...
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8294.699 ; gain = 0.000 ; free physical = 23023 ; free virtual = 35745
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 8494.203 ; gain = 199.504 ; free physical = 22883 ; free virtual = 35711
run all
=======================================================================
Copyright (c) 2019-2023, EISL@NYCU, Hsinchu, Taiwan.
The Aquila SoC is ready.
-----------------------------------------------------------------------
Core 0 is waiting for a program to be sent from the UART ...
[Aquila core 0] Load Done!
[Aquila core 0] Program entry point at 0x80002E84, size = 0x8A90.
-----------------------------------------------------------------------
prog_done
coremark initializing ... executing, wait about 10 seconds ...

CoreMark Size    : 1333
Total ticks      : 33247
Total time (secs): 0.033247
Iterations/Sec   : 30.077902
Iterations       : 1
Compiler version : GCC13.2.0
Compiler flags   : -Wall -O2 -I../elibc -fno-builtin -march=rv32ima_zicsr_zifencei -mstrict-align -mabi=ilp32 -fno-inline-small-functions -DITERATIONS=1 -DTOTAL_DATA_SIZE=4000 -DUSE_CLOCK=1
Memory location  : HEAP
seedcrc          : 0x00002ace
[0]crclist       : 0x00007a7a
[0]crcmatrix     : 0x00009840
[0]crcstate      : 0x0000874f
[0]crcfinal      : 0x00007a7a
Cannot validate operation for these seed values, please compare with results on a known platform.
-----------------------------------------------------------------------
Program exit with a status code 0
Press <reset> on the FPGA board to reboot the cpu ...


Simulation finished.
$finish called at time : 31216865 ns : File "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v" Line 662
run: Time (s): cpu = 00:01:34 ; elapsed = 00:02:07 . Memory (MB): peak = 8649.445 ; gain = 124.438 ; free physical = 21298 ; free virtual = 35220
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 119032 KB (Peak: 162928 KB), Simulation CPU Usage: 126260 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/uartboot.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2cache_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/amo_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module amo_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aquila_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/atomic_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atomic_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coherence_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/device_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distri_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distri_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/mig_7series_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=64)
Compiling module xil_defaultlib.bpu_default
Compiling module xil_defaultlib.reg_file_default
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.muldiv
Compiling module xil_defaultlib.bcu
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.csr_file
Compiling module xil_defaultlib.core_top
Compiling module xil_defaultlib.sram_dp(N_ENTRIES=16384)
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sram(DATA_WIDTH=128,N_ENTRIES=64...
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=22)
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=1)
Compiling module xil_defaultlib.icache(CACHE_SIZE=4)
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=128,N_ENTRIES...
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=22,N_ENTRIES=...
Compiling module xil_defaultlib.distri_ram_dp(ENTRY_NUM=64,XLEN=...
Compiling module xil_defaultlib.dcache(CACHE_SIZE=4)
Compiling module xil_defaultlib.aquila_top
Compiling module xil_defaultlib.csr_file(HART_ID=1)
Compiling module xil_defaultlib.core_top(HART_ID=1)
Compiling module xil_defaultlib.dcache(HART_ID=1,CACHE_SIZE=4)
Compiling module xil_defaultlib.aquila_top(HART_ID=1)
Compiling module xil_defaultlib.amo_arbiter(N=2)
Compiling module xil_defaultlib.atomic_unit(N=2)
Compiling module xil_defaultlib.coherence_unit_default
Compiling module xil_defaultlib.L2cache_arbiter
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=128,N_ENTRIES...
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=19,N_ENTRIES=...
Compiling module xil_defaultlib.distri_ram_dp(ENTRY_NUM=512,XLEN...
Compiling module xil_defaultlib.L2cache(CACHE_SIZE=32)
Compiling module xil_defaultlib.device_arbiter
Compiling module xil_defaultlib.uart(BAUD=16'b01101100100)
Compiling module xil_defaultlib.mem_arbiter_default
Compiling module xil_defaultlib.mig_7series_sim(N_ENTRIES=838860...
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 8709.746 ; gain = 0.000 ; free physical = 22144 ; free virtual = 35191
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 8716.445 ; gain = 6.699 ; free physical = 22333 ; free virtual = 35243
run all
=======================================================================
Copyright (c) 2019-2023, EISL@NYCU, Hsinchu, Taiwan.
The Aquila SoC is ready.
Core 1 waiting Core 0 ready...
-----------------------------------------------------------------------
Core 0 is waiting for a program to be sent from the UART ...
[Aquila core 0] Load Done!
[Aquila core 0] Program entry point at 0x80002E84, size = 0x8A90.
-----------------------------------------------------------------------
prog_done
Core 1 is waiting for a program to be sencto rferomma rtkh ei nUiAtRiTa l.i.z.in
g ... Received byte 0: 0x7F
Received byte 1: 0x45
Received byte 2: 0x4C
Received byte 3: 0x46
Received byte 4: 0x1
Received byte 5: 0x1
Received byte 6: 0x1
Received byte 7: 0x
Received byte 8: 0x
Received byte 9: 0x
Received byte 10: 0x
Received byte 11: 0x
Received byte 12: 0x
Received byte 13: 0x
Received byte 14: 0x
Received byte 15: 0x
Received byte 16: 0x2
Received byte 17: 0x
Received byte 18: 0xF3
Received byte 19: 0x
Received byte 20: 0x1
Received byte 21: 0x
Received byte 22: 0x
Received byte 23: 0x
Received byte 24: 0x84
Received byte 25: 0x2E
Received byte 26: 0xA
Received byte 27: 0x80
Received byte 28: 0x34
Received byte 29: 0x
Received byte 30: 0x
Receievxeedc buyttien g, wait about 10 seconds ...3

1: 0x
Received byte 32: 0xD8
Received byte 33: 0x88
Received byte 34: 0x
Received byte 35: 0x
Received byte 36: 0x
Received byte 37: 0x
Received byte 38: 0x
Received byte 39: 0x
Received byte 40: 0x34
Received byte 41: 0x
Received byte 42: 0x20
Received byte 43: 0x
Received byte 44: 0x3
Received byte 45: 0x
Received byte 46: 0x28
Received byte 47: 0x
Received byte 48: 0xB
Received byte 49: 0x
Received byte 50: 0xA
Received byte 51: 0x
[Aquila core 1] Load Done!
[Aquila core 1] Program entry point at 0x800A2E84, size = 0x8A90.
-----------------------------------------------------------------------
lock=0x5678
coremark initializing ... executing, wait about 10 seconds ...

CoreMark Size    : 1333
Total ticks      : 33310
Total time (secs): 0.033310
Iterations/Sec   : 30.021015
Iterations       : 1
Compiler version : GCC13.2.0
Compiler flags   : -Wall -O2 -I../elibc -fno-builtin -march=rv32ima_zicsr_zifencei -mstrict-align -mabi=ilp32 -fno-inline-small-functions -DITERATIONS=1 -DTOTAL_DATA_SIZE=4000 -DUSE_CLOCK=1
Memory location  : HEAP
seedcrc          : 0x00002ace
[0]crclist       : 0x00007a7a
[0]crcmatrix     : 0x00009840
[0]crcstate      : 0x0000874f
[0]crcfinal      : 0x00007a7a
Cannot validate operation for these seed values, please compare with results on a known platform.
CoreMark Size    : 1333
Total ticks      : 33259
Total time (secs): 0.033259
Iterations/Sec   : 30.067050
Iterations       : 1
Compiler version : GCC13.2.0
Compiler flags   : -Wall -O2 -I../elibc -fno-builtin -march=rv32ima_zicsr_zifencei -mstrict-align -mabi=ilp32 -fno-inline-small-functions -DITERATIONS=1 -DTOTAL_DATA_SIZE=4000 -DUSE_CLOCK=1
Memory location  : HEAP
seedcrc          : 0x00002ace
[0]crclist       : 0x00007a7a
[0]crcmatrix     : 0x00009840
[0]crcstate      : 0x0000874f
[0]crcfinal      : 0x00007a7a
Cannot validate operation for these seed values, please compare with results on a known platform.
-----------------------------------------------------------------------
Program exit with a status code 0
Press <reset> on the FPGA board to reboot the cpu ...


Simulation finished.
$finish called at time : 45664335 ns : File "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v" Line 662
run: Time (s): cpu = 00:04:15 ; elapsed = 00:05:41 . Memory (MB): peak = 8792.758 ; gain = 76.312 ; free physical = 19061 ; free virtual = 35004
close_sim
INFO: xsimkernel Simulation Memory Usage: 119032 KB (Peak: 162928 KB), Simulation CPU Usage: 340560 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/uartboot.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj soc_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/L2cache_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L2cache_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/amo_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module amo_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aquila_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/atomic_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atomic_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/bram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/coherence_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coherence_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/csr_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/dcache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/device_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distri_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/distri_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distri_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/icache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/mem_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/mig_7series_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muldiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/sram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/soc_rtl/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=64)
Compiling module xil_defaultlib.bpu_default
Compiling module xil_defaultlib.reg_file_default
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.muldiv
Compiling module xil_defaultlib.bcu
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.csr_file
Compiling module xil_defaultlib.core_top
Compiling module xil_defaultlib.sram_dp(N_ENTRIES=16384)
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.sram(DATA_WIDTH=128,N_ENTRIES=64...
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=22)
Compiling module xil_defaultlib.distri_ram(ENTRY_NUM=64,XLEN=1)
Compiling module xil_defaultlib.icache(CACHE_SIZE=4)
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=128,N_ENTRIES...
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=22,N_ENTRIES=...
Compiling module xil_defaultlib.distri_ram_dp(ENTRY_NUM=64,XLEN=...
Compiling module xil_defaultlib.dcache(CACHE_SIZE=4)
Compiling module xil_defaultlib.aquila_top
Compiling module xil_defaultlib.csr_file(HART_ID=1)
Compiling module xil_defaultlib.core_top(HART_ID=1)
Compiling module xil_defaultlib.dcache(HART_ID=1,CACHE_SIZE=4)
Compiling module xil_defaultlib.aquila_top(HART_ID=1)
Compiling module xil_defaultlib.amo_arbiter(N=2)
Compiling module xil_defaultlib.atomic_unit(N=2)
Compiling module xil_defaultlib.coherence_unit_default
Compiling module xil_defaultlib.L2cache_arbiter
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=128,N_ENTRIES...
Compiling module xil_defaultlib.bram_dp(DATA_WIDTH=19,N_ENTRIES=...
Compiling module xil_defaultlib.distri_ram_dp(ENTRY_NUM=512,XLEN...
Compiling module xil_defaultlib.L2cache(CACHE_SIZE=32)
Compiling module xil_defaultlib.device_arbiter
Compiling module xil_defaultlib.uart(BAUD=16'b01101100100)
Compiling module xil_defaultlib.mem_arbiter_default
Compiling module xil_defaultlib.mig_7series_sim(N_ENTRIES=838860...
Compiling module xil_defaultlib.soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot soc_tb_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8792.758 ; gain = 0.000 ; free physical = 21509 ; free virtual = 34878
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 8792.758 ; gain = 0.000 ; free physical = 21997 ; free virtual = 34924
run all
=======================================================================
Copyright (c) 2019-2023, EISL@NYCU, Hsinchu, Taiwan.
The Aquila SoC is ready.
Core 1 waiting Core 0 ready...
-----------------------------------------------------------------------
Core 0 is waiting for a program to be sent from the UART ...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/uartboot.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8831.043 ; gain = 0.000 ; free physical = 21987 ; free virtual = 34927
run all
=======================================================================
Copyright (c) 2019-2023, EISL@NYCU, Hsinchu, Taiwan.
The Aquila SoC is ready.
Core 1 waiting Core 0 ready...
-----------------------------------------------------------------------
Core 0 is waiting for a program to be sent from the UART ...
[Aquila core 0] Load Done!
[Aquila core 0] Program entry point at 0x80002E84, size = 0x8A90.
-----------------------------------------------------------------------
prog_done
Core 1 is waiting for a program to be sencto rferomma rtkh ei nUiAtRiTa l.i.z.in
g ... executing, wait about 10 seconds ...

[Aquila core 1] Load Done!
[Aquila core 1] Program entry point at 0x800A2E84, size = 0x8A90.
-----------------------------------------------------------------------
lock=0x5678
coremark initializing ... executing, wait about 10 seconds ...

CoreMark Size    : 1333
Total ticks      : 33307
Total time (secs): 0.033307
Iterations/Sec   : 30.023719
Iterations       : 1
Compiler version : GCC13.2.0
Compiler flags   : -Wall -O2 -I../elibc -fno-builtin -march=rv32ima_zicsr_zifencei -mstrict-align -mabi=ilp32 -fno-inline-small-functions -DITERATIONS=1 -DTOTAL_DATA_SIZE=4000 -DUSE_CLOCK=1
Memory location  : HEAP
seedcrc          : 0x00002ace
[0]crclist       : 0x00007a7a
[0]crcmatrix     : 0x00009840
[0]crcstate      : 0x0000874f
[0]crcfinal      : 0x00007a7a
Cannot validate operation for these seed values, please compare with results on a known platform.
CoreMark Size    : 1333
Total ticks      : 33259
Total time (secs): 0.033259
Iterations/Sec   : 30.067050
Iterations       : 1
Compiler version : GCC13.2.0
Compiler flags   : -Wall -O2 -I../elibc -fno-builtin -march=rv32ima_zicsr_zifencei -mstrict-align -mabi=ilp32 -fno-inline-small-functions -DITERATIONS=1 -DTOTAL_DATA_SIZE=4000 -DUSE_CLOCK=1
Memory location  : HEAP
seedcrc          : 0x00002ace
[0]crclist       : 0x00007a7a
[0]crcmatrix     : 0x00009840
[0]crcstate      : 0x0000874f
[0]crcfinal      : 0x00007a7a
Cannot validate operation for these seed values, please compare with results on a known platform.
-----------------------------------------------------------------------
Program exit with a status code 0
Press <reset> on the FPGA board to reboot the cpu ...


Simulation finished.
$finish called at time : 44807045 ns : File "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v" Line 662
run: Time (s): cpu = 00:03:48 ; elapsed = 00:05:37 . Memory (MB): peak = 8831.043 ; gain = 0.000 ; free physical = 18924 ; free virtual = 34803
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sources_1/imports/src/core_rtl/aquila_config.vh:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 119032 KB (Peak: 162928 KB), Simulation CPU Usage: 337250 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'soc_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'soc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_2_nm.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_4_mx.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_3_sp.mif'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_1_wb.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_2_nm.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_1_memory_4_mx.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_0_mixed.mem'
INFO: [SIM-utils-43] Exported '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim/mode_2_memory_1_wb.mem'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj soc_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d ARTY=true -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot soc_tb_behav xil_defaultlib.soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "soc_tb_behav -key {Behavioral:sim_1:Functional:soc_tb} -tclbatch {soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8831.043 ; gain = 0.000 ; free physical = 21605 ; free virtual = 34751
run all
=======================================================================
Copyright (c) 2019-2023, EISL@NYCU, Hsinchu, Taiwan.
The Aquila SoC is ready.
Core 1 waiting Core 0 ready...
-----------------------------------------------------------------------
Core 0 is waiting for a program to be sent from the UART ...
[Aquila core 0] Load Done!
[Aquila core 0] Program entry point at 0x80002E84, size = 0x8A90.
-----------------------------------------------------------------------
Core 1 is waiting for a program to be sent from the UART ...
[Aquila core 1] Load Done!
[Aquila core 1] Program entry point at 0x800A2E84, size = 0x8A90.
-----------------------------------------------------------------------
coremark initializing .c..o remark initializing ... executing, wait about 10 seconds ...

executing, wait about 10 seconds ...

CoreMark Size    : 1333
Total ticks      : 33280
CoreMark Size    : 1333
Total ticks      : Total time (secs): 33283
Total time (secs): 0.0.033280
Iterations/Sec   : 033283
Iterations/Sec   : 30.30.048077
Iterations       : 1
Compiler version : GCC13.2.0
Compiler flags   : -Wall -O2 -I../elibc -fno-builtin -ma0rc4h5=3r6v932ima
_zicsr_ziIfteenrcaetii ons- m st r i c t -:a lign -mabi=ilp32 -fno-1inl
ine-smaClolm-pfiulnerc tvieornssi o-nD I:T ERATIONGSC=C11 3-.D2T.O0TA
L_DATAC_oSmIpZE=i4l0e0r0  f-lDaUgSsE _ C L:O CK=1
-WalMle m-oO2r y- Il.o.c/aetiolni b c:  -fnoH-EbAuPil
tin s-emeadrccrhc= r v 3 2 im a  _ z i:c s0rx_zifencei -mstrict-align -ma0b0i0=0i2lapc3e2 -fn
o-inline[-small-functions -DIT0ERA]TcIrcOlNiSs=t1   - D T OT A L:_ D0AxTA_SIZE=40000000 7-aD7UaSE_
CLOCK=1
[Memory location  :0 ]cHrEcAmPat
rix  s e e d:c rc 0 x        : 000x009840
[00002ac0e]cr
cstate [     : 0x00000874]fcrc
list      [ : 0x000070a7]acr
cfinal    [  : 0x000070a7]acr
cmatrix  C a n n:o t v0axlidate op0e0r0a0t9i8o4n0 fo
r these see[d values, please 0co]mcprcasre twaitteh   r e s u l:t s0x on a known 0p0l0a0t874ffor
m.
[0]crcfinal      : 0x00007a7a
Cannot validate operation for these seed values, please compare with results on a known platform.
-----------------------------------------------------------------------
Program exit with a status code 0
Press <reset> on the FPGA board to reboot the cpu ...


Simulation finished.
$finish called at time : 45005595 ns : File "/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/sim_1/imports/soc_rtl/soc_tb.v" Line 662
run: Time (s): cpu = 00:03:50 ; elapsed = 00:05:37 . Memory (MB): peak = 8857.762 ; gain = 26.719 ; free physical = 18730 ; free virtual = 34669
