{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 14:08:46 2024 " "Info: Processing started: Fri Nov 29 14:08:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.Mem_Write_338 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.Mem_Write_338\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.Mem_Read_346 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.Mem_Read_346\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExJal_319 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExJal_319\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExLS_379 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExLS_379\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[30\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[30\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[29\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[29\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[31\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[31\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.WRegL_330 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.WRegL_330\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.WReg_357 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.WReg_357\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExB_368 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExB_368\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[12\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[12\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[13\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[13\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[28\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[28\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[27\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[27\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[11\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[11\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[22\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[22\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[26\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[26\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[16\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[16\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[17\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[17\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[15\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[15\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.Decode_412 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.Decode_412\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[10\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[10\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.IF_423 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.IF_423\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[24\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[24\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[25\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[25\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[23\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[23\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExLui_286 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExLui_286\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExJalr_308 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExJalr_308\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.WRegJr_297 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.WRegJr_297\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExR_401 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExR_401\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExI_390 " "Warning: Node \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|n_state.ExI_390\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[20\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[20\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[19\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[19\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[18\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[18\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[21\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[21\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[14\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[14\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[9\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[9\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[8\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[8\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[3\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[3\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[7\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[7\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[2\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[2\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[4\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[4\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[5\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[5\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[6\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[6\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[1\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[1\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[0\] " "Warning: Node \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[0\]\" is a latch" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 10.0 MHz 50.0 MHz " "Warning: PLL \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 10.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 10.0 MHz 50.0 MHz " "Warning: PLL \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 10.0 MHz overrides default required fmax of 50.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[11\]~2 " "Info: Detected gated clock \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[11\]~2\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[11\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|Selector16~0 " "Info: Detected gated clock \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|Selector16~0\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|Selector16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|datapath:i_datapath\|Equal15~1 " "Info: Detected gated clock \"RV32I:_RV32I\|datapath:i_datapath\|Equal15~1\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 369 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|datapath:i_datapath\|Equal15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|datapath:i_datapath\|Equal9~1 " "Info: Detected gated clock \"RV32I:_RV32I\|datapath:i_datapath\|Equal9~1\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 364 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|datapath:i_datapath\|Equal9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExI " "Info: Detected ripple clock \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExI\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExI" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|datapath:i_datapath\|Equal7~0 " "Info: Detected gated clock \"RV32I:_RV32I\|datapath:i_datapath\|Equal7~0\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 362 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|datapath:i_datapath\|Equal7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.WRegJr " "Info: Detected ripple clock \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.WRegJr\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.WRegJr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExJalr " "Info: Detected ripple clock \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExJalr\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExJalr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExLui " "Info: Detected ripple clock \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExLui\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExLui" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.Decode " "Info: Detected ripple clock \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.Decode\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.Decode" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|datapath:i_datapath\|Equal10~0 " "Info: Detected gated clock \"RV32I:_RV32I\|datapath:i_datapath\|Equal10~0\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 365 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|datapath:i_datapath\|Equal10~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2~0 " "Info: Detected gated clock \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2~0\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr3~0 " "Info: Detected gated clock \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr3~0\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|WideOr3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.IF " "Info: Detected ripple clock \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.IF\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.IF" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|inst_reg\[3\] " "Info: Detected ripple clock \"RV32I:_RV32I\|inst_reg\[3\]\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|inst_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|inst_reg\[2\] " "Info: Detected ripple clock \"RV32I:_RV32I\|inst_reg\[2\]\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|inst_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|inst_reg\[1\] " "Info: Detected ripple clock \"RV32I:_RV32I\|inst_reg\[1\]\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|inst_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|inst_reg\[0\] " "Info: Detected ripple clock \"RV32I:_RV32I\|inst_reg\[0\]\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|inst_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|inst_reg\[5\] " "Info: Detected ripple clock \"RV32I:_RV32I\|inst_reg\[5\]\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|inst_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|inst_reg\[4\] " "Info: Detected ripple clock \"RV32I:_RV32I\|inst_reg\[4\]\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|inst_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|inst_reg\[6\] " "Info: Detected ripple clock \"RV32I:_RV32I\|inst_reg\[6\]\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|inst_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|datapath:i_datapath\|Equal9~0 " "Info: Detected gated clock \"RV32I:_RV32I\|datapath:i_datapath\|Equal9~0\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 364 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|datapath:i_datapath\|Equal9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|datapath:i_datapath\|Equal14~0 " "Info: Detected gated clock \"RV32I:_RV32I\|datapath:i_datapath\|Equal14~0\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 368 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|datapath:i_datapath\|Equal14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|datapath:i_datapath\|Equal13~0 " "Info: Detected gated clock \"RV32I:_RV32I\|datapath:i_datapath\|Equal13~0\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 367 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|datapath:i_datapath\|Equal13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExLS " "Info: Detected ripple clock \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExLS\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExLS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExJal " "Info: Detected ripple clock \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExJal\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|state.ExJal" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|Selector17~0 " "Info: Detected gated clock \"RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|Selector17~0\" as buffer" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 128 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RV32I:_RV32I\|controller:i_controller\|maindec:i_maindec\|Selector17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] register RV32I:_RV32I\|datapath:i_datapath\|pc\[2\] memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg0 19.207 ns " "Info: Slack time is 19.207 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"RV32I:_RV32I\|datapath:i_datapath\|pc\[2\]\" and destination memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.775 ns + Largest register memory " "Info: + Largest register to memory requirement is 24.775 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 97.642 ns " "Info: + Latch edge is 97.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 100.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 72.642 ns " "Info: - Launch edge is 72.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 100.000 ns 72.642 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.060 ns + Largest " "Info: + Largest clock skew is 0.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] destination 2.703 ns + Shortest memory " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination memory is 2.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 1087 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1087; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.661 ns) 2.703 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg0 3 MEM M4K_X52_Y14 2 " "Info: 3: + IC(0.951 ns) + CELL(0.661 ns) = 2.703 ns; Loc. = M4K_X52_Y14; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.45 % ) " "Info: Total cell delay = 0.661 ns ( 24.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.042 ns ( 75.55 % ) " "Info: Total interconnect delay = 2.042 ns ( 75.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 {} } { 0.000ns 1.091ns 0.951ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] source 2.643 ns - Longest register " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G2 5823 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5823; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.643 ns RV32I:_RV32I\|datapath:i_datapath\|pc\[2\] 3 REG LCFF_X35_Y17_N17 20 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X35_Y17_N17; Fanout = 20; REG Node = 'RV32I:_RV32I\|datapath:i_datapath\|pc\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|datapath:i_datapath|pc[2] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.32 % ) " "Info: Total cell delay = 0.537 ns ( 20.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.106 ns ( 79.68 % ) " "Info: Total interconnect delay = 2.106 ns ( 79.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|datapath:i_datapath|pc[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|datapath:i_datapath|pc[2] {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 {} } { 0.000ns 1.091ns 0.951ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|datapath:i_datapath|pc[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|datapath:i_datapath|pc[2] {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 344 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 {} } { 0.000ns 1.091ns 0.951ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|datapath:i_datapath|pc[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|datapath:i_datapath|pc[2] {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.568 ns - Longest register memory " "Info: - Longest register to memory delay is 5.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RV32I:_RV32I\|datapath:i_datapath\|pc\[2\] 1 REG LCFF_X35_Y17_N17 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N17; Fanout = 20; REG Node = 'RV32I:_RV32I\|datapath:i_datapath\|pc\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RV32I:_RV32I|datapath:i_datapath|pc[2] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.426 ns) + CELL(0.142 ns) 5.568 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg0 2 MEM M4K_X52_Y14 2 " "Info: 2: + IC(5.426 ns) + CELL(0.142 ns) = 5.568 ns; Loc. = M4K_X52_Y14; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a6~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { RV32I:_RV32I|datapath:i_datapath|pc[2] ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 2.55 % ) " "Info: Total cell delay = 0.142 ns ( 2.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.426 ns ( 97.45 % ) " "Info: Total interconnect delay = 5.426 ns ( 97.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { RV32I:_RV32I|datapath:i_datapath|pc[2] ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { RV32I:_RV32I|datapath:i_datapath|pc[2] {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 {} } { 0.000ns 5.426ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.703 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.703 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 {} } { 0.000ns 1.091ns 0.951ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|datapath:i_datapath|pc[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|datapath:i_datapath|pc[2] {} } { 0.000ns 1.091ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.568 ns" { RV32I:_RV32I|datapath:i_datapath|pc[2] ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.568 ns" { RV32I:_RV32I|datapath:i_datapath|pc[2] {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0 {} } { 0.000ns 5.426ns } { 0.000ns 0.142ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~portb_address_reg10 register RV32I:_RV32I\|MemRdata_reg\[3\] 16.678 ns " "Info: Slack time is 16.678 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~portb_address_reg10\" and destination register \"RV32I:_RV32I\|MemRdata_reg\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.760 ns + Largest memory register " "Info: + Largest memory to register requirement is 24.760 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 72.642 ns " "Info: + Latch edge is 72.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 100.000 ns 72.642 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 47.642 ns " "Info: - Launch edge is 47.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 100.000 ns 47.642 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.067 ns + Largest " "Info: + Largest clock skew is -0.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] destination 2.672 ns + Shortest register " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G2 5823 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5823; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.672 ns RV32I:_RV32I\|MemRdata_reg\[3\] 3 REG LCFF_X30_Y18_N1 1 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 1; REG Node = 'RV32I:_RV32I\|MemRdata_reg\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|MemRdata_reg[3] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 465 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.135 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|MemRdata_reg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|MemRdata_reg[3] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] source 2.739 ns - Longest memory " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source memory is 2.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 1087 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1087; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.689 ns) 2.739 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~portb_address_reg10 3 MEM M4K_X52_Y20 2 " "Info: 3: + IC(0.959 ns) + CELL(0.689 ns) = 2.739 ns; Loc. = M4K_X52_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~portb_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.16 % ) " "Info: Total cell delay = 0.689 ns ( 25.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.050 ns ( 74.84 % ) " "Info: Total interconnect delay = 2.050 ns ( 74.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 {} } { 0.000ns 1.091ns 0.959ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|MemRdata_reg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|MemRdata_reg[3] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 {} } { 0.000ns 1.091ns 0.959ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 465 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|MemRdata_reg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|MemRdata_reg[3] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 {} } { 0.000ns 1.091ns 0.959ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.082 ns - Longest memory register " "Info: - Longest memory to register delay is 8.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~portb_address_reg10 1 MEM M4K_X52_Y20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a3~portb_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 149 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_b\[3\] 2 MEM M4K_X52_Y20 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X52_Y20; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_b\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3] } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(0.150 ns) 4.893 ns read_data\[3\]~43 3 COMB LCCOMB_X43_Y14_N18 1 " "Info: 3: + IC(1.752 ns) + CELL(0.150 ns) = 4.893 ns; Loc. = LCCOMB_X43_Y14_N18; Fanout = 1; COMB Node = 'read_data\[3\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3] read_data[3]~43 } "NODE_NAME" } } { "../ARM_System/RV32I_System.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.420 ns) 5.559 ns read_data\[3\]~44 4 COMB LCCOMB_X43_Y14_N12 1 " "Info: 4: + IC(0.246 ns) + CELL(0.420 ns) = 5.559 ns; Loc. = LCCOMB_X43_Y14_N12; Fanout = 1; COMB Node = 'read_data\[3\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { read_data[3]~43 read_data[3]~44 } "NODE_NAME" } } { "../ARM_System/RV32I_System.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.150 ns) 7.298 ns read_data\[3\]~45 5 COMB LCCOMB_X30_Y18_N16 1 " "Info: 5: + IC(1.589 ns) + CELL(0.150 ns) = 7.298 ns; Loc. = LCCOMB_X30_Y18_N16; Fanout = 1; COMB Node = 'read_data\[3\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { read_data[3]~44 read_data[3]~45 } "NODE_NAME" } } { "../ARM_System/RV32I_System.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.438 ns) 7.998 ns RV32I:_RV32I\|MemRdata_reg\[3\]~3 6 COMB LCCOMB_X30_Y18_N0 1 " "Info: 6: + IC(0.262 ns) + CELL(0.438 ns) = 7.998 ns; Loc. = LCCOMB_X30_Y18_N0; Fanout = 1; COMB Node = 'RV32I:_RV32I\|MemRdata_reg\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { read_data[3]~45 RV32I:_RV32I|MemRdata_reg[3]~3 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 465 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.082 ns RV32I:_RV32I\|MemRdata_reg\[3\] 7 REG LCFF_X30_Y18_N1 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 8.082 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 1; REG Node = 'RV32I:_RV32I\|MemRdata_reg\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { RV32I:_RV32I|MemRdata_reg[3]~3 RV32I:_RV32I|MemRdata_reg[3] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 465 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.233 ns ( 52.38 % ) " "Info: Total cell delay = 4.233 ns ( 52.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.849 ns ( 47.62 % ) " "Info: Total interconnect delay = 3.849 ns ( 47.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.082 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3] read_data[3]~43 read_data[3]~44 read_data[3]~45 RV32I:_RV32I|MemRdata_reg[3]~3 RV32I:_RV32I|MemRdata_reg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.082 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3] {} read_data[3]~43 {} read_data[3]~44 {} read_data[3]~45 {} RV32I:_RV32I|MemRdata_reg[3]~3 {} RV32I:_RV32I|MemRdata_reg[3] {} } { 0.000ns 0.000ns 1.752ns 0.246ns 1.589ns 0.262ns 0.000ns } { 0.000ns 2.991ns 0.150ns 0.420ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|MemRdata_reg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|MemRdata_reg[3] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.739 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 {} } { 0.000ns 1.091ns 0.959ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.082 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3] read_data[3]~43 read_data[3]~44 read_data[3]~45 RV32I:_RV32I|MemRdata_reg[3]~3 RV32I:_RV32I|MemRdata_reg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.082 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3] {} read_data[3]~43 {} read_data[3]~44 {} read_data[3]~45 {} RV32I:_RV32I|MemRdata_reg[3]~3 {} RV32I:_RV32I|MemRdata_reg[3] {} } { 0.000ns 0.000ns 1.752ns 0.246ns 1.589ns 0.262ns 0.000ns } { 0.000ns 2.991ns 0.150ns 0.420ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irf_reg\[1\]\[5\] register sld_hub:auto_hub\|tdo 4.25 ns " "Info: Slack time is 4.25 ns for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:auto_hub\|irf_reg\[1\]\[5\]\" and destination register \"sld_hub:auto_hub\|tdo\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "86.96 MHz 11.5 ns " "Info: Fmax is 86.96 MHz (period= 11.5 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.809 ns + Largest register register " "Info: + Largest register to register requirement is 9.809 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.023 ns + Largest " "Info: + Largest clock skew is 0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.440 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 2218 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 2218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.440 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X21_Y15_N5 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 4.440 ns; Loc. = LCFF_X21_Y15_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.903 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.903 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.440 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.417 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 2218 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 2218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 4.417 ns sld_hub:auto_hub\|irf_reg\[1\]\[5\] 3 REG LCFF_X21_Y11_N19 4 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 4.417 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 4; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][5] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.880 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.880 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][5] {} } { 0.000ns 2.874ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.440 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][5] {} } { 0.000ns 2.874ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.440 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][5] {} } { 0.000ns 2.874ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.559 ns - Longest register register " "Info: - Longest register to register delay is 5.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irf_reg\[1\]\[5\] 1 REG LCFF_X21_Y11_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N19; Fanout = 4; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irf_reg[1][5] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.437 ns) 2.236 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~0 2 COMB LCCOMB_X22_Y27_N24 1 " "Info: 2: + IC(1.799 ns) + CELL(0.437 ns) = 2.236 ns; Loc. = LCCOMB_X22_Y27_N24; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { sld_hub:auto_hub|irf_reg[1][5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.150 ns) 3.751 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1 3 COMB LCCOMB_X21_Y15_N18 1 " "Info: 3: + IC(1.365 ns) + CELL(0.150 ns) = 3.751 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.420 ns) 4.417 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 4 COMB LCCOMB_X21_Y15_N8 1 " "Info: 4: + IC(0.246 ns) + CELL(0.420 ns) = 4.417 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.419 ns) 5.080 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X21_Y15_N28 1 " "Info: 5: + IC(0.244 ns) + CELL(0.419 ns) = 5.080 ns; Loc. = LCCOMB_X21_Y15_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 5.475 ns sld_hub:auto_hub\|tdo~5 6 COMB LCCOMB_X21_Y15_N4 1 " "Info: 6: + IC(0.245 ns) + CELL(0.150 ns) = 5.475 ns; Loc. = LCCOMB_X21_Y15_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.559 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X21_Y15_N5 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 5.559 ns; Loc. = LCFF_X21_Y15_N5; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 29.86 % ) " "Info: Total cell delay = 1.660 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.899 ns ( 70.14 % ) " "Info: Total interconnect delay = 3.899 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { sld_hub:auto_hub|irf_reg[1][5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.559 ns" { sld_hub:auto_hub|irf_reg[1][5] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.799ns 1.365ns 0.246ns 0.244ns 0.245ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.420ns 0.419ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.440 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.417 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.417 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][5] {} } { 0.000ns 2.874ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { sld_hub:auto_hub|irf_reg[1][5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.559 ns" { sld_hub:auto_hub|irf_reg[1][5] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.799ns 1.365ns 0.246ns 0.244ns 0.245ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.420ns 0.419ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] register miniUART:UART\|CSReg\[1\] register miniUART:UART\|CSReg\[1\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"miniUART:UART\|CSReg\[1\]\" and destination register \"miniUART:UART\|CSReg\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns miniUART:UART\|CSReg\[1\] 1 REG LCFF_X46_Y17_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y17_N11; Fanout = 2; REG Node = 'miniUART:UART\|CSReg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { miniUART:UART|CSReg[1] } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns miniUART:UART\|CSReg~4 2 COMB LCCOMB_X46_Y17_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X46_Y17_N10; Fanout = 1; COMB Node = 'miniUART:UART\|CSReg~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { miniUART:UART|CSReg[1] miniUART:UART|CSReg~4 } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns miniUART:UART\|CSReg\[1\] 3 REG LCFF_X46_Y17_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X46_Y17_N11; Fanout = 2; REG Node = 'miniUART:UART\|CSReg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { miniUART:UART|CSReg~4 miniUART:UART|CSReg[1] } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { miniUART:UART|CSReg[1] miniUART:UART|CSReg~4 miniUART:UART|CSReg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { miniUART:UART|CSReg[1] {} miniUART:UART|CSReg~4 {} miniUART:UART|CSReg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 47.642 ns " "Info: + Latch edge is 47.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 100.000 ns 47.642 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 47.642 ns " "Info: - Launch edge is 47.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 100.000 ns 47.642 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 100.000 ns with inverted offset of 47.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] destination 2.655 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 1087 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1087; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns miniUART:UART\|CSReg\[1\] 3 REG LCFF_X46_Y17_N11 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X46_Y17_N11; Fanout = 2; REG Node = 'miniUART:UART\|CSReg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] source 2.655 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 1087 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1087; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.655 ns miniUART:UART\|CSReg\[1\] 3 REG LCFF_X46_Y17_N11 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X46_Y17_N11; Fanout = 2; REG Node = 'miniUART:UART\|CSReg\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "../ARM_System/UART/miniUART.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.118 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.118 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/miniUART.v" 152 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { miniUART:UART|CSReg[1] miniUART:UART|CSReg~4 miniUART:UART|CSReg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { miniUART:UART|CSReg[1] {} miniUART:UART|CSReg~4 {} miniUART:UART|CSReg[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl miniUART:UART|CSReg[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} miniUART:UART|CSReg[1] {} } { 0.000ns 1.091ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] register RV32I:_RV32I\|datapath:i_datapath\|rs2_data_reg\[8\] register RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[8\] -5.574 ns " "Info: Minimum slack time is -5.574 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"RV32I:_RV32I\|datapath:i_datapath\|rs2_data_reg\[8\]\" and destination register \"RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[8\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.990 ns + Shortest register register " "Info: + Shortest register to register delay is 0.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RV32I:_RV32I\|datapath:i_datapath\|rs2_data_reg\[8\] 1 REG LCFF_X41_Y17_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y17_N7; Fanout = 4; REG Node = 'RV32I:_RV32I\|datapath:i_datapath\|rs2_data_reg\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.150 ns) 0.466 ns RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[8\]~10 2 COMB LCCOMB_X41_Y17_N16 1 " "Info: 2: + IC(0.316 ns) + CELL(0.150 ns) = 0.466 ns; Loc. = LCCOMB_X41_Y17_N16; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[8\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] RV32I:_RV32I|datapath:i_datapath|alusrc2[8]~10 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 0.990 ns RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[8\] 3 REG LCCOMB_X41_Y17_N30 3 " "Info: 3: + IC(0.253 ns) + CELL(0.271 ns) = 0.990 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 3; REG Node = 'RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { RV32I:_RV32I|datapath:i_datapath|alusrc2[8]~10 RV32I:_RV32I|datapath:i_datapath|alusrc2[8] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.421 ns ( 42.53 % ) " "Info: Total cell delay = 0.421 ns ( 42.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.569 ns ( 57.47 % ) " "Info: Total interconnect delay = 0.569 ns ( 57.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] RV32I:_RV32I|datapath:i_datapath|alusrc2[8]~10 RV32I:_RV32I|datapath:i_datapath|alusrc2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.990 ns" { RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] {} RV32I:_RV32I|datapath:i_datapath|alusrc2[8]~10 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[8] {} } { 0.000ns 0.316ns 0.253ns } { 0.000ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.564 ns - Smallest register register " "Info: - Smallest register to register requirement is 6.564 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 72.642 ns " "Info: + Latch edge is 72.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 100.000 ns 72.642 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 72.642 ns " "Info: - Launch edge is 72.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 100.000 ns 72.642 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 100.000 ns with inverted offset of 72.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.814 ns + Smallest " "Info: + Smallest clock skew is 6.814 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] destination 9.468 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 9.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G2 5823 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5823; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.787 ns) 2.920 ns RV32I:_RV32I\|inst_reg\[0\] 3 REG LCFF_X30_Y20_N13 4 " "Info: 3: + IC(1.042 ns) + CELL(0.787 ns) = 2.920 ns; Loc. = LCFF_X30_Y20_N13; Fanout = 4; REG Node = 'RV32I:_RV32I\|inst_reg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|inst_reg[0] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 454 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.436 ns) 3.710 ns RV32I:_RV32I\|datapath:i_datapath\|Equal9~0 4 COMB LCCOMB_X30_Y20_N20 11 " "Info: 4: + IC(0.354 ns) + CELL(0.436 ns) = 3.710 ns; Loc. = LCCOMB_X30_Y20_N20; Fanout = 11; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|Equal9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { RV32I:_RV32I|inst_reg[0] RV32I:_RV32I|datapath:i_datapath|Equal9~0 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 364 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.406 ns) 4.822 ns RV32I:_RV32I\|datapath:i_datapath\|Equal9~1 5 COMB LCCOMB_X29_Y20_N28 7 " "Info: 5: + IC(0.706 ns) + CELL(0.406 ns) = 4.822 ns; Loc. = LCCOMB_X29_Y20_N28; Fanout = 7; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|Equal9~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { RV32I:_RV32I|datapath:i_datapath|Equal9~0 RV32I:_RV32I|datapath:i_datapath|Equal9~1 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 364 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.378 ns) 5.648 ns RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[4\]~3 6 COMB LCCOMB_X30_Y20_N26 18 " "Info: 6: + IC(0.448 ns) + CELL(0.378 ns) = 5.648 ns; Loc. = LCCOMB_X30_Y20_N26; Fanout = 18; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[4\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { RV32I:_RV32I|datapath:i_datapath|Equal9~1 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~3 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.150 ns) 6.247 ns RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[4\]~4 7 COMB LCCOMB_X31_Y20_N16 1 " "Info: 7: + IC(0.449 ns) + CELL(0.150 ns) = 6.247 ns; Loc. = LCCOMB_X31_Y20_N16; Fanout = 1; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~3 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4 } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.000 ns) 7.975 ns RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[4\]~4clkctrl 8 COMB CLKCTRL_G8 32 " "Info: 8: + IC(1.728 ns) + CELL(0.000 ns) = 7.975 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[4\]~4clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4clkctrl } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.150 ns) 9.468 ns RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[8\] 9 REG LCCOMB_X41_Y17_N30 3 " "Info: 9: + IC(1.343 ns) + CELL(0.150 ns) = 9.468 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 3; REG Node = 'RV32I:_RV32I\|datapath:i_datapath\|alusrc2\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4clkctrl RV32I:_RV32I|datapath:i_datapath|alusrc2[8] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.307 ns ( 24.37 % ) " "Info: Total cell delay = 2.307 ns ( 24.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.161 ns ( 75.63 % ) " "Info: Total interconnect delay = 7.161 ns ( 75.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.468 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|inst_reg[0] RV32I:_RV32I|datapath:i_datapath|Equal9~0 RV32I:_RV32I|datapath:i_datapath|Equal9~1 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~3 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4clkctrl RV32I:_RV32I|datapath:i_datapath|alusrc2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.468 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|inst_reg[0] {} RV32I:_RV32I|datapath:i_datapath|Equal9~0 {} RV32I:_RV32I|datapath:i_datapath|Equal9~1 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~3 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4clkctrl {} RV32I:_RV32I|datapath:i_datapath|alusrc2[8] {} } { 0.000ns 1.091ns 1.042ns 0.354ns 0.706ns 0.448ns 0.449ns 1.728ns 1.343ns } { 0.000ns 0.000ns 0.787ns 0.436ns 0.406ns 0.378ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] source 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G2 5823 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5823; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns RV32I:_RV32I\|datapath:i_datapath\|rs2_data_reg\[8\] 3 REG LCFF_X41_Y17_N7 4 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X41_Y17_N7; Fanout = 4; REG Node = 'RV32I:_RV32I\|datapath:i_datapath\|rs2_data_reg\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] } "NODE_NAME" } } { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.468 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|inst_reg[0] RV32I:_RV32I|datapath:i_datapath|Equal9~0 RV32I:_RV32I|datapath:i_datapath|Equal9~1 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~3 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4clkctrl RV32I:_RV32I|datapath:i_datapath|alusrc2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.468 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|inst_reg[0] {} RV32I:_RV32I|datapath:i_datapath|Equal9~0 {} RV32I:_RV32I|datapath:i_datapath|Equal9~1 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~3 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4clkctrl {} RV32I:_RV32I|datapath:i_datapath|alusrc2[8] {} } { 0.000ns 1.091ns 1.042ns 0.354ns 0.706ns 0.448ns 0.449ns 1.728ns 1.343ns } { 0.000ns 0.000ns 0.787ns 0.436ns 0.406ns 0.378ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 394 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ARM_System/RV32I_Core/RV32ICPU.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_Core/RV32ICPU.v" 363 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.468 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|inst_reg[0] RV32I:_RV32I|datapath:i_datapath|Equal9~0 RV32I:_RV32I|datapath:i_datapath|Equal9~1 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~3 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4clkctrl RV32I:_RV32I|datapath:i_datapath|alusrc2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.468 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|inst_reg[0] {} RV32I:_RV32I|datapath:i_datapath|Equal9~0 {} RV32I:_RV32I|datapath:i_datapath|Equal9~1 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~3 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4clkctrl {} RV32I:_RV32I|datapath:i_datapath|alusrc2[8] {} } { 0.000ns 1.091ns 1.042ns 0.354ns 0.706ns 0.448ns 0.449ns 1.728ns 1.343ns } { 0.000ns 0.000ns 0.787ns 0.436ns 0.406ns 0.378ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] RV32I:_RV32I|datapath:i_datapath|alusrc2[8]~10 RV32I:_RV32I|datapath:i_datapath|alusrc2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.990 ns" { RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] {} RV32I:_RV32I|datapath:i_datapath|alusrc2[8]~10 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[8] {} } { 0.000ns 0.316ns 0.253ns } { 0.000ns 0.150ns 0.271ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.468 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|inst_reg[0] RV32I:_RV32I|datapath:i_datapath|Equal9~0 RV32I:_RV32I|datapath:i_datapath|Equal9~1 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~3 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4 RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4clkctrl RV32I:_RV32I|datapath:i_datapath|alusrc2[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.468 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|inst_reg[0] {} RV32I:_RV32I|datapath:i_datapath|Equal9~0 {} RV32I:_RV32I|datapath:i_datapath|Equal9~1 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~3 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4 {} RV32I:_RV32I|datapath:i_datapath|alusrc2[4]~4clkctrl {} RV32I:_RV32I|datapath:i_datapath|alusrc2[8] {} } { 0.000ns 1.091ns 1.042ns 0.354ns 0.706ns 0.448ns 0.449ns 1.728ns 1.343ns } { 0.000ns 0.000ns 0.787ns 0.436ns 0.406ns 0.378ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RV32I:_RV32I|datapath:i_datapath|rs2_data_reg[8] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 618 " "Warning: Can't achieve minimum setup and hold requirement ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] along 618 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|tdo_bypass_reg register sld_hub:auto_hub\|tdo_bypass_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"altera_internal_jtag~TCKUTAP\" between source register \"sld_hub:auto_hub\|tdo_bypass_reg\" and destination register \"sld_hub:auto_hub\|tdo_bypass_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|tdo_bypass_reg 1 REG LCFF_X18_Y14_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns sld_hub:auto_hub\|tdo_bypass_reg~0 2 COMB LCCOMB_X18_Y14_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo_bypass_reg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X18_Y14_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X18_Y14_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo_bypass_reg~0 {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altera_internal_jtag~TCKUTAP 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altera_internal_jtag~TCKUTAP\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.431 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 2218 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 2218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 4.431 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X18_Y14_N1 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 4.431 ns; Loc. = LCFF_X18_Y14_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.12 % ) " "Info: Total cell delay = 0.537 ns ( 12.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 87.88 % ) " "Info: Total interconnect delay = 3.894 ns ( 87.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.431 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.431 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 2218 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 2218; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 4.431 ns sld_hub:auto_hub\|tdo_bypass_reg 3 REG LCFF_X18_Y14_N1 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 4.431 ns; Loc. = LCFF_X18_Y14_N1; Fanout = 3; REG Node = 'sld_hub:auto_hub\|tdo_bypass_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.12 % ) " "Info: Total cell delay = 0.537 ns ( 12.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.894 ns ( 87.88 % ) " "Info: Total interconnect delay = 3.894 ns ( 87.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.431 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.431 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 310 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.431 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg sld_hub:auto_hub|tdo_bypass_reg~0 sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { sld_hub:auto_hub|tdo_bypass_reg {} sld_hub:auto_hub|tdo_bypass_reg~0 {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo_bypass_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.431 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo_bypass_reg {} } { 0.000ns 2.874ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\] UART_RXD CLOCK_50 8.083 ns register " "Info: tsu for register \"miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]\" (data pin = \"UART_RXD\", clock pin = \"CLOCK_50\") is 8.083 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.401 ns + Longest pin register " "Info: + Longest pin to register delay is 8.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RXD 1 PIN PIN_C25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "../ARM_System/RV32I_System.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.806 ns) + CELL(0.275 ns) 6.963 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~0 2 COMB LCCOMB_X50_Y15_N28 1 " "Info: 2: + IC(5.806 ns) + CELL(0.275 ns) = 6.963 ns; Loc. = LCCOMB_X50_Y15_N28; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.081 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 7.639 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~1 3 COMB LCCOMB_X50_Y15_N22 4 " "Info: 3: + IC(0.256 ns) + CELL(0.420 ns) = 7.639 ns; Loc. = LCCOMB_X50_Y15_N22; Fanout = 4; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.393 ns) 8.317 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]~4 4 COMB LCCOMB_X50_Y15_N14 1 " "Info: 4: + IC(0.285 ns) + CELL(0.393 ns) = 8.317 ns; Loc. = LCCOMB_X50_Y15_N14; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.401 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\] 5 REG LCFF_X50_Y15_N15 6 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.401 ns; Loc. = LCFF_X50_Y15_N15; Fanout = 6; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.054 ns ( 24.45 % ) " "Info: Total cell delay = 2.054 ns ( 24.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.347 ns ( 75.55 % ) " "Info: Total interconnect delay = 6.347 ns ( 75.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.401 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.401 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 0.000ns 5.806ns 0.256ns 0.285ns 0.000ns } { 0.000ns 0.882ns 0.275ns 0.420ns 0.393ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.358 ns" {  } { { "../ARM_System/RV32I_System.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 23 -1 0 } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] destination 2.640 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 1087 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1087; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.640 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\] 3 REG LCFF_X50_Y15_N15 6 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X50_Y15_N15; Fanout = 6; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.401 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.401 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[1]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 0.000ns 5.806ns 0.256ns 0.285ns 0.000ns } { 0.000ns 0.882ns 0.275ns 0.420ns 0.393ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX5\[1\] GPIO:uGPIO\|HEX5_R\[1\] 6.695 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX5\[1\]\" through register \"GPIO:uGPIO\|HEX5_R\[1\]\" is 6.695 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.358 ns" {  } { { "../ARM_System/RV32I_System.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 23 -1 0 } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] source 2.641 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 1087 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1087; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.641 ns GPIO:uGPIO\|HEX5_R\[1\] 3 REG LCFF_X45_Y13_N27 1 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X45_Y13_N27; Fanout = 1; REG Node = 'GPIO:uGPIO\|HEX5_R\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl GPIO:uGPIO|HEX5_R[1] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl GPIO:uGPIO|HEX5_R[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} GPIO:uGPIO|HEX5_R[1] {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.162 ns + Longest register pin " "Info: + Longest register to pin delay is 6.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO:uGPIO\|HEX5_R\[1\] 1 REG LCFF_X45_Y13_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y13_N27; Fanout = 1; REG Node = 'GPIO:uGPIO\|HEX5_R\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|HEX5_R[1] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.550 ns) + CELL(2.612 ns) 6.162 ns HEX5\[1\] 2 PIN PIN_P6 0 " "Info: 2: + IC(3.550 ns) + CELL(2.612 ns) = 6.162 ns; Loc. = PIN_P6; Fanout = 0; PIN Node = 'HEX5\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { GPIO:uGPIO|HEX5_R[1] HEX5[1] } "NODE_NAME" } } { "../ARM_System/RV32I_System.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 42.39 % ) " "Info: Total cell delay = 2.612 ns ( 42.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.550 ns ( 57.61 % ) " "Info: Total interconnect delay = 3.550 ns ( 57.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { GPIO:uGPIO|HEX5_R[1] HEX5[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.162 ns" { GPIO:uGPIO|HEX5_R[1] {} HEX5[1] {} } { 0.000ns 3.550ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl GPIO:uGPIO|HEX5_R[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} GPIO:uGPIO|HEX5_R[1] {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { GPIO:uGPIO|HEX5_R[1] HEX5[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.162 ns" { GPIO:uGPIO|HEX5_R[1] {} HEX5[1] {} } { 0.000ns 3.550ns } { 0.000ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] KEY\[0\] CLOCK_50 18.035 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 18.035 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 22.642 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 22.642 ns" {  } { { "../ARM_System/RV32I_System.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 23 -1 0 } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] destination 2.641 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G2 5823 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 5823; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|ALTPLL_clkgen_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/altpll_clkgen_altpll.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System_Syn/db/altpll_clkgen_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.641 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] 3 REG LCFF_X27_Y11_N1 1 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X27_Y11_N1; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.514 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 3; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "../ARM_System/RV32I_System.v" "" { Text "C:/altera/91sp2/quartus/RISC-V-MultiCycle_최종본/RISC-V_MultiCycle/ARM_System/RV32I_System.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.419 ns) + CELL(0.149 ns) 7.430 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]~feeder 2 COMB LCCOMB_X27_Y11_N0 1 " "Info: 2: + IC(6.419 ns) + CELL(0.149 ns) = 7.430 ns; Loc. = LCCOMB_X27_Y11_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.568 ns" { KEY[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.514 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\] 3 REG LCFF_X27_Y11_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.514 ns; Loc. = LCFF_X27_Y11_N1; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 14.57 % ) " "Info: Total cell delay = 1.095 ns ( 14.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.419 ns ( 85.43 % ) " "Info: Total interconnect delay = 6.419 ns ( 85.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.514 ns" { KEY[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.514 ns" { KEY[0] {} KEY[0]~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] {} } { 0.000ns 0.000ns 6.419ns 0.000ns } { 0.000ns 0.862ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1] {} ALTPLL_clkgen:pll0|altpll:altpll_component|ALTPLL_clkgen_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.514 ns" { KEY[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.514 ns" { KEY[0] {} KEY[0]~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0] {} } { 0.000ns 0.000ns 6.419ns 0.000ns } { 0.000ns 0.862ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 54 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 14:08:50 2024 " "Info: Processing ended: Fri Nov 29 14:08:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
