/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 240 176)
	(text "RegisterFile" (rect 5 0 71 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 144 25 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Reg_In[31..0]" (rect 0 0 74 14)(font "Arial" (font_size 8)))
		(text "Reg_In[31..0]" (rect 21 27 95 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "RegW" (rect 0 0 34 14)(font "Arial" (font_size 8)))
		(text "RegW" (rect 21 43 55 57)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "SR1[4..0]" (rect 0 0 51 14)(font "Arial" (font_size 8)))
		(text "SR1[4..0]" (rect 21 59 72 73)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "SR2[4..0]" (rect 0 0 51 14)(font "Arial" (font_size 8)))
		(text "SR2[4..0]" (rect 21 75 72 89)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "DR[4..0]" (rect 0 0 44 14)(font "Arial" (font_size 8)))
		(text "DR[4..0]" (rect 21 91 65 105)(font "Arial" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "CLK" (rect 0 0 23 14)(font "Arial" (font_size 8)))
		(text "CLK" (rect 21 107 44 121)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 224 32)
		(output)
		(text "Data_Out1[31..0]" (rect 0 0 95 14)(font "Arial" (font_size 8)))
		(text "Data_Out1[31..0]" (rect 108 27 203 41)(font "Arial" (font_size 8)))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 48)
		(output)
		(text "Data_Out2[31..0]" (rect 0 0 95 14)(font "Arial" (font_size 8)))
		(text "Data_Out2[31..0]" (rect 108 43 203 57)(font "Arial" (font_size 8)))
		(line (pt 224 48)(pt 208 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 208 144))
	)
)
