Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Jul  6 10:14:25 2020
| Host         : kidre-N551JX running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               |    0 |     0 |     70560 |  0.00 |
|   LUT as Logic          |    0 |     0 |     70560 |  0.00 |
|   LUT as Memory         |    0 |     0 |     28800 |  0.00 |
| CLB Registers           |    0 |     0 |    141120 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    141120 |  0.00 |
|   Register as Latch     |    0 |     0 |    141120 |  0.00 |
| CARRY8                  |    0 |     0 |      8820 |  0.00 |
| F7 Muxes                |    0 |     0 |     35280 |  0.00 |
| F8 Muxes                |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                |    0 |     0 |      8820 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       216 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       216 |  0.00 |
|   RAMB18       |    0 |     0 |       432 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   15 |     0 |        82 | 18.29 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| INBUF    |   12 |                 I/O |
| IBUFCTRL |   12 |              Others |
| OBUF     |    3 |                 I/O |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------------------------------------------+------+
|                   Ref Name                   | Used |
+----------------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0                 |    1 |
| design_1_xlconcat_0                          |    1 |
| design_1_xbar_2                              |    1 |
| design_1_xbar_1                              |    1 |
| design_1_xbar_0                              |    1 |
| design_1_s01_mmu_0                           |    1 |
| design_1_s00_mmu_0                           |    1 |
| design_1_reset_25M_0                         |    1 |
| design_1_reset_24M_0                         |    1 |
| design_1_reset_100M_0                        |    1 |
| design_1_ov7670_interface_0_0                |    1 |
| design_1_ov7670_LUMA_CHROMA_0_0              |    1 |
| design_1_mux_sd_ov_1_0                       |    1 |
| design_1_ddr_to_axis_reader_SD_0_0           |    1 |
| design_1_ddr_to_axis_reader_0_0              |    1 |
| design_1_const_true_0                        |    1 |
| design_1_const_1_0                           |    1 |
| design_1_clk_gen_25M_24M_0                   |    1 |
| design_1_c_counter_binary_0_0                |    1 |
| design_1_axis_to_ddr_writer_LUMA_0           |    1 |
| design_1_axis_to_ddr_writer_CHROMA_0         |    1 |
| design_1_axis_to_ddr_writer_0_0              |    1 |
| design_1_axis_data_fifo_raw_LUMA_0           |    1 |
| design_1_axis_data_fifo_raw_CHROMA_0         |    1 |
| design_1_axis_data_fifo_pipeline_to_writer_0 |    1 |
| design_1_axi_gpio_pl_reset_0                 |    1 |
| design_1_axi_gpio_frame_intr_0               |    1 |
| design_1_auto_us_4                           |    1 |
| design_1_auto_us_3                           |    1 |
| design_1_auto_us_2                           |    1 |
| design_1_auto_us_1                           |    1 |
| design_1_auto_us_0                           |    1 |
| design_1_auto_pc_6                           |    1 |
| design_1_auto_pc_5                           |    1 |
| design_1_auto_pc_4                           |    1 |
| design_1_auto_pc_3                           |    1 |
| design_1_auto_pc_2                           |    1 |
| design_1_auto_pc_1                           |    1 |
| design_1_auto_pc_0                           |    1 |
| design_1_auto_ds_6                           |    1 |
| design_1_auto_ds_5                           |    1 |
| design_1_auto_ds_4                           |    1 |
| design_1_auto_ds_3                           |    1 |
| design_1_auto_ds_2                           |    1 |
| design_1_auto_ds_1                           |    1 |
| design_1_auto_ds_0                           |    1 |
| design_1_LF_valid_to_AXIS_0                  |    1 |
| design_1_ENABLE_RAW_STREAM_0                 |    1 |
+----------------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


