# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/Accelerator.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/BUF.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/CMP.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/CNT.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/CU.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/DP.v" \
"../../../../lab8_week4.srcs/sources_1/new/EXE_to_MEM_stage.v" \
"../../../../lab8_week4.srcs/sources_1/new/ID_to_EXE_stage.v" \
"../../../../lab8_week4.srcs/sources_1/new/IF_to_ID_stage.v" \
"../../../../lab8_week4.srcs/sources_1/new/MEM_to_WB_stage.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/MUL.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/new/MUL_op.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/MUX.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/REG.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/ad_top.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/adder.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/alu.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/control_unit/auxdec.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/control_unit/controlunit.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/datapath.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/memory/dmem.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/dreg.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/fact_ad.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/fact_reg.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/fact_top.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/four2one_mux.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/gpio_ad.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/gpio_top.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/memory/imem.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/control_unit/maindec.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/mips/mips.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/mips/mips_top.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/mips_top_4_to_1_mux.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/regfile.v" \
"../../../../lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/signext.v" \
"../../../../lab8_week4.srcs/sim_1/imports/sim_1/imports/testbench/tb_mips_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
