# FIFO_UVM_VERIF
This repository contains a SystemVerilog UVM-based verification environment for a parameterized FIFO (First-In First-Out) design. The environment is built to verify both functional correctness and corner-case behavior of the FIFO.
