<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore-parse</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>
time_elapsed: 0.040s
ram usage: 9708 KB
</pre>
<pre class="log">

moore --dump-ast <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>
[
    Svlog(
        Root {
            timeunits: Timeunit {
                unit: None,
                prec: None,
            },
            items: [
                Module(
                    ModDecl {
                        id: NodeId(
                            0,
                        ),
                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):0-2982,
                        lifetime: Static,
                        name: fsm_full(3),
                        name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):7-15,
                        params: [],
                        ports: [
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):17-22,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):15-17,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):17-22,
                                    name: clock(5),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):34-39,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):23-34,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):34-39,
                                    name: reset(7),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):63-68,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):40-63,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):63-68,
                                    name: req_0(9),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):107-112,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):69-107,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):107-112,
                                    name: req_1(11),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):151-156,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):113-151,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):151-156,
                                    name: req_2(13),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):195-200,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):157-195,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):195-200,
                                    name: req_3(15),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):239-244,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):201-239,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):239-244,
                                    name: gnt_0(17),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):279-284,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):245-279,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):279-284,
                                    name: gnt_1(19),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):319-324,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):285-319,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):319-324,
                                    name: gnt_2(21),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):359-364,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):325-359,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):359-364,
                                    name: gnt_3(23),
                                },
                                dims: [],
                                expr: None,
                            },
                        ],
                        items: [
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):427-440,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):427-433,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):433-438,
                                            name: clock(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):433-438,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):450-463,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):450-456,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):456-461,
                                            name: reset(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):456-461,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):485-498,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):485-491,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):491-496,
                                            name: req_0(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):491-496,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):535-548,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):535-541,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):541-546,
                                            name: req_1(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):541-546,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):585-598,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):585-591,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):591-596,
                                            name: req_2(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):591-596,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):635-648,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):635-641,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):641-646,
                                            name: req_3(15),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):641-646,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):685-699,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):685-692,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):692-697,
                                            name: gnt_0(17),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):692-697,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):732-746,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):732-739,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):739-744,
                                            name: gnt_1(19),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):739-744,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):779-793,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):779-786,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):786-791,
                                            name: gnt_2(21),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):786-791,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):826-840,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):826-833,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):833-838,
                                            name: gnt_3(23),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):833-838,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):895-909,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):895-898,
                                        data: RegType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):902-907,
                                            name: gnt_0(17),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):902-907,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):942-956,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):942-945,
                                        data: RegType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):949-954,
                                            name: gnt_1(19),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):949-954,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):989-1003,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):989-992,
                                        data: RegType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):996-1001,
                                            name: gnt_2(21),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):996-1001,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1036-1050,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1036-1039,
                                        data: RegType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1043-1048,
                                            name: gnt_3(23),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1043-1048,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            ParamDecl(
                                ParamDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1083-1115,
                                    local: false,
                                    kind: Value(
                                        [
                                            ParamValueDecl {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1101-1115,
                                                ty: Type {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1094-1099,
                                                    data: ImplicitType,
                                                    sign: None,
                                                    dims: [
                                                        Range(
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1095-1096,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        2(25),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1097-1098,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        0(27),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                        ),
                                                    ],
                                                },
                                                name: Identifier {
                                                    id: NodeId(
                                                        0,
                                                    ),
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1101-1105,
                                                    name: IDLE(29),
                                                },
                                                dims: [],
                                                expr: Some(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1109-1115,
                                                        data: LiteralExpr(
                                                            BasedInteger(
                                                                Some(
                                                                    3(31),
                                                                ),
                                                                false,
                                                                &#39;b&#39;,
                                                                000(33),
                                                            ),
                                                        ),
                                                    },
                                                ),
                                            },
                                        ],
                                    ),
                                },
                            ),
                            ParamDecl(
                                ParamDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1117-1149,
                                    local: false,
                                    kind: Value(
                                        [
                                            ParamValueDecl {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1135-1149,
                                                ty: Type {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1128-1133,
                                                    data: ImplicitType,
                                                    sign: None,
                                                    dims: [
                                                        Range(
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1129-1130,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        2(25),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1131-1132,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        0(27),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                        ),
                                                    ],
                                                },
                                                name: Identifier {
                                                    id: NodeId(
                                                        0,
                                                    ),
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1135-1139,
                                                    name: GNT0(35),
                                                },
                                                dims: [],
                                                expr: Some(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1143-1149,
                                                        data: LiteralExpr(
                                                            BasedInteger(
                                                                Some(
                                                                    3(31),
                                                                ),
                                                                false,
                                                                &#39;b&#39;,
                                                                001(37),
                                                            ),
                                                        ),
                                                    },
                                                ),
                                            },
                                        ],
                                    ),
                                },
                            ),
                            ParamDecl(
                                ParamDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1151-1183,
                                    local: false,
                                    kind: Value(
                                        [
                                            ParamValueDecl {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1169-1183,
                                                ty: Type {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1162-1167,
                                                    data: ImplicitType,
                                                    sign: None,
                                                    dims: [
                                                        Range(
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1163-1164,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        2(25),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1165-1166,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        0(27),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                        ),
                                                    ],
                                                },
                                                name: Identifier {
                                                    id: NodeId(
                                                        0,
                                                    ),
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1169-1173,
                                                    name: GNT1(39),
                                                },
                                                dims: [],
                                                expr: Some(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1177-1183,
                                                        data: LiteralExpr(
                                                            BasedInteger(
                                                                Some(
                                                                    3(31),
                                                                ),
                                                                false,
                                                                &#39;b&#39;,
                                                                010(41),
                                                            ),
                                                        ),
                                                    },
                                                ),
                                            },
                                        ],
                                    ),
                                },
                            ),
                            ParamDecl(
                                ParamDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1185-1217,
                                    local: false,
                                    kind: Value(
                                        [
                                            ParamValueDecl {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1203-1217,
                                                ty: Type {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1196-1201,
                                                    data: ImplicitType,
                                                    sign: None,
                                                    dims: [
                                                        Range(
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1197-1198,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        2(25),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1199-1200,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        0(27),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                        ),
                                                    ],
                                                },
                                                name: Identifier {
                                                    id: NodeId(
                                                        0,
                                                    ),
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1203-1207,
                                                    name: GNT2(43),
                                                },
                                                dims: [],
                                                expr: Some(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1211-1217,
                                                        data: LiteralExpr(
                                                            BasedInteger(
                                                                Some(
                                                                    3(31),
                                                                ),
                                                                false,
                                                                &#39;b&#39;,
                                                                011(45),
                                                            ),
                                                        ),
                                                    },
                                                ),
                                            },
                                        ],
                                    ),
                                },
                            ),
                            ParamDecl(
                                ParamDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1219-1251,
                                    local: false,
                                    kind: Value(
                                        [
                                            ParamValueDecl {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1237-1251,
                                                ty: Type {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1230-1235,
                                                    data: ImplicitType,
                                                    sign: None,
                                                    dims: [
                                                        Range(
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1231-1232,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        2(25),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                            Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1233-1234,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        0(27),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                        ),
                                                    ],
                                                },
                                                name: Identifier {
                                                    id: NodeId(
                                                        0,
                                                    ),
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1237-1241,
                                                    name: GNT3(47),
                                                },
                                                dims: [],
                                                expr: Some(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1245-1251,
                                                        data: LiteralExpr(
                                                            BasedInteger(
                                                                Some(
                                                                    3(31),
                                                                ),
                                                                false,
                                                                &#39;b&#39;,
                                                                100(49),
                                                            ),
                                                        ),
                                                    },
                                                ),
                                            },
                                        ],
                                    ),
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1254-1282,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1254-1263,
                                        data: RegType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1259-1260,
                                                    data: LiteralExpr(
                                                        Number(
                                                            2(25),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1261-1262,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(27),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1264-1269,
                                            name: state(51),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1264-1269,
                                            dims: [],
                                            init: None,
                                        },
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1271-1281,
                                            name: next_state(53),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1271-1281,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            Procedure(
                                Procedure {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1284-2246,
                                    kind: Always,
                                    stmt: Stmt {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1291-2246,
                                        label: None,
                                        data: TimedStmt(
                                            Event(
                                                EventControl {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1291-1336,
                                                    data: Expr(
                                                        Or {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1294-1335,
                                                            lhs: Edge {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1294-1299,
                                                                edge: Implicit,
                                                                value: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1294-1299,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1294-1299,
                                                                            name: state(51),
                                                                        },
                                                                    ),
                                                                },
                                                            },
                                                            rhs: Or {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1303-1335,
                                                                lhs: Edge {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1303-1308,
                                                                    edge: Implicit,
                                                                    value: Expr {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1303-1308,
                                                                        data: IdentExpr(
                                                                            Identifier {
                                                                                id: NodeId(
                                                                                    0,
                                                                                ),
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1303-1308,
                                                                                name: req_0(9),
                                                                            },
                                                                        ),
                                                                    },
                                                                },
                                                                rhs: Or {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1312-1335,
                                                                    lhs: Edge {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1312-1317,
                                                                        edge: Implicit,
                                                                        value: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1312-1317,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1312-1317,
                                                                                    name: req_1(11),
                                                                                },
                                                                            ),
                                                                        },
                                                                    },
                                                                    rhs: Or {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1321-1335,
                                                                        lhs: Edge {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1321-1326,
                                                                            edge: Implicit,
                                                                            value: Expr {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1321-1326,
                                                                                data: IdentExpr(
                                                                                    Identifier {
                                                                                        id: NodeId(
                                                                                            0,
                                                                                        ),
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1321-1326,
                                                                                        name: req_2(13),
                                                                                    },
                                                                                ),
                                                                            },
                                                                        },
                                                                        rhs: Edge {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1330-1335,
                                                                            edge: Implicit,
                                                                            value: Expr {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1330-1335,
                                                                                data: IdentExpr(
                                                                                    Identifier {
                                                                                        id: NodeId(
                                                                                            0,
                                                                                        ),
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1330-1335,
                                                                                        name: req_3(15),
                                                                                    },
                                                                                ),
                                                                            },
                                                                        },
                                                                    },
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                            ),
                                            Stmt {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1337-2246,
                                                label: None,
                                                data: SequentialBlock(
                                                    [
                                                        Stmt {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1347-1362,
                                                            label: None,
                                                            data: BlockingAssignStmt {
                                                                lhs: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1347-1357,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1347-1357,
                                                                            name: next_state(53),
                                                                        },
                                                                    ),
                                                                },
                                                                rhs: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1360-1361,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            0(27),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                                op: Identity,
                                                            },
                                                        },
                                                        Stmt {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1365-2242,
                                                            label: None,
                                                            data: CaseStmt {
                                                                up: None,
                                                                kind: Normal,
                                                                expr: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1370-1375,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1370-1375,
                                                                            name: state(51),
                                                                        },
                                                                    ),
                                                                },
                                                                mode: Normal,
                                                                items: [
                                                                    Expr(
                                                                        [
                                                                            Expr {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1381-1385,
                                                                                data: IdentExpr(
                                                                                    Identifier {
                                                                                        id: NodeId(
                                                                                            0,
                                                                                        ),
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1381-1385,
                                                                                        name: IDLE(29),
                                                                                    },
                                                                                ),
                                                                            },
                                                                        ],
                                                                        Stmt {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1388-1713,
                                                                            label: None,
                                                                            data: IfStmt {
                                                                                up: None,
                                                                                cond: Expr {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1392-1405,
                                                                                    data: BinaryExpr {
                                                                                        op: LogicEq,
                                                                                        lhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1392-1397,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1392-1397,
                                                                                                    name: req_0(9),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        rhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1401-1405,
                                                                                            data: LiteralExpr(
                                                                                                BasedInteger(
                                                                                                    Some(
                                                                                                        1(55),
                                                                                                    ),
                                                                                                    false,
                                                                                                    &#39;b&#39;,
                                                                                                    1(55),
                                                                                                ),
                                                                                            ),
                                                                                        },
                                                                                    },
                                                                                },
                                                                                main_stmt: Stmt {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1407-1454,
                                                                                    label: None,
                                                                                    data: SequentialBlock(
                                                                                        [
                                                                                            Stmt {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1421-1439,
                                                                                                label: None,
                                                                                                data: BlockingAssignStmt {
                                                                                                    lhs: Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1421-1431,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1421-1431,
                                                                                                                name: next_state(53),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                    rhs: Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1434-1438,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1434-1438,
                                                                                                                name: GNT0(35),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                    op: Identity,
                                                                                                },
                                                                                            },
                                                                                        ],
                                                                                    ),
                                                                                },
                                                                                else_stmt: Some(
                                                                                    Stmt {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1460-1713,
                                                                                        label: None,
                                                                                        data: IfStmt {
                                                                                            up: None,
                                                                                            cond: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1464-1477,
                                                                                                data: BinaryExpr {
                                                                                                    op: LogicEq,
                                                                                                    lhs: Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1464-1469,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1464-1469,
                                                                                                                name: req_1(11),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                    rhs: Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1473-1477,
                                                                                                        data: LiteralExpr(
                                                                                                            BasedInteger(
                                                                                                                Some(
                                                                                                                    1(55),
                                                                                                                ),
                                                                                                                false,
                                                                                                                &#39;b&#39;,
                                                                                                                1(55),
                                                                                                            ),
                                                                                                        ),
                                                                                                    },
                                                                                                },
                                                                                            },
                                                                                            main_stmt: Stmt {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1479-1525,
                                                                                                label: None,
                                                                                                data: SequentialBlock(
                                                                                                    [
                                                                                                        Stmt {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1493-1510,
                                                                                                            label: None,
                                                                                                            data: BlockingAssignStmt {
                                                                                                                lhs: Expr {
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1493-1503,
                                                                                                                    data: IdentExpr(
                                                                                                                        Identifier {
                                                                                                                            id: NodeId(
                                                                                                                                0,
                                                                                                                            ),
                                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1493-1503,
                                                                                                                            name: next_state(53),
                                                                                                                        },
                                                                                                                    ),
                                                                                                                },
                                                                                                                rhs: Expr {
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1505-1509,
                                                                                                                    data: IdentExpr(
                                                                                                                        Identifier {
                                                                                                                            id: NodeId(
                                                                                                                                0,
                                                                                                                            ),
                                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1505-1509,
                                                                                                                            name: GNT1(39),
                                                                                                                        },
                                                                                                                    ),
                                                                                                                },
                                                                                                                op: Identity,
                                                                                                            },
                                                                                                        },
                                                                                                    ],
                                                                                                ),
                                                                                            },
                                                                                            else_stmt: Some(
                                                                                                Stmt {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1531-1713,
                                                                                                    label: None,
                                                                                                    data: IfStmt {
                                                                                                        up: None,
                                                                                                        cond: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1535-1548,
                                                                                                            data: BinaryExpr {
                                                                                                                op: LogicEq,
                                                                                                                lhs: Expr {
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1535-1540,
                                                                                                                    data: IdentExpr(
                                                                                                                        Identifier {
                                                                                                                            id: NodeId(
                                                                                                                                0,
                                                                                                                            ),
                                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1535-1540,
                                                                                                                            name: req_2(13),
                                                                                                                        },
                                                                                                                    ),
                                                                                                                },
                                                                                                                rhs: Expr {
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1544-1548,
                                                                                                                    data: LiteralExpr(
                                                                                                                        BasedInteger(
                                                                                                                            Some(
                                                                                                                                1(55),
                                                                                                                            ),
                                                                                                                            false,
                                                                                                                            &#39;b&#39;,
                                                                                                                            1(55),
                                                                                                                        ),
                                                                                                                    ),
                                                                                                                },
                                                                                                            },
                                                                                                        },
                                                                                                        main_stmt: Stmt {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1550-1596,
                                                                                                            label: None,
                                                                                                            data: SequentialBlock(
                                                                                                                [
                                                                                                                    Stmt {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1564-1581,
                                                                                                                        label: None,
                                                                                                                        data: BlockingAssignStmt {
                                                                                                                            lhs: Expr {
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1564-1574,
                                                                                                                                data: IdentExpr(
                                                                                                                                    Identifier {
                                                                                                                                        id: NodeId(
                                                                                                                                            0,
                                                                                                                                        ),
                                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1564-1574,
                                                                                                                                        name: next_state(53),
                                                                                                                                    },
                                                                                                                                ),
                                                                                                                            },
                                                                                                                            rhs: Expr {
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1576-1580,
                                                                                                                                data: IdentExpr(
                                                                                                                                    Identifier {
                                                                                                                                        id: NodeId(
                                                                                                                                            0,
                                                                                                                                        ),
                                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1576-1580,
                                                                                                                                        name: GNT2(43),
                                                                                                                                    },
                                                                                                                                ),
                                                                                                                            },
                                                                                                                            op: Identity,
                                                                                                                        },
                                                                                                                    },
                                                                                                                ],
                                                                                                            ),
                                                                                                        },
                                                                                                        else_stmt: Some(
                                                                                                            Stmt {
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1602-1713,
                                                                                                                label: None,
                                                                                                                data: IfStmt {
                                                                                                                    up: None,
                                                                                                                    cond: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1606-1619,
                                                                                                                        data: BinaryExpr {
                                                                                                                            op: LogicEq,
                                                                                                                            lhs: Expr {
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1606-1611,
                                                                                                                                data: IdentExpr(
                                                                                                                                    Identifier {
                                                                                                                                        id: NodeId(
                                                                                                                                            0,
                                                                                                                                        ),
                                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1606-1611,
                                                                                                                                        name: req_3(15),
                                                                                                                                    },
                                                                                                                                ),
                                                                                                                            },
                                                                                                                            rhs: Expr {
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1615-1619,
                                                                                                                                data: LiteralExpr(
                                                                                                                                    BasedInteger(
                                                                                                                                        Some(
                                                                                                                                            1(55),
                                                                                                                                        ),
                                                                                                                                        false,
                                                                                                                                        &#39;b&#39;,
                                                                                                                                        1(55),
                                                                                                                                    ),
                                                                                                                                ),
                                                                                                                            },
                                                                                                                        },
                                                                                                                    },
                                                                                                                    main_stmt: Stmt {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1621-1660,
                                                                                                                        label: None,
                                                                                                                        data: SequentialBlock(
                                                                                                                            [
                                                                                                                                Stmt {
                                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1635-1652,
                                                                                                                                    label: None,
                                                                                                                                    data: BlockingAssignStmt {
                                                                                                                                        lhs: Expr {
                                                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1635-1645,
                                                                                                                                            data: IdentExpr(
                                                                                                                                                Identifier {
                                                                                                                                                    id: NodeId(
                                                                                                                                                        0,
                                                                                                                                                    ),
                                                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1635-1645,
                                                                                                                                                    name: next_state(53),
                                                                                                                                                },
                                                                                                                                            ),
                                                                                                                                        },
                                                                                                                                        rhs: Expr {
                                                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1647-1651,
                                                                                                                                            data: IdentExpr(
                                                                                                                                                Identifier {
                                                                                                                                                    id: NodeId(
                                                                                                                                                        0,
                                                                                                                                                    ),
                                                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1647-1651,
                                                                                                                                                    name: GNT3(47),
                                                                                                                                                },
                                                                                                                                            ),
                                                                                                                                        },
                                                                                                                                        op: Identity,
                                                                                                                                    },
                                                                                                                                },
                                                                                                                            ],
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    else_stmt: Some(
                                                                                                                        Stmt {
                                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1666-1713,
                                                                                                                            label: None,
                                                                                                                            data: SequentialBlock(
                                                                                                                                [
                                                                                                                                    Stmt {
                                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1680-1698,
                                                                                                                                        label: None,
                                                                                                                                        data: BlockingAssignStmt {
                                                                                                                                            lhs: Expr {
                                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1680-1690,
                                                                                                                                                data: IdentExpr(
                                                                                                                                                    Identifier {
                                                                                                                                                        id: NodeId(
                                                                                                                                                            0,
                                                                                                                                                        ),
                                                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1680-1690,
                                                                                                                                                        name: next_state(53),
                                                                                                                                                    },
                                                                                                                                                ),
                                                                                                                                            },
                                                                                                                                            rhs: Expr {
                                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1693-1697,
                                                                                                                                                data: IdentExpr(
                                                                                                                                                    Identifier {
                                                                                                                                                        id: NodeId(
                                                                                                                                                            0,
                                                                                                                                                        ),
                                                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1693-1697,
                                                                                                                                                        name: IDLE(29),
                                                                                                                                                    },
                                                                                                                                                ),
                                                                                                                                            },
                                                                                                                                            op: Identity,
                                                                                                                                        },
                                                                                                                                    },
                                                                                                                                ],
                                                                                                                            ),
                                                                                                                        },
                                                                                                                    ),
                                                                                                                },
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                    },
                                                                                ),
                                                                            },
                                                                        },
                                                                    ),
                                                                    Expr(
                                                                        [
                                                                            Expr {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1721-1725,
                                                                                data: IdentExpr(
                                                                                    Identifier {
                                                                                        id: NodeId(
                                                                                            0,
                                                                                        ),
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1721-1725,
                                                                                        name: GNT0(35),
                                                                                    },
                                                                                ),
                                                                            },
                                                                        ],
                                                                        Stmt {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1728-1837,
                                                                            label: None,
                                                                            data: IfStmt {
                                                                                up: None,
                                                                                cond: Expr {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1732-1745,
                                                                                    data: BinaryExpr {
                                                                                        op: LogicEq,
                                                                                        lhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1732-1737,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1732-1737,
                                                                                                    name: req_0(9),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        rhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1741-1745,
                                                                                            data: LiteralExpr(
                                                                                                BasedInteger(
                                                                                                    Some(
                                                                                                        1(55),
                                                                                                    ),
                                                                                                    false,
                                                                                                    &#39;b&#39;,
                                                                                                    0(27),
                                                                                                ),
                                                                                            ),
                                                                                        },
                                                                                    },
                                                                                },
                                                                                main_stmt: Stmt {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1747-1794,
                                                                                    label: None,
                                                                                    data: SequentialBlock(
                                                                                        [
                                                                                            Stmt {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1761-1779,
                                                                                                label: None,
                                                                                                data: BlockingAssignStmt {
                                                                                                    lhs: Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1761-1771,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1761-1771,
                                                                                                                name: next_state(53),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                    rhs: Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1774-1778,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1774-1778,
                                                                                                                name: IDLE(29),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                    op: Identity,
                                                                                                },
                                                                                            },
                                                                                        ],
                                                                                    ),
                                                                                },
                                                                                else_stmt: Some(
                                                                                    Stmt {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1800-1837,
                                                                                        label: None,
                                                                                        data: SequentialBlock(
                                                                                            [
                                                                                                Stmt {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1812-1830,
                                                                                                    label: None,
                                                                                                    data: BlockingAssignStmt {
                                                                                                        lhs: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1812-1822,
                                                                                                            data: IdentExpr(
                                                                                                                Identifier {
                                                                                                                    id: NodeId(
                                                                                                                        0,
                                                                                                                    ),
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1812-1822,
                                                                                                                    name: next_state(53),
                                                                                                                },
                                                                                                            ),
                                                                                                        },
                                                                                                        rhs: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1825-1829,
                                                                                                            data: IdentExpr(
                                                                                                                Identifier {
                                                                                                                    id: NodeId(
                                                                                                                        0,
                                                                                                                    ),
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1825-1829,
                                                                                                                    name: GNT0(35),
                                                                                                                },
                                                                                                            ),
                                                                                                        },
                                                                                                        op: Identity,
                                                                                                    },
                                                                                                },
                                                                                            ],
                                                                                        ),
                                                                                    },
                                                                                ),
                                                                            },
                                                                        },
                                                                    ),
                                                                    Expr(
                                                                        [
                                                                            Expr {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1842-1846,
                                                                                data: IdentExpr(
                                                                                    Identifier {
                                                                                        id: NodeId(
                                                                                            0,
                                                                                        ),
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1842-1846,
                                                                                        name: GNT1(39),
                                                                                    },
                                                                                ),
                                                                            },
                                                                        ],
                                                                        Stmt {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1849-1958,
                                                                            label: None,
                                                                            data: IfStmt {
                                                                                up: None,
                                                                                cond: Expr {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1853-1866,
                                                                                    data: BinaryExpr {
                                                                                        op: LogicEq,
                                                                                        lhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1853-1858,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1853-1858,
                                                                                                    name: req_1(11),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        rhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1862-1866,
                                                                                            data: LiteralExpr(
                                                                                                BasedInteger(
                                                                                                    Some(
                                                                                                        1(55),
                                                                                                    ),
                                                                                                    false,
                                                                                                    &#39;b&#39;,
                                                                                                    0(27),
                                                                                                ),
                                                                                            ),
                                                                                        },
                                                                                    },
                                                                                },
                                                                                main_stmt: Stmt {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1868-1915,
                                                                                    label: None,
                                                                                    data: SequentialBlock(
                                                                                        [
                                                                                            Stmt {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1882-1900,
                                                                                                label: None,
                                                                                                data: BlockingAssignStmt {
                                                                                                    lhs: Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1882-1892,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1882-1892,
                                                                                                                name: next_state(53),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                    rhs: Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1895-1899,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1895-1899,
                                                                                                                name: IDLE(29),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                    op: Identity,
                                                                                                },
                                                                                            },
                                                                                        ],
                                                                                    ),
                                                                                },
                                                                                else_stmt: Some(
                                                                                    Stmt {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1921-1958,
                                                                                        label: None,
                                                                                        data: SequentialBlock(
                                                                                            [
                                                                                                Stmt {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1933-1951,
                                                                                                    label: None,
                                                                                                    data: BlockingAssignStmt {
                                                                                                        lhs: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1933-1943,
                                                                                                            data: IdentExpr(
                                                                                                                Identifier {
                                                                                                                    id: NodeId(
                                                                                                                        0,
                                                                                                                    ),
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1933-1943,
                                                                                                                    name: next_state(53),
                                                                                                                },
                                                                                                            ),
                                                                                                        },
                                                                                                        rhs: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1946-1950,
                                                                                                            data: IdentExpr(
                                                                                                                Identifier {
                                                                                                                    id: NodeId(
                                                                                                                        0,
                                                                                                                    ),
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1946-1950,
                                                                                                                    name: GNT1(39),
                                                                                                                },
                                                                                                            ),
                                                                                                        },
                                                                                                        op: Identity,
                                                                                                    },
                                                                                                },
                                                                                            ],
                                                                                        ),
                                                                                    },
                                                                                ),
                                                                            },
                                                                        },
                                                                    ),
                                                                    Expr(
                                                                        [
                                                                            Expr {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1963-1967,
                                                                                data: IdentExpr(
                                                                                    Identifier {
                                                                                        id: NodeId(
                                                                                            0,
                                                                                        ),
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1963-1967,
                                                                                        name: GNT2(43),
                                                                                    },
                                                                                ),
                                                                            },
                                                                        ],
                                                                        Stmt {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1970-2079,
                                                                            label: None,
                                                                            data: IfStmt {
                                                                                up: None,
                                                                                cond: Expr {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1974-1987,
                                                                                    data: BinaryExpr {
                                                                                        op: LogicEq,
                                                                                        lhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1974-1979,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1974-1979,
                                                                                                    name: req_2(13),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        rhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1983-1987,
                                                                                            data: LiteralExpr(
                                                                                                BasedInteger(
                                                                                                    Some(
                                                                                                        1(55),
                                                                                                    ),
                                                                                                    false,
                                                                                                    &#39;b&#39;,
                                                                                                    0(27),
                                                                                                ),
                                                                                            ),
                                                                                        },
                                                                                    },
                                                                                },
                                                                                main_stmt: Stmt {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):1989-2036,
                                                                                    label: None,
                                                                                    data: SequentialBlock(
                                                                                        [
                                                                                            Stmt {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2003-2021,
                                                                                                label: None,
                                                                                                data: BlockingAssignStmt {
                                                                                                    lhs: Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2003-2013,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2003-2013,
                                                                                                                name: next_state(53),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                    rhs: Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2016-2020,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2016-2020,
                                                                                                                name: IDLE(29),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                    op: Identity,
                                                                                                },
                                                                                            },
                                                                                        ],
                                                                                    ),
                                                                                },
                                                                                else_stmt: Some(
                                                                                    Stmt {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2042-2079,
                                                                                        label: None,
                                                                                        data: SequentialBlock(
                                                                                            [
                                                                                                Stmt {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2054-2072,
                                                                                                    label: None,
                                                                                                    data: BlockingAssignStmt {
                                                                                                        lhs: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2054-2064,
                                                                                                            data: IdentExpr(
                                                                                                                Identifier {
                                                                                                                    id: NodeId(
                                                                                                                        0,
                                                                                                                    ),
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2054-2064,
                                                                                                                    name: next_state(53),
                                                                                                                },
                                                                                                            ),
                                                                                                        },
                                                                                                        rhs: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2067-2071,
                                                                                                            data: IdentExpr(
                                                                                                                Identifier {
                                                                                                                    id: NodeId(
                                                                                                                        0,
                                                                                                                    ),
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2067-2071,
                                                                                                                    name: GNT2(43),
                                                                                                                },
                                                                                                            ),
                                                                                                        },
                                                                                                        op: Identity,
                                                                                                    },
                                                                                                },
                                                                                            ],
                                                                                        ),
                                                                                    },
                                                                                ),
                                                                            },
                                                                        },
                                                                    ),
                                                                    Expr(
                                                                        [
                                                                            Expr {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2084-2088,
                                                                                data: IdentExpr(
                                                                                    Identifier {
                                                                                        id: NodeId(
                                                                                            0,
                                                                                        ),
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2084-2088,
                                                                                        name: GNT3(47),
                                                                                    },
                                                                                ),
                                                                            },
                                                                        ],
                                                                        Stmt {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2091-2200,
                                                                            label: None,
                                                                            data: IfStmt {
                                                                                up: None,
                                                                                cond: Expr {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2095-2108,
                                                                                    data: BinaryExpr {
                                                                                        op: LogicEq,
                                                                                        lhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2095-2100,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2095-2100,
                                                                                                    name: req_3(15),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        rhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2104-2108,
                                                                                            data: LiteralExpr(
                                                                                                BasedInteger(
                                                                                                    Some(
                                                                                                        1(55),
                                                                                                    ),
                                                                                                    false,
                                                                                                    &#39;b&#39;,
                                                                                                    0(27),
                                                                                                ),
                                                                                            ),
                                                                                        },
                                                                                    },
                                                                                },
                                                                                main_stmt: Stmt {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2110-2157,
                                                                                    label: None,
                                                                                    data: SequentialBlock(
                                                                                        [
                                                                                            Stmt {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2124-2142,
                                                                                                label: None,
                                                                                                data: BlockingAssignStmt {
                                                                                                    lhs: Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2124-2134,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2124-2134,
                                                                                                                name: next_state(53),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                    rhs: Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2137-2141,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2137-2141,
                                                                                                                name: IDLE(29),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                    op: Identity,
                                                                                                },
                                                                                            },
                                                                                        ],
                                                                                    ),
                                                                                },
                                                                                else_stmt: Some(
                                                                                    Stmt {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2163-2200,
                                                                                        label: None,
                                                                                        data: SequentialBlock(
                                                                                            [
                                                                                                Stmt {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2175-2193,
                                                                                                    label: None,
                                                                                                    data: BlockingAssignStmt {
                                                                                                        lhs: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2175-2185,
                                                                                                            data: IdentExpr(
                                                                                                                Identifier {
                                                                                                                    id: NodeId(
                                                                                                                        0,
                                                                                                                    ),
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2175-2185,
                                                                                                                    name: next_state(53),
                                                                                                                },
                                                                                                            ),
                                                                                                        },
                                                                                                        rhs: Expr {
                                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2188-2192,
                                                                                                            data: IdentExpr(
                                                                                                                Identifier {
                                                                                                                    id: NodeId(
                                                                                                                        0,
                                                                                                                    ),
                                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2188-2192,
                                                                                                                    name: GNT3(47),
                                                                                                                },
                                                                                                            ),
                                                                                                        },
                                                                                                        op: Identity,
                                                                                                    },
                                                                                                },
                                                                                            ],
                                                                                        ),
                                                                                    },
                                                                                ),
                                                                            },
                                                                        },
                                                                    ),
                                                                    Default(
                                                                        Stmt {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2214-2232,
                                                                            label: None,
                                                                            data: BlockingAssignStmt {
                                                                                lhs: Expr {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2214-2224,
                                                                                    data: IdentExpr(
                                                                                        Identifier {
                                                                                            id: NodeId(
                                                                                                0,
                                                                                            ),
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2214-2224,
                                                                                            name: next_state(53),
                                                                                        },
                                                                                    ),
                                                                                },
                                                                                rhs: Expr {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2227-2231,
                                                                                    data: IdentExpr(
                                                                                        Identifier {
                                                                                            id: NodeId(
                                                                                                0,
                                                                                            ),
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2227-2231,
                                                                                            name: IDLE(29),
                                                                                        },
                                                                                    ),
                                                                                },
                                                                                op: Identity,
                                                                            },
                                                                        },
                                                                    ),
                                                                ],
                                                            },
                                                        },
                                                    ],
                                                ),
                                            },
                                        ),
                                    },
                                },
                            ),
                            Procedure(
                                Procedure {
                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2248-2982,
                                    kind: Always,
                                    stmt: Stmt {
                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2255-2982,
                                        label: None,
                                        data: TimedStmt(
                                            Event(
                                                EventControl {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2255-2272,
                                                    data: Expr(
                                                        Edge {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2258-2271,
                                                            edge: Posedge,
                                                            value: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2266-2271,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2266-2271,
                                                                        name: clock(5),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    ),
                                                },
                                            ),
                                            Stmt {
                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2273-2982,
                                                label: Some(
                                                    OUTPUT_LOGIC(57),
                                                ),
                                                data: SequentialBlock(
                                                    [
                                                        Stmt {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2296-2978,
                                                            label: None,
                                                            data: IfStmt {
                                                                up: None,
                                                                cond: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2300-2305,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2300-2305,
                                                                            name: reset(7),
                                                                        },
                                                                    ),
                                                                },
                                                                main_stmt: Stmt {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2307-2413,
                                                                    label: None,
                                                                    data: SequentialBlock(
                                                                        [
                                                                            Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2317-2331,
                                                                                label: None,
                                                                                data: NonblockingAssignStmt {
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2317-2322,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2317-2322,
                                                                                                name: gnt_0(17),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2326-2330,
                                                                                        data: LiteralExpr(
                                                                                            BasedInteger(
                                                                                                Some(
                                                                                                    1(55),
                                                                                                ),
                                                                                                false,
                                                                                                &#39;b&#39;,
                                                                                                0(27),
                                                                                            ),
                                                                                        ),
                                                                                    },
                                                                                    delay: None,
                                                                                    event: None,
                                                                                },
                                                                            },
                                                                            Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2336-2350,
                                                                                label: None,
                                                                                data: NonblockingAssignStmt {
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2336-2341,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2336-2341,
                                                                                                name: gnt_1(19),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2345-2349,
                                                                                        data: LiteralExpr(
                                                                                            BasedInteger(
                                                                                                Some(
                                                                                                    1(55),
                                                                                                ),
                                                                                                false,
                                                                                                &#39;b&#39;,
                                                                                                0(27),
                                                                                            ),
                                                                                        ),
                                                                                    },
                                                                                    delay: None,
                                                                                    event: None,
                                                                                },
                                                                            },
                                                                            Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2355-2369,
                                                                                label: None,
                                                                                data: NonblockingAssignStmt {
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2355-2360,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2355-2360,
                                                                                                name: gnt_2(21),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2364-2368,
                                                                                        data: LiteralExpr(
                                                                                            BasedInteger(
                                                                                                Some(
                                                                                                    1(55),
                                                                                                ),
                                                                                                false,
                                                                                                &#39;b&#39;,
                                                                                                0(27),
                                                                                            ),
                                                                                        ),
                                                                                    },
                                                                                    delay: None,
                                                                                    event: None,
                                                                                },
                                                                            },
                                                                            Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2374-2388,
                                                                                label: None,
                                                                                data: NonblockingAssignStmt {
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2374-2379,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2374-2379,
                                                                                                name: gnt_3(23),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2383-2387,
                                                                                        data: LiteralExpr(
                                                                                            BasedInteger(
                                                                                                Some(
                                                                                                    1(55),
                                                                                                ),
                                                                                                false,
                                                                                                &#39;b&#39;,
                                                                                                0(27),
                                                                                            ),
                                                                                        ),
                                                                                    },
                                                                                    delay: None,
                                                                                    event: None,
                                                                                },
                                                                            },
                                                                            Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2393-2407,
                                                                                label: None,
                                                                                data: NonblockingAssignStmt {
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2393-2398,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2393-2398,
                                                                                                name: state(51),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2402-2406,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2402-2406,
                                                                                                name: IDLE(29),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    delay: None,
                                                                                    event: None,
                                                                                },
                                                                            },
                                                                        ],
                                                                    ),
                                                                },
                                                                else_stmt: Some(
                                                                    Stmt {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2419-2978,
                                                                        label: None,
                                                                        data: SequentialBlock(
                                                                            [
                                                                                Stmt {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2429-2449,
                                                                                    label: None,
                                                                                    data: NonblockingAssignStmt {
                                                                                        lhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2429-2434,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2429-2434,
                                                                                                    name: state(51),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        rhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2438-2448,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2438-2448,
                                                                                                    name: next_state(53),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        delay: None,
                                                                                        event: None,
                                                                                    },
                                                                                },
                                                                                Stmt {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2454-2972,
                                                                                    label: None,
                                                                                    data: CaseStmt {
                                                                                        up: None,
                                                                                        kind: Normal,
                                                                                        expr: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2459-2464,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2459-2464,
                                                                                                    name: state(51),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        mode: Normal,
                                                                                        items: [
                                                                                            Expr(
                                                                                                [
                                                                                                    Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2467-2471,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2467-2471,
                                                                                                                name: IDLE(29),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                ],
                                                                                                Stmt {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2474-2615,
                                                                                                    label: None,
                                                                                                    data: SequentialBlock(
                                                                                                        [
                                                                                                            Stmt {
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2496-2510,
                                                                                                                label: None,
                                                                                                                data: NonblockingAssignStmt {
                                                                                                                    lhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2496-2501,
                                                                                                                        data: IdentExpr(
                                                                                                                            Identifier {
                                                                                                                                id: NodeId(
                                                                                                                                    0,
                                                                                                                                ),
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2496-2501,
                                                                                                                                name: gnt_0(17),
                                                                                                                            },
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    rhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2505-2509,
                                                                                                                        data: LiteralExpr(
                                                                                                                            BasedInteger(
                                                                                                                                Some(
                                                                                                                                    1(55),
                                                                                                                                ),
                                                                                                                                false,
                                                                                                                                &#39;b&#39;,
                                                                                                                                0(27),
                                                                                                                            ),
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    delay: None,
                                                                                                                    event: None,
                                                                                                                },
                                                                                                            },
                                                                                                            Stmt {
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2527-2541,
                                                                                                                label: None,
                                                                                                                data: NonblockingAssignStmt {
                                                                                                                    lhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2527-2532,
                                                                                                                        data: IdentExpr(
                                                                                                                            Identifier {
                                                                                                                                id: NodeId(
                                                                                                                                    0,
                                                                                                                                ),
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2527-2532,
                                                                                                                                name: gnt_1(19),
                                                                                                                            },
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    rhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2536-2540,
                                                                                                                        data: LiteralExpr(
                                                                                                                            BasedInteger(
                                                                                                                                Some(
                                                                                                                                    1(55),
                                                                                                                                ),
                                                                                                                                false,
                                                                                                                                &#39;b&#39;,
                                                                                                                                0(27),
                                                                                                                            ),
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    delay: None,
                                                                                                                    event: None,
                                                                                                                },
                                                                                                            },
                                                                                                            Stmt {
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2558-2572,
                                                                                                                label: None,
                                                                                                                data: NonblockingAssignStmt {
                                                                                                                    lhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2558-2563,
                                                                                                                        data: IdentExpr(
                                                                                                                            Identifier {
                                                                                                                                id: NodeId(
                                                                                                                                    0,
                                                                                                                                ),
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2558-2563,
                                                                                                                                name: gnt_2(21),
                                                                                                                            },
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    rhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2567-2571,
                                                                                                                        data: LiteralExpr(
                                                                                                                            BasedInteger(
                                                                                                                                Some(
                                                                                                                                    1(55),
                                                                                                                                ),
                                                                                                                                false,
                                                                                                                                &#39;b&#39;,
                                                                                                                                0(27),
                                                                                                                            ),
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    delay: None,
                                                                                                                    event: None,
                                                                                                                },
                                                                                                            },
                                                                                                            Stmt {
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2589-2603,
                                                                                                                label: None,
                                                                                                                data: NonblockingAssignStmt {
                                                                                                                    lhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2589-2594,
                                                                                                                        data: IdentExpr(
                                                                                                                            Identifier {
                                                                                                                                id: NodeId(
                                                                                                                                    0,
                                                                                                                                ),
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2589-2594,
                                                                                                                                name: gnt_3(23),
                                                                                                                            },
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    rhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2598-2602,
                                                                                                                        data: LiteralExpr(
                                                                                                                            BasedInteger(
                                                                                                                                Some(
                                                                                                                                    1(55),
                                                                                                                                ),
                                                                                                                                false,
                                                                                                                                &#39;b&#39;,
                                                                                                                                0(27),
                                                                                                                            ),
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    delay: None,
                                                                                                                    event: None,
                                                                                                                },
                                                                                                            },
                                                                                                        ],
                                                                                                    ),
                                                                                                },
                                                                                            ),
                                                                                            Expr(
                                                                                                [
                                                                                                    Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2619-2623,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2619-2623,
                                                                                                                name: GNT0(35),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                ],
                                                                                                Stmt {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2626-2672,
                                                                                                    label: None,
                                                                                                    data: SequentialBlock(
                                                                                                        [
                                                                                                            Stmt {
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2644-2658,
                                                                                                                label: None,
                                                                                                                data: NonblockingAssignStmt {
                                                                                                                    lhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2644-2649,
                                                                                                                        data: IdentExpr(
                                                                                                                            Identifier {
                                                                                                                                id: NodeId(
                                                                                                                                    0,
                                                                                                                                ),
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2644-2649,
                                                                                                                                name: gnt_0(17),
                                                                                                                            },
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    rhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2653-2657,
                                                                                                                        data: LiteralExpr(
                                                                                                                            BasedInteger(
                                                                                                                                Some(
                                                                                                                                    1(55),
                                                                                                                                ),
                                                                                                                                false,
                                                                                                                                &#39;b&#39;,
                                                                                                                                1(55),
                                                                                                                            ),
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    delay: None,
                                                                                                                    event: None,
                                                                                                                },
                                                                                                            },
                                                                                                        ],
                                                                                                    ),
                                                                                                },
                                                                                            ),
                                                                                            Expr(
                                                                                                [
                                                                                                    Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2681-2685,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2681-2685,
                                                                                                                name: GNT1(39),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                ],
                                                                                                Stmt {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2688-2744,
                                                                                                    label: None,
                                                                                                    data: SequentialBlock(
                                                                                                        [
                                                                                                            Stmt {
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2711-2725,
                                                                                                                label: None,
                                                                                                                data: NonblockingAssignStmt {
                                                                                                                    lhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2711-2716,
                                                                                                                        data: IdentExpr(
                                                                                                                            Identifier {
                                                                                                                                id: NodeId(
                                                                                                                                    0,
                                                                                                                                ),
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2711-2716,
                                                                                                                                name: gnt_1(19),
                                                                                                                            },
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    rhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2720-2724,
                                                                                                                        data: LiteralExpr(
                                                                                                                            BasedInteger(
                                                                                                                                Some(
                                                                                                                                    1(55),
                                                                                                                                ),
                                                                                                                                false,
                                                                                                                                &#39;b&#39;,
                                                                                                                                1(55),
                                                                                                                            ),
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    delay: None,
                                                                                                                    event: None,
                                                                                                                },
                                                                                                            },
                                                                                                        ],
                                                                                                    ),
                                                                                                },
                                                                                            ),
                                                                                            Expr(
                                                                                                [
                                                                                                    Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2753-2757,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2753-2757,
                                                                                                                name: GNT2(43),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                ],
                                                                                                Stmt {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2760-2816,
                                                                                                    label: None,
                                                                                                    data: SequentialBlock(
                                                                                                        [
                                                                                                            Stmt {
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2783-2797,
                                                                                                                label: None,
                                                                                                                data: NonblockingAssignStmt {
                                                                                                                    lhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2783-2788,
                                                                                                                        data: IdentExpr(
                                                                                                                            Identifier {
                                                                                                                                id: NodeId(
                                                                                                                                    0,
                                                                                                                                ),
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2783-2788,
                                                                                                                                name: gnt_2(21),
                                                                                                                            },
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    rhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2792-2796,
                                                                                                                        data: LiteralExpr(
                                                                                                                            BasedInteger(
                                                                                                                                Some(
                                                                                                                                    1(55),
                                                                                                                                ),
                                                                                                                                false,
                                                                                                                                &#39;b&#39;,
                                                                                                                                1(55),
                                                                                                                            ),
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    delay: None,
                                                                                                                    event: None,
                                                                                                                },
                                                                                                            },
                                                                                                        ],
                                                                                                    ),
                                                                                                },
                                                                                            ),
                                                                                            Expr(
                                                                                                [
                                                                                                    Expr {
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2825-2829,
                                                                                                        data: IdentExpr(
                                                                                                            Identifier {
                                                                                                                id: NodeId(
                                                                                                                    0,
                                                                                                                ),
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2825-2829,
                                                                                                                name: GNT3(47),
                                                                                                            },
                                                                                                        ),
                                                                                                    },
                                                                                                ],
                                                                                                Stmt {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2832-2888,
                                                                                                    label: None,
                                                                                                    data: SequentialBlock(
                                                                                                        [
                                                                                                            Stmt {
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2855-2869,
                                                                                                                label: None,
                                                                                                                data: NonblockingAssignStmt {
                                                                                                                    lhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2855-2860,
                                                                                                                        data: IdentExpr(
                                                                                                                            Identifier {
                                                                                                                                id: NodeId(
                                                                                                                                    0,
                                                                                                                                ),
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2855-2860,
                                                                                                                                name: gnt_3(23),
                                                                                                                            },
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    rhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2864-2868,
                                                                                                                        data: LiteralExpr(
                                                                                                                            BasedInteger(
                                                                                                                                Some(
                                                                                                                                    1(55),
                                                                                                                                ),
                                                                                                                                false,
                                                                                                                                &#39;b&#39;,
                                                                                                                                1(55),
                                                                                                                            ),
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    delay: None,
                                                                                                                    event: None,
                                                                                                                },
                                                                                                            },
                                                                                                        ],
                                                                                                    ),
                                                                                                },
                                                                                            ),
                                                                                            Default(
                                                                                                Stmt {
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2904-2960,
                                                                                                    label: None,
                                                                                                    data: SequentialBlock(
                                                                                                        [
                                                                                                            Stmt {
                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2927-2941,
                                                                                                                label: None,
                                                                                                                data: NonblockingAssignStmt {
                                                                                                                    lhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2927-2932,
                                                                                                                        data: IdentExpr(
                                                                                                                            Identifier {
                                                                                                                                id: NodeId(
                                                                                                                                    0,
                                                                                                                                ),
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2927-2932,
                                                                                                                                name: state(51),
                                                                                                                            },
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    rhs: Expr {
                                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2936-2940,
                                                                                                                        data: IdentExpr(
                                                                                                                            Identifier {
                                                                                                                                id: NodeId(
                                                                                                                                    0,
                                                                                                                                ),
                                                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_fsm_full.v</a>&#34;):2936-2940,
                                                                                                                                name: IDLE(29),
                                                                                                                            },
                                                                                                                        ),
                                                                                                                    },
                                                                                                                    delay: None,
                                                                                                                    event: None,
                                                                                                                },
                                                                                                            },
                                                                                                        ],
                                                                                                    ),
                                                                                                },
                                                                                            ),
                                                                                        ],
                                                                                    },
                                                                                },
                                                                            ],
                                                                        ),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    ],
                                                ),
                                            },
                                        ),
                                    },
                                },
                            ),
                        ],
                    },
                ),
            ],
        },
    ),
]

</pre>
</body>