![Screenshot 165707](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20165707.png)
![Screenshot 165754](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20165754.png)
![Screenshot 165804](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20165804.png)
![Screenshot 172933](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20172933.png)
![Screenshot 173730](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20173730.png)
![Screenshot 173831](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20173831.png)
![Screenshot 173857](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20173857.png)
![Screenshot 174257](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20174257.png)
![Screenshot 174510](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20174510.png)
![Screenshot 174531](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20174531.png)
![Screenshot 175415](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20175415.png)
![Screenshot 175823](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20175823.png)
![Screenshot 180231](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20180231.png)
![Screenshot 180304](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20180304.png)
![Screenshot 181001](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20181001.png)
![Screenshot 181138](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20181138.png)
![Screenshot 184356](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20184356.png)
![Screenshot 184950](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20184950.png)
![Screenshot 185027](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20185027.png)
![Screenshot 185055](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20185055.png)
![Screenshot 191304](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20191304.png)
![Screenshot 191405](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20191405.png)
![Screenshot 191907](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20191907.png)
![Screenshot 191922](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-25%20191922.png)
![Screenshot 181045](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-26%20181045.png)
![Screenshot 181529](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-26%20181529.png)
![Screenshot 155902](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20155902.png)
![Screenshot 162654](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20162654.png)
![Screenshot 162845](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20162845.png)
![Screenshot 163806](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20163806.png)
![Screenshot 163827](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20163827.png)
![Screenshot 163859](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20163859.png)
![Screenshot 172910](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20172910.png)
![Screenshot 172953](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20172953.png)
![Screenshot 173147](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20173147.png)
![Screenshot 173442](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20173442.png)
![Screenshot 173523](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20173523.png)
![Screenshot 173708](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20173708.png)
![Screenshot 173718](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20173718.png)
![Screenshot 173846](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20173846.png)
![Screenshot 173916](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20173916.png)
![Screenshot 174130](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20174130.png)
![Screenshot 174344](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20174344.png)
![Screenshot 174432](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20174432.png)
![Screenshot 174512](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20174512.png)
![Screenshot 174528](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20174528.png)
![Screenshot 174737](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20174737.png)
![Screenshot 175409](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20175409.png)
![Screenshot 175421](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20175421.png)
![Screenshot 175627](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20175627.png)
![Screenshot 180837](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20180837.png)
![Screenshot 180917](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20180917.png)
![Screenshot 180942](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20180942.png)
![Screenshot 181004](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20181004.png)
![Screenshot 181116](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20181116.png)
![Screenshot 181359](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20181359.png)
![Screenshot 191001](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20191001.png)
![Screenshot 191252](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20191252.png)
![Screenshot 191313](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20191313.png)
![Screenshot 191756](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/4/Screenshot%202025-06-30%20191756.png)
