library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity Memoria is 
	port(
		clk : in std_logic;
		sig_ctrl : in std_logic_vector(1 downto 0);
		
		

end Memoria;

