<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p163" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_163{left:487px;bottom:1140px;letter-spacing:-0.14px;}
#t2_163{left:521px;bottom:1140px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_163{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_163{left:830px;bottom:81px;letter-spacing:-0.13px;}
#t5_163{left:83px;bottom:1076px;letter-spacing:0.18px;}
#t6_163{left:135px;bottom:1076px;letter-spacing:0.18px;word-spacing:0.02px;}
#t7_163{left:138px;bottom:1034px;letter-spacing:0.12px;word-spacing:0.03px;}
#t8_163{left:264px;bottom:1034px;letter-spacing:0.12px;}
#t9_163{left:318px;bottom:1034px;}
#ta_163{left:137px;bottom:997px;letter-spacing:0.11px;}
#tb_163{left:165px;bottom:998px;letter-spacing:-0.13px;}
#tc_163{left:265px;bottom:997px;letter-spacing:0.1px;word-spacing:-0.02px;}
#td_163{left:450px;bottom:998px;letter-spacing:-0.13px;}
#te_163{left:510px;bottom:997px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tf_163{left:137px;bottom:979px;letter-spacing:0.11px;word-spacing:-0.47px;}
#tg_163{left:137px;bottom:961px;letter-spacing:0.1px;word-spacing:0.01px;}
#th_163{left:434px;bottom:961px;letter-spacing:-0.13px;}
#ti_163{left:495px;bottom:961px;letter-spacing:0.1px;word-spacing:-0.04px;}
#tj_163{left:619px;bottom:961px;letter-spacing:0.14px;}
#tk_163{left:680px;bottom:961px;letter-spacing:0.1px;word-spacing:0.03px;}
#tl_163{left:789px;bottom:961px;letter-spacing:0.14px;}
#tm_163{left:138px;bottom:942px;letter-spacing:0.11px;word-spacing:-0.12px;}
#tn_163{left:752px;bottom:943px;letter-spacing:-0.14px;}
#to_163{left:803px;bottom:942px;letter-spacing:0.1px;}
#tp_163{left:137px;bottom:924px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tq_163{left:137px;bottom:887px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tr_163{left:138px;bottom:870px;letter-spacing:-0.14px;}
#ts_163{left:237px;bottom:869px;letter-spacing:0.06px;}
#tt_163{left:298px;bottom:869px;letter-spacing:0.01px;}
#tu_163{left:378px;bottom:869px;letter-spacing:0.1px;}
#tv_163{left:138px;bottom:851px;letter-spacing:0.1px;}
#tw_163{left:197px;bottom:851px;letter-spacing:-0.15px;}
#tx_163{left:257px;bottom:851px;letter-spacing:0.1px;word-spacing:-0.05px;}
#ty_163{left:137px;bottom:832px;letter-spacing:0.11px;}
#tz_163{left:511px;bottom:833px;letter-spacing:-0.15px;}
#t10_163{left:571px;bottom:832px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t11_163{left:138px;bottom:814px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t12_163{left:138px;bottom:777px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t13_163{left:415px;bottom:778px;letter-spacing:-0.14px;}
#t14_163{left:515px;bottom:777px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t15_163{left:138px;bottom:759px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t16_163{left:138px;bottom:741px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t17_163{left:138px;bottom:722px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t18_163{left:138px;bottom:704px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t19_163{left:138px;bottom:686px;letter-spacing:-0.14px;}
#t1a_163{left:237px;bottom:686px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1b_163{left:687px;bottom:686px;letter-spacing:-0.13px;}
#t1c_163{left:747px;bottom:686px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1d_163{left:138px;bottom:667px;letter-spacing:0.09px;}
#t1e_163{left:138px;bottom:631px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1f_163{left:437px;bottom:631px;letter-spacing:-0.13px;}
#t1g_163{left:537px;bottom:631px;letter-spacing:0.11px;}
#t1h_163{left:138px;bottom:613px;letter-spacing:-0.13px;}
#t1i_163{left:238px;bottom:612px;letter-spacing:0.11px;}
#t1j_163{left:466px;bottom:613px;letter-spacing:-0.13px;}
#t1k_163{left:518px;bottom:612px;letter-spacing:0.09px;word-spacing:0.05px;}
#t1l_163{left:138px;bottom:594px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1m_163{left:138px;bottom:576px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1n_163{left:383px;bottom:576px;letter-spacing:-0.13px;}
#t1o_163{left:483px;bottom:576px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1p_163{left:137px;bottom:557px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1q_163{left:137px;bottom:539px;letter-spacing:0.11px;word-spacing:-0.32px;}
#t1r_163{left:137px;bottom:521px;letter-spacing:0.1px;}
#t1s_163{left:329px;bottom:521px;letter-spacing:-0.13px;}
#t1t_163{left:429px;bottom:521px;letter-spacing:0.1px;}
#t1u_163{left:137px;bottom:484px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1v_163{left:137px;bottom:466px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1w_163{left:137px;bottom:447px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t1x_163{left:137px;bottom:429px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1y_163{left:408px;bottom:430px;letter-spacing:-0.13px;}
#t1z_163{left:460px;bottom:429px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t20_163{left:137px;bottom:411px;letter-spacing:0.11px;word-spacing:-0.53px;}
#t21_163{left:137px;bottom:392px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t22_163{left:138px;bottom:375px;letter-spacing:-0.13px;}
#t23_163{left:238px;bottom:374px;letter-spacing:0.05px;word-spacing:0.04px;}
#t24_163{left:489px;bottom:372px;letter-spacing:0.12px;}
#t25_163{left:552px;bottom:374px;letter-spacing:0.01px;word-spacing:0.12px;}
#t26_163{left:138px;bottom:335px;letter-spacing:0.1px;word-spacing:-0.21px;}
#t27_163{left:466px;bottom:335px;letter-spacing:-0.13px;}
#t28_163{left:526px;bottom:335px;letter-spacing:0.11px;word-spacing:-0.23px;}
#t29_163{left:138px;bottom:316px;letter-spacing:0.11px;}
#t2a_163{left:138px;bottom:280px;letter-spacing:0.11px;}
#t2b_163{left:164px;bottom:280px;letter-spacing:-0.13px;}
#t2c_163{left:264px;bottom:280px;letter-spacing:0.11px;word-spacing:-0.61px;}
#t2d_163{left:588px;bottom:280px;letter-spacing:-0.15px;}
#t2e_163{left:636px;bottom:277px;letter-spacing:0.14px;}
#t2f_163{left:679px;bottom:280px;letter-spacing:0.09px;}
#t2g_163{left:695px;bottom:280px;letter-spacing:-0.13px;}
#t2h_163{left:742px;bottom:277px;letter-spacing:0.08px;}
#t2i_163{left:762px;bottom:280px;letter-spacing:0.09px;word-spacing:-0.52px;}
#t2j_163{left:138px;bottom:240px;letter-spacing:0.12px;word-spacing:-0.17px;}
#t2k_163{left:279px;bottom:241px;letter-spacing:-0.13px;}
#t2l_163{left:330px;bottom:240px;letter-spacing:0.11px;}
#t2m_163{left:356px;bottom:241px;letter-spacing:-0.13px;}
#t2n_163{left:416px;bottom:240px;letter-spacing:0.1px;word-spacing:-0.15px;}
#t2o_163{left:137px;bottom:222px;letter-spacing:0.1px;word-spacing:-0.53px;}
#t2p_163{left:284px;bottom:222px;letter-spacing:-0.13px;}
#t2q_163{left:383px;bottom:222px;letter-spacing:0.13px;}
#t2r_163{left:409px;bottom:222px;letter-spacing:-0.12px;}
#t2s_163{left:499px;bottom:222px;letter-spacing:0.09px;word-spacing:-0.5px;}
#t2t_163{left:138px;bottom:203px;letter-spacing:0.1px;}
#t2u_163{left:138px;bottom:167px;letter-spacing:0.11px;word-spacing:-0.08px;}
#t2v_163{left:212px;bottom:167px;letter-spacing:0.11px;}
#t2w_163{left:366px;bottom:167px;letter-spacing:-0.14px;}
#t2x_163{left:466px;bottom:167px;letter-spacing:0.1px;}
#t2y_163{left:525px;bottom:167px;letter-spacing:0.1px;word-spacing:0.03px;}
#t2z_163{left:594px;bottom:167px;letter-spacing:0.1px;word-spacing:0.02px;}
#t30_163{left:677px;bottom:167px;letter-spacing:-0.14px;}
#t31_163{left:777px;bottom:167px;letter-spacing:0.09px;}
#t32_163{left:138px;bottom:148px;letter-spacing:0.09px;}

.s1_163{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_163{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_163{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s4_163{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_163{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s6_163{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s7_163{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s8_163{font-size:12px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s9_163{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts163" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg163Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg163" style="-webkit-user-select: none;"><object width="935" height="1210" data="163/163.svg" type="image/svg+xml" id="pdf163" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_163" class="t s1_163">9.13 </span><span id="t2_163" class="t s1_163">XContextConfig Register (CP0 Register 4, Select 3) </span>
<span id="t3_163" class="t s2_163">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span><span id="t4_163" class="t s2_163">163 </span>
<span id="t5_163" class="t s3_163">9.13 </span><span id="t6_163" class="t s3_163">XContextConfig Register (CP0 Register 4, Select 3) </span>
<span id="t7_163" class="t s4_163">Compliance Level: </span><span id="t8_163" class="t s5_163">Optional</span><span id="t9_163" class="t s6_163">. </span>
<span id="ta_163" class="t s6_163">The </span><span id="tb_163" class="t s7_163">XContextConfig </span><span id="tc_163" class="t s6_163">register defines the bits of the </span><span id="td_163" class="t s7_163">XContext </span><span id="te_163" class="t s6_163">register into which the high order bits (starting at SEG- </span>
<span id="tf_163" class="t s6_163">BITS-1) of the virtual address causing a TLB exception will be written, and how many bits of that virtual address will </span>
<span id="tg_163" class="t s6_163">be extracted. Bits above the selected field of the </span><span id="th_163" class="t s7_163">XContext </span><span id="ti_163" class="t s6_163">register serve as the </span><span id="tj_163" class="t s5_163">PTEBase </span><span id="tk_163" class="t s6_163">and R fields. The </span><span id="tl_163" class="t s5_163">PTEBase </span>
<span id="tm_163" class="t s6_163">field is R/W to software while the R field is written by hardware. Bits below the selected field of the </span><span id="tn_163" class="t s7_163">Context </span><span id="to_163" class="t s6_163">register </span>
<span id="tp_163" class="t s6_163">will be unaffected by TLB exceptions. </span>
<span id="tq_163" class="t s6_163">The field to contain the virtual address index is defined by a single block of contiguous non-zero bits within the </span>
<span id="tr_163" class="t s7_163">XContextConfig </span><span id="ts_163" class="t s6_163">register’s </span><span id="tt_163" class="t s5_163">VirtualIndex </span><span id="tu_163" class="t s6_163">field. Any zero bits to the right of the least significant one bit cause the corre- </span>
<span id="tv_163" class="t s6_163">sponding </span><span id="tw_163" class="t s7_163">XContext </span><span id="tx_163" class="t s6_163">register bits to be unaffected by hardware. Any zero bits to the left of the most significant one bit </span>
<span id="ty_163" class="t s6_163">designate the location of the R field and cause the remaining </span><span id="tz_163" class="t s7_163">XContext </span><span id="t10_163" class="t s6_163">register bits to be R/W to software and unaf- </span>
<span id="t11_163" class="t s6_163">fected by TLB exceptions. </span>
<span id="t12_163" class="t s6_163">It is permissible to implement a subset of the </span><span id="t13_163" class="t s7_163">XContextConfig </span><span id="t14_163" class="t s6_163">register, in which some number of bits are read-only </span>
<span id="t15_163" class="t s6_163">and set to one or zero as appropriate. Software can determine whether a specific setting is implemented by writing </span>
<span id="t16_163" class="t s6_163">that value into the register and reading back the register value. If the read value matches the original written value </span>
<span id="t17_163" class="t s6_163">exactly, then the setting is supported. It is implementation specific what value is read back when the setting is not </span>
<span id="t18_163" class="t s6_163">implemented except that the read value does not match the original written value. All implementations of the </span>
<span id="t19_163" class="t s7_163">XContextConfig </span><span id="t1a_163" class="t s6_163">register must allow for the emulation of the MIPS64/microMIPS64 fixed </span><span id="t1b_163" class="t s7_163">XContext </span><span id="t1c_163" class="t s6_163">register configu- </span>
<span id="t1d_163" class="t s6_163">ration. </span>
<span id="t1e_163" class="t s6_163">This paragraph describes restrictions on how the </span><span id="t1f_163" class="t s7_163">XContextConfig </span><span id="t1g_163" class="t s6_163">register may be programmed. The set bits of </span>
<span id="t1h_163" class="t s7_163">XContextConfig </span><span id="t1i_163" class="t s6_163">define the BadVPN2 field within the </span><span id="t1j_163" class="t s7_163">XConfig </span><span id="t1k_163" class="t s6_163">register. The BadVPN2 field cannot contain address </span>
<span id="t1l_163" class="t s6_163">bits which are used to index a memory location within the even-odd page pairs used by the JTLB entries. This limits </span>
<span id="t1m_163" class="t s6_163">the least significant writeable bit within </span><span id="t1n_163" class="t s7_163">XContextConfig </span><span id="t1o_163" class="t s6_163">to the bits that represents BadVPN2 of the smallest </span>
<span id="t1p_163" class="t s6_163">implemented page size. For example, if the smallest implemented page size is 4KB, virtual address bit 13 is the least </span>
<span id="t1q_163" class="t s6_163">significant bit of the BadVPN2 field. Another example: if 1KB was the smallest implemented page size then the least </span>
<span id="t1r_163" class="t s6_163">significant writeable bit within </span><span id="t1s_163" class="t s7_163">XContextConfig </span><span id="t1t_163" class="t s6_163">would be the bit corresponding to virtual address bit 11. </span>
<span id="t1u_163" class="t s6_163">In the MIPS64 and microMIPS64 architectures, implementations are allowed to implement virtual address segments </span>
<span id="t1v_163" class="t s6_163">which are less than the full 64-bits and have regions in the memory map which are not accessible (accesses to such </span>
<span id="t1w_163" class="t s6_163">regions would cause Address Error exceptions). The symbol SEGBITS is used within this document to denote the </span>
<span id="t1x_163" class="t s6_163">size of the accessible address segments.The </span><span id="t1y_163" class="t s7_163">XConfig </span><span id="t1z_163" class="t s6_163">register is meant to be a pointer to a page table data-structure. </span>
<span id="t20_163" class="t s6_163">That page table must reside in memory which is accessible. For that reason, the most significant address bit within the </span>
<span id="t21_163" class="t s6_163">BadVPN2 field can not be larger than the value of SEGBITS-1. This restricts the most significant writeable bit within </span>
<span id="t22_163" class="t s7_163">XContextConfig </span><span id="t23_163" class="t s6_163">to the bit location that corresponds to VA </span>
<span id="t24_163" class="t s8_163">SEGBITS-1 </span>
<span id="t25_163" class="t s6_163">or smaller. </span>
<span id="t26_163" class="t s6_163">A value of all zeroes means that the full 64 bits of the </span><span id="t27_163" class="t s7_163">XContext </span><span id="t28_163" class="t s6_163">register are R/W for software and unaffected by TLB </span>
<span id="t29_163" class="t s6_163">exceptions. </span>
<span id="t2a_163" class="t s6_163">The </span><span id="t2b_163" class="t s7_163">XContextConfig </span><span id="t2c_163" class="t s6_163">register is optional and its existence is denoted by the </span><span id="t2d_163" class="t s7_163">Config3 </span>
<span id="t2e_163" class="t s8_163">CTXTC </span>
<span id="t2f_163" class="t s6_163">or </span><span id="t2g_163" class="t s7_163">Config3 </span>
<span id="t2h_163" class="t s8_163">SM </span>
<span id="t2i_163" class="t s6_163">register fields. </span>
<span id="t2j_163" class="t s6_163">The PTEBase fields of </span><span id="t2k_163" class="t s7_163">Context </span><span id="t2l_163" class="t s6_163">and </span><span id="t2m_163" class="t s7_163">XContext </span><span id="t2n_163" class="t s6_163">register can be of different width and hold different address pointer val- </span>
<span id="t2o_163" class="t s6_163">ues. For this reason, the </span><span id="t2p_163" class="t s7_163">XContextConfig </span><span id="t2q_163" class="t s6_163">and </span><span id="t2r_163" class="t s7_163">ContextConfig </span><span id="t2s_163" class="t s6_163">registers must be implemented separately, not sharing any </span>
<span id="t2t_163" class="t s6_163">storage. </span>
<span id="t2u_163" class="t s9_163">Figure 9.14 </span><span id="t2v_163" class="t s6_163">shows the formats of the </span><span id="t2w_163" class="t s7_163">XContextConfig </span><span id="t2x_163" class="t s6_163">Register; </span><span id="t2y_163" class="t s9_163">Table 9.20 </span><span id="t2z_163" class="t s6_163">describes the </span><span id="t30_163" class="t s7_163">XContextConfig </span><span id="t31_163" class="t s6_163">register </span>
<span id="t32_163" class="t s6_163">fields. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
