`timescale 1ns / 1ps
// /* 3ä¸ªLED æµæ°´ç? */
 
 module run_module(
    input CLK,
    input RSTn,
    output [2:0]LED_Out
 );
    parameter T1MS = 16'd49_999;        //3.3hz

//    /*1æ¯«ç§’è®¡æ•°å™?*/
    reg [15:0] Count1;
    always @(posedge CLK or negedge RSTn) begin
        if(!RSTn)
            Count1 <= 16'd0;
        else if(Count1 == T1MS)
            Count1 <= 16'd0;
        else 
            Count1 <= Count1 + 1'b1;
    end

    reg [9:0] Count_MS;         //100æ¯«ç§’è®¡æ•°å™?
    always @(posedge CLK or negedge RSTn) begin
        if(!RSTn)
            Count_MS <= 10'd0;
        else if(Count_MS == 10'd100)
            Count_MS <= 10'd0;
        else if(Count1 == T1MS)
            Count_MS <= Count_MS + 1'b1;
    end

    reg [2:0]rLED_Out;              //3Bitçš„ç§»ä½æ“ä½?
    always @(posedge CLK or negedge RSTn) begin
        if(!RSTn)
            rLED_Out <= 3'b001;
        else if(Count_MS == 10'd100) begin      //æ¯?100mså‘ç”Ÿä¸?æ¬¡ç§»ä½?
            if(rLED_Out == 3'b000)
                rLED_Out <= 3'b001;
            else
                rLED_Out <= {rLED_Out[1:0],1'b0};
        end
    end

    assign LED_Out = rLED_Out;

endmodule