#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jun  5 10:22:57 2018
# Process ID: 1512
# Current directory: C:/Users/user/Week_13_project1/Week_13_project1.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/user/Week_13_project1/Week_13_project1.runs/synth_1/top_module.vds
# Journal file: C:/Users/user/Week_13_project1/Week_13_project1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 344.195 ; gain = 101.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/top_module.v:22]
	Parameter N1 bound to: 10000 - type: integer 
	Parameter N2 bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_Ndiv' [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/clk_Ndiv.v:1]
INFO: [Synth 8-256] done synthesizing module 'clk_Ndiv' (1#1) [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/clk_Ndiv.v:1]
INFO: [Synth 8-638] synthesizing module 'HLSM' [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/HLSM.v:1]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/controller.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter INSERT bound to: 2'b10 
	Parameter DISP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/controller.v:6]
INFO: [Synth 8-256] done synthesizing module 'controller' (2#1) [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/controller.v:1]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/datapath.v:23]
	Parameter SODA bound to: 8'b00011110 
INFO: [Synth 8-256] done synthesizing module 'datapath' (3#1) [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-256] done synthesizing module 'HLSM' (4#1) [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/HLSM.v:1]
INFO: [Synth 8-638] synthesizing module 'seg_controller' [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/seg_controller.v:1]
WARNING: [Synth 8-567] referenced signal 'sod' should be on the sensitivity list [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/seg_controller.v:14]
WARNING: [Synth 8-567] referenced signal 'tot' should be on the sensitivity list [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/seg_controller.v:14]
WARNING: [Synth 8-567] referenced signal 'sell' should be on the sensitivity list [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/seg_controller.v:14]
INFO: [Synth 8-256] done synthesizing module 'seg_controller' (5#1) [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/seg_controller.v:1]
INFO: [Synth 8-638] synthesizing module 'bcd_dec' [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/bcd_dec.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/bcd_dec.v:25]
INFO: [Synth 8-256] done synthesizing module 'bcd_dec' (6#1) [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/bcd_dec.v:23]
INFO: [Synth 8-256] done synthesizing module 'top_module' (7#1) [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/top_module.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 396.418 ; gain = 153.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 396.418 ; gain = 153.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Week_13_project1/Week_13_project1.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [C:/Users/user/Week_13_project1/Week_13_project1.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Week_13_project1/Week_13_project1.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 754.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 754.871 ; gain = 512.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 754.871 ; gain = 512.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 754.871 ; gain = 512.074
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/clk_Ndiv.v:5]
WARNING: [Synth 8-6014] Unused sequential element total_reg was removed.  [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/datapath.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 754.871 ; gain = 512.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_Ndiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seg_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_div1/count_reg was removed.  [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/clk_Ndiv.v:5]
WARNING: [Synth 8-6014] Unused sequential element clk_div2/count_reg was removed.  [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/clk_Ndiv.v:5]
WARNING: [Synth 8-6014] Unused sequential element HLSM_1/data/total_reg was removed.  [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/datapath.v:30]
WARNING: [Synth 8-6014] Unused sequential element HLSM_1/data/cnt_reg was removed.  [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/datapath.v:31]
WARNING: [Synth 8-6014] Unused sequential element clk_div1/count_reg was removed.  [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/clk_Ndiv.v:5]
WARNING: [Synth 8-6014] Unused sequential element clk_div2/count_reg was removed.  [C:/Users/user/Week_13_project1/Week_13_project1.srcs/sources_1/new/clk_Ndiv.v:5]
WARNING: [Synth 8-3917] design top_module has port seg_out[7] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 754.871 ; gain = 512.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 754.871 ; gain = 512.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 754.871 ; gain = 512.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 777.848 ; gain = 535.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 777.848 ; gain = 535.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 777.848 ; gain = 535.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 777.848 ; gain = 535.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 777.848 ; gain = 535.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 777.848 ; gain = 535.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 777.848 ; gain = 535.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT1   |     4|
|4     |LUT2   |    11|
|5     |LUT3   |    28|
|6     |LUT4   |    16|
|7     |LUT5   |     8|
|8     |LUT6   |    12|
|9     |FDRE   |    89|
|10    |IBUF   |     8|
|11    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   215|
|2     |  HLSM_1   |HLSM           |    44|
|3     |    cont   |controller     |    13|
|4     |    data   |datapath       |    31|
|5     |  clk_div1 |clk_Ndiv       |    57|
|6     |  clk_div2 |clk_Ndiv_0     |    57|
|7     |  seg      |seg_controller |    34|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 777.848 ; gain = 535.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 777.848 ; gain = 176.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 777.848 ; gain = 535.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 777.848 ; gain = 548.051
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Week_13_project1/Week_13_project1.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 777.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun  5 10:23:33 2018...
