#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug  3 09:42:54 2018
# Process ID: 12860
# Current directory: C:/Users/mloui/Documents/ROIC/testing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15092 C:\Users\mloui\Documents\ROIC\testing\testing.xpr
# Log file: C:/Users/mloui/Documents/ROIC/testing/vivado.log
# Journal file: C:/Users/mloui/Documents/ROIC/testing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mloui/Documents/ROIC/testing/testing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 840.648 ; gain = 127.867
open_bd_design {C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Successfully read diagram <design_1> from BD file <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 898.457 ; gain = 57.809
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_ports clk_out1_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
set_property -dict [list CONFIG.C_BUF_TYPE {OBUFDS}] [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins util_ds_buf_0/OBUF_IN]
startgroup
make_bd_pins_external  [get_bd_pins util_ds_buf_0/OBUF_DS_P]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins util_ds_buf_0/OBUF_DS_N]
endgroup
save_bd_design
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Wrote  : <C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
Exporting to file C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri Aug  3 09:44:59 2018] Launched design_1_util_ds_buf_0_0_synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/design_1_util_ds_buf_0_0_synth_1/runme.log
[Fri Aug  3 09:44:59 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/mloui/Documents/ROIC/testing/.Xil/Vivado-12860-GSSLW17031962/dcp3/design_1_util_ds_buf_0_0.edf:288]
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1836.074 ; gain = 272.695
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_out1_0'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_out1_0'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_out1_0'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_out1_0]'. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.969 ; gain = 991.293
place_ports {OBUF_DS_P_0[0]} G17
set_property IOSTANDARD LVDS [get_ports [list {OBUF_DS_P_0[0]}]]
set_property IOSTANDARD LVDS_25 [get_ports [list {OBUF_DS_P_0[0]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list {OBUF_DS_P_0[0]}]]
set_property IOSTANDARD BLVDS_25 [get_ports [list {OBUF_DS_P_0[0]}]]
set_property IOSTANDARD DIFF_HSTL_I [get_ports [list {OBUF_DS_P_0[0]}]]
set_property IOSTANDARD DIFF_HSTL_II [get_ports [list {OBUF_DS_P_0[0]}]]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports [list {OBUF_DS_P_0[0]}]]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports [list {OBUF_DS_P_0[0]}]]
set_property IOSTANDARD LVDS_25 [get_ports [list {OBUF_DS_P_0[0]}]]
set_property IOSTANDARD LVDS [get_ports [list {OBUF_DS_P_0[0]}]]
place_ports {OBUF_DS_P_0[0]} H27
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports [list {OBUF_DS_P_0[0]}]]
set_property IOSTANDARD TMDS_33 [get_ports [list {OBUF_DS_P_0[0]}]]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports [list {OBUF_DS_P_0[0]}]]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [C:/Users/mloui/Documents/ROIC/testing/.Xil/Vivado-12860-GSSLW17031962/dcp6/design_1_util_ds_buf_0_0.edf:288]
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Users/mloui/Documents/ROIC/testing/testing.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
WARNING: [Constraints 18-619] A clock with name 'OBUF_DS_P_0[0]' already exists, overwriting the previous clock with the same name. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:3]
WARNING: [Constraints 18-619] A clock with name 'OBUF_DS_N_0[0]' already exists, overwriting the previous clock with the same name. [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc:4]
Finished Parsing XDC File [C:/Users/mloui/Documents/ROIC/testing/testing.srcs/constrs_1/new/clk_design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3287.848 ; gain = 0.000
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports [list {OBUF_DS_P_0[0]}]]
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports [list {OBUF_DS_P_0[0]}]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug  3 10:04:35 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/testing/testing.runs/synth_1/runme.log
set_property IOSTANDARD LVDS [get_ports [list default_sysclk_300_clk_p]]
add_files -norecurse C:/Users/mloui/Documents/roic-ip/data_collector_adc_fifo/adc.srcs/sources_1/new/Data_Collector.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/mloui/Documents/roic-ip/data_collector_adc_fifo/adc.srcs/sources_1/new/Data_Collector.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/mloui/Documents/roic-ip/data_collector_adc_fifo/adc.srcs/sources_1/new/Data_Collector.vhd
save_constraints -force
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  3 10:51:57 2018...
