// Seed: 952167519
module module_0 (
    input  tri   id_0,
    output tri1  id_1,
    input  uwire id_2,
    id_11,
    input  uwire id_3,
    output uwire id_4,
    input  tri   id_5,
    input  tri0  id_6,
    input  wand  id_7,
    output tri0  id_8,
    input  tri   id_9
);
  always id_8 -= 1;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    output wand id_3,
    output tri1 id_4,
    output wand id_5,
    output tri1 id_6,
    output supply1 id_7,
    output wand id_8,
    output tri1 id_9,
    input tri1 id_10,
    output wire id_11,
    input tri0 id_12,
    output wire id_13,
    input tri id_14
);
  module_0 modCall_1 (
      id_0,
      id_11,
      id_14,
      id_1,
      id_9,
      id_2,
      id_0,
      id_14,
      id_4,
      id_12
  );
  always_latch if (1);
endmodule : SymbolIdentifier
