Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Thu Nov 30 23:04:07 2017
| Host         : A205-30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 48 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.232      -76.628                      6                   97        0.055        0.000                      0                   97        3.000        0.000                       0                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0    {0.000 35.000}       70.000          14.286          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0_1  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -18.232      -76.628                      6                   97        0.263        0.000                      0                   97        4.196        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      -18.230      -76.616                      6                   97        0.263        0.000                      0                   97        4.196        0.000                       0                    50  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -18.232      -76.628                      6                   97        0.055        0.000                      0                   97  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      -18.232      -76.628                      6                   97        0.055        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack      -18.232ns,  Total Violation      -76.628ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.232ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.198ns  (logic 16.294ns (59.909%)  route 10.904ns (40.091%))
  Logic Levels:           35  (CARRY4=15 DSP48E1=2 LUT2=5 LUT3=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 7.972 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X76Y49         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  display/curr_x_reg[0]/Q
                         net (fo=16, routed)          0.455     0.289    display/curr_x[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I0_O)        0.124     0.413 r  display/R_pix_r[3]_i_176/O
                         net (fo=3, routed)           0.622     1.035    display/R_pix_r[3]_i_176_n_0
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     1.159 r  display/R_pix_r[3]_i_120/O
                         net (fo=2, routed)           0.304     1.463    display/R_pix_r[3]_i_120_n_0
    SLICE_X77Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  display/R_pix_r[3]_i_124/O
                         net (fo=1, routed)           0.000     1.587    display/R_pix_r[3]_i_124_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.137 r  display/R_pix_r_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.137    display/R_pix_r_reg[3]_i_77_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  display/R_pix_r_reg[3]_i_29/O[1]
                         net (fo=37, routed)          1.178     3.649    display_n_7
    SLICE_X77Y55         LUT5 (Prop_lut5_I0_O)        0.303     3.952 r  R_pix_r[3]_i_181/O
                         net (fo=1, routed)           0.000     3.952    R_pix_r[3]_i_181_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.350 r  R_pix_r_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.350    R_pix_r_reg[3]_i_130_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.684 r  R_pix_r_reg[3]_i_86/O[1]
                         net (fo=3, routed)           0.756     5.439    display/curr_x_reg[10]_3[1]
    SLICE_X76Y55         LUT4 (Prop_lut4_I1_O)        0.303     5.742 r  display/R_pix_r[3]_i_94/O
                         net (fo=1, routed)           0.000     5.742    display/R_pix_r[3]_i_94_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     6.280 f  display/R_pix_r_reg[3]_i_36/CO[2]
                         net (fo=23, routed)          0.412     6.693    display/R_pix_r_reg[3]_i_36_n_1
    SLICE_X73Y55         LUT6 (Prop_lut6_I3_O)        0.310     7.003 r  display/R_pix_r[3]_i_10/O
                         net (fo=18, routed)          0.380     7.383    display/R_pix_r[3]_i_10_n_0
    SLICE_X74Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.507 r  display/R_pix_r[1]_i_12/O
                         net (fo=17, routed)          0.658     8.165    display/draw_mod/A[3]
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.289 r  display/draw_g3__2_i_43/O
                         net (fo=1, routed)           0.000     8.289    display/draw_g3__2_i_43_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.669 r  display/draw_g3__2_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/draw_g3__2_i_19_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.992 r  display/draw_g3__2_i_62/O[1]
                         net (fo=4, routed)           0.599     9.591    display/draw_g3__2_i_62_n_6
    SLICE_X74Y59         LUT4 (Prop_lut4_I3_O)        0.306     9.897 r  display/draw_g3__2_i_48/O
                         net (fo=1, routed)           0.323    10.220    display/draw_g3__2_i_48_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.757 r  display/draw_g3__2_i_21/O[2]
                         net (fo=2, routed)           0.646    11.403    display_n_83
    SLICE_X76Y59         LUT2 (Prop_lut2_I0_O)        0.302    11.705 r  draw_g3__2_i_26/O
                         net (fo=1, routed)           0.000    11.705    draw_g3__2_i_26_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.081 r  draw_g3__2_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.081    draw_g3__2_i_16_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.404 r  draw_g3__2_i_15/O[1]
                         net (fo=1, routed)           0.597    13.001    display/draw_g6[8]
    SLICE_X78Y60         LUT2 (Prop_lut2_I1_O)        0.306    13.307 r  display/draw_g3__2_i_5/O
                         net (fo=1, routed)           0.000    13.307    display/draw_g3__2_i_5_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.950 r  display/draw_g3__2_i_1/O[3]
                         net (fo=54, routed)          0.777    14.727    draw_mod/curr_x_reg[10]_0[11]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.219    18.946 r  draw_mod/draw_g3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.948    draw_mod/draw_g3__3_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.466 r  draw_mod/draw_g3__4/P[0]
                         net (fo=2, routed)           0.701    21.167    draw_mod/draw_g3__4_n_105
    SLICE_X80Y60         LUT2 (Prop_lut2_I0_O)        0.124    21.291 r  draw_mod/R_pix_g[2]_i_73/O
                         net (fo=1, routed)           0.000    21.291    draw_mod/R_pix_g[2]_i_73_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.824 r  draw_mod/R_pix_g_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.824    draw_mod/R_pix_g_reg[2]_i_51_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.147 r  draw_mod/R_pix_g_reg[2]_i_29/O[1]
                         net (fo=2, routed)           0.584    22.731    draw_mod_n_226
    SLICE_X79Y60         LUT2 (Prop_lut2_I0_O)        0.306    23.037 r  R_pix_g[2]_i_32/O
                         net (fo=1, routed)           0.000    23.037    draw_mod/draw_g3__4_1[1]
    SLICE_X79Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.587 r  draw_mod/R_pix_g_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.587    draw_mod/R_pix_g_reg[2]_i_19_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.809 r  draw_mod/R_pix_g_reg[2]_i_20/O[0]
                         net (fo=1, routed)           0.756    24.565    display/draw_g2[24]
    SLICE_X80Y59         LUT4 (Prop_lut4_I3_O)        0.299    24.864 r  display/R_pix_g[2]_i_45/O
                         net (fo=1, routed)           0.292    25.156    display/R_pix_g[2]_i_45_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I4_O)        0.124    25.280 r  display/R_pix_g[2]_i_22/O
                         net (fo=1, routed)           0.149    25.429    display/R_pix_g[2]_i_22_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I5_O)        0.124    25.553 r  display/R_pix_g[2]_i_7/O
                         net (fo=1, routed)           0.294    25.847    display/R_pix_g[2]_i_7_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.971 r  display/R_pix_g[2]_i_2/O
                         net (fo=2, routed)           0.419    26.390    display/R_pix_g[2]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.514 r  display/R_pix_g[1]_i_1/O
                         net (fo=1, routed)           0.000    26.514    display/tmpG[1]
    SLICE_X81Y61         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.600     7.972    display/clk_out1
    SLICE_X81Y61         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.487     8.460    
                         clock uncertainty           -0.208     8.251    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.031     8.282    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                         -26.514    
  -------------------------------------------------------------------
                         slack                                -18.232    

Slack (VIOLATED) :        -18.226ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.194ns  (logic 16.294ns (59.918%)  route 10.900ns (40.082%))
  Logic Levels:           35  (CARRY4=15 DSP48E1=2 LUT2=5 LUT3=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 7.973 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X76Y49         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  display/curr_x_reg[0]/Q
                         net (fo=16, routed)          0.455     0.289    display/curr_x[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I0_O)        0.124     0.413 r  display/R_pix_r[3]_i_176/O
                         net (fo=3, routed)           0.622     1.035    display/R_pix_r[3]_i_176_n_0
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     1.159 r  display/R_pix_r[3]_i_120/O
                         net (fo=2, routed)           0.304     1.463    display/R_pix_r[3]_i_120_n_0
    SLICE_X77Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  display/R_pix_r[3]_i_124/O
                         net (fo=1, routed)           0.000     1.587    display/R_pix_r[3]_i_124_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.137 r  display/R_pix_r_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.137    display/R_pix_r_reg[3]_i_77_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  display/R_pix_r_reg[3]_i_29/O[1]
                         net (fo=37, routed)          1.178     3.649    display_n_7
    SLICE_X77Y55         LUT5 (Prop_lut5_I0_O)        0.303     3.952 r  R_pix_r[3]_i_181/O
                         net (fo=1, routed)           0.000     3.952    R_pix_r[3]_i_181_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.350 r  R_pix_r_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.350    R_pix_r_reg[3]_i_130_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.684 r  R_pix_r_reg[3]_i_86/O[1]
                         net (fo=3, routed)           0.756     5.439    display/curr_x_reg[10]_3[1]
    SLICE_X76Y55         LUT4 (Prop_lut4_I1_O)        0.303     5.742 r  display/R_pix_r[3]_i_94/O
                         net (fo=1, routed)           0.000     5.742    display/R_pix_r[3]_i_94_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     6.280 f  display/R_pix_r_reg[3]_i_36/CO[2]
                         net (fo=23, routed)          0.412     6.693    display/R_pix_r_reg[3]_i_36_n_1
    SLICE_X73Y55         LUT6 (Prop_lut6_I3_O)        0.310     7.003 r  display/R_pix_r[3]_i_10/O
                         net (fo=18, routed)          0.380     7.383    display/R_pix_r[3]_i_10_n_0
    SLICE_X74Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.507 r  display/R_pix_r[1]_i_12/O
                         net (fo=17, routed)          0.658     8.165    display/draw_mod/A[3]
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.289 r  display/draw_g3__2_i_43/O
                         net (fo=1, routed)           0.000     8.289    display/draw_g3__2_i_43_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.669 r  display/draw_g3__2_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/draw_g3__2_i_19_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.992 r  display/draw_g3__2_i_62/O[1]
                         net (fo=4, routed)           0.599     9.591    display/draw_g3__2_i_62_n_6
    SLICE_X74Y59         LUT4 (Prop_lut4_I3_O)        0.306     9.897 r  display/draw_g3__2_i_48/O
                         net (fo=1, routed)           0.323    10.220    display/draw_g3__2_i_48_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.757 r  display/draw_g3__2_i_21/O[2]
                         net (fo=2, routed)           0.646    11.403    display_n_83
    SLICE_X76Y59         LUT2 (Prop_lut2_I0_O)        0.302    11.705 r  draw_g3__2_i_26/O
                         net (fo=1, routed)           0.000    11.705    draw_g3__2_i_26_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.081 r  draw_g3__2_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.081    draw_g3__2_i_16_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.404 r  draw_g3__2_i_15/O[1]
                         net (fo=1, routed)           0.597    13.001    display/draw_g6[8]
    SLICE_X78Y60         LUT2 (Prop_lut2_I1_O)        0.306    13.307 r  display/draw_g3__2_i_5/O
                         net (fo=1, routed)           0.000    13.307    display/draw_g3__2_i_5_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.950 r  display/draw_g3__2_i_1/O[3]
                         net (fo=54, routed)          0.777    14.727    draw_mod/curr_x_reg[10]_0[11]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.219    18.946 r  draw_mod/draw_g3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.948    draw_mod/draw_g3__3_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.466 r  draw_mod/draw_g3__4/P[0]
                         net (fo=2, routed)           0.701    21.167    draw_mod/draw_g3__4_n_105
    SLICE_X80Y60         LUT2 (Prop_lut2_I0_O)        0.124    21.291 r  draw_mod/R_pix_g[2]_i_73/O
                         net (fo=1, routed)           0.000    21.291    draw_mod/R_pix_g[2]_i_73_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.824 r  draw_mod/R_pix_g_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.824    draw_mod/R_pix_g_reg[2]_i_51_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.147 r  draw_mod/R_pix_g_reg[2]_i_29/O[1]
                         net (fo=2, routed)           0.584    22.731    draw_mod_n_226
    SLICE_X79Y60         LUT2 (Prop_lut2_I0_O)        0.306    23.037 r  R_pix_g[2]_i_32/O
                         net (fo=1, routed)           0.000    23.037    draw_mod/draw_g3__4_1[1]
    SLICE_X79Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.587 r  draw_mod/R_pix_g_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.587    draw_mod/R_pix_g_reg[2]_i_19_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.809 r  draw_mod/R_pix_g_reg[2]_i_20/O[0]
                         net (fo=1, routed)           0.756    24.565    display/draw_g2[24]
    SLICE_X80Y59         LUT4 (Prop_lut4_I3_O)        0.299    24.864 r  display/R_pix_g[2]_i_45/O
                         net (fo=1, routed)           0.292    25.156    display/R_pix_g[2]_i_45_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I4_O)        0.124    25.280 r  display/R_pix_g[2]_i_22/O
                         net (fo=1, routed)           0.149    25.429    display/R_pix_g[2]_i_22_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I5_O)        0.124    25.553 r  display/R_pix_g[2]_i_7/O
                         net (fo=1, routed)           0.294    25.847    display/R_pix_g[2]_i_7_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.971 r  display/R_pix_g[2]_i_2/O
                         net (fo=2, routed)           0.415    26.386    display/R_pix_g[2]_i_2_n_0
    SLICE_X81Y60         LUT4 (Prop_lut4_I0_O)        0.124    26.510 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    26.510    display/tmpG[2]
    SLICE_X81Y60         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.601     7.973    display/clk_out1
    SLICE_X81Y60         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.487     8.461    
                         clock uncertainty           -0.208     8.252    
    SLICE_X81Y60         FDRE (Setup_fdre_C_D)        0.032     8.284    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                         -26.510    
  -------------------------------------------------------------------
                         slack                                -18.226    

Slack (VIOLATED) :        -10.399ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.366ns  (logic 10.147ns (52.397%)  route 9.219ns (47.603%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 7.972 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 f  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 f  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 r  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 r  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.044    17.386    display/R_pix_r[3]_i_2_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.510 f  display/R_pix_r[3]_i_4/O
                         net (fo=6, routed)           1.048    18.558    display/R_pix_r[3]_i_4_n_0
    SLICE_X81Y61         LUT4 (Prop_lut4_I2_O)        0.124    18.682 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    18.682    display/tmpG[3]
    SLICE_X81Y61         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.600     7.972    display/clk_out1
    SLICE_X81Y61         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.487     8.460    
                         clock uncertainty           -0.208     8.251    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.031     8.282    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                         -18.682    
  -------------------------------------------------------------------
                         slack                                -10.399    

Slack (VIOLATED) :        -10.130ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.095ns  (logic 10.147ns (53.139%)  route 8.948ns (46.861%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 7.973 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 f  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 f  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 r  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 r  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.044    17.386    display/R_pix_r[3]_i_2_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.510 f  display/R_pix_r[3]_i_4/O
                         net (fo=6, routed)           0.778    18.288    display/R_pix_r[3]_i_4_n_0
    SLICE_X81Y59         LUT3 (Prop_lut3_I2_O)        0.124    18.412 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    18.412    display/tmpR[1]
    SLICE_X81Y59         FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.601     7.973    display/clk_out1
    SLICE_X81Y59         FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.487     8.461    
                         clock uncertainty           -0.208     8.252    
    SLICE_X81Y59         FDRE (Setup_fdre_C_D)        0.029     8.281    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                         -18.412    
  -------------------------------------------------------------------
                         slack                                -10.130    

Slack (VIOLATED) :        -10.096ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.056ns  (logic 10.147ns (53.249%)  route 8.909ns (46.751%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.966 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 r  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 r  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 f  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 f  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.171    17.513    display/R_pix_r[3]_i_2_n_0
    SLICE_X81Y64         LUT5 (Prop_lut5_I0_O)        0.124    17.637 f  display/R_pix_g[2]_i_3/O
                         net (fo=4, routed)           0.611    18.248    display/R_pix_g[2]_i_3_n_0
    SLICE_X75Y61         LUT4 (Prop_lut4_I3_O)        0.124    18.372 r  display/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000    18.372    display/tmpB[0]
    SLICE_X75Y61         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.594     7.966    display/clk_out1
    SLICE_X75Y61         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.487     8.454    
                         clock uncertainty           -0.208     8.245    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.031     8.276    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                         -18.372    
  -------------------------------------------------------------------
                         slack                                -10.096    

Slack (VIOLATED) :        -9.545ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.506ns  (logic 10.147ns (54.829%)  route 8.359ns (45.170%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.966 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 f  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 f  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 r  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 r  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.044    17.386    display/R_pix_r[3]_i_2_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.510 f  display/R_pix_r[3]_i_4/O
                         net (fo=6, routed)           0.189    17.699    display/R_pix_r[3]_i_4_n_0
    SLICE_X75Y61         LUT3 (Prop_lut3_I2_O)        0.124    17.823 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    17.823    display/tmpR[3]
    SLICE_X75Y61         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.594     7.966    display/clk_out1
    SLICE_X75Y61         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.487     8.454    
                         clock uncertainty           -0.208     8.245    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.032     8.277    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                         -17.823    
  -------------------------------------------------------------------
                         slack                                 -9.545    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.890ns (18.528%)  route 3.914ns (81.472%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.885 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.633    -0.907    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.565     1.177    display/hcount_reg_n_0_[1]
    SLICE_X70Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.829     2.130    display/hcount[10]_i_3_n_0
    SLICE_X70Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.254 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.564     2.818    display/vcount[9]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.942 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.955     3.897    display/vcount[9]_i_1_n_0
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.513     7.885    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.576     8.462    
                         clock uncertainty           -0.208     8.253    
    SLICE_X68Y50         FDRE (Setup_fdre_C_R)       -0.429     7.824    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.890ns (18.528%)  route 3.914ns (81.472%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.885 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.633    -0.907    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.565     1.177    display/hcount_reg_n_0_[1]
    SLICE_X70Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.829     2.130    display/hcount[10]_i_3_n_0
    SLICE_X70Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.254 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.564     2.818    display/vcount[9]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.942 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.955     3.897    display/vcount[9]_i_1_n_0
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.513     7.885    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.576     8.462    
                         clock uncertainty           -0.208     8.253    
    SLICE_X68Y50         FDRE (Setup_fdre_C_R)       -0.429     7.824    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 1.027ns (20.177%)  route 4.063ns (79.823%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.100 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.634    -0.906    display/clk_out1
    SLICE_X70Y50         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.428 f  display/vcount_reg[3]/Q
                         net (fo=14, routed)          1.138     0.710    display/vcount_reg_n_0_[3]
    SLICE_X67Y51         LUT6 (Prop_lut6_I1_O)        0.301     1.011 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.433     1.444    display/curr_x[10]_i_6_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.568 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.804     2.372    display/curr_x[10]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.496 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.688     4.184    display/pix_r1
    SLICE_X72Y49         FDRE                                         r  display/curr_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.728     8.100    display/clk_out1
    SLICE_X72Y49         FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.487     8.587    
                         clock uncertainty           -0.208     8.379    
    SLICE_X72Y49         FDRE (Setup_fdre_C_CE)      -0.205     8.174    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          8.174    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.890ns (19.520%)  route 3.669ns (80.480%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.885 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.633    -0.907    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.565     1.177    display/hcount_reg_n_0_[1]
    SLICE_X70Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.829     2.130    display/hcount[10]_i_3_n_0
    SLICE_X70Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.254 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.564     2.818    display/vcount[9]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.942 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.711     3.653    display/vcount[9]_i_1_n_0
    SLICE_X70Y50         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.513     7.885    display/clk_out1
    SLICE_X70Y50         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.576     8.462    
                         clock uncertainty           -0.208     8.253    
    SLICE_X70Y50         FDRE (Setup_fdre_C_R)       -0.524     7.729    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  4.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.568    -0.596    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.187    -0.245    display/hcount_reg_n_0_[2]
    SLICE_X70Y53         LUT4 (Prop_lut4_I0_O)        0.043    -0.202 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    display/hcount[3]_i_1_n_0
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.840    -0.833    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.131    -0.465    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X68Y51         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.174    -0.280    display/vcount_reg_n_0_[6]
    SLICE_X68Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.235 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    display/vcount[7]_i_1_n_0
    SLICE_X68Y51         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X68Y51         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X68Y51         FDRE (Hold_fdre_C_D)         0.092    -0.503    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X69Y50         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.191    -0.263    display/vcount_reg_n_0_[0]
    SLICE_X69Y50         LUT2 (Prop_lut2_I1_O)        0.042    -0.221 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    display/vcount[0]_i_1_n_0
    SLICE_X69Y50         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X69Y50         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X69Y50         FDRE (Hold_fdre_C_D)         0.105    -0.490    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.568    -0.596    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.187    -0.245    display/hcount_reg_n_0_[2]
    SLICE_X70Y53         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    display/hcount[2]_i_1_n_0
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.840    -0.833    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.120    -0.476    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.185    -0.270    display/vcount_reg_n_0_[9]
    SLICE_X68Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.225    display/vcount[9]_i_2_n_0
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X68Y50         FDRE (Hold_fdre_C_D)         0.091    -0.504    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.199    -0.233    display/hcount_reg_n_0_[5]
    SLICE_X70Y52         LUT4 (Prop_lut4_I1_O)        0.045    -0.188 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/data0[6]
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X70Y52         FDRE (Hold_fdre_C_D)         0.121    -0.474    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.211    -0.221    display/hcount_reg_n_0_[8]
    SLICE_X70Y51         LUT5 (Prop_lut5_I1_O)        0.043    -0.178 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/data0[9]
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.131    -0.464    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.084%)  route 0.185ns (46.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.185    -0.247    display/hcount_reg_n_0_[8]
    SLICE_X71Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    display/data0[10]
    SLICE_X71Y52         FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X71Y52         FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X71Y52         FDRE (Hold_fdre_C_D)         0.091    -0.488    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.199    -0.233    display/hcount_reg_n_0_[5]
    SLICE_X70Y52         LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/data0[5]
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X70Y52         FDRE (Hold_fdre_C_D)         0.120    -0.475    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.211    -0.221    display/hcount_reg_n_0_[8]
    SLICE_X70Y51         LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    display/data0[8]
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.120    -0.475    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X75Y61     display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y61     display/R_pix_g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y60     display/R_pix_g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y59     display/R_pix_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y61     display/R_pix_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X75Y61     display/R_pix_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X76Y49     display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y54     display/curr_x_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y61     display/R_pix_g_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y61     display/R_pix_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X73Y50     display/curr_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X72Y52     display/curr_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X70Y53     display/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X70Y53     display/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X70Y53     display/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X70Y53     display/hcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y61     display/R_pix_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y61     display/R_pix_g_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y49     display/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y51     display/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y51     display/curr_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X72Y48     display/curr_y_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y47     display/curr_y_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y49     display/curr_y_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y48     display/curr_y_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y48     display/curr_y_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X74Y48     display/curr_y_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y49     display/curr_y_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            6  Failing Endpoints,  Worst Slack      -18.230ns,  Total Violation      -76.616ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.230ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.198ns  (logic 16.294ns (59.909%)  route 10.904ns (40.091%))
  Logic Levels:           35  (CARRY4=15 DSP48E1=2 LUT2=5 LUT3=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 7.972 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X76Y49         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  display/curr_x_reg[0]/Q
                         net (fo=16, routed)          0.455     0.289    display/curr_x[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I0_O)        0.124     0.413 r  display/R_pix_r[3]_i_176/O
                         net (fo=3, routed)           0.622     1.035    display/R_pix_r[3]_i_176_n_0
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     1.159 r  display/R_pix_r[3]_i_120/O
                         net (fo=2, routed)           0.304     1.463    display/R_pix_r[3]_i_120_n_0
    SLICE_X77Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  display/R_pix_r[3]_i_124/O
                         net (fo=1, routed)           0.000     1.587    display/R_pix_r[3]_i_124_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.137 r  display/R_pix_r_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.137    display/R_pix_r_reg[3]_i_77_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  display/R_pix_r_reg[3]_i_29/O[1]
                         net (fo=37, routed)          1.178     3.649    display_n_7
    SLICE_X77Y55         LUT5 (Prop_lut5_I0_O)        0.303     3.952 r  R_pix_r[3]_i_181/O
                         net (fo=1, routed)           0.000     3.952    R_pix_r[3]_i_181_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.350 r  R_pix_r_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.350    R_pix_r_reg[3]_i_130_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.684 r  R_pix_r_reg[3]_i_86/O[1]
                         net (fo=3, routed)           0.756     5.439    display/curr_x_reg[10]_3[1]
    SLICE_X76Y55         LUT4 (Prop_lut4_I1_O)        0.303     5.742 r  display/R_pix_r[3]_i_94/O
                         net (fo=1, routed)           0.000     5.742    display/R_pix_r[3]_i_94_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     6.280 f  display/R_pix_r_reg[3]_i_36/CO[2]
                         net (fo=23, routed)          0.412     6.693    display/R_pix_r_reg[3]_i_36_n_1
    SLICE_X73Y55         LUT6 (Prop_lut6_I3_O)        0.310     7.003 r  display/R_pix_r[3]_i_10/O
                         net (fo=18, routed)          0.380     7.383    display/R_pix_r[3]_i_10_n_0
    SLICE_X74Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.507 r  display/R_pix_r[1]_i_12/O
                         net (fo=17, routed)          0.658     8.165    display/draw_mod/A[3]
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.289 r  display/draw_g3__2_i_43/O
                         net (fo=1, routed)           0.000     8.289    display/draw_g3__2_i_43_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.669 r  display/draw_g3__2_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/draw_g3__2_i_19_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.992 r  display/draw_g3__2_i_62/O[1]
                         net (fo=4, routed)           0.599     9.591    display/draw_g3__2_i_62_n_6
    SLICE_X74Y59         LUT4 (Prop_lut4_I3_O)        0.306     9.897 r  display/draw_g3__2_i_48/O
                         net (fo=1, routed)           0.323    10.220    display/draw_g3__2_i_48_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.757 r  display/draw_g3__2_i_21/O[2]
                         net (fo=2, routed)           0.646    11.403    display_n_83
    SLICE_X76Y59         LUT2 (Prop_lut2_I0_O)        0.302    11.705 r  draw_g3__2_i_26/O
                         net (fo=1, routed)           0.000    11.705    draw_g3__2_i_26_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.081 r  draw_g3__2_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.081    draw_g3__2_i_16_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.404 r  draw_g3__2_i_15/O[1]
                         net (fo=1, routed)           0.597    13.001    display/draw_g6[8]
    SLICE_X78Y60         LUT2 (Prop_lut2_I1_O)        0.306    13.307 r  display/draw_g3__2_i_5/O
                         net (fo=1, routed)           0.000    13.307    display/draw_g3__2_i_5_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.950 r  display/draw_g3__2_i_1/O[3]
                         net (fo=54, routed)          0.777    14.727    draw_mod/curr_x_reg[10]_0[11]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.219    18.946 r  draw_mod/draw_g3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.948    draw_mod/draw_g3__3_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.466 r  draw_mod/draw_g3__4/P[0]
                         net (fo=2, routed)           0.701    21.167    draw_mod/draw_g3__4_n_105
    SLICE_X80Y60         LUT2 (Prop_lut2_I0_O)        0.124    21.291 r  draw_mod/R_pix_g[2]_i_73/O
                         net (fo=1, routed)           0.000    21.291    draw_mod/R_pix_g[2]_i_73_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.824 r  draw_mod/R_pix_g_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.824    draw_mod/R_pix_g_reg[2]_i_51_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.147 r  draw_mod/R_pix_g_reg[2]_i_29/O[1]
                         net (fo=2, routed)           0.584    22.731    draw_mod_n_226
    SLICE_X79Y60         LUT2 (Prop_lut2_I0_O)        0.306    23.037 r  R_pix_g[2]_i_32/O
                         net (fo=1, routed)           0.000    23.037    draw_mod/draw_g3__4_1[1]
    SLICE_X79Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.587 r  draw_mod/R_pix_g_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.587    draw_mod/R_pix_g_reg[2]_i_19_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.809 r  draw_mod/R_pix_g_reg[2]_i_20/O[0]
                         net (fo=1, routed)           0.756    24.565    display/draw_g2[24]
    SLICE_X80Y59         LUT4 (Prop_lut4_I3_O)        0.299    24.864 r  display/R_pix_g[2]_i_45/O
                         net (fo=1, routed)           0.292    25.156    display/R_pix_g[2]_i_45_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I4_O)        0.124    25.280 r  display/R_pix_g[2]_i_22/O
                         net (fo=1, routed)           0.149    25.429    display/R_pix_g[2]_i_22_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I5_O)        0.124    25.553 r  display/R_pix_g[2]_i_7/O
                         net (fo=1, routed)           0.294    25.847    display/R_pix_g[2]_i_7_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.971 r  display/R_pix_g[2]_i_2/O
                         net (fo=2, routed)           0.419    26.390    display/R_pix_g[2]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.514 r  display/R_pix_g[1]_i_1/O
                         net (fo=1, routed)           0.000    26.514    display/tmpG[1]
    SLICE_X81Y61         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.600     7.972    display/clk_out1
    SLICE_X81Y61         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.487     8.460    
                         clock uncertainty           -0.206     8.253    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.031     8.284    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                         -26.514    
  -------------------------------------------------------------------
                         slack                                -18.230    

Slack (VIOLATED) :        -18.224ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.194ns  (logic 16.294ns (59.918%)  route 10.900ns (40.082%))
  Logic Levels:           35  (CARRY4=15 DSP48E1=2 LUT2=5 LUT3=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 7.973 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X76Y49         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  display/curr_x_reg[0]/Q
                         net (fo=16, routed)          0.455     0.289    display/curr_x[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I0_O)        0.124     0.413 r  display/R_pix_r[3]_i_176/O
                         net (fo=3, routed)           0.622     1.035    display/R_pix_r[3]_i_176_n_0
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     1.159 r  display/R_pix_r[3]_i_120/O
                         net (fo=2, routed)           0.304     1.463    display/R_pix_r[3]_i_120_n_0
    SLICE_X77Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  display/R_pix_r[3]_i_124/O
                         net (fo=1, routed)           0.000     1.587    display/R_pix_r[3]_i_124_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.137 r  display/R_pix_r_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.137    display/R_pix_r_reg[3]_i_77_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  display/R_pix_r_reg[3]_i_29/O[1]
                         net (fo=37, routed)          1.178     3.649    display_n_7
    SLICE_X77Y55         LUT5 (Prop_lut5_I0_O)        0.303     3.952 r  R_pix_r[3]_i_181/O
                         net (fo=1, routed)           0.000     3.952    R_pix_r[3]_i_181_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.350 r  R_pix_r_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.350    R_pix_r_reg[3]_i_130_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.684 r  R_pix_r_reg[3]_i_86/O[1]
                         net (fo=3, routed)           0.756     5.439    display/curr_x_reg[10]_3[1]
    SLICE_X76Y55         LUT4 (Prop_lut4_I1_O)        0.303     5.742 r  display/R_pix_r[3]_i_94/O
                         net (fo=1, routed)           0.000     5.742    display/R_pix_r[3]_i_94_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     6.280 f  display/R_pix_r_reg[3]_i_36/CO[2]
                         net (fo=23, routed)          0.412     6.693    display/R_pix_r_reg[3]_i_36_n_1
    SLICE_X73Y55         LUT6 (Prop_lut6_I3_O)        0.310     7.003 r  display/R_pix_r[3]_i_10/O
                         net (fo=18, routed)          0.380     7.383    display/R_pix_r[3]_i_10_n_0
    SLICE_X74Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.507 r  display/R_pix_r[1]_i_12/O
                         net (fo=17, routed)          0.658     8.165    display/draw_mod/A[3]
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.289 r  display/draw_g3__2_i_43/O
                         net (fo=1, routed)           0.000     8.289    display/draw_g3__2_i_43_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.669 r  display/draw_g3__2_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/draw_g3__2_i_19_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.992 r  display/draw_g3__2_i_62/O[1]
                         net (fo=4, routed)           0.599     9.591    display/draw_g3__2_i_62_n_6
    SLICE_X74Y59         LUT4 (Prop_lut4_I3_O)        0.306     9.897 r  display/draw_g3__2_i_48/O
                         net (fo=1, routed)           0.323    10.220    display/draw_g3__2_i_48_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.757 r  display/draw_g3__2_i_21/O[2]
                         net (fo=2, routed)           0.646    11.403    display_n_83
    SLICE_X76Y59         LUT2 (Prop_lut2_I0_O)        0.302    11.705 r  draw_g3__2_i_26/O
                         net (fo=1, routed)           0.000    11.705    draw_g3__2_i_26_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.081 r  draw_g3__2_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.081    draw_g3__2_i_16_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.404 r  draw_g3__2_i_15/O[1]
                         net (fo=1, routed)           0.597    13.001    display/draw_g6[8]
    SLICE_X78Y60         LUT2 (Prop_lut2_I1_O)        0.306    13.307 r  display/draw_g3__2_i_5/O
                         net (fo=1, routed)           0.000    13.307    display/draw_g3__2_i_5_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.950 r  display/draw_g3__2_i_1/O[3]
                         net (fo=54, routed)          0.777    14.727    draw_mod/curr_x_reg[10]_0[11]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.219    18.946 r  draw_mod/draw_g3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.948    draw_mod/draw_g3__3_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.466 r  draw_mod/draw_g3__4/P[0]
                         net (fo=2, routed)           0.701    21.167    draw_mod/draw_g3__4_n_105
    SLICE_X80Y60         LUT2 (Prop_lut2_I0_O)        0.124    21.291 r  draw_mod/R_pix_g[2]_i_73/O
                         net (fo=1, routed)           0.000    21.291    draw_mod/R_pix_g[2]_i_73_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.824 r  draw_mod/R_pix_g_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.824    draw_mod/R_pix_g_reg[2]_i_51_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.147 r  draw_mod/R_pix_g_reg[2]_i_29/O[1]
                         net (fo=2, routed)           0.584    22.731    draw_mod_n_226
    SLICE_X79Y60         LUT2 (Prop_lut2_I0_O)        0.306    23.037 r  R_pix_g[2]_i_32/O
                         net (fo=1, routed)           0.000    23.037    draw_mod/draw_g3__4_1[1]
    SLICE_X79Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.587 r  draw_mod/R_pix_g_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.587    draw_mod/R_pix_g_reg[2]_i_19_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.809 r  draw_mod/R_pix_g_reg[2]_i_20/O[0]
                         net (fo=1, routed)           0.756    24.565    display/draw_g2[24]
    SLICE_X80Y59         LUT4 (Prop_lut4_I3_O)        0.299    24.864 r  display/R_pix_g[2]_i_45/O
                         net (fo=1, routed)           0.292    25.156    display/R_pix_g[2]_i_45_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I4_O)        0.124    25.280 r  display/R_pix_g[2]_i_22/O
                         net (fo=1, routed)           0.149    25.429    display/R_pix_g[2]_i_22_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I5_O)        0.124    25.553 r  display/R_pix_g[2]_i_7/O
                         net (fo=1, routed)           0.294    25.847    display/R_pix_g[2]_i_7_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.971 r  display/R_pix_g[2]_i_2/O
                         net (fo=2, routed)           0.415    26.386    display/R_pix_g[2]_i_2_n_0
    SLICE_X81Y60         LUT4 (Prop_lut4_I0_O)        0.124    26.510 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    26.510    display/tmpG[2]
    SLICE_X81Y60         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.601     7.973    display/clk_out1
    SLICE_X81Y60         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.487     8.461    
                         clock uncertainty           -0.206     8.254    
    SLICE_X81Y60         FDRE (Setup_fdre_C_D)        0.032     8.286    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                         -26.510    
  -------------------------------------------------------------------
                         slack                                -18.224    

Slack (VIOLATED) :        -10.397ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.366ns  (logic 10.147ns (52.397%)  route 9.219ns (47.603%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 7.972 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 f  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 f  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 r  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 r  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.044    17.386    display/R_pix_r[3]_i_2_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.510 f  display/R_pix_r[3]_i_4/O
                         net (fo=6, routed)           1.048    18.558    display/R_pix_r[3]_i_4_n_0
    SLICE_X81Y61         LUT4 (Prop_lut4_I2_O)        0.124    18.682 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    18.682    display/tmpG[3]
    SLICE_X81Y61         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.600     7.972    display/clk_out1
    SLICE_X81Y61         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.487     8.460    
                         clock uncertainty           -0.206     8.253    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.031     8.284    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                         -18.682    
  -------------------------------------------------------------------
                         slack                                -10.397    

Slack (VIOLATED) :        -10.128ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.095ns  (logic 10.147ns (53.139%)  route 8.948ns (46.861%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 7.973 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 f  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 f  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 r  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 r  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.044    17.386    display/R_pix_r[3]_i_2_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.510 f  display/R_pix_r[3]_i_4/O
                         net (fo=6, routed)           0.778    18.288    display/R_pix_r[3]_i_4_n_0
    SLICE_X81Y59         LUT3 (Prop_lut3_I2_O)        0.124    18.412 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    18.412    display/tmpR[1]
    SLICE_X81Y59         FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.601     7.973    display/clk_out1
    SLICE_X81Y59         FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.487     8.461    
                         clock uncertainty           -0.206     8.254    
    SLICE_X81Y59         FDRE (Setup_fdre_C_D)        0.029     8.283    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                         -18.412    
  -------------------------------------------------------------------
                         slack                                -10.128    

Slack (VIOLATED) :        -10.094ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.056ns  (logic 10.147ns (53.249%)  route 8.909ns (46.751%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.966 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 r  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 r  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 f  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 f  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.171    17.513    display/R_pix_r[3]_i_2_n_0
    SLICE_X81Y64         LUT5 (Prop_lut5_I0_O)        0.124    17.637 f  display/R_pix_g[2]_i_3/O
                         net (fo=4, routed)           0.611    18.248    display/R_pix_g[2]_i_3_n_0
    SLICE_X75Y61         LUT4 (Prop_lut4_I3_O)        0.124    18.372 r  display/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000    18.372    display/tmpB[0]
    SLICE_X75Y61         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.594     7.966    display/clk_out1
    SLICE_X75Y61         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.487     8.454    
                         clock uncertainty           -0.206     8.247    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.031     8.278    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.278    
                         arrival time                         -18.372    
  -------------------------------------------------------------------
                         slack                                -10.094    

Slack (VIOLATED) :        -9.543ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.506ns  (logic 10.147ns (54.829%)  route 8.359ns (45.170%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.966 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 f  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 f  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 r  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 r  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.044    17.386    display/R_pix_r[3]_i_2_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.510 f  display/R_pix_r[3]_i_4/O
                         net (fo=6, routed)           0.189    17.699    display/R_pix_r[3]_i_4_n_0
    SLICE_X75Y61         LUT3 (Prop_lut3_I2_O)        0.124    17.823 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    17.823    display/tmpR[3]
    SLICE_X75Y61         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.594     7.966    display/clk_out1
    SLICE_X75Y61         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.487     8.454    
                         clock uncertainty           -0.206     8.247    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.032     8.279    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                         -17.823    
  -------------------------------------------------------------------
                         slack                                 -9.543    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.890ns (18.528%)  route 3.914ns (81.472%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.885 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.633    -0.907    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.565     1.177    display/hcount_reg_n_0_[1]
    SLICE_X70Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.829     2.130    display/hcount[10]_i_3_n_0
    SLICE_X70Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.254 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.564     2.818    display/vcount[9]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.942 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.955     3.897    display/vcount[9]_i_1_n_0
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.513     7.885    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.576     8.462    
                         clock uncertainty           -0.206     8.255    
    SLICE_X68Y50         FDRE (Setup_fdre_C_R)       -0.429     7.826    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.826    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.890ns (18.528%)  route 3.914ns (81.472%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.885 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.633    -0.907    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.565     1.177    display/hcount_reg_n_0_[1]
    SLICE_X70Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.829     2.130    display/hcount[10]_i_3_n_0
    SLICE_X70Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.254 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.564     2.818    display/vcount[9]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.942 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.955     3.897    display/vcount[9]_i_1_n_0
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.513     7.885    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.576     8.462    
                         clock uncertainty           -0.206     8.255    
    SLICE_X68Y50         FDRE (Setup_fdre_C_R)       -0.429     7.826    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.826    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.992ns  (required time - arrival time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 1.027ns (20.177%)  route 4.063ns (79.823%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.100 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.634    -0.906    display/clk_out1
    SLICE_X70Y50         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.428 f  display/vcount_reg[3]/Q
                         net (fo=14, routed)          1.138     0.710    display/vcount_reg_n_0_[3]
    SLICE_X67Y51         LUT6 (Prop_lut6_I1_O)        0.301     1.011 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.433     1.444    display/curr_x[10]_i_6_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.568 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.804     2.372    display/curr_x[10]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.496 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.688     4.184    display/pix_r1
    SLICE_X72Y49         FDRE                                         r  display/curr_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.728     8.100    display/clk_out1
    SLICE_X72Y49         FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.487     8.587    
                         clock uncertainty           -0.206     8.381    
    SLICE_X72Y49         FDRE (Setup_fdre_C_CE)      -0.205     8.176    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          8.176    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                  3.992    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.890ns (19.520%)  route 3.669ns (80.480%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.885 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.633    -0.907    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.565     1.177    display/hcount_reg_n_0_[1]
    SLICE_X70Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.829     2.130    display/hcount[10]_i_3_n_0
    SLICE_X70Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.254 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.564     2.818    display/vcount[9]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.942 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.711     3.653    display/vcount[9]_i_1_n_0
    SLICE_X70Y50         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.513     7.885    display/clk_out1
    SLICE_X70Y50         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.576     8.462    
                         clock uncertainty           -0.206     8.255    
    SLICE_X70Y50         FDRE (Setup_fdre_C_R)       -0.524     7.731    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  4.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.568    -0.596    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.187    -0.245    display/hcount_reg_n_0_[2]
    SLICE_X70Y53         LUT4 (Prop_lut4_I0_O)        0.043    -0.202 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    display/hcount[3]_i_1_n_0
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.840    -0.833    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.131    -0.465    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X68Y51         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.174    -0.280    display/vcount_reg_n_0_[6]
    SLICE_X68Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.235 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    display/vcount[7]_i_1_n_0
    SLICE_X68Y51         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X68Y51         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X68Y51         FDRE (Hold_fdre_C_D)         0.092    -0.503    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X69Y50         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.191    -0.263    display/vcount_reg_n_0_[0]
    SLICE_X69Y50         LUT2 (Prop_lut2_I1_O)        0.042    -0.221 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    display/vcount[0]_i_1_n_0
    SLICE_X69Y50         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X69Y50         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X69Y50         FDRE (Hold_fdre_C_D)         0.105    -0.490    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.568    -0.596    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.187    -0.245    display/hcount_reg_n_0_[2]
    SLICE_X70Y53         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    display/hcount[2]_i_1_n_0
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.840    -0.833    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.120    -0.476    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.185    -0.270    display/vcount_reg_n_0_[9]
    SLICE_X68Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.225    display/vcount[9]_i_2_n_0
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X68Y50         FDRE (Hold_fdre_C_D)         0.091    -0.504    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.199    -0.233    display/hcount_reg_n_0_[5]
    SLICE_X70Y52         LUT4 (Prop_lut4_I1_O)        0.045    -0.188 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/data0[6]
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X70Y52         FDRE (Hold_fdre_C_D)         0.121    -0.474    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.211    -0.221    display/hcount_reg_n_0_[8]
    SLICE_X70Y51         LUT5 (Prop_lut5_I1_O)        0.043    -0.178 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/data0[9]
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.131    -0.464    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.084%)  route 0.185ns (46.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.185    -0.247    display/hcount_reg_n_0_[8]
    SLICE_X71Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    display/data0[10]
    SLICE_X71Y52         FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X71Y52         FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X71Y52         FDRE (Hold_fdre_C_D)         0.091    -0.488    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.199    -0.233    display/hcount_reg_n_0_[5]
    SLICE_X70Y52         LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/data0[5]
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X70Y52         FDRE (Hold_fdre_C_D)         0.120    -0.475    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.211    -0.221    display/hcount_reg_n_0_[8]
    SLICE_X70Y51         LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    display/data0[8]
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.120    -0.475    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X75Y61     display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y61     display/R_pix_g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y60     display/R_pix_g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y59     display/R_pix_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y61     display/R_pix_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X75Y61     display/R_pix_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X76Y49     display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y54     display/curr_x_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y61     display/R_pix_g_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y61     display/R_pix_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X73Y50     display/curr_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X72Y52     display/curr_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X70Y53     display/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X70Y53     display/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X70Y53     display/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X70Y53     display/hcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y61     display/R_pix_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y61     display/R_pix_g_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y49     display/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y51     display/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y51     display/curr_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X72Y48     display/curr_y_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y47     display/curr_y_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y49     display/curr_y_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y48     display/curr_y_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y48     display/curr_y_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X74Y48     display/curr_y_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y49     display/curr_y_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack      -18.232ns,  Total Violation      -76.628ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.232ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.198ns  (logic 16.294ns (59.909%)  route 10.904ns (40.091%))
  Logic Levels:           35  (CARRY4=15 DSP48E1=2 LUT2=5 LUT3=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 7.972 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X76Y49         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  display/curr_x_reg[0]/Q
                         net (fo=16, routed)          0.455     0.289    display/curr_x[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I0_O)        0.124     0.413 r  display/R_pix_r[3]_i_176/O
                         net (fo=3, routed)           0.622     1.035    display/R_pix_r[3]_i_176_n_0
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     1.159 r  display/R_pix_r[3]_i_120/O
                         net (fo=2, routed)           0.304     1.463    display/R_pix_r[3]_i_120_n_0
    SLICE_X77Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  display/R_pix_r[3]_i_124/O
                         net (fo=1, routed)           0.000     1.587    display/R_pix_r[3]_i_124_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.137 r  display/R_pix_r_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.137    display/R_pix_r_reg[3]_i_77_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  display/R_pix_r_reg[3]_i_29/O[1]
                         net (fo=37, routed)          1.178     3.649    display_n_7
    SLICE_X77Y55         LUT5 (Prop_lut5_I0_O)        0.303     3.952 r  R_pix_r[3]_i_181/O
                         net (fo=1, routed)           0.000     3.952    R_pix_r[3]_i_181_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.350 r  R_pix_r_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.350    R_pix_r_reg[3]_i_130_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.684 r  R_pix_r_reg[3]_i_86/O[1]
                         net (fo=3, routed)           0.756     5.439    display/curr_x_reg[10]_3[1]
    SLICE_X76Y55         LUT4 (Prop_lut4_I1_O)        0.303     5.742 r  display/R_pix_r[3]_i_94/O
                         net (fo=1, routed)           0.000     5.742    display/R_pix_r[3]_i_94_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     6.280 f  display/R_pix_r_reg[3]_i_36/CO[2]
                         net (fo=23, routed)          0.412     6.693    display/R_pix_r_reg[3]_i_36_n_1
    SLICE_X73Y55         LUT6 (Prop_lut6_I3_O)        0.310     7.003 r  display/R_pix_r[3]_i_10/O
                         net (fo=18, routed)          0.380     7.383    display/R_pix_r[3]_i_10_n_0
    SLICE_X74Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.507 r  display/R_pix_r[1]_i_12/O
                         net (fo=17, routed)          0.658     8.165    display/draw_mod/A[3]
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.289 r  display/draw_g3__2_i_43/O
                         net (fo=1, routed)           0.000     8.289    display/draw_g3__2_i_43_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.669 r  display/draw_g3__2_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/draw_g3__2_i_19_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.992 r  display/draw_g3__2_i_62/O[1]
                         net (fo=4, routed)           0.599     9.591    display/draw_g3__2_i_62_n_6
    SLICE_X74Y59         LUT4 (Prop_lut4_I3_O)        0.306     9.897 r  display/draw_g3__2_i_48/O
                         net (fo=1, routed)           0.323    10.220    display/draw_g3__2_i_48_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.757 r  display/draw_g3__2_i_21/O[2]
                         net (fo=2, routed)           0.646    11.403    display_n_83
    SLICE_X76Y59         LUT2 (Prop_lut2_I0_O)        0.302    11.705 r  draw_g3__2_i_26/O
                         net (fo=1, routed)           0.000    11.705    draw_g3__2_i_26_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.081 r  draw_g3__2_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.081    draw_g3__2_i_16_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.404 r  draw_g3__2_i_15/O[1]
                         net (fo=1, routed)           0.597    13.001    display/draw_g6[8]
    SLICE_X78Y60         LUT2 (Prop_lut2_I1_O)        0.306    13.307 r  display/draw_g3__2_i_5/O
                         net (fo=1, routed)           0.000    13.307    display/draw_g3__2_i_5_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.950 r  display/draw_g3__2_i_1/O[3]
                         net (fo=54, routed)          0.777    14.727    draw_mod/curr_x_reg[10]_0[11]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.219    18.946 r  draw_mod/draw_g3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.948    draw_mod/draw_g3__3_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.466 r  draw_mod/draw_g3__4/P[0]
                         net (fo=2, routed)           0.701    21.167    draw_mod/draw_g3__4_n_105
    SLICE_X80Y60         LUT2 (Prop_lut2_I0_O)        0.124    21.291 r  draw_mod/R_pix_g[2]_i_73/O
                         net (fo=1, routed)           0.000    21.291    draw_mod/R_pix_g[2]_i_73_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.824 r  draw_mod/R_pix_g_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.824    draw_mod/R_pix_g_reg[2]_i_51_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.147 r  draw_mod/R_pix_g_reg[2]_i_29/O[1]
                         net (fo=2, routed)           0.584    22.731    draw_mod_n_226
    SLICE_X79Y60         LUT2 (Prop_lut2_I0_O)        0.306    23.037 r  R_pix_g[2]_i_32/O
                         net (fo=1, routed)           0.000    23.037    draw_mod/draw_g3__4_1[1]
    SLICE_X79Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.587 r  draw_mod/R_pix_g_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.587    draw_mod/R_pix_g_reg[2]_i_19_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.809 r  draw_mod/R_pix_g_reg[2]_i_20/O[0]
                         net (fo=1, routed)           0.756    24.565    display/draw_g2[24]
    SLICE_X80Y59         LUT4 (Prop_lut4_I3_O)        0.299    24.864 r  display/R_pix_g[2]_i_45/O
                         net (fo=1, routed)           0.292    25.156    display/R_pix_g[2]_i_45_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I4_O)        0.124    25.280 r  display/R_pix_g[2]_i_22/O
                         net (fo=1, routed)           0.149    25.429    display/R_pix_g[2]_i_22_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I5_O)        0.124    25.553 r  display/R_pix_g[2]_i_7/O
                         net (fo=1, routed)           0.294    25.847    display/R_pix_g[2]_i_7_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.971 r  display/R_pix_g[2]_i_2/O
                         net (fo=2, routed)           0.419    26.390    display/R_pix_g[2]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.514 r  display/R_pix_g[1]_i_1/O
                         net (fo=1, routed)           0.000    26.514    display/tmpG[1]
    SLICE_X81Y61         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.600     7.972    display/clk_out1
    SLICE_X81Y61         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.487     8.460    
                         clock uncertainty           -0.208     8.251    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.031     8.282    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                         -26.514    
  -------------------------------------------------------------------
                         slack                                -18.232    

Slack (VIOLATED) :        -18.226ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.194ns  (logic 16.294ns (59.918%)  route 10.900ns (40.082%))
  Logic Levels:           35  (CARRY4=15 DSP48E1=2 LUT2=5 LUT3=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 7.973 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X76Y49         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  display/curr_x_reg[0]/Q
                         net (fo=16, routed)          0.455     0.289    display/curr_x[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I0_O)        0.124     0.413 r  display/R_pix_r[3]_i_176/O
                         net (fo=3, routed)           0.622     1.035    display/R_pix_r[3]_i_176_n_0
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     1.159 r  display/R_pix_r[3]_i_120/O
                         net (fo=2, routed)           0.304     1.463    display/R_pix_r[3]_i_120_n_0
    SLICE_X77Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  display/R_pix_r[3]_i_124/O
                         net (fo=1, routed)           0.000     1.587    display/R_pix_r[3]_i_124_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.137 r  display/R_pix_r_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.137    display/R_pix_r_reg[3]_i_77_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  display/R_pix_r_reg[3]_i_29/O[1]
                         net (fo=37, routed)          1.178     3.649    display_n_7
    SLICE_X77Y55         LUT5 (Prop_lut5_I0_O)        0.303     3.952 r  R_pix_r[3]_i_181/O
                         net (fo=1, routed)           0.000     3.952    R_pix_r[3]_i_181_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.350 r  R_pix_r_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.350    R_pix_r_reg[3]_i_130_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.684 r  R_pix_r_reg[3]_i_86/O[1]
                         net (fo=3, routed)           0.756     5.439    display/curr_x_reg[10]_3[1]
    SLICE_X76Y55         LUT4 (Prop_lut4_I1_O)        0.303     5.742 r  display/R_pix_r[3]_i_94/O
                         net (fo=1, routed)           0.000     5.742    display/R_pix_r[3]_i_94_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     6.280 f  display/R_pix_r_reg[3]_i_36/CO[2]
                         net (fo=23, routed)          0.412     6.693    display/R_pix_r_reg[3]_i_36_n_1
    SLICE_X73Y55         LUT6 (Prop_lut6_I3_O)        0.310     7.003 r  display/R_pix_r[3]_i_10/O
                         net (fo=18, routed)          0.380     7.383    display/R_pix_r[3]_i_10_n_0
    SLICE_X74Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.507 r  display/R_pix_r[1]_i_12/O
                         net (fo=17, routed)          0.658     8.165    display/draw_mod/A[3]
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.289 r  display/draw_g3__2_i_43/O
                         net (fo=1, routed)           0.000     8.289    display/draw_g3__2_i_43_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.669 r  display/draw_g3__2_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/draw_g3__2_i_19_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.992 r  display/draw_g3__2_i_62/O[1]
                         net (fo=4, routed)           0.599     9.591    display/draw_g3__2_i_62_n_6
    SLICE_X74Y59         LUT4 (Prop_lut4_I3_O)        0.306     9.897 r  display/draw_g3__2_i_48/O
                         net (fo=1, routed)           0.323    10.220    display/draw_g3__2_i_48_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.757 r  display/draw_g3__2_i_21/O[2]
                         net (fo=2, routed)           0.646    11.403    display_n_83
    SLICE_X76Y59         LUT2 (Prop_lut2_I0_O)        0.302    11.705 r  draw_g3__2_i_26/O
                         net (fo=1, routed)           0.000    11.705    draw_g3__2_i_26_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.081 r  draw_g3__2_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.081    draw_g3__2_i_16_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.404 r  draw_g3__2_i_15/O[1]
                         net (fo=1, routed)           0.597    13.001    display/draw_g6[8]
    SLICE_X78Y60         LUT2 (Prop_lut2_I1_O)        0.306    13.307 r  display/draw_g3__2_i_5/O
                         net (fo=1, routed)           0.000    13.307    display/draw_g3__2_i_5_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.950 r  display/draw_g3__2_i_1/O[3]
                         net (fo=54, routed)          0.777    14.727    draw_mod/curr_x_reg[10]_0[11]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.219    18.946 r  draw_mod/draw_g3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.948    draw_mod/draw_g3__3_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.466 r  draw_mod/draw_g3__4/P[0]
                         net (fo=2, routed)           0.701    21.167    draw_mod/draw_g3__4_n_105
    SLICE_X80Y60         LUT2 (Prop_lut2_I0_O)        0.124    21.291 r  draw_mod/R_pix_g[2]_i_73/O
                         net (fo=1, routed)           0.000    21.291    draw_mod/R_pix_g[2]_i_73_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.824 r  draw_mod/R_pix_g_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.824    draw_mod/R_pix_g_reg[2]_i_51_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.147 r  draw_mod/R_pix_g_reg[2]_i_29/O[1]
                         net (fo=2, routed)           0.584    22.731    draw_mod_n_226
    SLICE_X79Y60         LUT2 (Prop_lut2_I0_O)        0.306    23.037 r  R_pix_g[2]_i_32/O
                         net (fo=1, routed)           0.000    23.037    draw_mod/draw_g3__4_1[1]
    SLICE_X79Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.587 r  draw_mod/R_pix_g_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.587    draw_mod/R_pix_g_reg[2]_i_19_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.809 r  draw_mod/R_pix_g_reg[2]_i_20/O[0]
                         net (fo=1, routed)           0.756    24.565    display/draw_g2[24]
    SLICE_X80Y59         LUT4 (Prop_lut4_I3_O)        0.299    24.864 r  display/R_pix_g[2]_i_45/O
                         net (fo=1, routed)           0.292    25.156    display/R_pix_g[2]_i_45_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I4_O)        0.124    25.280 r  display/R_pix_g[2]_i_22/O
                         net (fo=1, routed)           0.149    25.429    display/R_pix_g[2]_i_22_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I5_O)        0.124    25.553 r  display/R_pix_g[2]_i_7/O
                         net (fo=1, routed)           0.294    25.847    display/R_pix_g[2]_i_7_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.971 r  display/R_pix_g[2]_i_2/O
                         net (fo=2, routed)           0.415    26.386    display/R_pix_g[2]_i_2_n_0
    SLICE_X81Y60         LUT4 (Prop_lut4_I0_O)        0.124    26.510 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    26.510    display/tmpG[2]
    SLICE_X81Y60         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.601     7.973    display/clk_out1
    SLICE_X81Y60         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.487     8.461    
                         clock uncertainty           -0.208     8.252    
    SLICE_X81Y60         FDRE (Setup_fdre_C_D)        0.032     8.284    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                         -26.510    
  -------------------------------------------------------------------
                         slack                                -18.226    

Slack (VIOLATED) :        -10.399ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.366ns  (logic 10.147ns (52.397%)  route 9.219ns (47.603%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 7.972 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 f  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 f  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 r  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 r  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.044    17.386    display/R_pix_r[3]_i_2_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.510 f  display/R_pix_r[3]_i_4/O
                         net (fo=6, routed)           1.048    18.558    display/R_pix_r[3]_i_4_n_0
    SLICE_X81Y61         LUT4 (Prop_lut4_I2_O)        0.124    18.682 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    18.682    display/tmpG[3]
    SLICE_X81Y61         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.600     7.972    display/clk_out1
    SLICE_X81Y61         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.487     8.460    
                         clock uncertainty           -0.208     8.251    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.031     8.282    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                         -18.682    
  -------------------------------------------------------------------
                         slack                                -10.399    

Slack (VIOLATED) :        -10.130ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.095ns  (logic 10.147ns (53.139%)  route 8.948ns (46.861%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 7.973 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 f  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 f  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 r  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 r  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.044    17.386    display/R_pix_r[3]_i_2_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.510 f  display/R_pix_r[3]_i_4/O
                         net (fo=6, routed)           0.778    18.288    display/R_pix_r[3]_i_4_n_0
    SLICE_X81Y59         LUT3 (Prop_lut3_I2_O)        0.124    18.412 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    18.412    display/tmpR[1]
    SLICE_X81Y59         FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.601     7.973    display/clk_out1
    SLICE_X81Y59         FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.487     8.461    
                         clock uncertainty           -0.208     8.252    
    SLICE_X81Y59         FDRE (Setup_fdre_C_D)        0.029     8.281    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                         -18.412    
  -------------------------------------------------------------------
                         slack                                -10.130    

Slack (VIOLATED) :        -10.096ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.056ns  (logic 10.147ns (53.249%)  route 8.909ns (46.751%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.966 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 r  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 r  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 f  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 f  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.171    17.513    display/R_pix_r[3]_i_2_n_0
    SLICE_X81Y64         LUT5 (Prop_lut5_I0_O)        0.124    17.637 f  display/R_pix_g[2]_i_3/O
                         net (fo=4, routed)           0.611    18.248    display/R_pix_g[2]_i_3_n_0
    SLICE_X75Y61         LUT4 (Prop_lut4_I3_O)        0.124    18.372 r  display/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000    18.372    display/tmpB[0]
    SLICE_X75Y61         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.594     7.966    display/clk_out1
    SLICE_X75Y61         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.487     8.454    
                         clock uncertainty           -0.208     8.245    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.031     8.276    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                         -18.372    
  -------------------------------------------------------------------
                         slack                                -10.096    

Slack (VIOLATED) :        -9.545ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.506ns  (logic 10.147ns (54.829%)  route 8.359ns (45.170%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.966 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 f  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 f  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 r  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 r  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.044    17.386    display/R_pix_r[3]_i_2_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.510 f  display/R_pix_r[3]_i_4/O
                         net (fo=6, routed)           0.189    17.699    display/R_pix_r[3]_i_4_n_0
    SLICE_X75Y61         LUT3 (Prop_lut3_I2_O)        0.124    17.823 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    17.823    display/tmpR[3]
    SLICE_X75Y61         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.594     7.966    display/clk_out1
    SLICE_X75Y61         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.487     8.454    
                         clock uncertainty           -0.208     8.245    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.032     8.277    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                         -17.823    
  -------------------------------------------------------------------
                         slack                                 -9.545    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.890ns (18.528%)  route 3.914ns (81.472%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.885 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.633    -0.907    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.565     1.177    display/hcount_reg_n_0_[1]
    SLICE_X70Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.829     2.130    display/hcount[10]_i_3_n_0
    SLICE_X70Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.254 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.564     2.818    display/vcount[9]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.942 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.955     3.897    display/vcount[9]_i_1_n_0
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.513     7.885    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.576     8.462    
                         clock uncertainty           -0.208     8.253    
    SLICE_X68Y50         FDRE (Setup_fdre_C_R)       -0.429     7.824    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.890ns (18.528%)  route 3.914ns (81.472%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.885 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.633    -0.907    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.565     1.177    display/hcount_reg_n_0_[1]
    SLICE_X70Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.829     2.130    display/hcount[10]_i_3_n_0
    SLICE_X70Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.254 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.564     2.818    display/vcount[9]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.942 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.955     3.897    display/vcount[9]_i_1_n_0
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.513     7.885    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.576     8.462    
                         clock uncertainty           -0.208     8.253    
    SLICE_X68Y50         FDRE (Setup_fdre_C_R)       -0.429     7.824    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 1.027ns (20.177%)  route 4.063ns (79.823%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.100 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.634    -0.906    display/clk_out1
    SLICE_X70Y50         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.428 f  display/vcount_reg[3]/Q
                         net (fo=14, routed)          1.138     0.710    display/vcount_reg_n_0_[3]
    SLICE_X67Y51         LUT6 (Prop_lut6_I1_O)        0.301     1.011 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.433     1.444    display/curr_x[10]_i_6_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.568 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.804     2.372    display/curr_x[10]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.496 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.688     4.184    display/pix_r1
    SLICE_X72Y49         FDRE                                         r  display/curr_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.728     8.100    display/clk_out1
    SLICE_X72Y49         FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.487     8.587    
                         clock uncertainty           -0.208     8.379    
    SLICE_X72Y49         FDRE (Setup_fdre_C_CE)      -0.205     8.174    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          8.174    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.890ns (19.520%)  route 3.669ns (80.480%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.885 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.633    -0.907    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.565     1.177    display/hcount_reg_n_0_[1]
    SLICE_X70Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.829     2.130    display/hcount[10]_i_3_n_0
    SLICE_X70Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.254 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.564     2.818    display/vcount[9]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.942 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.711     3.653    display/vcount[9]_i_1_n_0
    SLICE_X70Y50         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.513     7.885    display/clk_out1
    SLICE_X70Y50         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.576     8.462    
                         clock uncertainty           -0.208     8.253    
    SLICE_X70Y50         FDRE (Setup_fdre_C_R)       -0.524     7.729    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  4.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.568    -0.596    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.187    -0.245    display/hcount_reg_n_0_[2]
    SLICE_X70Y53         LUT4 (Prop_lut4_I0_O)        0.043    -0.202 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    display/hcount[3]_i_1_n_0
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.840    -0.833    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.208    -0.388    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.131    -0.257    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X68Y51         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.174    -0.280    display/vcount_reg_n_0_[6]
    SLICE_X68Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.235 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    display/vcount[7]_i_1_n_0
    SLICE_X68Y51         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X68Y51         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X68Y51         FDRE (Hold_fdre_C_D)         0.092    -0.295    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X69Y50         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.191    -0.263    display/vcount_reg_n_0_[0]
    SLICE_X69Y50         LUT2 (Prop_lut2_I1_O)        0.042    -0.221 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    display/vcount[0]_i_1_n_0
    SLICE_X69Y50         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X69Y50         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X69Y50         FDRE (Hold_fdre_C_D)         0.105    -0.282    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.568    -0.596    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.187    -0.245    display/hcount_reg_n_0_[2]
    SLICE_X70Y53         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    display/hcount[2]_i_1_n_0
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.840    -0.833    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.208    -0.388    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.120    -0.268    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.185    -0.270    display/vcount_reg_n_0_[9]
    SLICE_X68Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.225    display/vcount[9]_i_2_n_0
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X68Y50         FDRE (Hold_fdre_C_D)         0.091    -0.296    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.199    -0.233    display/hcount_reg_n_0_[5]
    SLICE_X70Y52         LUT4 (Prop_lut4_I1_O)        0.045    -0.188 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/data0[6]
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X70Y52         FDRE (Hold_fdre_C_D)         0.121    -0.266    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.211    -0.221    display/hcount_reg_n_0_[8]
    SLICE_X70Y51         LUT5 (Prop_lut5_I1_O)        0.043    -0.178 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/data0[9]
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.131    -0.256    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.084%)  route 0.185ns (46.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.185    -0.247    display/hcount_reg_n_0_[8]
    SLICE_X71Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    display/data0[10]
    SLICE_X71Y52         FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X71Y52         FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.208    -0.371    
    SLICE_X71Y52         FDRE (Hold_fdre_C_D)         0.091    -0.280    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.199    -0.233    display/hcount_reg_n_0_[5]
    SLICE_X70Y52         LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/data0[5]
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X70Y52         FDRE (Hold_fdre_C_D)         0.120    -0.267    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.211    -0.221    display/hcount_reg_n_0_[8]
    SLICE_X70Y51         LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    display/data0[8]
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.120    -0.267    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            6  Failing Endpoints,  Worst Slack      -18.232ns,  Total Violation      -76.628ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.232ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.198ns  (logic 16.294ns (59.909%)  route 10.904ns (40.091%))
  Logic Levels:           35  (CARRY4=15 DSP48E1=2 LUT2=5 LUT3=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 7.972 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X76Y49         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  display/curr_x_reg[0]/Q
                         net (fo=16, routed)          0.455     0.289    display/curr_x[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I0_O)        0.124     0.413 r  display/R_pix_r[3]_i_176/O
                         net (fo=3, routed)           0.622     1.035    display/R_pix_r[3]_i_176_n_0
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     1.159 r  display/R_pix_r[3]_i_120/O
                         net (fo=2, routed)           0.304     1.463    display/R_pix_r[3]_i_120_n_0
    SLICE_X77Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  display/R_pix_r[3]_i_124/O
                         net (fo=1, routed)           0.000     1.587    display/R_pix_r[3]_i_124_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.137 r  display/R_pix_r_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.137    display/R_pix_r_reg[3]_i_77_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  display/R_pix_r_reg[3]_i_29/O[1]
                         net (fo=37, routed)          1.178     3.649    display_n_7
    SLICE_X77Y55         LUT5 (Prop_lut5_I0_O)        0.303     3.952 r  R_pix_r[3]_i_181/O
                         net (fo=1, routed)           0.000     3.952    R_pix_r[3]_i_181_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.350 r  R_pix_r_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.350    R_pix_r_reg[3]_i_130_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.684 r  R_pix_r_reg[3]_i_86/O[1]
                         net (fo=3, routed)           0.756     5.439    display/curr_x_reg[10]_3[1]
    SLICE_X76Y55         LUT4 (Prop_lut4_I1_O)        0.303     5.742 r  display/R_pix_r[3]_i_94/O
                         net (fo=1, routed)           0.000     5.742    display/R_pix_r[3]_i_94_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     6.280 f  display/R_pix_r_reg[3]_i_36/CO[2]
                         net (fo=23, routed)          0.412     6.693    display/R_pix_r_reg[3]_i_36_n_1
    SLICE_X73Y55         LUT6 (Prop_lut6_I3_O)        0.310     7.003 r  display/R_pix_r[3]_i_10/O
                         net (fo=18, routed)          0.380     7.383    display/R_pix_r[3]_i_10_n_0
    SLICE_X74Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.507 r  display/R_pix_r[1]_i_12/O
                         net (fo=17, routed)          0.658     8.165    display/draw_mod/A[3]
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.289 r  display/draw_g3__2_i_43/O
                         net (fo=1, routed)           0.000     8.289    display/draw_g3__2_i_43_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.669 r  display/draw_g3__2_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/draw_g3__2_i_19_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.992 r  display/draw_g3__2_i_62/O[1]
                         net (fo=4, routed)           0.599     9.591    display/draw_g3__2_i_62_n_6
    SLICE_X74Y59         LUT4 (Prop_lut4_I3_O)        0.306     9.897 r  display/draw_g3__2_i_48/O
                         net (fo=1, routed)           0.323    10.220    display/draw_g3__2_i_48_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.757 r  display/draw_g3__2_i_21/O[2]
                         net (fo=2, routed)           0.646    11.403    display_n_83
    SLICE_X76Y59         LUT2 (Prop_lut2_I0_O)        0.302    11.705 r  draw_g3__2_i_26/O
                         net (fo=1, routed)           0.000    11.705    draw_g3__2_i_26_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.081 r  draw_g3__2_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.081    draw_g3__2_i_16_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.404 r  draw_g3__2_i_15/O[1]
                         net (fo=1, routed)           0.597    13.001    display/draw_g6[8]
    SLICE_X78Y60         LUT2 (Prop_lut2_I1_O)        0.306    13.307 r  display/draw_g3__2_i_5/O
                         net (fo=1, routed)           0.000    13.307    display/draw_g3__2_i_5_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.950 r  display/draw_g3__2_i_1/O[3]
                         net (fo=54, routed)          0.777    14.727    draw_mod/curr_x_reg[10]_0[11]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.219    18.946 r  draw_mod/draw_g3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.948    draw_mod/draw_g3__3_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.466 r  draw_mod/draw_g3__4/P[0]
                         net (fo=2, routed)           0.701    21.167    draw_mod/draw_g3__4_n_105
    SLICE_X80Y60         LUT2 (Prop_lut2_I0_O)        0.124    21.291 r  draw_mod/R_pix_g[2]_i_73/O
                         net (fo=1, routed)           0.000    21.291    draw_mod/R_pix_g[2]_i_73_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.824 r  draw_mod/R_pix_g_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.824    draw_mod/R_pix_g_reg[2]_i_51_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.147 r  draw_mod/R_pix_g_reg[2]_i_29/O[1]
                         net (fo=2, routed)           0.584    22.731    draw_mod_n_226
    SLICE_X79Y60         LUT2 (Prop_lut2_I0_O)        0.306    23.037 r  R_pix_g[2]_i_32/O
                         net (fo=1, routed)           0.000    23.037    draw_mod/draw_g3__4_1[1]
    SLICE_X79Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.587 r  draw_mod/R_pix_g_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.587    draw_mod/R_pix_g_reg[2]_i_19_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.809 r  draw_mod/R_pix_g_reg[2]_i_20/O[0]
                         net (fo=1, routed)           0.756    24.565    display/draw_g2[24]
    SLICE_X80Y59         LUT4 (Prop_lut4_I3_O)        0.299    24.864 r  display/R_pix_g[2]_i_45/O
                         net (fo=1, routed)           0.292    25.156    display/R_pix_g[2]_i_45_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I4_O)        0.124    25.280 r  display/R_pix_g[2]_i_22/O
                         net (fo=1, routed)           0.149    25.429    display/R_pix_g[2]_i_22_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I5_O)        0.124    25.553 r  display/R_pix_g[2]_i_7/O
                         net (fo=1, routed)           0.294    25.847    display/R_pix_g[2]_i_7_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.971 r  display/R_pix_g[2]_i_2/O
                         net (fo=2, routed)           0.419    26.390    display/R_pix_g[2]_i_2_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.514 r  display/R_pix_g[1]_i_1/O
                         net (fo=1, routed)           0.000    26.514    display/tmpG[1]
    SLICE_X81Y61         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.600     7.972    display/clk_out1
    SLICE_X81Y61         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.487     8.460    
                         clock uncertainty           -0.208     8.251    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.031     8.282    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                         -26.514    
  -------------------------------------------------------------------
                         slack                                -18.232    

Slack (VIOLATED) :        -18.226ns  (required time - arrival time)
  Source:                 display/curr_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.194ns  (logic 16.294ns (59.918%)  route 10.900ns (40.082%))
  Logic Levels:           35  (CARRY4=15 DSP48E1=2 LUT2=5 LUT3=1 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 7.973 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X76Y49         FDRE                                         r  display/curr_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  display/curr_x_reg[0]/Q
                         net (fo=16, routed)          0.455     0.289    display/curr_x[0]
    SLICE_X77Y49         LUT3 (Prop_lut3_I0_O)        0.124     0.413 r  display/R_pix_r[3]_i_176/O
                         net (fo=3, routed)           0.622     1.035    display/R_pix_r[3]_i_176_n_0
    SLICE_X77Y50         LUT5 (Prop_lut5_I0_O)        0.124     1.159 r  display/R_pix_r[3]_i_120/O
                         net (fo=2, routed)           0.304     1.463    display/R_pix_r[3]_i_120_n_0
    SLICE_X77Y52         LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  display/R_pix_r[3]_i_124/O
                         net (fo=1, routed)           0.000     1.587    display/R_pix_r[3]_i_124_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.137 r  display/R_pix_r_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     2.137    display/R_pix_r_reg[3]_i_77_n_0
    SLICE_X77Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.471 r  display/R_pix_r_reg[3]_i_29/O[1]
                         net (fo=37, routed)          1.178     3.649    display_n_7
    SLICE_X77Y55         LUT5 (Prop_lut5_I0_O)        0.303     3.952 r  R_pix_r[3]_i_181/O
                         net (fo=1, routed)           0.000     3.952    R_pix_r[3]_i_181_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.350 r  R_pix_r_reg[3]_i_130/CO[3]
                         net (fo=1, routed)           0.000     4.350    R_pix_r_reg[3]_i_130_n_0
    SLICE_X77Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.684 r  R_pix_r_reg[3]_i_86/O[1]
                         net (fo=3, routed)           0.756     5.439    display/curr_x_reg[10]_3[1]
    SLICE_X76Y55         LUT4 (Prop_lut4_I1_O)        0.303     5.742 r  display/R_pix_r[3]_i_94/O
                         net (fo=1, routed)           0.000     5.742    display/R_pix_r[3]_i_94_n_0
    SLICE_X76Y55         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     6.280 f  display/R_pix_r_reg[3]_i_36/CO[2]
                         net (fo=23, routed)          0.412     6.693    display/R_pix_r_reg[3]_i_36_n_1
    SLICE_X73Y55         LUT6 (Prop_lut6_I3_O)        0.310     7.003 r  display/R_pix_r[3]_i_10/O
                         net (fo=18, routed)          0.380     7.383    display/R_pix_r[3]_i_10_n_0
    SLICE_X74Y55         LUT2 (Prop_lut2_I1_O)        0.124     7.507 r  display/R_pix_r[1]_i_12/O
                         net (fo=17, routed)          0.658     8.165    display/draw_mod/A[3]
    SLICE_X76Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.289 r  display/draw_g3__2_i_43/O
                         net (fo=1, routed)           0.000     8.289    display/draw_g3__2_i_43_n_0
    SLICE_X76Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.669 r  display/draw_g3__2_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.669    display/draw_g3__2_i_19_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.992 r  display/draw_g3__2_i_62/O[1]
                         net (fo=4, routed)           0.599     9.591    display/draw_g3__2_i_62_n_6
    SLICE_X74Y59         LUT4 (Prop_lut4_I3_O)        0.306     9.897 r  display/draw_g3__2_i_48/O
                         net (fo=1, routed)           0.323    10.220    display/draw_g3__2_i_48_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.757 r  display/draw_g3__2_i_21/O[2]
                         net (fo=2, routed)           0.646    11.403    display_n_83
    SLICE_X76Y59         LUT2 (Prop_lut2_I0_O)        0.302    11.705 r  draw_g3__2_i_26/O
                         net (fo=1, routed)           0.000    11.705    draw_g3__2_i_26_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.081 r  draw_g3__2_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.081    draw_g3__2_i_16_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.404 r  draw_g3__2_i_15/O[1]
                         net (fo=1, routed)           0.597    13.001    display/draw_g6[8]
    SLICE_X78Y60         LUT2 (Prop_lut2_I1_O)        0.306    13.307 r  display/draw_g3__2_i_5/O
                         net (fo=1, routed)           0.000    13.307    display/draw_g3__2_i_5_n_0
    SLICE_X78Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.950 r  display/draw_g3__2_i_1/O[3]
                         net (fo=54, routed)          0.777    14.727    draw_mod/curr_x_reg[10]_0[11]
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.219    18.946 r  draw_mod/draw_g3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.948    draw_mod/draw_g3__3_n_106
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.466 r  draw_mod/draw_g3__4/P[0]
                         net (fo=2, routed)           0.701    21.167    draw_mod/draw_g3__4_n_105
    SLICE_X80Y60         LUT2 (Prop_lut2_I0_O)        0.124    21.291 r  draw_mod/R_pix_g[2]_i_73/O
                         net (fo=1, routed)           0.000    21.291    draw_mod/R_pix_g[2]_i_73_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.824 r  draw_mod/R_pix_g_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.824    draw_mod/R_pix_g_reg[2]_i_51_n_0
    SLICE_X80Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.147 r  draw_mod/R_pix_g_reg[2]_i_29/O[1]
                         net (fo=2, routed)           0.584    22.731    draw_mod_n_226
    SLICE_X79Y60         LUT2 (Prop_lut2_I0_O)        0.306    23.037 r  R_pix_g[2]_i_32/O
                         net (fo=1, routed)           0.000    23.037    draw_mod/draw_g3__4_1[1]
    SLICE_X79Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.587 r  draw_mod/R_pix_g_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    23.587    draw_mod/R_pix_g_reg[2]_i_19_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.809 r  draw_mod/R_pix_g_reg[2]_i_20/O[0]
                         net (fo=1, routed)           0.756    24.565    display/draw_g2[24]
    SLICE_X80Y59         LUT4 (Prop_lut4_I3_O)        0.299    24.864 r  display/R_pix_g[2]_i_45/O
                         net (fo=1, routed)           0.292    25.156    display/R_pix_g[2]_i_45_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I4_O)        0.124    25.280 r  display/R_pix_g[2]_i_22/O
                         net (fo=1, routed)           0.149    25.429    display/R_pix_g[2]_i_22_n_0
    SLICE_X81Y60         LUT6 (Prop_lut6_I5_O)        0.124    25.553 r  display/R_pix_g[2]_i_7/O
                         net (fo=1, routed)           0.294    25.847    display/R_pix_g[2]_i_7_n_0
    SLICE_X81Y61         LUT6 (Prop_lut6_I5_O)        0.124    25.971 r  display/R_pix_g[2]_i_2/O
                         net (fo=2, routed)           0.415    26.386    display/R_pix_g[2]_i_2_n_0
    SLICE_X81Y60         LUT4 (Prop_lut4_I0_O)        0.124    26.510 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    26.510    display/tmpG[2]
    SLICE_X81Y60         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.601     7.973    display/clk_out1
    SLICE_X81Y60         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.487     8.461    
                         clock uncertainty           -0.208     8.252    
    SLICE_X81Y60         FDRE (Setup_fdre_C_D)        0.032     8.284    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.284    
                         arrival time                         -26.510    
  -------------------------------------------------------------------
                         slack                                -18.226    

Slack (VIOLATED) :        -10.399ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.366ns  (logic 10.147ns (52.397%)  route 9.219ns (47.603%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 7.972 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 f  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 f  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 r  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 r  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.044    17.386    display/R_pix_r[3]_i_2_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.510 f  display/R_pix_r[3]_i_4/O
                         net (fo=6, routed)           1.048    18.558    display/R_pix_r[3]_i_4_n_0
    SLICE_X81Y61         LUT4 (Prop_lut4_I2_O)        0.124    18.682 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    18.682    display/tmpG[3]
    SLICE_X81Y61         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.600     7.972    display/clk_out1
    SLICE_X81Y61         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.487     8.460    
                         clock uncertainty           -0.208     8.251    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)        0.031     8.282    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                         -18.682    
  -------------------------------------------------------------------
                         slack                                -10.399    

Slack (VIOLATED) :        -10.130ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.095ns  (logic 10.147ns (53.139%)  route 8.948ns (46.861%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 7.973 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 f  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 f  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 r  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 r  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.044    17.386    display/R_pix_r[3]_i_2_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.510 f  display/R_pix_r[3]_i_4/O
                         net (fo=6, routed)           0.778    18.288    display/R_pix_r[3]_i_4_n_0
    SLICE_X81Y59         LUT3 (Prop_lut3_I2_O)        0.124    18.412 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    18.412    display/tmpR[1]
    SLICE_X81Y59         FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.601     7.973    display/clk_out1
    SLICE_X81Y59         FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.487     8.461    
                         clock uncertainty           -0.208     8.252    
    SLICE_X81Y59         FDRE (Setup_fdre_C_D)        0.029     8.281    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                         -18.412    
  -------------------------------------------------------------------
                         slack                                -10.130    

Slack (VIOLATED) :        -10.096ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.056ns  (logic 10.147ns (53.249%)  route 8.909ns (46.751%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.966 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 r  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 r  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 f  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 f  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.171    17.513    display/R_pix_r[3]_i_2_n_0
    SLICE_X81Y64         LUT5 (Prop_lut5_I0_O)        0.124    17.637 f  display/R_pix_g[2]_i_3/O
                         net (fo=4, routed)           0.611    18.248    display/R_pix_g[2]_i_3_n_0
    SLICE_X75Y61         LUT4 (Prop_lut4_I3_O)        0.124    18.372 r  display/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000    18.372    display/tmpB[0]
    SLICE_X75Y61         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.594     7.966    display/clk_out1
    SLICE_X75Y61         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.487     8.454    
                         clock uncertainty           -0.208     8.245    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.031     8.276    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                         -18.372    
  -------------------------------------------------------------------
                         slack                                -10.096    

Slack (VIOLATED) :        -9.545ns  (required time - arrival time)
  Source:                 display/curr_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.506ns  (logic 10.147ns (54.829%)  route 8.359ns (45.170%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 7.966 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.856    -0.684    display/clk_out1
    SLICE_X75Y47         FDRE                                         r  display/curr_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  display/curr_y_reg[1]/Q
                         net (fo=14, routed)          1.762     1.534    display/curr_y[1]
    SLICE_X73Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.658 r  display/draw_r3_i_12/O
                         net (fo=1, routed)           0.000     1.658    display/draw_r3_i_12_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.208 r  display/draw_r3_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.208    display/draw_r3_i_3_n_0
    SLICE_X73Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.322 r  display/draw_r3_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.322    display/draw_r3_i_2_n_0
    SLICE_X73Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.561 r  display/draw_r3_i_1/O[2]
                         net (fo=58, routed)          1.511     4.073    draw_mod/A[10]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     8.287 r  draw_mod/draw_r3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.289    draw_mod/draw_r3__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.807 r  draw_mod/draw_r3__1/P[0]
                         net (fo=2, routed)           1.071    10.877    draw_mod/draw_r3__1_n_105
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  draw_mod/R_pix_r[3]_i_156/O
                         net (fo=1, routed)           0.000    11.001    draw_mod/R_pix_r[3]_i_156_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.534 r  draw_mod/R_pix_r_reg[3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    11.534    draw_mod/R_pix_r_reg[3]_i_106_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.753 r  draw_mod/R_pix_r_reg[3]_i_162/O[0]
                         net (fo=1, routed)           0.972    12.725    draw_mod_n_147
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.295    13.020 r  R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.000    13.020    draw_mod/draw_r3__4_1[0]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.552 r  draw_mod/R_pix_r_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.552    draw_mod/R_pix_r_reg[3]_i_66_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.666 r  draw_mod/R_pix_r_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.666    draw_mod/R_pix_r_reg[3]_i_22_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.979 f  draw_mod/R_pix_r_reg[3]_i_18/O[3]
                         net (fo=1, routed)           0.856    14.835    display/draw_r2[31]
    SLICE_X56Y66         LUT4 (Prop_lut4_I3_O)        0.306    15.141 f  display/R_pix_r[3]_i_16/O
                         net (fo=1, routed)           0.452    15.592    display/R_pix_r[3]_i_16_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.716 r  display/R_pix_r[3]_i_5/O
                         net (fo=1, routed)           0.502    16.218    display/R_pix_r[3]_i_5_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.124    16.342 r  display/R_pix_r[3]_i_2/O
                         net (fo=7, routed)           1.044    17.386    display/R_pix_r[3]_i_2_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.510 f  display/R_pix_r[3]_i_4/O
                         net (fo=6, routed)           0.189    17.699    display/R_pix_r[3]_i_4_n_0
    SLICE_X75Y61         LUT3 (Prop_lut3_I2_O)        0.124    17.823 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    17.823    display/tmpR[3]
    SLICE_X75Y61         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.594     7.966    display/clk_out1
    SLICE_X75Y61         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.487     8.454    
                         clock uncertainty           -0.208     8.245    
    SLICE_X75Y61         FDRE (Setup_fdre_C_D)        0.032     8.277    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                         -17.823    
  -------------------------------------------------------------------
                         slack                                 -9.545    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.890ns (18.528%)  route 3.914ns (81.472%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.885 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.633    -0.907    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.565     1.177    display/hcount_reg_n_0_[1]
    SLICE_X70Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.829     2.130    display/hcount[10]_i_3_n_0
    SLICE_X70Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.254 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.564     2.818    display/vcount[9]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.942 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.955     3.897    display/vcount[9]_i_1_n_0
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.513     7.885    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.576     8.462    
                         clock uncertainty           -0.208     8.253    
    SLICE_X68Y50         FDRE (Setup_fdre_C_R)       -0.429     7.824    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.890ns (18.528%)  route 3.914ns (81.472%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.885 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.633    -0.907    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.565     1.177    display/hcount_reg_n_0_[1]
    SLICE_X70Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.829     2.130    display/hcount[10]_i_3_n_0
    SLICE_X70Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.254 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.564     2.818    display/vcount[9]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.942 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.955     3.897    display/vcount[9]_i_1_n_0
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.513     7.885    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.576     8.462    
                         clock uncertainty           -0.208     8.253    
    SLICE_X68Y50         FDRE (Setup_fdre_C_R)       -0.429     7.824    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 1.027ns (20.177%)  route 4.063ns (79.823%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.100 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.634    -0.906    display/clk_out1
    SLICE_X70Y50         FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDRE (Prop_fdre_C_Q)         0.478    -0.428 f  display/vcount_reg[3]/Q
                         net (fo=14, routed)          1.138     0.710    display/vcount_reg_n_0_[3]
    SLICE_X67Y51         LUT6 (Prop_lut6_I1_O)        0.301     1.011 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.433     1.444    display/curr_x[10]_i_6_n_0
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.568 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.804     2.372    display/curr_x[10]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.496 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.688     4.184    display/pix_r1
    SLICE_X72Y49         FDRE                                         r  display/curr_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.728     8.100    display/clk_out1
    SLICE_X72Y49         FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.487     8.587    
                         clock uncertainty           -0.208     8.379    
    SLICE_X72Y49         FDRE (Setup_fdre_C_CE)      -0.205     8.174    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          8.174    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 display/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.890ns (19.520%)  route 3.669ns (80.480%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 7.885 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.633    -0.907    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.389 r  display/hcount_reg[1]/Q
                         net (fo=8, routed)           1.565     1.177    display/hcount_reg_n_0_[1]
    SLICE_X70Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.301 f  display/hcount[10]_i_3/O
                         net (fo=6, routed)           0.829     2.130    display/hcount[10]_i_3_n_0
    SLICE_X70Y51         LUT6 (Prop_lut6_I4_O)        0.124     2.254 f  display/vcount[9]_i_4/O
                         net (fo=1, routed)           0.564     2.818    display/vcount[9]_i_4_n_0
    SLICE_X69Y51         LUT6 (Prop_lut6_I5_O)        0.124     2.942 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           0.711     3.653    display/vcount[9]_i_1_n_0
    SLICE_X70Y50         FDRE                                         r  display/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.513     7.885    display/clk_out1
    SLICE_X70Y50         FDRE                                         r  display/vcount_reg[2]/C
                         clock pessimism              0.576     8.462    
                         clock uncertainty           -0.208     8.253    
    SLICE_X70Y50         FDRE (Setup_fdre_C_R)       -0.524     7.729    display/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          7.729    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  4.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.568    -0.596    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.187    -0.245    display/hcount_reg_n_0_[2]
    SLICE_X70Y53         LUT4 (Prop_lut4_I0_O)        0.043    -0.202 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    display/hcount[3]_i_1_n_0
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.840    -0.833    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.208    -0.388    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.131    -0.257    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X68Y51         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.174    -0.280    display/vcount_reg_n_0_[6]
    SLICE_X68Y51         LUT6 (Prop_lut6_I4_O)        0.045    -0.235 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    display/vcount[7]_i_1_n_0
    SLICE_X68Y51         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X68Y51         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X68Y51         FDRE (Hold_fdre_C_D)         0.092    -0.295    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X69Y50         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.191    -0.263    display/vcount_reg_n_0_[0]
    SLICE_X69Y50         LUT2 (Prop_lut2_I1_O)        0.042    -0.221 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    display/vcount[0]_i_1_n_0
    SLICE_X69Y50         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X69Y50         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X69Y50         FDRE (Hold_fdre_C_D)         0.105    -0.282    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 display/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.568    -0.596    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  display/hcount_reg[2]/Q
                         net (fo=7, routed)           0.187    -0.245    display/hcount_reg_n_0_[2]
    SLICE_X70Y53         LUT3 (Prop_lut3_I2_O)        0.045    -0.200 r  display/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    display/hcount[2]_i_1_n_0
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.840    -0.833    display/clk_out1
    SLICE_X70Y53         FDRE                                         r  display/hcount_reg[2]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.208    -0.388    
    SLICE_X70Y53         FDRE (Hold_fdre_C_D)         0.120    -0.268    display/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.185    -0.270    display/vcount_reg_n_0_[9]
    SLICE_X68Y50         LUT6 (Prop_lut6_I5_O)        0.045    -0.225 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.225    display/vcount[9]_i_2_n_0
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X68Y50         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X68Y50         FDRE (Hold_fdre_C_D)         0.091    -0.296    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.199    -0.233    display/hcount_reg_n_0_[5]
    SLICE_X70Y52         LUT4 (Prop_lut4_I1_O)        0.045    -0.188 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/data0[6]
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X70Y52         FDRE (Hold_fdre_C_D)         0.121    -0.266    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.211    -0.221    display/hcount_reg_n_0_[8]
    SLICE_X70Y51         LUT5 (Prop_lut5_I1_O)        0.043    -0.178 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/data0[9]
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.131    -0.256    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.084%)  route 0.185ns (46.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.185    -0.247    display/hcount_reg_n_0_[8]
    SLICE_X71Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.202 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    display/data0[10]
    SLICE_X71Y52         FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X71Y52         FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.208    -0.371    
    SLICE_X71Y52         FDRE (Hold_fdre_C_D)         0.091    -0.280    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 display/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[5]/Q
                         net (fo=6, routed)           0.199    -0.233    display/hcount_reg_n_0_[5]
    SLICE_X70Y52         LUT6 (Prop_lut6_I5_O)        0.045    -0.188 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    display/data0[5]
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y52         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X70Y52         FDRE (Hold_fdre_C_D)         0.120    -0.267    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.569    -0.595    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.211    -0.221    display/hcount_reg_n_0_[8]
    SLICE_X70Y51         LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    display/data0[8]
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.841    -0.832    display/clk_out1
    SLICE_X70Y51         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.120    -0.267    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.091    





