Line number: 
[595, 601]
Comment: 
The block is designed to update the valid bits status upon every positive clock edge signal when the system state is IDLE. It achieves this by shifting the most significant bits of the tag_rdata_way from the different cache ways (0, 1, and 2) into valid_bits_r register.