// Seed: 2404230657
`define pp_2 0
module module_0;
  logic id_0;
endmodule
`define pp_3 0
`default_nettype id_1
module module_1 (
    input  id_0,
    output id_1
);
  assign id_1 = id_0;
  logic id_2;
  `undef pp_4
endmodule
`timescale 1ps / 1 ps
