$date
   Sat Sep  4 12:55:06 2021
$end
$version
  2020.2
$end
$timescale
  1ps
$end
$scope module tb_mod_regCTRL $end
$var reg 1 ! clk $end
$var reg 1 " resetn $end
$var reg 1 # en $end
$var reg 8 $ p [7:0] $end
$var integer 32 % index $end
$scope module DUT $end
$var wire 1 & clk $end
$var wire 1 ' resetn $end
$var wire 1 ( en $end
$var wire 8 ) inp [7:0] $end
$var wire 8 * outp [7:0] $end
$var reg 8 + flags [7:0] $end
$upscope $end
$scope task enableResetn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
x"
x#
bx $
bx %
1&
x'
x(
bx )
bx *
bx +
$end
#10000
0!
0&
#20000
1!
1&
#30000
0!
0&
#40000
1!
0"
1&
0'
b0 *
b0 +
#50000
0!
0&
#60000
1!
1&
b0 +
#70000
0!
1"
1#
0&
1'
1(
#80000
1!
b1100 $
1&
b1100 )
b1100 *
b1100 +
#90000
0!
0&
#100000
1!
b1000 $
1&
b1000 )
b1000 *
b1000 +
#110000
0!
0&
#120000
1!
b10001 $
1&
b10001 )
b10001 *
b10001 +
#130000
0!
0&
