package:
  name: pulp_cluster

dependencies:
  axi2mem: { path: "rtl/dependencies/axi2mem" }
  axi2per: { path: "rtl/dependencies/axi2per" }
  per2axi: { path: "rtl/dependencies/per2axi" }
  cluster_interconnect: { path: "rtl/dependencies/cluster_interconnect" }
  event_unit_flex: { path: "rtl/dependencies/event_unit_flex" }
  mchan: { git: "https://github.com/pulp-platform/mchan.git", rev: atop }
  dma: { path: "rtl/dependencies/dma" }
  hier-icache: { git: "https://github.com/pulp-platform/hier-icache.git", rev: "1e94c16b8f3082af40cc7e579027dc485202c1d6" }
  icache_mp_128_pf: { path: "rtl/dependencies/icache_mp_128_pf" }
  icache_private: { git: "https://github.com/AlSaqr-platform/icache_private.git", rev: "84436443d3a2dbad0b94a85c2c5cc8915632fd26" }
  cluster_peripherals: { path: "rtl/dependencies/cluster_peripherals" }
  fpu_interco: { git: "https://github.com/pulp-platform/fpu_interco.git", rev: "d217d616bccf53b2f97e766b8cf95fc7c8f87546" }
  axi: { git: "https://github.com/pulp-platform/axi.git", version: 0.29.1 }
  timer_unit: { path: "rtl/dependencies/timer_unit" }
  common_cells: { git: "https://github.com/pulp-platform/common_cells.git", version: 1.13.1 }
  tech_cells_generic: { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.4 }
  cv32e40p: { git: "https://github.com/pulp-platform/cv32e40p.git", rev: "shaheen-v0.0"} # To be updated to openhwgroup repository
  timer_unit: { git: "https://github.com/pulp-platform/timer_unit.git", version: 1.0.0 }
  ibex: { git: "https://github.com/lowRISC/ibex.git", rev: "pulpissimo-v6.1.1" }
  scm: { git: "https://github.com/pulp-platform/scm.git", version: 1.0.1}

sources:
  # Level 0
  - packages/apu_package.sv
  - packages/pulp_cluster_package.sv
  - rtl/dependencies/axi2mem/cluster_riscv_defines.sv
  - rtl/dependencies/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv
  - rtl/axi2per_wrap.sv
  - rtl/axi_slice_wrap.sv
  - rtl/cluster_bus_wrap.sv
  - rtl/cluster_clock_gate.sv
  - rtl/cluster_event_map.sv 
  - rtl/cluster_interconnect_wrap.sv
  - rtl/cluster_timer_wrap.sv
  - rtl/cpu_marx_if.sv
  - rtl/dependencies/dma/axi_dma_data_path.sv
  - rtl/dependencies/dma/axi_dma_data_mover.sv
  - rtl/dependencies/dma/axi_dma_burst_reshaper.sv
  - rtl/dependencies/dma/axi_dma_backend.sv
  - rtl/dmac_wrap.sv
  - rtl/per2axi_wrap.sv
  - rtl/per_demux_wrap.sv
  - rtl/periph_FIFO.sv
  - rtl/periph_demux.sv
  - rtl/tlb_miss_queue.sv
  - rtl/tryx_ctrl.sv
  - rtl/xne_wrap.sv
  - rtl/cluster_dma_transfer_id_gen.sv
  - rtl/cluster_dma_frontend_regs.sv
  # Level 1
  - rtl/cluster_peripherals.sv
  - rtl/core_demux.sv
  - rtl/cluster_dma_frontend.sv
  # Level 2
  - rtl/core_region.sv
  # Level 3
  - rtl/pulp_cluster.sv
