Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: gcd.def
Notice 0: Design: gcd
Notice 0:     Created 54 pins.
Notice 0:     Created 88 components and 422 component-terminals.
Notice 0:     Created 54 nets and 88 connections.
Notice 0: Finished DEF file: gcd.def
Restrict INPUT pins to region 0-201600, in the left edge
#Macro blocks found: 0
Running IO placement
[INFO PPL-0001]  * Num of slots          2494
[INFO PPL-0002]  * Num of I/O            54
[INFO PPL-0003]  * Num of I/O w/sink     54
[INFO PPL-0004]  * Num of I/O w/o sink   0
[INFO PPL-0005]  * Slots Per Section     200
[INFO PPL-0006]  * Slots Increase Factor 0.01
[INFO PPL-0007]  * Usage Per Section     0.8
[INFO PPL-0008]  * Usage Increase Factor 0.01
[INFO PPL-0009]  * Force Pin Spread      true
[INFO PPL-0010] Tentative 0 to setup sections
[INFO PPL-0001]  * Num of slots          2494
[INFO PPL-0002]  * Num of I/O            54
[INFO PPL-0003]  * Num of I/O w/sink     54
[INFO PPL-0004]  * Num of I/O w/o sink   0
[INFO PPL-0005]  * Slots Per Section     200
[INFO PPL-0006]  * Slots Increase Factor 0.01
[INFO PPL-0007]  * Usage Per Section     0.8
[INFO PPL-0008]  * Usage Increase Factor 0.01
[INFO PPL-0009]  * Force Pin Spread      true
Successfully assigned I/O pins
IO placement done.
No differences found.
