-- generated by newgenasym Wed Jun 02 10:28:12 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn74lvc2g79 is
    port (    
	\1clk\:    IN     STD_LOGIC;    
	\1d\:      IN     STD_LOGIC;    
	\1q\:      OUT    STD_LOGIC;    
	\2clk\:    IN     STD_LOGIC;    
	\2d\:      IN     STD_LOGIC;    
	\2q\:      OUT    STD_LOGIC;    
	GNDD:      IN     STD_LOGIC;    
	P5V0:      IN     STD_LOGIC);
end sn74lvc2g79;
