/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Tue Jun 15 18:07:41 KST 2021
 * 
 */
#include "bluesim_primitives.h"
#include "mkCacheSetAssociative.h"


/* Literal declarations */
static unsigned int const UWide_literal_131_h555555555555555555555555555555554_arr[] = { 1431655764u,
											 1431655765u,
											 1431655765u,
											 1431655765u,
											 5u };
static tUWide const UWide_literal_131_h555555555555555555555555555555554(131u,
									 UWide_literal_131_h555555555555555555555555555555554_arr);
static unsigned int const UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											2863311530u,
											2863311530u,
											2863311530u,
											0u };
static tUWide const UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(129u,
									UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
												 2863311530u,
												 2863311530u,
												 2863311530u,
												 2863311530u,
												 10u };
static tUWide const UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(165u,
										 UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_1("missCnt = ", 10u);
static std::string const __str_literal_2("reqCnt = ", 9u);


/* Constructor */
MOD_mkCacheSetAssociative::MOD_mkCacheSetAssociative(tSimStateHdl simHdl,
						     char const *name,
						     Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_dataArray_0(simHdl, "dataArray_0", this, 5u, 128u, (tUInt8)0u, (tUInt8)31u),
    INST_dataArray_1(simHdl, "dataArray_1", this, 5u, 128u, (tUInt8)0u, (tUInt8)31u),
    INST_dirtyArray_0(simHdl, "dirtyArray_0", this, 5u, 1u, (tUInt8)0u, (tUInt8)31u),
    INST_dirtyArray_1(simHdl, "dirtyArray_1", this, 5u, 1u, (tUInt8)0u, (tUInt8)31u),
    INST_hitQ_data_0_ehrReg(simHdl, "hitQ_data_0_ehrReg", this, 32u, 2863311530u, (tUInt8)0u),
    INST_hitQ_data_0_ignored_wires_0(simHdl, "hitQ_data_0_ignored_wires_0", this, 32u, (tUInt8)0u),
    INST_hitQ_data_0_ignored_wires_1(simHdl, "hitQ_data_0_ignored_wires_1", this, 32u, (tUInt8)0u),
    INST_hitQ_data_0_virtual_reg_0(simHdl, "hitQ_data_0_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_data_0_virtual_reg_1(simHdl, "hitQ_data_0_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_data_0_wires_0(simHdl, "hitQ_data_0_wires_0", this, 32u, (tUInt8)0u),
    INST_hitQ_data_0_wires_1(simHdl, "hitQ_data_0_wires_1", this, 32u, (tUInt8)0u),
    INST_hitQ_deqP_ignored_wires_0(simHdl, "hitQ_deqP_ignored_wires_0", this, 0u),
    INST_hitQ_deqP_ignored_wires_1(simHdl, "hitQ_deqP_ignored_wires_1", this, 0u),
    INST_hitQ_deqP_virtual_reg_0(simHdl, "hitQ_deqP_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_deqP_virtual_reg_1(simHdl, "hitQ_deqP_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_deqP_wires_0(simHdl, "hitQ_deqP_wires_0", this, 0u),
    INST_hitQ_deqP_wires_1(simHdl, "hitQ_deqP_wires_1", this, 0u),
    INST_hitQ_empty_ehrReg(simHdl, "hitQ_empty_ehrReg", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_hitQ_empty_ignored_wires_0(simHdl, "hitQ_empty_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_ignored_wires_1(simHdl, "hitQ_empty_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_ignored_wires_2(simHdl, "hitQ_empty_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_virtual_reg_0(simHdl, "hitQ_empty_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_virtual_reg_1(simHdl, "hitQ_empty_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_virtual_reg_2(simHdl, "hitQ_empty_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_wires_0(simHdl, "hitQ_empty_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_wires_1(simHdl, "hitQ_empty_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_empty_wires_2(simHdl, "hitQ_empty_wires_2", this, 1u, (tUInt8)0u),
    INST_hitQ_enqP_ignored_wires_0(simHdl, "hitQ_enqP_ignored_wires_0", this, 0u),
    INST_hitQ_enqP_ignored_wires_1(simHdl, "hitQ_enqP_ignored_wires_1", this, 0u),
    INST_hitQ_enqP_virtual_reg_0(simHdl, "hitQ_enqP_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_enqP_virtual_reg_1(simHdl, "hitQ_enqP_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_enqP_wires_0(simHdl, "hitQ_enqP_wires_0", this, 0u),
    INST_hitQ_enqP_wires_1(simHdl, "hitQ_enqP_wires_1", this, 0u),
    INST_hitQ_full_ehrReg(simHdl, "hitQ_full_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_hitQ_full_ignored_wires_0(simHdl, "hitQ_full_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_full_ignored_wires_1(simHdl, "hitQ_full_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_full_ignored_wires_2(simHdl, "hitQ_full_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_hitQ_full_virtual_reg_0(simHdl, "hitQ_full_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_hitQ_full_virtual_reg_1(simHdl, "hitQ_full_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_hitQ_full_virtual_reg_2(simHdl, "hitQ_full_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_hitQ_full_wires_0(simHdl, "hitQ_full_wires_0", this, 1u, (tUInt8)0u),
    INST_hitQ_full_wires_1(simHdl, "hitQ_full_wires_1", this, 1u, (tUInt8)0u),
    INST_hitQ_full_wires_2(simHdl, "hitQ_full_wires_2", this, 1u, (tUInt8)0u),
    INST_init(simHdl, "init", this, 6u, (tUInt8)0u, (tUInt8)0u),
    INST_lruArray_0(simHdl, "lruArray_0", this, 5u, 1u, (tUInt8)0u, (tUInt8)31u),
    INST_lruArray_1(simHdl, "lruArray_1", this, 5u, 1u, (tUInt8)0u, (tUInt8)31u),
    INST_memReqQ_clearReq_ehrReg(simHdl, "memReqQ_clearReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_clearReq_ignored_wires_0(simHdl,
					  "memReqQ_clearReq_ignored_wires_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_memReqQ_clearReq_ignored_wires_1(simHdl,
					  "memReqQ_clearReq_ignored_wires_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_memReqQ_clearReq_virtual_reg_0(simHdl, "memReqQ_clearReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_clearReq_virtual_reg_1(simHdl, "memReqQ_clearReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_clearReq_wires_0(simHdl, "memReqQ_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_clearReq_wires_1(simHdl, "memReqQ_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_data_0(simHdl, "memReqQ_data_0", this, 164u),
    INST_memReqQ_data_1(simHdl, "memReqQ_data_1", this, 164u),
    INST_memReqQ_deqP(simHdl, "memReqQ_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_deqReq_ehrReg(simHdl, "memReqQ_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_deqReq_ignored_wires_0(simHdl, "memReqQ_deqReq_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_ignored_wires_1(simHdl, "memReqQ_deqReq_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_ignored_wires_2(simHdl, "memReqQ_deqReq_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_virtual_reg_0(simHdl, "memReqQ_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_virtual_reg_1(simHdl, "memReqQ_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_virtual_reg_2(simHdl, "memReqQ_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_wires_0(simHdl, "memReqQ_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_wires_1(simHdl, "memReqQ_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_deqReq_wires_2(simHdl, "memReqQ_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_empty(simHdl, "memReqQ_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_memReqQ_enqP(simHdl, "memReqQ_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memReqQ_enqReq_ehrReg(simHdl,
			       "memReqQ_enqReq_ehrReg",
			       this,
			       165u,
			       bs_wide_tmp(165u).set_bits_in_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(5u,
																		 0u,
																		 5u),
								  5u,
								  0u,
								  5u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
										     4u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
													3u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
															   2u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																	      1u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																				 0u),
			       (tUInt8)0u),
    INST_memReqQ_enqReq_ignored_wires_0(simHdl,
					"memReqQ_enqReq_ignored_wires_0",
					this,
					165u,
					(tUInt8)0u),
    INST_memReqQ_enqReq_ignored_wires_1(simHdl,
					"memReqQ_enqReq_ignored_wires_1",
					this,
					165u,
					(tUInt8)0u),
    INST_memReqQ_enqReq_ignored_wires_2(simHdl,
					"memReqQ_enqReq_ignored_wires_2",
					this,
					165u,
					(tUInt8)0u),
    INST_memReqQ_enqReq_virtual_reg_0(simHdl, "memReqQ_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memReqQ_enqReq_virtual_reg_1(simHdl, "memReqQ_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memReqQ_enqReq_virtual_reg_2(simHdl, "memReqQ_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memReqQ_enqReq_wires_0(simHdl, "memReqQ_enqReq_wires_0", this, 165u, (tUInt8)0u),
    INST_memReqQ_enqReq_wires_1(simHdl, "memReqQ_enqReq_wires_1", this, 165u, (tUInt8)0u),
    INST_memReqQ_enqReq_wires_2(simHdl, "memReqQ_enqReq_wires_2", this, 165u, (tUInt8)0u),
    INST_memReqQ_full(simHdl, "memReqQ_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_clearReq_ehrReg(simHdl, "memRespQ_clearReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_clearReq_ignored_wires_0(simHdl,
					   "memRespQ_clearReq_ignored_wires_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_memRespQ_clearReq_ignored_wires_1(simHdl,
					   "memRespQ_clearReq_ignored_wires_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_memRespQ_clearReq_virtual_reg_0(simHdl,
					 "memRespQ_clearReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_clearReq_virtual_reg_1(simHdl,
					 "memRespQ_clearReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_clearReq_wires_0(simHdl, "memRespQ_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_clearReq_wires_1(simHdl, "memRespQ_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_data_0(simHdl, "memRespQ_data_0", this, 128u),
    INST_memRespQ_data_1(simHdl, "memRespQ_data_1", this, 128u),
    INST_memRespQ_deqP(simHdl, "memRespQ_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_deqReq_ehrReg(simHdl, "memRespQ_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_deqReq_ignored_wires_0(simHdl,
					 "memRespQ_deqReq_ignored_wires_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_deqReq_ignored_wires_1(simHdl,
					 "memRespQ_deqReq_ignored_wires_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_deqReq_ignored_wires_2(simHdl,
					 "memRespQ_deqReq_ignored_wires_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_memRespQ_deqReq_virtual_reg_0(simHdl, "memRespQ_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_virtual_reg_1(simHdl, "memRespQ_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_virtual_reg_2(simHdl, "memRespQ_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_wires_0(simHdl, "memRespQ_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_wires_1(simHdl, "memRespQ_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_deqReq_wires_2(simHdl, "memRespQ_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_memRespQ_empty(simHdl, "memRespQ_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_memRespQ_enqP(simHdl, "memRespQ_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_memRespQ_enqReq_ehrReg(simHdl,
				"memRespQ_enqReq_ehrReg",
				this,
				129u,
				bs_wide_tmp(129u).set_bits_in_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
																	 0u,
																	 1u),
								   4u,
								   0u,
								   1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										      3u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													 2u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															    1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	       0u),
				(tUInt8)0u),
    INST_memRespQ_enqReq_ignored_wires_0(simHdl,
					 "memRespQ_enqReq_ignored_wires_0",
					 this,
					 129u,
					 (tUInt8)0u),
    INST_memRespQ_enqReq_ignored_wires_1(simHdl,
					 "memRespQ_enqReq_ignored_wires_1",
					 this,
					 129u,
					 (tUInt8)0u),
    INST_memRespQ_enqReq_ignored_wires_2(simHdl,
					 "memRespQ_enqReq_ignored_wires_2",
					 this,
					 129u,
					 (tUInt8)0u),
    INST_memRespQ_enqReq_virtual_reg_0(simHdl, "memRespQ_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_memRespQ_enqReq_virtual_reg_1(simHdl, "memRespQ_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_memRespQ_enqReq_virtual_reg_2(simHdl, "memRespQ_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_memRespQ_enqReq_wires_0(simHdl, "memRespQ_enqReq_wires_0", this, 129u, (tUInt8)0u),
    INST_memRespQ_enqReq_wires_1(simHdl, "memRespQ_enqReq_wires_1", this, 129u, (tUInt8)0u),
    INST_memRespQ_enqReq_wires_2(simHdl, "memRespQ_enqReq_wires_2", this, 129u, (tUInt8)0u),
    INST_memRespQ_full(simHdl, "memRespQ_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_missCnt(simHdl, "missCnt", this, 32u, 0u, (tUInt8)0u),
    INST_missReq(simHdl, "missReq", this, 65u),
    INST_reqCnt(simHdl, "reqCnt", this, 32u, 0u, (tUInt8)0u),
    INST_status(simHdl, "status", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_tagArray_0(simHdl, "tagArray_0", this, 5u, 24u, (tUInt8)0u, (tUInt8)31u),
    INST_tagArray_1(simHdl, "tagArray_1", this, 5u, 24u, (tUInt8)0u, (tUInt8)31u),
    INST_targetLine(simHdl, "targetLine", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_testflag(simHdl, "testflag", this, 2u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_missReq___d218(65u),
    DEF_memReqQ_enqReq_wires_2_wget____d29(165u),
    DEF_memReqQ_enqReq_wires_1_wget____d32(165u),
    DEF_memReqQ_enqReq_wires_0_wget____d35(165u),
    DEF_memReqQ_enqReq_ehrReg___d37(165u),
    DEF_memReqQ_data_1___d419(164u),
    DEF_memReqQ_data_0___d417(164u),
    DEF_memRespQ_enqReq_wires_2_wget____d121(129u),
    DEF_memRespQ_enqReq_wires_1_wget____d124(129u),
    DEF_memRespQ_enqReq_wires_0_wget____d127(129u),
    DEF_memRespQ_enqReq_ehrReg___d129(129u),
    DEF_memRespQ_data_1__h31914(128u),
    DEF_memRespQ_data_0__h31892(128u),
    DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362(128u),
    DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254(128u),
    DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360(128u),
    DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252(128u),
    DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52(164u),
    DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51(164u),
    DEF_memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49(164u),
    DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50(164u),
    DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144(128u),
    DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143(128u),
    DEF_memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141(128u),
    DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142(128u),
    DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391(96u),
    DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114(164u),
    DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54(164u),
    DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56(164u),
    DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55(164u),
    DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118(164u),
    DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273(164u),
    DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53(164u),
    DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206(128u),
    DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146(128u),
    DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148(128u),
    DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147(128u),
    DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210(128u),
    DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450(128u),
    DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145(128u),
    DEF__3_CONCAT_IF_SEL_ARR_NOT_tagArray_0_sub_missReq_ETC___d272(165u),
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271(131u),
    DEF__1_CONCAT_req_r_BITS_64_TO_32_90_CONCAT_dataArr_ETC___d393(165u),
    DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392(131u),
    DEF__1_CONCAT_missReq_18_BIT_64_81_CONCAT_missReq_1_ETC___d285(165u),
    DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284(163u),
    DEF__0_CONCAT_DONTCARE___d117(165u),
    DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57(165u),
    DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119(165u),
    DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274(165u),
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448(131u),
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439(96u),
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266(96u),
    DEF__1_CONCAT_memResp_r___d449(129u),
    DEF__0_CONCAT_DONTCARE___d209(129u),
    DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149(129u),
    DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211(129u),
    DEF_memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d451(129u),
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316(128u),
    DEF_IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386(128u)
{
  PORT_req_r.setSize(65u);
  PORT_req_r.clear();
  PORT_memResp_r.setSize(128u);
  PORT_memResp_r.clear();
  PORT_memReq.setSize(164u);
  PORT_memReq.clear();
  symbol_count = 150u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkCacheSetAssociative::init_symbols_0()
{
  init_symbol(&symbols[0u], "dataArray_0", SYM_MODULE, &INST_dataArray_0);
  init_symbol(&symbols[1u], "dataArray_1", SYM_MODULE, &INST_dataArray_1);
  init_symbol(&symbols[2u], "dirtyArray_0", SYM_MODULE, &INST_dirtyArray_0);
  init_symbol(&symbols[3u], "dirtyArray_1", SYM_MODULE, &INST_dirtyArray_1);
  init_symbol(&symbols[4u], "hitQ_data_0_ehrReg", SYM_MODULE, &INST_hitQ_data_0_ehrReg);
  init_symbol(&symbols[5u],
	      "hitQ_data_0_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_data_0_ignored_wires_0);
  init_symbol(&symbols[6u],
	      "hitQ_data_0_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_data_0_ignored_wires_1);
  init_symbol(&symbols[7u], "hitQ_data_0_virtual_reg_0", SYM_MODULE, &INST_hitQ_data_0_virtual_reg_0);
  init_symbol(&symbols[8u], "hitQ_data_0_virtual_reg_1", SYM_MODULE, &INST_hitQ_data_0_virtual_reg_1);
  init_symbol(&symbols[9u], "hitQ_data_0_wires_0", SYM_MODULE, &INST_hitQ_data_0_wires_0);
  init_symbol(&symbols[10u], "hitQ_data_0_wires_1", SYM_MODULE, &INST_hitQ_data_0_wires_1);
  init_symbol(&symbols[11u],
	      "hitQ_deqP_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_deqP_ignored_wires_0);
  init_symbol(&symbols[12u],
	      "hitQ_deqP_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_deqP_ignored_wires_1);
  init_symbol(&symbols[13u], "hitQ_deqP_virtual_reg_0", SYM_MODULE, &INST_hitQ_deqP_virtual_reg_0);
  init_symbol(&symbols[14u], "hitQ_deqP_virtual_reg_1", SYM_MODULE, &INST_hitQ_deqP_virtual_reg_1);
  init_symbol(&symbols[15u], "hitQ_deqP_wires_0", SYM_MODULE, &INST_hitQ_deqP_wires_0);
  init_symbol(&symbols[16u], "hitQ_deqP_wires_1", SYM_MODULE, &INST_hitQ_deqP_wires_1);
  init_symbol(&symbols[17u], "hitQ_empty_ehrReg", SYM_MODULE, &INST_hitQ_empty_ehrReg);
  init_symbol(&symbols[18u], "hitQ_empty_ehrReg__h4964", SYM_DEF, &DEF_hitQ_empty_ehrReg__h4964, 1u);
  init_symbol(&symbols[19u],
	      "hitQ_empty_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_empty_ignored_wires_0);
  init_symbol(&symbols[20u],
	      "hitQ_empty_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_empty_ignored_wires_1);
  init_symbol(&symbols[21u],
	      "hitQ_empty_ignored_wires_2",
	      SYM_MODULE,
	      &INST_hitQ_empty_ignored_wires_2);
  init_symbol(&symbols[22u], "hitQ_empty_virtual_reg_0", SYM_MODULE, &INST_hitQ_empty_virtual_reg_0);
  init_symbol(&symbols[23u], "hitQ_empty_virtual_reg_1", SYM_MODULE, &INST_hitQ_empty_virtual_reg_1);
  init_symbol(&symbols[24u], "hitQ_empty_virtual_reg_2", SYM_MODULE, &INST_hitQ_empty_virtual_reg_2);
  init_symbol(&symbols[25u], "hitQ_empty_wires_0", SYM_MODULE, &INST_hitQ_empty_wires_0);
  init_symbol(&symbols[26u], "hitQ_empty_wires_1", SYM_MODULE, &INST_hitQ_empty_wires_1);
  init_symbol(&symbols[27u], "hitQ_empty_wires_2", SYM_MODULE, &INST_hitQ_empty_wires_2);
  init_symbol(&symbols[28u],
	      "hitQ_enqP_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_enqP_ignored_wires_0);
  init_symbol(&symbols[29u],
	      "hitQ_enqP_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_enqP_ignored_wires_1);
  init_symbol(&symbols[30u], "hitQ_enqP_virtual_reg_0", SYM_MODULE, &INST_hitQ_enqP_virtual_reg_0);
  init_symbol(&symbols[31u], "hitQ_enqP_virtual_reg_1", SYM_MODULE, &INST_hitQ_enqP_virtual_reg_1);
  init_symbol(&symbols[32u], "hitQ_enqP_wires_0", SYM_MODULE, &INST_hitQ_enqP_wires_0);
  init_symbol(&symbols[33u], "hitQ_enqP_wires_1", SYM_MODULE, &INST_hitQ_enqP_wires_1);
  init_symbol(&symbols[34u], "hitQ_full_ehrReg", SYM_MODULE, &INST_hitQ_full_ehrReg);
  init_symbol(&symbols[35u], "hitQ_full_ehrReg__h6087", SYM_DEF, &DEF_hitQ_full_ehrReg__h6087, 1u);
  init_symbol(&symbols[36u],
	      "hitQ_full_ignored_wires_0",
	      SYM_MODULE,
	      &INST_hitQ_full_ignored_wires_0);
  init_symbol(&symbols[37u],
	      "hitQ_full_ignored_wires_1",
	      SYM_MODULE,
	      &INST_hitQ_full_ignored_wires_1);
  init_symbol(&symbols[38u],
	      "hitQ_full_ignored_wires_2",
	      SYM_MODULE,
	      &INST_hitQ_full_ignored_wires_2);
  init_symbol(&symbols[39u], "hitQ_full_virtual_reg_0", SYM_MODULE, &INST_hitQ_full_virtual_reg_0);
  init_symbol(&symbols[40u], "hitQ_full_virtual_reg_1", SYM_MODULE, &INST_hitQ_full_virtual_reg_1);
  init_symbol(&symbols[41u], "hitQ_full_virtual_reg_2", SYM_MODULE, &INST_hitQ_full_virtual_reg_2);
  init_symbol(&symbols[42u], "hitQ_full_wires_0", SYM_MODULE, &INST_hitQ_full_wires_0);
  init_symbol(&symbols[43u], "hitQ_full_wires_1", SYM_MODULE, &INST_hitQ_full_wires_1);
  init_symbol(&symbols[44u], "hitQ_full_wires_2", SYM_MODULE, &INST_hitQ_full_wires_2);
  init_symbol(&symbols[45u], "idx__h29800", SYM_DEF, &DEF_idx__h29800, 5u);
  init_symbol(&symbols[46u], "init", SYM_MODULE, &INST_init);
  init_symbol(&symbols[47u], "lruArray_0", SYM_MODULE, &INST_lruArray_0);
  init_symbol(&symbols[48u], "lruArray_1", SYM_MODULE, &INST_lruArray_1);
  init_symbol(&symbols[49u], "memReq", SYM_PORT, &PORT_memReq, 164u);
  init_symbol(&symbols[50u], "memReqQ_clearReq_ehrReg", SYM_MODULE, &INST_memReqQ_clearReq_ehrReg);
  init_symbol(&symbols[51u],
	      "memReqQ_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_ignored_wires_0);
  init_symbol(&symbols[52u],
	      "memReqQ_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_ignored_wires_1);
  init_symbol(&symbols[53u],
	      "memReqQ_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_virtual_reg_0);
  init_symbol(&symbols[54u],
	      "memReqQ_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memReqQ_clearReq_virtual_reg_1);
  init_symbol(&symbols[55u], "memReqQ_clearReq_wires_0", SYM_MODULE, &INST_memReqQ_clearReq_wires_0);
  init_symbol(&symbols[56u], "memReqQ_clearReq_wires_1", SYM_MODULE, &INST_memReqQ_clearReq_wires_1);
  init_symbol(&symbols[57u], "memReqQ_data_0", SYM_MODULE, &INST_memReqQ_data_0);
  init_symbol(&symbols[58u], "memReqQ_data_1", SYM_MODULE, &INST_memReqQ_data_1);
  init_symbol(&symbols[59u], "memReqQ_deqP", SYM_MODULE, &INST_memReqQ_deqP);
  init_symbol(&symbols[60u], "memReqQ_deqReq_ehrReg", SYM_MODULE, &INST_memReqQ_deqReq_ehrReg);
  init_symbol(&symbols[61u],
	      "memReqQ_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_ignored_wires_0);
  init_symbol(&symbols[62u],
	      "memReqQ_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_ignored_wires_1);
  init_symbol(&symbols[63u],
	      "memReqQ_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_ignored_wires_2);
  init_symbol(&symbols[64u],
	      "memReqQ_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_virtual_reg_0);
  init_symbol(&symbols[65u],
	      "memReqQ_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_virtual_reg_1);
  init_symbol(&symbols[66u],
	      "memReqQ_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memReqQ_deqReq_virtual_reg_2);
  init_symbol(&symbols[67u], "memReqQ_deqReq_wires_0", SYM_MODULE, &INST_memReqQ_deqReq_wires_0);
  init_symbol(&symbols[68u], "memReqQ_deqReq_wires_1", SYM_MODULE, &INST_memReqQ_deqReq_wires_1);
  init_symbol(&symbols[69u], "memReqQ_deqReq_wires_2", SYM_MODULE, &INST_memReqQ_deqReq_wires_2);
  init_symbol(&symbols[70u], "memReqQ_empty", SYM_MODULE, &INST_memReqQ_empty);
  init_symbol(&symbols[71u], "memReqQ_empty__h14969", SYM_DEF, &DEF_memReqQ_empty__h14969, 1u);
  init_symbol(&symbols[72u], "memReqQ_enqP", SYM_MODULE, &INST_memReqQ_enqP);
  init_symbol(&symbols[73u], "memReqQ_enqReq_ehrReg", SYM_MODULE, &INST_memReqQ_enqReq_ehrReg);
  init_symbol(&symbols[74u],
	      "memReqQ_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_ignored_wires_0);
  init_symbol(&symbols[75u],
	      "memReqQ_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_ignored_wires_1);
  init_symbol(&symbols[76u],
	      "memReqQ_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_ignored_wires_2);
  init_symbol(&symbols[77u],
	      "memReqQ_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_virtual_reg_0);
  init_symbol(&symbols[78u],
	      "memReqQ_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_virtual_reg_1);
  init_symbol(&symbols[79u],
	      "memReqQ_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memReqQ_enqReq_virtual_reg_2);
  init_symbol(&symbols[80u], "memReqQ_enqReq_wires_0", SYM_MODULE, &INST_memReqQ_enqReq_wires_0);
  init_symbol(&symbols[81u], "memReqQ_enqReq_wires_1", SYM_MODULE, &INST_memReqQ_enqReq_wires_1);
  init_symbol(&symbols[82u], "memReqQ_enqReq_wires_2", SYM_MODULE, &INST_memReqQ_enqReq_wires_2);
  init_symbol(&symbols[83u], "memReqQ_full", SYM_MODULE, &INST_memReqQ_full);
  init_symbol(&symbols[84u], "memReqQ_full__h14940", SYM_DEF, &DEF_memReqQ_full__h14940, 1u);
  init_symbol(&symbols[85u], "memResp_r", SYM_PORT, &PORT_memResp_r, 128u);
  init_symbol(&symbols[86u], "memRespQ_clearReq_ehrReg", SYM_MODULE, &INST_memRespQ_clearReq_ehrReg);
  init_symbol(&symbols[87u],
	      "memRespQ_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_ignored_wires_0);
  init_symbol(&symbols[88u],
	      "memRespQ_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_ignored_wires_1);
  init_symbol(&symbols[89u],
	      "memRespQ_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_virtual_reg_0);
  init_symbol(&symbols[90u],
	      "memRespQ_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_virtual_reg_1);
  init_symbol(&symbols[91u],
	      "memRespQ_clearReq_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_wires_0);
  init_symbol(&symbols[92u],
	      "memRespQ_clearReq_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_clearReq_wires_1);
  init_symbol(&symbols[93u], "memRespQ_data_0", SYM_MODULE, &INST_memRespQ_data_0);
  init_symbol(&symbols[94u], "memRespQ_data_1", SYM_MODULE, &INST_memRespQ_data_1);
  init_symbol(&symbols[95u], "memRespQ_deqP", SYM_MODULE, &INST_memRespQ_deqP);
  init_symbol(&symbols[96u], "memRespQ_deqReq_ehrReg", SYM_MODULE, &INST_memRespQ_deqReq_ehrReg);
  init_symbol(&symbols[97u],
	      "memRespQ_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_ignored_wires_0);
  init_symbol(&symbols[98u],
	      "memRespQ_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_ignored_wires_1);
  init_symbol(&symbols[99u],
	      "memRespQ_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_ignored_wires_2);
  init_symbol(&symbols[100u],
	      "memRespQ_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_virtual_reg_0);
  init_symbol(&symbols[101u],
	      "memRespQ_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_virtual_reg_1);
  init_symbol(&symbols[102u],
	      "memRespQ_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memRespQ_deqReq_virtual_reg_2);
  init_symbol(&symbols[103u], "memRespQ_deqReq_wires_0", SYM_MODULE, &INST_memRespQ_deqReq_wires_0);
  init_symbol(&symbols[104u], "memRespQ_deqReq_wires_1", SYM_MODULE, &INST_memRespQ_deqReq_wires_1);
  init_symbol(&symbols[105u], "memRespQ_deqReq_wires_2", SYM_MODULE, &INST_memRespQ_deqReq_wires_2);
  init_symbol(&symbols[106u], "memRespQ_empty", SYM_MODULE, &INST_memRespQ_empty);
  init_symbol(&symbols[107u], "memRespQ_empty__h25365", SYM_DEF, &DEF_memRespQ_empty__h25365, 1u);
  init_symbol(&symbols[108u], "memRespQ_enqP", SYM_MODULE, &INST_memRespQ_enqP);
  init_symbol(&symbols[109u], "memRespQ_enqReq_ehrReg", SYM_MODULE, &INST_memRespQ_enqReq_ehrReg);
  init_symbol(&symbols[110u],
	      "memRespQ_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_ignored_wires_0);
  init_symbol(&symbols[111u],
	      "memRespQ_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_ignored_wires_1);
  init_symbol(&symbols[112u],
	      "memRespQ_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_ignored_wires_2);
  init_symbol(&symbols[113u],
	      "memRespQ_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_virtual_reg_0);
  init_symbol(&symbols[114u],
	      "memRespQ_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_virtual_reg_1);
  init_symbol(&symbols[115u],
	      "memRespQ_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_memRespQ_enqReq_virtual_reg_2);
  init_symbol(&symbols[116u], "memRespQ_enqReq_wires_0", SYM_MODULE, &INST_memRespQ_enqReq_wires_0);
  init_symbol(&symbols[117u], "memRespQ_enqReq_wires_1", SYM_MODULE, &INST_memRespQ_enqReq_wires_1);
  init_symbol(&symbols[118u], "memRespQ_enqReq_wires_2", SYM_MODULE, &INST_memRespQ_enqReq_wires_2);
  init_symbol(&symbols[119u], "memRespQ_full", SYM_MODULE, &INST_memRespQ_full);
  init_symbol(&symbols[120u], "memRespQ_full__h25336", SYM_DEF, &DEF_memRespQ_full__h25336, 1u);
  init_symbol(&symbols[121u], "missCnt", SYM_MODULE, &INST_missCnt);
  init_symbol(&symbols[122u], "missReq", SYM_MODULE, &INST_missReq);
  init_symbol(&symbols[123u], "RL_hitQ_data_0_canonicalize", SYM_RULE);
  init_symbol(&symbols[124u], "RL_hitQ_empty_canonicalize", SYM_RULE);
  init_symbol(&symbols[125u], "RL_hitQ_full_canonicalize", SYM_RULE);
  init_symbol(&symbols[126u], "RL_initialize", SYM_RULE);
  init_symbol(&symbols[127u], "RL_memReqQ_canonicalize", SYM_RULE);
  init_symbol(&symbols[128u], "RL_memReqQ_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[129u], "RL_memReqQ_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[130u], "RL_memReqQ_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[131u], "RL_memRespQ_canonicalize", SYM_RULE);
  init_symbol(&symbols[132u], "RL_memRespQ_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[133u], "RL_memRespQ_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[134u], "RL_memRespQ_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[135u], "RL_sendFillReq", SYM_RULE);
  init_symbol(&symbols[136u], "RL_startMiss", SYM_RULE);
  init_symbol(&symbols[137u], "RL_waitFillResp", SYM_RULE);
  init_symbol(&symbols[138u],
	      "replacedSetOffset__h30969",
	      SYM_DEF,
	      &DEF_replacedSetOffset__h30969,
	      1u);
  init_symbol(&symbols[139u], "req_r", SYM_PORT, &PORT_req_r, 65u);
  init_symbol(&symbols[140u], "reqCnt", SYM_MODULE, &INST_reqCnt);
  init_symbol(&symbols[141u], "status", SYM_MODULE, &INST_status);
  init_symbol(&symbols[142u], "status__h27863", SYM_DEF, &DEF_status__h27863, 2u);
  init_symbol(&symbols[143u], "tagArray_0", SYM_MODULE, &INST_tagArray_0);
  init_symbol(&symbols[144u], "tagArray_1", SYM_MODULE, &INST_tagArray_1);
  init_symbol(&symbols[145u], "targetLine", SYM_MODULE, &INST_targetLine);
  init_symbol(&symbols[146u], "testflag", SYM_MODULE, &INST_testflag);
  init_symbol(&symbols[147u], "x__h27824", SYM_DEF, &DEF_x__h27824, 6u);
  init_symbol(&symbols[148u], "x__h31154", SYM_DEF, &DEF_x__h31154, 1u);
  init_symbol(&symbols[149u], "x_BIT_5___h27301", SYM_DEF, &DEF_x_BIT_5___h27301, 1u);
}


/* Rule actions */

void MOD_mkCacheSetAssociative::RL_hitQ_data_0_canonicalize()
{
  tUInt32 DEF_x__h2529;
  DEF_def__h40636 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6 = INST_hitQ_data_0_wires_0.METH_whas() ? INST_hitQ_data_0_wires_0.METH_wget() : DEF_def__h40636;
  DEF_x__h2529 = INST_hitQ_data_0_wires_1.METH_whas() ? INST_hitQ_data_0_wires_1.METH_wget() : DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6;
  INST_hitQ_data_0_ehrReg.METH_write(DEF_x__h2529);
}

void MOD_mkCacheSetAssociative::RL_hitQ_empty_canonicalize()
{
  tUInt8 DEF_IF_hitQ_empty_wires_2_whas_THEN_hitQ_empty_wir_ETC___d17;
  DEF_hitQ_empty_wires_0_whas____d12 = INST_hitQ_empty_wires_0.METH_whas();
  DEF_hitQ_empty_wires_0_wget____d13 = INST_hitQ_empty_wires_0.METH_wget();
  DEF_hitQ_empty_ehrReg__h4964 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_hitQ_empty_wires_0_whas____d12 ? DEF_hitQ_empty_wires_0_wget____d13 : DEF_hitQ_empty_ehrReg__h4964;
  DEF_IF_hitQ_empty_wires_2_whas_THEN_hitQ_empty_wir_ETC___d17 = INST_hitQ_empty_wires_2.METH_whas() ? INST_hitQ_empty_wires_2.METH_wget() : (INST_hitQ_empty_wires_1.METH_whas() ? INST_hitQ_empty_wires_1.METH_wget() : DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15);
  INST_hitQ_empty_ehrReg.METH_write(DEF_IF_hitQ_empty_wires_2_whas_THEN_hitQ_empty_wir_ETC___d17);
}

void MOD_mkCacheSetAssociative::RL_hitQ_full_canonicalize()
{
  tUInt8 DEF_IF_hitQ_full_wires_2_whas__8_THEN_hitQ_full_wi_ETC___d27;
  DEF_hitQ_full_ehrReg__h6087 = INST_hitQ_full_ehrReg.METH_read();
  DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = INST_hitQ_full_wires_0.METH_whas() ? INST_hitQ_full_wires_0.METH_wget() : DEF_hitQ_full_ehrReg__h6087;
  DEF_IF_hitQ_full_wires_2_whas__8_THEN_hitQ_full_wi_ETC___d27 = INST_hitQ_full_wires_2.METH_whas() ? INST_hitQ_full_wires_2.METH_wget() : (INST_hitQ_full_wires_1.METH_whas() ? INST_hitQ_full_wires_1.METH_wget() : DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25);
  INST_hitQ_full_ehrReg.METH_write(DEF_IF_hitQ_full_wires_2_whas__8_THEN_hitQ_full_wi_ETC___d27);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_enqReq_canonicalize()
{
  tUInt8 DEF_memReqQ_enqReq_wires_2_whas____d28;
  DEF_memReqQ_enqReq_wires_2_wget____d29 = INST_memReqQ_enqReq_wires_2.METH_wget();
  DEF_memReqQ_enqReq_wires_1_wget____d32 = INST_memReqQ_enqReq_wires_1.METH_wget();
  DEF_memReqQ_enqReq_wires_0_wget____d35 = INST_memReqQ_enqReq_wires_0.METH_wget();
  DEF_memReqQ_enqReq_ehrReg___d37 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_memReqQ_enqReq_wires_2_whas____d28 = INST_memReqQ_enqReq_wires_2.METH_whas();
  DEF_memReqQ_enqReq_wires_1_whas____d31 = INST_memReqQ_enqReq_wires_1.METH_whas();
  DEF_memReqQ_enqReq_wires_0_whas____d34 = INST_memReqQ_enqReq_wires_0.METH_whas();
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_ehrReg___d37,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52);
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_wires_0_wget____d35,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51);
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_wires_2_wget____d29,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38 = DEF_memReqQ_enqReq_ehrReg___d37.get_bits_in_word8(5u,
												4u,
												1u);
  DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40 = DEF_memReqQ_enqReq_wires_1_whas____d31 ? DEF_memReqQ_enqReq_wires_1_wget____d32.get_bits_in_word8(5u,
																				   4u,
																				   1u) : (DEF_memReqQ_enqReq_wires_0_whas____d34 ? DEF_memReqQ_enqReq_wires_0_wget____d35.get_bits_in_word8(5u,
																																	    4u,
																																	    1u) : DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38);
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_wires_1_wget____d32,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50);
  DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53 = DEF_memReqQ_enqReq_wires_0_whas____d34 ? DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51 : DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52;
  DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54 = DEF_memReqQ_enqReq_wires_1_whas____d31 ? DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50 : DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53;
  DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55 = DEF_memReqQ_enqReq_wires_2_whas____d28 ? DEF_memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49 : DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54;
  DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55;
  DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57.set_bits_in_word((tUInt8)31u & (((DEF_memReqQ_enqReq_wires_2_whas____d28 ? DEF_memReqQ_enqReq_wires_2_wget____d29.get_bits_in_word8(5u,
																								   4u,
																								   1u) : DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40) << 4u) | DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56.get_bits_in_word8(5u,
																																											       0u,
																																											       4u)),
										5u,
										0u,
										5u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56.get_whole_word(4u),
												   4u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56.get_whole_word(3u),
														      3u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56.get_whole_word(2u),
																	 2u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56.get_whole_word(1u),
																			    1u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56.get_whole_word(0u),
																					       0u);
  INST_memReqQ_enqReq_ehrReg.METH_write(DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_deqReq_canonicalize()
{
  tUInt8 DEF_IF_memReqQ_deqReq_wires_2_whas__8_THEN_memReqQ_ETC___d67;
  DEF_memReqQ_deqReq_ehrReg___d64 = INST_memReqQ_deqReq_ehrReg.METH_read();
  DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66 = INST_memReqQ_deqReq_wires_1.METH_whas() ? INST_memReqQ_deqReq_wires_1.METH_wget() : (INST_memReqQ_deqReq_wires_0.METH_whas() ? INST_memReqQ_deqReq_wires_0.METH_wget() : DEF_memReqQ_deqReq_ehrReg___d64);
  DEF_IF_memReqQ_deqReq_wires_2_whas__8_THEN_memReqQ_ETC___d67 = INST_memReqQ_deqReq_wires_2.METH_whas() ? INST_memReqQ_deqReq_wires_2.METH_wget() : DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66;
  INST_memReqQ_deqReq_ehrReg.METH_write(DEF_IF_memReqQ_deqReq_wires_2_whas__8_THEN_memReqQ_ETC___d67);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_clearReq_canonicalize()
{
  tUInt8 DEF_IF_memReqQ_clearReq_wires_1_whas__8_THEN_memRe_ETC___d74;
  DEF_memReqQ_clearReq_wires_0_whas____d70 = INST_memReqQ_clearReq_wires_0.METH_whas();
  DEF_memReqQ_clearReq_wires_0_wget____d71 = INST_memReqQ_clearReq_wires_0.METH_wget();
  DEF_memReqQ_clearReq_ehrReg___d72 = INST_memReqQ_clearReq_ehrReg.METH_read();
  DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73 = DEF_memReqQ_clearReq_wires_0_whas____d70 ? DEF_memReqQ_clearReq_wires_0_wget____d71 : DEF_memReqQ_clearReq_ehrReg___d72;
  DEF_IF_memReqQ_clearReq_wires_1_whas__8_THEN_memRe_ETC___d74 = INST_memReqQ_clearReq_wires_1.METH_whas() ? INST_memReqQ_clearReq_wires_1.METH_wget() : DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73;
  INST_memReqQ_clearReq_ehrReg.METH_write(DEF_IF_memReqQ_clearReq_wires_1_whas__8_THEN_memRe_ETC___d74);
}

void MOD_mkCacheSetAssociative::RL_memReqQ_canonicalize()
{
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d97;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d88;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d102;
  tUInt8 DEF_memReqQ_enqP_3_EQ_0_10_AND_memReqQ_clearReq_vi_ETC___d112;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d111;
  tUInt8 DEF_memReqQ_enqP_3_EQ_1_15_AND_memReqQ_clearReq_vi_ETC___d116;
  tUInt8 DEF_NOT_memReqQ_clearReq_virtual_reg_1_read__5_03__ETC___d109;
  tUInt8 DEF_v__h11904;
  tUInt8 DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d82;
  tUInt8 DEF_next_deqP___1__h14866;
  tUInt8 DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0_AND_ETC___d91;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read____d75;
  tUInt8 DEF_v__h11551;
  tUInt8 DEF__theResult_____2__h14467;
  tUInt8 DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0__ETC___d98;
  tUInt8 DEF_memReqQ_enqP__h14450;
  tUInt8 DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d79;
  DEF_memReqQ_empty__h14969 = INST_memReqQ_empty.METH_read();
  DEF_memReqQ_enqP__h14450 = INST_memReqQ_enqP.METH_read();
  DEF_memReqQ_full__h14940 = INST_memReqQ_full.METH_read();
  DEF_memReqQ_enqReq_wires_1_wget____d32 = INST_memReqQ_enqReq_wires_1.METH_wget();
  DEF_memReqQ_enqReq_wires_0_wget____d35 = INST_memReqQ_enqReq_wires_0.METH_wget();
  DEF_memReqQ_enqReq_ehrReg___d37 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_memReqQ_clearReq_virtual_reg_1_read____d75 = INST_memReqQ_clearReq_virtual_reg_1.METH_read();
  DEF_memReqQ_clearReq_wires_0_wget____d71 = INST_memReqQ_clearReq_wires_0.METH_wget();
  DEF_memReqQ_clearReq_wires_0_whas____d70 = INST_memReqQ_clearReq_wires_0.METH_whas();
  DEF_memReqQ_clearReq_ehrReg___d72 = INST_memReqQ_clearReq_ehrReg.METH_read();
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d79 = DEF_memReqQ_clearReq_virtual_reg_1_read____d75 || (DEF_memReqQ_clearReq_wires_0_whas____d70 ? !DEF_memReqQ_clearReq_wires_0_wget____d71 : !DEF_memReqQ_clearReq_ehrReg___d72);
  DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73 = DEF_memReqQ_clearReq_wires_0_whas____d70 ? DEF_memReqQ_clearReq_wires_0_wget____d71 : DEF_memReqQ_clearReq_ehrReg___d72;
  DEF_memReqQ_deqReq_ehrReg___d64 = INST_memReqQ_deqReq_ehrReg.METH_read();
  DEF_memReqQ_enqReq_wires_1_whas____d31 = INST_memReqQ_enqReq_wires_1.METH_whas();
  DEF_memReqQ_enqReq_wires_0_whas____d34 = INST_memReqQ_enqReq_wires_0.METH_whas();
  DEF_x__h40827 = INST_memReqQ_deqP.METH_read();
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_ehrReg___d37,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52);
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_wires_0_wget____d35,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51);
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_wires_1_wget____d32,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38 = DEF_memReqQ_enqReq_ehrReg___d37.get_bits_in_word8(5u,
												4u,
												1u);
  DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40 = DEF_memReqQ_enqReq_wires_1_whas____d31 ? DEF_memReqQ_enqReq_wires_1_wget____d32.get_bits_in_word8(5u,
																				   4u,
																				   1u) : (DEF_memReqQ_enqReq_wires_0_whas____d34 ? DEF_memReqQ_enqReq_wires_0_wget____d35.get_bits_in_word8(5u,
																																	    4u,
																																	    1u) : DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38);
  DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53 = DEF_memReqQ_enqReq_wires_0_whas____d34 ? DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51 : DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52;
  DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54 = DEF_memReqQ_enqReq_wires_1_whas____d31 ? DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50 : DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53;
  DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54;
  DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54;
  DEF_next_deqP___1__h14866 = !DEF_x__h40827 && (tUInt8)1u & (DEF_x__h40827 + (tUInt8)1u);
  DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d82 = !INST_memReqQ_enqReq_virtual_reg_2.METH_read() && DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40;
  DEF_v__h11904 = !DEF_memReqQ_enqP__h14450 && (tUInt8)1u & (DEF_memReqQ_enqP__h14450 + (tUInt8)1u);
  DEF_v__h11551 = DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d82 ? DEF_v__h11904 : DEF_memReqQ_enqP__h14450;
  DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66 = INST_memReqQ_deqReq_wires_1.METH_whas() ? INST_memReqQ_deqReq_wires_1.METH_wget() : (INST_memReqQ_deqReq_wires_0.METH_whas() ? INST_memReqQ_deqReq_wires_0.METH_wget() : DEF_memReqQ_deqReq_ehrReg___d64);
  DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0_AND_ETC___d91 = !INST_memReqQ_deqReq_virtual_reg_2.METH_read() && DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66;
  DEF__theResult_____2__h14467 = DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0_AND_ETC___d91 ? DEF_next_deqP___1__h14866 : DEF_x__h40827;
  DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0__ETC___d98 = DEF__theResult_____2__h14467 == DEF_v__h11551;
  DEF_NOT_memReqQ_clearReq_virtual_reg_1_read__5_03__ETC___d109 = (!DEF_memReqQ_clearReq_virtual_reg_1_read____d75 && DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73) || (DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0__ETC___d98 && (DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d82 ? DEF_memReqQ_empty__h14969 : DEF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0_AND_ETC___d91 || DEF_memReqQ_empty__h14969));
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d111 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d79 && DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d82;
  DEF_memReqQ_enqP_3_EQ_1_15_AND_memReqQ_clearReq_vi_ETC___d116 = DEF_memReqQ_enqP__h14450 == (tUInt8)1u && DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d111;
  DEF_memReqQ_enqP_3_EQ_0_10_AND_memReqQ_clearReq_vi_ETC___d112 = DEF_memReqQ_enqP__h14450 == (tUInt8)0u && DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d111;
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d102 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d79 && (DEF_IF_NOT_memReqQ_deqReq_virtual_reg_2_read__9_0__ETC___d98 && (DEF_NOT_memReqQ_enqReq_virtual_reg_2_read__0_1_AND_ETC___d82 || DEF_memReqQ_full__h14940));
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d88 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d79 && DEF_v__h11551;
  DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d97 = DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d79 && DEF__theResult_____2__h14467;
  DEF__0_CONCAT_DONTCARE___d117.set_bits_in_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(5u,
																0u,
																5u),
						 5u,
						 0u,
						 5u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
								    4u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										       3u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													  2u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															     1u).set_whole_word(UWide_literal_165_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																		0u);
  DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119.set_bits_in_word((tUInt8)31u & ((DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40 << 4u) | DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118.get_bits_in_word8(5u,
																														       0u,
																														       4u)),
										 5u,
										 0u,
										 5u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118.get_whole_word(4u),
												    4u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118.get_whole_word(3u),
														       3u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118.get_whole_word(2u),
																	  2u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118.get_whole_word(1u),
																			     1u).set_whole_word(DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118.get_whole_word(0u),
																						0u);
  INST_memReqQ_enqP.METH_write(DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d88);
  INST_memReqQ_deqP.METH_write(DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d97);
  INST_memReqQ_full.METH_write(DEF_memReqQ_clearReq_virtual_reg_1_read__5_OR_IF_m_ETC___d102);
  INST_memReqQ_empty.METH_write(DEF_NOT_memReqQ_clearReq_virtual_reg_1_read__5_03__ETC___d109);
  if (DEF_memReqQ_enqP_3_EQ_0_10_AND_memReqQ_clearReq_vi_ETC___d112)
    INST_memReqQ_data_0.METH_write(DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114);
  if (DEF_memReqQ_enqP_3_EQ_1_15_AND_memReqQ_clearReq_vi_ETC___d116)
    INST_memReqQ_data_1.METH_write(DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114);
  INST_memReqQ_clearReq_ignored_wires_1.METH_wset(DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73);
  INST_memReqQ_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_memReqQ_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_memReqQ_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d117);
  INST_memReqQ_enqReq_ignored_wires_2.METH_wset(DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119);
  INST_memReqQ_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memReqQ_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_memReqQ_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memReqQ_deqReq_ignored_wires_2.METH_wset(DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_enqReq_canonicalize()
{
  tUInt8 DEF_memRespQ_enqReq_wires_2_whas____d120;
  DEF_memRespQ_enqReq_wires_2_wget____d121 = INST_memRespQ_enqReq_wires_2.METH_wget();
  DEF_memRespQ_enqReq_wires_1_wget____d124 = INST_memRespQ_enqReq_wires_1.METH_wget();
  DEF_memRespQ_enqReq_wires_0_wget____d127 = INST_memRespQ_enqReq_wires_0.METH_wget();
  DEF_memRespQ_enqReq_ehrReg___d129 = INST_memRespQ_enqReq_ehrReg.METH_read();
  DEF_memRespQ_enqReq_wires_2_whas____d120 = INST_memRespQ_enqReq_wires_2.METH_whas();
  DEF_memRespQ_enqReq_wires_1_whas____d123 = INST_memRespQ_enqReq_wires_1.METH_whas();
  DEF_memRespQ_enqReq_wires_0_whas____d126 = INST_memRespQ_enqReq_wires_0.METH_whas();
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_ehrReg___d129,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144);
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_wires_0_wget____d127,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143);
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_wires_2_wget____d121,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141);
  DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130 = DEF_memRespQ_enqReq_ehrReg___d129.get_bits_in_word8(4u,
												     0u,
												     1u);
  DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132 = DEF_memRespQ_enqReq_wires_1_whas____d123 ? DEF_memRespQ_enqReq_wires_1_wget____d124.get_bits_in_word8(4u,
																					0u,
																					1u) : (DEF_memRespQ_enqReq_wires_0_whas____d126 ? DEF_memRespQ_enqReq_wires_0_wget____d127.get_bits_in_word8(4u,
																																		     0u,
																																		     1u) : DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130);
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_wires_1_wget____d124,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142);
  DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145 = DEF_memRespQ_enqReq_wires_0_whas____d126 ? DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143 : DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144;
  DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146 = DEF_memRespQ_enqReq_wires_1_whas____d123 ? DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142 : DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145;
  DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147 = DEF_memRespQ_enqReq_wires_2_whas____d120 ? DEF_memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141 : DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146;
  DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148 = DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147;
  DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149.build_concat(8589934591llu & ((((tUInt64)(DEF_memRespQ_enqReq_wires_2_whas____d120 ? DEF_memRespQ_enqReq_wires_2_wget____d121.get_bits_in_word8(4u,
																										0u,
																										1u) : DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132)) << 32u) | (tUInt64)(DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148.get_whole_word(3u))),
									     96u,
									     33u).set_whole_word(DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148.get_whole_word(2u),
												 2u).set_whole_word(DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148.get_whole_word(1u),
														    1u).set_whole_word(DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148.get_whole_word(0u),
																       0u);
  INST_memRespQ_enqReq_ehrReg.METH_write(DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_deqReq_canonicalize()
{
  tUInt8 DEF_IF_memRespQ_deqReq_wires_2_whas__50_THEN_memRe_ETC___d159;
  DEF_memRespQ_deqReq_ehrReg___d156 = INST_memRespQ_deqReq_ehrReg.METH_read();
  DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158 = INST_memRespQ_deqReq_wires_1.METH_whas() ? INST_memRespQ_deqReq_wires_1.METH_wget() : (INST_memRespQ_deqReq_wires_0.METH_whas() ? INST_memRespQ_deqReq_wires_0.METH_wget() : DEF_memRespQ_deqReq_ehrReg___d156);
  DEF_IF_memRespQ_deqReq_wires_2_whas__50_THEN_memRe_ETC___d159 = INST_memRespQ_deqReq_wires_2.METH_whas() ? INST_memRespQ_deqReq_wires_2.METH_wget() : DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158;
  INST_memRespQ_deqReq_ehrReg.METH_write(DEF_IF_memRespQ_deqReq_wires_2_whas__50_THEN_memRe_ETC___d159);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_clearReq_canonicalize()
{
  tUInt8 DEF_IF_memRespQ_clearReq_wires_1_whas__60_THEN_mem_ETC___d166;
  DEF_memRespQ_clearReq_wires_0_whas____d162 = INST_memRespQ_clearReq_wires_0.METH_whas();
  DEF_memRespQ_clearReq_wires_0_wget____d163 = INST_memRespQ_clearReq_wires_0.METH_wget();
  DEF_memRespQ_clearReq_ehrReg___d164 = INST_memRespQ_clearReq_ehrReg.METH_read();
  DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165 = DEF_memRespQ_clearReq_wires_0_whas____d162 ? DEF_memRespQ_clearReq_wires_0_wget____d163 : DEF_memRespQ_clearReq_ehrReg___d164;
  DEF_IF_memRespQ_clearReq_wires_1_whas__60_THEN_mem_ETC___d166 = INST_memRespQ_clearReq_wires_1.METH_whas() ? INST_memRespQ_clearReq_wires_1.METH_wget() : DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165;
  INST_memRespQ_clearReq_ehrReg.METH_write(DEF_IF_memRespQ_clearReq_wires_1_whas__60_THEN_mem_ETC___d166);
}

void MOD_mkCacheSetAssociative::RL_memRespQ_canonicalize()
{
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d189;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d180;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d194;
  tUInt8 DEF_memRespQ_enqP_75_EQ_0_02_AND_memRespQ_clearReq_ETC___d204;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d203;
  tUInt8 DEF_memRespQ_enqP_75_EQ_1_07_AND_memRespQ_clearReq_ETC___d208;
  tUInt8 DEF_NOT_memRespQ_clearReq_virtual_reg_1_read__67_9_ETC___d201;
  tUInt8 DEF_v__h22488;
  tUInt8 DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__72_73__ETC___d174;
  tUInt8 DEF_next_deqP___1__h25262;
  tUInt8 DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__81_82__ETC___d183;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read____d167;
  tUInt8 DEF_v__h22135;
  tUInt8 DEF__theResult_____2__h24863;
  tUInt8 DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__81__ETC___d190;
  tUInt8 DEF_memRespQ_enqP__h24846;
  tUInt8 DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d171;
  DEF_memRespQ_full__h25336 = INST_memRespQ_full.METH_read();
  DEF_x__h31381 = INST_memRespQ_deqP.METH_read();
  DEF_memRespQ_enqP__h24846 = INST_memRespQ_enqP.METH_read();
  DEF_memRespQ_enqReq_wires_1_wget____d124 = INST_memRespQ_enqReq_wires_1.METH_wget();
  DEF_memRespQ_enqReq_wires_0_wget____d127 = INST_memRespQ_enqReq_wires_0.METH_wget();
  DEF_memRespQ_enqReq_ehrReg___d129 = INST_memRespQ_enqReq_ehrReg.METH_read();
  DEF_memRespQ_clearReq_virtual_reg_1_read____d167 = INST_memRespQ_clearReq_virtual_reg_1.METH_read();
  DEF_memRespQ_clearReq_wires_0_wget____d163 = INST_memRespQ_clearReq_wires_0.METH_wget();
  DEF_memRespQ_clearReq_wires_0_whas____d162 = INST_memRespQ_clearReq_wires_0.METH_whas();
  DEF_memRespQ_clearReq_ehrReg___d164 = INST_memRespQ_clearReq_ehrReg.METH_read();
  DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d171 = DEF_memRespQ_clearReq_virtual_reg_1_read____d167 || (DEF_memRespQ_clearReq_wires_0_whas____d162 ? !DEF_memRespQ_clearReq_wires_0_wget____d163 : !DEF_memRespQ_clearReq_ehrReg___d164);
  DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165 = DEF_memRespQ_clearReq_wires_0_whas____d162 ? DEF_memRespQ_clearReq_wires_0_wget____d163 : DEF_memRespQ_clearReq_ehrReg___d164;
  DEF_memRespQ_deqReq_ehrReg___d156 = INST_memRespQ_deqReq_ehrReg.METH_read();
  DEF_memRespQ_enqReq_wires_1_whas____d123 = INST_memRespQ_enqReq_wires_1.METH_whas();
  DEF_memRespQ_enqReq_wires_0_whas____d126 = INST_memRespQ_enqReq_wires_0.METH_whas();
  DEF_memRespQ_empty__h25365 = INST_memRespQ_empty.METH_read();
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_ehrReg___d129,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144);
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_wires_0_wget____d127,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143);
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_wires_1_wget____d124,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142);
  DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130 = DEF_memRespQ_enqReq_ehrReg___d129.get_bits_in_word8(4u,
												     0u,
												     1u);
  DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132 = DEF_memRespQ_enqReq_wires_1_whas____d123 ? DEF_memRespQ_enqReq_wires_1_wget____d124.get_bits_in_word8(4u,
																					0u,
																					1u) : (DEF_memRespQ_enqReq_wires_0_whas____d126 ? DEF_memRespQ_enqReq_wires_0_wget____d127.get_bits_in_word8(4u,
																																		     0u,
																																		     1u) : DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130);
  DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145 = DEF_memRespQ_enqReq_wires_0_whas____d126 ? DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143 : DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144;
  DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146 = DEF_memRespQ_enqReq_wires_1_whas____d123 ? DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142 : DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145;
  DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146;
  DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146;
  DEF_next_deqP___1__h25262 = !DEF_x__h31381 && (tUInt8)1u & (DEF_x__h31381 + (tUInt8)1u);
  DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__72_73__ETC___d174 = !INST_memRespQ_enqReq_virtual_reg_2.METH_read() && DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132;
  DEF_v__h22488 = !DEF_memRespQ_enqP__h24846 && (tUInt8)1u & (DEF_memRespQ_enqP__h24846 + (tUInt8)1u);
  DEF_v__h22135 = DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__72_73__ETC___d174 ? DEF_v__h22488 : DEF_memRespQ_enqP__h24846;
  DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158 = INST_memRespQ_deqReq_wires_1.METH_whas() ? INST_memRespQ_deqReq_wires_1.METH_wget() : (INST_memRespQ_deqReq_wires_0.METH_whas() ? INST_memRespQ_deqReq_wires_0.METH_wget() : DEF_memRespQ_deqReq_ehrReg___d156);
  DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__81_82__ETC___d183 = !INST_memRespQ_deqReq_virtual_reg_2.METH_read() && DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158;
  DEF__theResult_____2__h24863 = DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__81_82__ETC___d183 ? DEF_next_deqP___1__h25262 : DEF_x__h31381;
  DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__81__ETC___d190 = DEF__theResult_____2__h24863 == DEF_v__h22135;
  DEF_NOT_memRespQ_clearReq_virtual_reg_1_read__67_9_ETC___d201 = (!DEF_memRespQ_clearReq_virtual_reg_1_read____d167 && DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165) || (DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__81__ETC___d190 && (DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__72_73__ETC___d174 ? DEF_memRespQ_empty__h25365 : DEF_NOT_memRespQ_deqReq_virtual_reg_2_read__81_82__ETC___d183 || DEF_memRespQ_empty__h25365));
  DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d203 = DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d171 && DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__72_73__ETC___d174;
  DEF_memRespQ_enqP_75_EQ_1_07_AND_memRespQ_clearReq_ETC___d208 = DEF_memRespQ_enqP__h24846 == (tUInt8)1u && DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d203;
  DEF_memRespQ_enqP_75_EQ_0_02_AND_memRespQ_clearReq_ETC___d204 = DEF_memRespQ_enqP__h24846 == (tUInt8)0u && DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d203;
  DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d194 = DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d171 && (DEF_IF_NOT_memRespQ_deqReq_virtual_reg_2_read__81__ETC___d190 && (DEF_NOT_memRespQ_enqReq_virtual_reg_2_read__72_73__ETC___d174 || DEF_memRespQ_full__h25336));
  DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d180 = DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d171 && DEF_v__h22135;
  DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d189 = DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d171 && DEF__theResult_____2__h24863;
  DEF__0_CONCAT_DONTCARE___d209.set_bits_in_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(4u,
														       0u,
														       1u),
						 4u,
						 0u,
						 1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								    3u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
										       2u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													  1u).set_whole_word(UWide_literal_129_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															     0u);
  DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211.build_concat(8589934591llu & ((((tUInt64)(DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132)) << 32u) | (tUInt64)(DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210.get_whole_word(3u))),
									     96u,
									     33u).set_whole_word(DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210.get_whole_word(2u),
												 2u).set_whole_word(DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210.get_whole_word(1u),
														    1u).set_whole_word(DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210.get_whole_word(0u),
																       0u);
  INST_memRespQ_enqP.METH_write(DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d180);
  INST_memRespQ_deqP.METH_write(DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d189);
  INST_memRespQ_full.METH_write(DEF_memRespQ_clearReq_virtual_reg_1_read__67_OR_IF_ETC___d194);
  INST_memRespQ_empty.METH_write(DEF_NOT_memRespQ_clearReq_virtual_reg_1_read__67_9_ETC___d201);
  if (DEF_memRespQ_enqP_75_EQ_0_02_AND_memRespQ_clearReq_ETC___d204)
    INST_memRespQ_data_0.METH_write(DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206);
  if (DEF_memRespQ_enqP_75_EQ_1_07_AND_memRespQ_clearReq_ETC___d208)
    INST_memRespQ_data_1.METH_write(DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206);
  INST_memRespQ_clearReq_ignored_wires_1.METH_wset(DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165);
  INST_memRespQ_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_memRespQ_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_memRespQ_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d209);
  INST_memRespQ_enqReq_ignored_wires_2.METH_wset(DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211);
  INST_memRespQ_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_memRespQ_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_ignored_wires_2.METH_wset(DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158);
}

void MOD_mkCacheSetAssociative::RL_initialize()
{
  tUInt32 DEF__0_CONCAT_DONTCARE___d217;
  tUInt8 DEF_x__h27313;
  tUInt8 DEF_i__h27813;
  DEF_x__h27824 = INST_init.METH_read();
  DEF_i__h27813 = (tUInt8)((tUInt8)31u & DEF_x__h27824);
  DEF_x__h27313 = (tUInt8)63u & (DEF_x__h27824 + (tUInt8)1u);
  DEF__0_CONCAT_DONTCARE___d217 = 2796202u;
  INST_init.METH_write(DEF_x__h27313);
  INST_tagArray_0.METH_upd(DEF_i__h27813, DEF__0_CONCAT_DONTCARE___d217);
  INST_dirtyArray_0.METH_upd(DEF_i__h27813, (tUInt8)0u);
  INST_lruArray_0.METH_upd(DEF_i__h27813, (tUInt8)0u);
  INST_tagArray_1.METH_upd(DEF_i__h27813, DEF__0_CONCAT_DONTCARE___d217);
  INST_dirtyArray_1.METH_upd(DEF_i__h27813, (tUInt8)0u);
  INST_lruArray_1.METH_upd(DEF_i__h27813, (tUInt8)1u);
}

void MOD_mkCacheSetAssociative::RL_startMiss()
{
  tUInt32 DEF_addr__h28185;
  tUInt8 DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d276;
  tUInt8 DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d243;
  tUInt8 DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d278;
  tUInt32 DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d249;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d261;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d257;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d265;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d270;
  tUInt32 DEF_x__h28261;
  tUInt32 DEF_x__h28260;
  DEF_memReqQ_enqReq_ehrReg___d37 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_missReq___d218 = INST_missReq.METH_read();
  DEF_idx__h29800 = DEF_missReq___d218.get_bits_in_word8(1u, 4u, 5u);
  DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254 = INST_dataArray_1.METH_sub(DEF_idx__h29800);
  DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252 = INST_dataArray_0.METH_sub(DEF_idx__h29800);
  DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222 = INST_tagArray_1.METH_sub(DEF_idx__h29800);
  DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220 = INST_tagArray_0.METH_sub(DEF_idx__h29800);
  DEF_x__h31154 = INST_lruArray_1.METH_sub(DEF_idx__h29800);
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_ehrReg___d37,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52);
  DEF_x__h28260 = (tUInt32)(8388607u & DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220);
  DEF_x__h28261 = (tUInt32)(8388607u & DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38 = DEF_memReqQ_enqReq_ehrReg___d37.get_bits_in_word8(5u,
												4u,
												1u);
  DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221 = (tUInt8)(DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220 >> 23u);
  DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223 = (tUInt8)(DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222 >> 23u);
  DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225 = !DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223;
  DEF_replacedSetOffset__h30969 = DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225 || !DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221 ? DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225 : DEF_x__h31154;
  switch (DEF_replacedSetOffset__h30969) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235 = INST_dirtyArray_0.METH_sub(DEF_idx__h29800);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235 = INST_dirtyArray_1.METH_sub(DEF_idx__h29800);
    break;
  default:
    DEF_SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235 = (tUInt8)0u;
  }
  switch (DEF_replacedSetOffset__h30969) {
  case (tUInt8)0u:
    DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230 = DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230 = DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223;
    break;
  default:
    DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230 = (tUInt8)0u;
  }
  switch (DEF_replacedSetOffset__h30969) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d270 = DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252.get_whole_word(0u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d270 = DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254.get_whole_word(0u);
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d270 = 2863311530u;
  }
  switch (DEF_replacedSetOffset__h30969) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d265 = DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252.get_whole_word(1u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d265 = DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254.get_whole_word(1u);
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d265 = 2863311530u;
  }
  switch (DEF_replacedSetOffset__h30969) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d257 = DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252.get_whole_word(3u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d257 = DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254.get_whole_word(3u);
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d257 = 2863311530u;
  }
  switch (DEF_replacedSetOffset__h30969) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d261 = DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252.get_whole_word(2u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d261 = DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254.get_whole_word(2u);
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d261 = 2863311530u;
  }
  switch (DEF_replacedSetOffset__h30969) {
  case (tUInt8)0u:
    DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d249 = DEF_x__h28260;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d249 = DEF_x__h28261;
    break;
  default:
    DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d249 = 2796202u;
  }
  DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273 = DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52;
  DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277 = DEF_replacedSetOffset__h30969 == (tUInt8)1u;
  DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275 = DEF_replacedSetOffset__h30969 == (tUInt8)0u;
  DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d243 = DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230 && DEF_SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235;
  DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d278 = DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277 && DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d243;
  DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d276 = DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275 && DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d243;
  DEF_addr__h28185 = ((DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d249 << 9u) | (((tUInt32)(DEF_idx__h29800)) << 4u)) | (tUInt32)((tUInt8)0u);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274.set_bits_in_word((tUInt8)31u & ((DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38 << 4u) | DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_bits_in_word8(5u,
																												    0u,
																												    4u)),
										 5u,
										 0u,
										 5u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(4u),
												    4u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(3u),
														       3u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(2u),
																	  2u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(1u),
																			     1u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(0u),
																						0u);
  DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266.set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d257,
									       2u).set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d261,
												  1u).set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d265,
														     0u);
  DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271.set_bits_in_word(DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266.get_bits_in_word8(2u,
																				 29u,
																				 3u),
										 4u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  96u,
														  DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266,
														  32u,
														  92u,
														  32u,
														  61u),
												    3u).set_whole_word(primExtract32(32u,
																     96u,
																     DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266,
																     32u,
																     60u,
																     32u,
																     29u),
														       2u).set_whole_word((DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266.get_bits_in_word32(0u,
																											    0u,
																											    29u) << 3u) | (tUInt32)((tUInt8)(DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d270 >> 29u)),
																	  1u).set_whole_word((((tUInt32)(536870911u & DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d270)) << 3u) | (tUInt32)((tUInt8)4u),
																			     0u);
  DEF__3_CONCAT_IF_SEL_ARR_NOT_tagArray_0_sub_missReq_ETC___d272.set_bits_in_word((tUInt8)31u & (((tUInt8)3u << 3u) | (tUInt8)(DEF_addr__h28185 >> 29u)),
										  5u,
										  0u,
										  5u).set_whole_word((((tUInt32)(536870911u & DEF_addr__h28185)) << 3u) | (tUInt32)(DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271.get_bits_in_word8(4u,
																														    0u,
																														    3u)),
												     4u).set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271.get_whole_word(3u),
															3u).set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271.get_whole_word(2u),
																	   2u).set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271.get_whole_word(1u),
																			      1u).set_whole_word(DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271.get_whole_word(0u),
																						 0u);
  if (DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d243)
    INST_memReqQ_enqReq_wires_0.METH_wset(DEF__3_CONCAT_IF_SEL_ARR_NOT_tagArray_0_sub_missReq_ETC___d272);
  if (DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d243)
    INST_memReqQ_enqReq_ignored_wires_0.METH_wset(DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274);
  if (DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d243)
    INST_memReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d276)
    INST_dirtyArray_0.METH_upd(DEF_idx__h29800, (tUInt8)0u);
  if (DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d278)
    INST_dirtyArray_1.METH_upd(DEF_idx__h29800, (tUInt8)0u);
  INST_status.METH_write((tUInt8)2u);
}

void MOD_mkCacheSetAssociative::RL_sendFillReq()
{
  tUInt32 DEF_addr__h29803;
  DEF_memReqQ_enqReq_ehrReg___d37 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_missReq___d218 = INST_missReq.METH_read();
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_ehrReg___d37,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38 = DEF_memReqQ_enqReq_ehrReg___d37.get_bits_in_word8(5u,
												4u,
												1u);
  DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273 = DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52;
  DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274.set_bits_in_word((tUInt8)31u & ((DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38 << 4u) | DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_bits_in_word8(5u,
																												    0u,
																												    4u)),
										 5u,
										 0u,
										 5u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(4u),
												    4u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(3u),
														       3u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(2u),
																	  2u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(1u),
																			     1u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(0u),
																						0u);
  DEF_addr__h29803 = (DEF_missReq___d218.get_bits_in_word32(1u,
							    4u,
							    28u) << 4u) | (tUInt32)((tUInt8)0u);
  DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284.set_bits_in_word((tUInt8)(DEF_addr__h29803 >> 29u),
										 5u,
										 0u,
										 3u).set_whole_word((((tUInt32)(536870911u & DEF_addr__h29803)) << 3u) | (tUInt32)(UWide_literal_131_h555555555555555555555555555555554.get_bits_in_word8(4u,
																													  0u,
																													  3u)),
												    4u).set_whole_word(UWide_literal_131_h555555555555555555555555555555554.get_whole_word(3u),
														       3u).set_whole_word(UWide_literal_131_h555555555555555555555555555555554.get_whole_word(2u),
																	  2u).set_whole_word(UWide_literal_131_h555555555555555555555555555555554.get_whole_word(1u),
																			     1u).set_whole_word(UWide_literal_131_h555555555555555555555555555555554.get_whole_word(0u),
																						0u);
  DEF__1_CONCAT_missReq_18_BIT_64_81_CONCAT_missReq_1_ETC___d285.set_bits_in_word((tUInt8)31u & ((((tUInt8)1u << 4u) | (DEF_missReq___d218.get_bits_in_word8(2u,
																			     0u,
																			     1u) << 3u)) | DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284.get_bits_in_word8(5u,
																															   0u,
																															   3u)),
										  5u,
										  0u,
										  5u).set_whole_word(DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284.get_whole_word(4u),
												     4u).set_whole_word(DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284.get_whole_word(3u),
															3u).set_whole_word(DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284.get_whole_word(2u),
																	   2u).set_whole_word(DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284.get_whole_word(1u),
																			      1u).set_whole_word(DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284.get_whole_word(0u),
																						 0u);
  INST_memReqQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_missReq_18_BIT_64_81_CONCAT_missReq_1_ETC___d285);
  INST_memReqQ_enqReq_ignored_wires_0.METH_wset(DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274);
  INST_status.METH_write((tUInt8)3u);
  INST_memReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
}

void MOD_mkCacheSetAssociative::RL_waitFillResp()
{
  tUInt32 DEF__1_CONCAT_missReq_18_BITS_63_TO_41_17___d318;
  tUInt8 DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d319;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d302;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_97_BITS_95_TO_64_03_me_ETC___d306;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_97_BITS_63_TO_32_08_me_ETC___d311;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_97_BITS_31_TO_0_12_mem_ETC___d315;
  tUInt32 DEF_x__h32848;
  tUInt32 DEF_SEL_ARR_memRespQ_data_1_99_BITS_31_TO_0_13_mem_ETC___d325;
  tUInt32 DEF_SEL_ARR_memRespQ_data_0_97_BITS_31_TO_0_12_mem_ETC___d323;
  tUInt32 DEF_tag__h29801;
  tUInt32 DEF_memRespQ_data_0_97_BITS_31_TO_0___d312;
  tUInt32 DEF_memRespQ_data_0_97_BITS_63_TO_32___d308;
  tUInt32 DEF_memRespQ_data_0_97_BITS_95_TO_64___d303;
  tUInt32 DEF_memRespQ_data_0_97_BITS_127_TO_96___d298;
  tUInt32 DEF_memRespQ_data_1_99_BITS_31_TO_0___d313;
  tUInt32 DEF_memRespQ_data_1_99_BITS_63_TO_32___d309;
  tUInt32 DEF_memRespQ_data_1_99_BITS_95_TO_64___d304;
  tUInt32 DEF_memRespQ_data_1_99_BITS_127_TO_96___d300;
  tUInt8 DEF_x__h32417;
  tUInt8 DEF_offset__h32524;
  DEF_x__h31381 = INST_memRespQ_deqP.METH_read();
  DEF_memRespQ_data_1__h31914 = INST_memRespQ_data_1.METH_read();
  DEF_memRespQ_data_0__h31892 = INST_memRespQ_data_0.METH_read();
  DEF_missReq___d218 = INST_missReq.METH_read();
  DEF_offset__h32524 = DEF_missReq___d218.get_bits_in_word8(1u, 2u, 2u);
  DEF_idx__h29800 = DEF_missReq___d218.get_bits_in_word8(1u, 4u, 5u);
  DEF_def__h40636 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222 = INST_tagArray_1.METH_sub(DEF_idx__h29800);
  DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220 = INST_tagArray_0.METH_sub(DEF_idx__h29800);
  DEF_memRespQ_deqReq_ehrReg___d156 = INST_memRespQ_deqReq_ehrReg.METH_read();
  DEF_hitQ_empty_ehrReg__h4964 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_hitQ_full_ehrReg__h6087 = INST_hitQ_full_ehrReg.METH_read();
  DEF_x__h31154 = INST_lruArray_1.METH_sub(DEF_idx__h29800);
  DEF_x__h32417 = INST_lruArray_0.METH_sub(DEF_idx__h29800);
  DEF_memRespQ_data_1_99_BITS_127_TO_96___d300 = DEF_memRespQ_data_1__h31914.get_whole_word(3u);
  DEF_memRespQ_data_1_99_BITS_63_TO_32___d309 = DEF_memRespQ_data_1__h31914.get_whole_word(1u);
  DEF_memRespQ_data_1_99_BITS_95_TO_64___d304 = DEF_memRespQ_data_1__h31914.get_whole_word(2u);
  DEF_memRespQ_data_1_99_BITS_31_TO_0___d313 = DEF_memRespQ_data_1__h31914.get_whole_word(0u);
  DEF_memRespQ_data_0_97_BITS_127_TO_96___d298 = DEF_memRespQ_data_0__h31892.get_whole_word(3u);
  DEF_memRespQ_data_0_97_BITS_63_TO_32___d308 = DEF_memRespQ_data_0__h31892.get_whole_word(1u);
  DEF_memRespQ_data_0_97_BITS_95_TO_64___d303 = DEF_memRespQ_data_0__h31892.get_whole_word(2u);
  DEF_memRespQ_data_0_97_BITS_31_TO_0___d312 = DEF_memRespQ_data_0__h31892.get_whole_word(0u);
  DEF_tag__h29801 = DEF_missReq___d218.get_bits_in_word32(1u, 9u, 23u);
  DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221 = (tUInt8)(DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220 >> 23u);
  DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223 = (tUInt8)(DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222 >> 23u);
  DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225 = !DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223;
  DEF_replacedSetOffset__h30969 = DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225 || !DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221 ? DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225 : DEF_x__h31154;
  switch (DEF_offset__h32524) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_31_TO_0_12_mem_ETC___d323 = DEF_memRespQ_data_0_97_BITS_31_TO_0___d312;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_31_TO_0_12_mem_ETC___d323 = DEF_memRespQ_data_0_97_BITS_63_TO_32___d308;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_31_TO_0_12_mem_ETC___d323 = DEF_memRespQ_data_0_97_BITS_95_TO_64___d303;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_31_TO_0_12_mem_ETC___d323 = DEF_memRespQ_data_0_97_BITS_127_TO_96___d298;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_31_TO_0_12_mem_ETC___d323 = 2863311530u;
  }
  switch (DEF_offset__h32524) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_1_99_BITS_31_TO_0_13_mem_ETC___d325 = DEF_memRespQ_data_1_99_BITS_31_TO_0___d313;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_1_99_BITS_31_TO_0_13_mem_ETC___d325 = DEF_memRespQ_data_1_99_BITS_63_TO_32___d309;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_memRespQ_data_1_99_BITS_31_TO_0_13_mem_ETC___d325 = DEF_memRespQ_data_1_99_BITS_95_TO_64___d304;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_memRespQ_data_1_99_BITS_31_TO_0_13_mem_ETC___d325 = DEF_memRespQ_data_1_99_BITS_127_TO_96___d300;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_1_99_BITS_31_TO_0_13_mem_ETC___d325 = 2863311530u;
  }
  switch (DEF_x__h31381) {
  case (tUInt8)0u:
    DEF_x__h32848 = DEF_SEL_ARR_memRespQ_data_0_97_BITS_31_TO_0_12_mem_ETC___d323;
    break;
  case (tUInt8)1u:
    DEF_x__h32848 = DEF_SEL_ARR_memRespQ_data_1_99_BITS_31_TO_0_13_mem_ETC___d325;
    break;
  default:
    DEF_x__h32848 = 2863311530u;
  }
  switch (DEF_x__h31381) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_31_TO_0_12_mem_ETC___d315 = DEF_memRespQ_data_0_97_BITS_31_TO_0___d312;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_31_TO_0_12_mem_ETC___d315 = DEF_memRespQ_data_1_99_BITS_31_TO_0___d313;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_31_TO_0_12_mem_ETC___d315 = 2863311530u;
  }
  switch (DEF_x__h31381) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_63_TO_32_08_me_ETC___d311 = DEF_memRespQ_data_0_97_BITS_63_TO_32___d308;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_63_TO_32_08_me_ETC___d311 = DEF_memRespQ_data_1_99_BITS_63_TO_32___d309;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_63_TO_32_08_me_ETC___d311 = 2863311530u;
  }
  switch (DEF_x__h31381) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_95_TO_64_03_me_ETC___d306 = DEF_memRespQ_data_0_97_BITS_95_TO_64___d303;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_95_TO_64_03_me_ETC___d306 = DEF_memRespQ_data_1_99_BITS_95_TO_64___d304;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_95_TO_64_03_me_ETC___d306 = 2863311530u;
  }
  switch (DEF_x__h31381) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d302 = DEF_memRespQ_data_0_97_BITS_127_TO_96___d298;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d302 = DEF_memRespQ_data_1_99_BITS_127_TO_96___d300;
    break;
  default:
    DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d302 = 2863311530u;
  }
  DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277 = DEF_replacedSetOffset__h30969 == (tUInt8)1u;
  DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275 = DEF_replacedSetOffset__h30969 == (tUInt8)0u;
  DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d319 = DEF_replacedSetOffset__h30969 == DEF_x__h31154;
  DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316.set_whole_word(DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d302,
									       3u).set_whole_word(DEF_SEL_ARR_memRespQ_data_0_97_BITS_95_TO_64_03_me_ETC___d306,
												  2u).set_whole_word(DEF_SEL_ARR_memRespQ_data_0_97_BITS_63_TO_32_08_me_ETC___d311,
														     1u).set_whole_word(DEF_SEL_ARR_memRespQ_data_0_97_BITS_31_TO_0_12_mem_ETC___d315,
																	0u);
  DEF__1_CONCAT_missReq_18_BITS_63_TO_41_17___d318 = 16777215u & ((((tUInt32)((tUInt8)1u)) << 23u) | DEF_tag__h29801);
  if (DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275)
    INST_dataArray_0.METH_upd(DEF_idx__h29800,
			      DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316);
  if (DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277)
    INST_dataArray_1.METH_upd(DEF_idx__h29800,
			      DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316);
  if (DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275)
    INST_tagArray_0.METH_upd(DEF_idx__h29800, DEF__1_CONCAT_missReq_18_BITS_63_TO_41_17___d318);
  if (DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277)
    INST_tagArray_1.METH_upd(DEF_idx__h29800, DEF__1_CONCAT_missReq_18_BITS_63_TO_41_17___d318);
  if (DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d319)
    INST_lruArray_1.METH_upd(DEF_idx__h29800, DEF_x__h32417);
  INST_hitQ_data_0_wires_0.METH_wset(DEF_x__h32848);
  INST_lruArray_0.METH_upd(DEF_idx__h29800, DEF_replacedSetOffset__h30969);
  INST_hitQ_data_0_ignored_wires_0.METH_wset(DEF_def__h40636);
  INST_hitQ_data_0_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_empty_wires_0.METH_wset((tUInt8)0u);
  INST_hitQ_empty_ignored_wires_0.METH_wset(DEF_hitQ_empty_ehrReg__h4964);
  INST_hitQ_empty_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_enqP_wires_0.METH_wset();
  INST_hitQ_enqP_ignored_wires_0.METH_wset();
  INST_hitQ_enqP_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_full_wires_0.METH_wset((tUInt8)1u);
  INST_hitQ_full_ignored_wires_0.METH_wset(DEF_hitQ_full_ehrReg__h6087);
  INST_hitQ_full_virtual_reg_0.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_memRespQ_deqReq_ignored_wires_0.METH_wset(DEF_memRespQ_deqReq_ehrReg___d156);
  INST_status.METH_write((tUInt8)0u);
  INST_memRespQ_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
}


/* Methods */

void MOD_mkCacheSetAssociative::METH_req(tUWide ARG_req_r)
{
  tUInt32 DEF_x__h39743;
  tUInt32 DEF_x__h39646;
  tUInt8 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d351;
  tUInt8 DEF_req_r_BIT_64_54_AND_NOT_tagArray_1_sub_req_r_B_ETC___d389;
  tUInt8 DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_2_ETC___d356;
  tUInt8 DEF_req_r_BIT_64_54_AND_tagArray_1_sub_req_r_BITS__ETC___d355;
  tUInt8 DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_2_ETC___d388;
  tUInt8 DEF_NOT_req_r_BIT_64_54_94_AND_NOT_tagArray_1_sub__ETC___d402;
  tUInt8 DEF_NOT_req_r_BIT_64_54___d394;
  tUInt8 DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395;
  tUInt8 DEF_tagArray_0_sub_req_r_BITS_40_TO_36_28_35_BITS__ETC___d338;
  tUInt8 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BITS__ETC___d333;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d365;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d371;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d378;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d384;
  tUInt8 DEF_setOffset__h35206;
  tUInt32 DEF_data__h35414;
  tUInt32 DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d397;
  tUInt32 DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_28_ETC___d399;
  tUInt8 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_23___d330;
  tUInt8 DEF_tagArray_0_sub_req_r_BITS_40_TO_36_28_35_BIT_23___d336;
  tUInt32 DEF_tag__h34951;
  tUInt32 DEF_req_r_BITS_31_TO_0___d359;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d381;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d375;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d368;
  tUInt32 DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d361;
  tUInt32 DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d382;
  tUInt32 DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d376;
  tUInt32 DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d369;
  tUInt32 DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d363;
  tUInt8 DEF_x__h35306;
  tUInt8 DEF_x__h35272;
  tUInt32 DEF_tagArray_0_sub_req_r_BITS_40_TO_36_28___d335;
  tUInt32 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28___d329;
  tUInt8 DEF_idx__h34952;
  tUInt8 DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_B_ETC___d347;
  tUInt8 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d334;
  tUInt8 DEF_offset__h36502;
  tUInt8 DEF_req_r_BIT_64___d354;
  tUInt8 DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d340;
  PORT_req_r = ARG_req_r;
  DEF_req_r_BIT_64___d354 = ARG_req_r.get_bits_in_word8(2u, 0u, 1u);
  DEF_offset__h36502 = ARG_req_r.get_bits_in_word8(1u, 2u, 2u);
  DEF_memReqQ_enqReq_ehrReg___d37 = INST_memReqQ_enqReq_ehrReg.METH_read();
  DEF_idx__h34952 = ARG_req_r.get_bits_in_word8(1u, 4u, 5u);
  DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362 = INST_dataArray_1.METH_sub(DEF_idx__h34952);
  DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360 = INST_dataArray_0.METH_sub(DEF_idx__h34952);
  DEF_def__h40636 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_x__h39753 = INST_reqCnt.METH_read();
  DEF_x__h39671 = INST_missCnt.METH_read();
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28___d329 = INST_tagArray_1.METH_sub(DEF_idx__h34952);
  DEF_tagArray_0_sub_req_r_BITS_40_TO_36_28___d335 = INST_tagArray_0.METH_sub(DEF_idx__h34952);
  DEF_hitQ_full_ehrReg__h6087 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_empty_ehrReg__h4964 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_x__h35272 = INST_lruArray_1.METH_sub(DEF_idx__h34952);
  DEF_x__h35306 = INST_lruArray_0.METH_sub(DEF_idx__h34952);
  wop_primExtractWide(164u,
		      165u,
		      DEF_memReqQ_enqReq_ehrReg___d37,
		      32u,
		      163u,
		      32u,
		      0u,
		      DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52);
  wop_primExtractWide(96u,
		      128u,
		      DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360,
		      32u,
		      127u,
		      32u,
		      32u,
		      DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391);
  DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d363 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362.get_whole_word(3u);
  DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d369 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362.get_whole_word(2u);
  DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d376 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362.get_whole_word(1u);
  DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d382 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362.get_whole_word(0u);
  DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d368 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360.get_whole_word(2u);
  DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d361 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360.get_whole_word(3u);
  DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d375 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360.get_whole_word(1u);
  DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d381 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360.get_whole_word(0u);
  DEF_req_r_BITS_31_TO_0___d359 = ARG_req_r.get_whole_word(0u);
  DEF_tag__h34951 = ARG_req_r.get_bits_in_word32(1u, 9u, 23u);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38 = DEF_memReqQ_enqReq_ehrReg___d37.get_bits_in_word8(5u,
												4u,
												1u);
  DEF_tagArray_0_sub_req_r_BITS_40_TO_36_28_35_BIT_23___d336 = (tUInt8)(DEF_tagArray_0_sub_req_r_BITS_40_TO_36_28___d335 >> 23u);
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_23___d330 = (tUInt8)(DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28___d329 >> 23u);
  switch (DEF_offset__h36502) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_28_ETC___d399 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d382;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_28_ETC___d399 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d376;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_28_ETC___d399 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d369;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_28_ETC___d399 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d363;
    break;
  default:
    DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_28_ETC___d399 = 2863311530u;
  }
  switch (DEF_offset__h36502) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d397 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d381;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d397 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d375;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d397 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d368;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d397 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d361;
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d397 = 2863311530u;
  }
  DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273 = DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52;
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BITS__ETC___d333 = ((tUInt32)(8388607u & DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28___d329)) == DEF_tag__h34951;
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d334 = DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_23___d330 && DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BITS__ETC___d333;
  DEF_setOffset__h35206 = DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d334;
  switch (DEF_setOffset__h35206) {
  case (tUInt8)0u:
    DEF_data__h35414 = DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d397;
    break;
  case (tUInt8)1u:
    DEF_data__h35414 = DEF_SEL_ARR_dataArray_1_sub_req_r_BITS_40_TO_36_28_ETC___d399;
    break;
  default:
    DEF_data__h35414 = 2863311530u;
  }
  switch (DEF_setOffset__h35206) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d384 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d381;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d384 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d382;
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d384 = 2863311530u;
  }
  switch (DEF_setOffset__h35206) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d371 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d368;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d371 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d369;
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d371 = 2863311530u;
  }
  switch (DEF_setOffset__h35206) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d378 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d375;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d378 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d376;
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d378 = 2863311530u;
  }
  switch (DEF_setOffset__h35206) {
  case (tUInt8)0u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d365 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d361;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d365 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28_62_BITS_ETC___d363;
    break;
  default:
    DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d365 = 2863311530u;
  }
  DEF_tagArray_0_sub_req_r_BITS_40_TO_36_28_35_BITS__ETC___d338 = ((tUInt32)(8388607u & DEF_tagArray_0_sub_req_r_BITS_40_TO_36_28___d335)) == DEF_tag__h34951;
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d340 = DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d334 || (DEF_tagArray_0_sub_req_r_BITS_40_TO_36_28_35_BIT_23___d336 && DEF_tagArray_0_sub_req_r_BITS_40_TO_36_28_35_BITS__ETC___d338);
  DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_B_ETC___d347 = (!DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_23___d330 || !DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BITS__ETC___d333) && (!DEF_tagArray_0_sub_req_r_BITS_40_TO_36_28_35_BIT_23___d336 || !DEF_tagArray_0_sub_req_r_BITS_40_TO_36_28_35_BITS__ETC___d338);
  DEF_NOT_req_r_BIT_64_54___d394 = !DEF_req_r_BIT_64___d354;
  DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395 = DEF_NOT_req_r_BIT_64_54___d394 && DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d340;
  DEF_NOT_req_r_BIT_64_54_94_AND_NOT_tagArray_1_sub__ETC___d402 = DEF_NOT_req_r_BIT_64_54___d394 && DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_B_ETC___d347;
  DEF_req_r_BIT_64_54_AND_tagArray_1_sub_req_r_BITS__ETC___d355 = DEF_req_r_BIT_64___d354 && DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d340;
  DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_2_ETC___d388 = DEF_setOffset__h35206 == (tUInt8)1u && DEF_req_r_BIT_64_54_AND_tagArray_1_sub_req_r_BITS__ETC___d355;
  DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_2_ETC___d356 = DEF_setOffset__h35206 == (tUInt8)0u && DEF_req_r_BIT_64_54_AND_tagArray_1_sub_req_r_BITS__ETC___d355;
  DEF_req_r_BIT_64_54_AND_NOT_tagArray_1_sub_req_r_B_ETC___d389 = DEF_req_r_BIT_64___d354 && DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_B_ETC___d347;
  DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d351 = DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d340 && DEF_setOffset__h35206 == DEF_x__h35272;
  DEF_x__h39646 = DEF_x__h39671 + 1u;
  DEF_x__h39743 = DEF_x__h39753 + 1u;
  DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392.set_bits_in_word(DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391.get_bits_in_word8(2u,
																				 29u,
																				 3u),
										 4u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  96u,
														  DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391,
														  32u,
														  92u,
														  32u,
														  61u),
												    3u).set_whole_word(primExtract32(32u,
																     96u,
																     DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391,
																     32u,
																     60u,
																     32u,
																     29u),
														       2u).set_whole_word((DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391.get_bits_in_word32(0u,
																											    0u,
																											    29u) << 3u) | (tUInt32)((tUInt8)(DEF_req_r_BITS_31_TO_0___d359 >> 29u)),
																	  1u).set_whole_word((((tUInt32)(536870911u & DEF_req_r_BITS_31_TO_0___d359)) << 3u) | (tUInt32)((tUInt8)1u),
																			     0u);
  DEF__1_CONCAT_req_r_BITS_64_TO_32_90_CONCAT_dataArr_ETC___d393.set_bits_in_word((tUInt8)31u & (((tUInt8)1u << 4u) | primExtract8(4u,
																   65u,
																   ARG_req_r,
																   32u,
																   64u,
																   32u,
																   61u)),
										  5u,
										  0u,
										  5u).set_whole_word((ARG_req_r.get_bits_in_word32(1u,
																   0u,
																   29u) << 3u) | (tUInt32)(DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392.get_bits_in_word8(4u,
																													   0u,
																													   3u)),
												     4u).set_whole_word(DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392.get_whole_word(3u),
															3u).set_whole_word(DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392.get_whole_word(2u),
																	   2u).set_whole_word(DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392.get_whole_word(1u),
																			      1u).set_whole_word(DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392.get_whole_word(0u),
																						 0u);
  DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274.set_bits_in_word((tUInt8)31u & ((DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38 << 4u) | DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_bits_in_word8(5u,
																												    0u,
																												    4u)),
										 5u,
										 0u,
										 5u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(4u),
												    4u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(3u),
														       3u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(2u),
																	  2u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(1u),
																			     1u).set_whole_word(DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273.get_whole_word(0u),
																						0u);
  DEF_IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386.set_whole_word(DEF_offset__h36502 == (tUInt8)3u ? DEF_req_r_BITS_31_TO_0___d359 : DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d365,
									       3u).set_whole_word(DEF_offset__h36502 == (tUInt8)2u ? DEF_req_r_BITS_31_TO_0___d359 : DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d371,
												  2u).set_whole_word(DEF_offset__h36502 == (tUInt8)1u ? DEF_req_r_BITS_31_TO_0___d359 : DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d378,
														     1u).set_whole_word(DEF_offset__h36502 == (tUInt8)0u ? DEF_req_r_BITS_31_TO_0___d359 : DEF_SEL_ARR_dataArray_0_sub_req_r_BITS_40_TO_36_28_ETC___d384,
																	0u);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d351)
    INST_lruArray_1.METH_upd(DEF_idx__h34952, DEF_x__h35306);
  if (DEF_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_BIT_2_ETC___d340)
    INST_lruArray_0.METH_upd(DEF_idx__h34952, DEF_setOffset__h35206);
  if (DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_2_ETC___d356)
    INST_dataArray_0.METH_upd(DEF_idx__h34952,
			      DEF_IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386);
  if (DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_2_ETC___d388)
    INST_dataArray_1.METH_upd(DEF_idx__h34952,
			      DEF_IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386);
  if (DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_2_ETC___d356)
    INST_dirtyArray_0.METH_upd(DEF_idx__h34952, (tUInt8)1u);
  if (DEF_IF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_2_ETC___d388)
    INST_dirtyArray_1.METH_upd(DEF_idx__h34952, (tUInt8)1u);
  if (DEF_req_r_BIT_64_54_AND_NOT_tagArray_1_sub_req_r_B_ETC___d389)
    INST_memReqQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_req_r_BITS_64_TO_32_90_CONCAT_dataArr_ETC___d393);
  if (DEF_req_r_BIT_64_54_AND_NOT_tagArray_1_sub_req_r_B_ETC___d389)
    INST_memReqQ_enqReq_ignored_wires_0.METH_wset(DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274);
  if (DEF_req_r_BIT_64_54_AND_NOT_tagArray_1_sub_req_r_B_ETC___d389)
    INST_memReqQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395)
    INST_hitQ_data_0_wires_0.METH_wset(DEF_data__h35414);
  if (DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395)
    INST_hitQ_data_0_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395)
    INST_hitQ_data_0_ignored_wires_0.METH_wset(DEF_def__h40636);
  if (DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395)
    INST_hitQ_empty_wires_0.METH_wset((tUInt8)0u);
  if (DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395)
    INST_hitQ_empty_ignored_wires_0.METH_wset(DEF_hitQ_empty_ehrReg__h4964);
  if (DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395)
    INST_hitQ_empty_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395)
    INST_hitQ_enqP_wires_0.METH_wset();
  if (DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395)
    INST_hitQ_enqP_ignored_wires_0.METH_wset();
  if (DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395)
    INST_hitQ_enqP_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395)
    INST_hitQ_full_ignored_wires_0.METH_wset(DEF_hitQ_full_ehrReg__h6087);
  if (DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395)
    INST_hitQ_full_wires_0.METH_wset((tUInt8)1u);
  if (DEF_NOT_req_r_BIT_64_54_94_AND_tagArray_1_sub_req__ETC___d395)
    INST_hitQ_full_virtual_reg_0.METH_write((tUInt8)0u);
  if (DEF_NOT_req_r_BIT_64_54_94_AND_NOT_tagArray_1_sub__ETC___d402)
    INST_missReq.METH_write(ARG_req_r);
  if (DEF_NOT_req_r_BIT_64_54_94_AND_NOT_tagArray_1_sub__ETC___d402)
    INST_status.METH_write((tUInt8)1u);
  if (DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_B_ETC___d347)
    INST_missCnt.METH_write(DEF_x__h39646);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_tagArray_1_sub_req_r_BITS_40_TO_36_28_29_B_ETC___d347)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_x__h39671);
  INST_reqCnt.METH_write(DEF_x__h39743);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_2, DEF_x__h39753);
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_req()
{
  tUInt8 DEF_CAN_FIRE_req;
  tUInt8 PORT_RDY_req;
  DEF_memReqQ_full__h14940 = INST_memReqQ_full.METH_read();
  DEF_status__h27863 = INST_status.METH_read();
  DEF_x__h27824 = INST_init.METH_read();
  DEF_x_BIT_5___h27301 = (tUInt8)(DEF_x__h27824 >> 5u);
  DEF_hitQ_full_ehrReg__h6087 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_full_virtual_reg_2_read__87_OR_hitQ_full__ETC___d293 = INST_hitQ_full_virtual_reg_2.METH_read() || (INST_hitQ_full_virtual_reg_1.METH_read() || (INST_hitQ_full_virtual_reg_0.METH_read() || !DEF_hitQ_full_ehrReg__h6087));
  DEF_NOT_memReqQ_full_9___d238 = !DEF_memReqQ_full__h14940;
  DEF_CAN_FIRE_req = (DEF_status__h27863 == (tUInt8)0u && DEF_x_BIT_5___h27301) && (DEF_NOT_memReqQ_full_9___d238 && DEF_hitQ_full_virtual_reg_2_read__87_OR_hitQ_full__ETC___d293);
  PORT_RDY_req = DEF_CAN_FIRE_req;
  return PORT_RDY_req;
}

tUInt32 MOD_mkCacheSetAssociative::METH_resp()
{
  tUInt8 DEF_hitQ_data_0_virtual_reg_1_read____d410;
  tUInt32 PORT_resp;
  DEF_def__h40636 = INST_hitQ_data_0_ehrReg.METH_read();
  DEF_hitQ_full_ehrReg__h6087 = INST_hitQ_full_ehrReg.METH_read();
  DEF_hitQ_empty_wires_0_whas____d12 = INST_hitQ_empty_wires_0.METH_whas();
  DEF_hitQ_empty_wires_0_wget____d13 = INST_hitQ_empty_wires_0.METH_wget();
  DEF_hitQ_empty_ehrReg__h4964 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_hitQ_data_0_virtual_reg_1_read____d410 = INST_hitQ_data_0_virtual_reg_1.METH_read();
  DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6 = INST_hitQ_data_0_wires_0.METH_whas() ? INST_hitQ_data_0_wires_0.METH_wget() : DEF_def__h40636;
  PORT_resp = DEF_hitQ_data_0_virtual_reg_1_read____d410 ? 0u : DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6;
  DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = INST_hitQ_full_wires_0.METH_whas() ? INST_hitQ_full_wires_0.METH_wget() : DEF_hitQ_full_ehrReg__h6087;
  DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_hitQ_empty_wires_0_whas____d12 ? DEF_hitQ_empty_wires_0_wget____d13 : DEF_hitQ_empty_ehrReg__h4964;
  INST_hitQ_full_wires_1.METH_wset((tUInt8)0u);
  INST_hitQ_full_ignored_wires_1.METH_wset(DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25);
  INST_hitQ_full_virtual_reg_1.METH_write((tUInt8)0u);
  INST_hitQ_deqP_wires_0.METH_wset();
  INST_hitQ_deqP_ignored_wires_0.METH_wset();
  INST_hitQ_deqP_virtual_reg_0.METH_write((tUInt8)0u);
  INST_hitQ_empty_wires_1.METH_wset((tUInt8)1u);
  INST_hitQ_empty_ignored_wires_1.METH_wset(DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15);
  INST_hitQ_empty_virtual_reg_1.METH_write((tUInt8)0u);
  return PORT_resp;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_resp()
{
  tUInt8 DEF_CAN_FIRE_resp;
  tUInt8 PORT_RDY_resp;
  DEF_hitQ_empty_wires_0_whas____d12 = INST_hitQ_empty_wires_0.METH_whas();
  DEF_hitQ_empty_wires_0_wget____d13 = INST_hitQ_empty_wires_0.METH_wget();
  DEF_hitQ_empty_ehrReg__h4964 = INST_hitQ_empty_ehrReg.METH_read();
  DEF_CAN_FIRE_resp = INST_hitQ_empty_virtual_reg_2.METH_read() || (INST_hitQ_empty_virtual_reg_1.METH_read() || (DEF_hitQ_empty_wires_0_whas____d12 ? !DEF_hitQ_empty_wires_0_wget____d13 : !DEF_hitQ_empty_ehrReg__h4964));
  PORT_RDY_resp = DEF_CAN_FIRE_resp;
  return PORT_RDY_resp;
}

tUWide MOD_mkCacheSetAssociative::METH_memReq()
{
  tUInt8 DEF_SEL_ARR_memReqQ_data_0_17_BIT_163_18_memReqQ_d_ETC___d422;
  tUInt8 DEF_SEL_ARR_memReqQ_data_0_17_BITS_2_TO_0_44_memRe_ETC___d447;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_17_BITS_162_TO_131_23_m_ETC___d426;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d430;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_17_BITS_98_TO_67_31_mem_ETC___d434;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_17_BITS_66_TO_35_35_mem_ETC___d438;
  tUInt32 DEF_SEL_ARR_memReqQ_data_0_17_BITS_34_TO_3_40_memR_ETC___d443;
  tUInt8 DEF__read_burstLength__h40853;
  tUInt8 DEF__read_burstLength__h40845;
  tUInt32 DEF__read_addr__h40851;
  tUInt32 DEF__read_addr__h40843;
  DEF_memReqQ_data_1___d419 = INST_memReqQ_data_1.METH_read();
  DEF_memReqQ_data_0___d417 = INST_memReqQ_data_0.METH_read();
  DEF_memReqQ_deqReq_ehrReg___d64 = INST_memReqQ_deqReq_ehrReg.METH_read();
  DEF_x__h40827 = INST_memReqQ_deqP.METH_read();
  DEF__read_addr__h40843 = primExtract32(32u, 164u, DEF_memReqQ_data_0___d417, 32u, 162u, 32u, 131u);
  DEF__read_addr__h40851 = primExtract32(32u, 164u, DEF_memReqQ_data_1___d419, 32u, 162u, 32u, 131u);
  DEF__read_burstLength__h40845 = DEF_memReqQ_data_0___d417.get_bits_in_word8(0u, 0u, 3u);
  DEF__read_burstLength__h40853 = DEF_memReqQ_data_1___d419.get_bits_in_word8(0u, 0u, 3u);
  switch (DEF_x__h40827) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_34_TO_3_40_memR_ETC___d443 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_0___d417,
										  32u,
										  34u,
										  32u,
										  3u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_34_TO_3_40_memR_ETC___d443 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_1___d419,
										  32u,
										  34u,
										  32u,
										  3u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_34_TO_3_40_memR_ETC___d443 = 2863311530u;
  }
  switch (DEF_x__h40827) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_66_TO_35_35_mem_ETC___d438 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_0___d417,
										  32u,
										  66u,
										  32u,
										  35u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_66_TO_35_35_mem_ETC___d438 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_1___d419,
										  32u,
										  66u,
										  32u,
										  35u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_66_TO_35_35_mem_ETC___d438 = 2863311530u;
  }
  switch (DEF_x__h40827) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_98_TO_67_31_mem_ETC___d434 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_0___d417,
										  32u,
										  98u,
										  32u,
										  67u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_98_TO_67_31_mem_ETC___d434 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_1___d419,
										  32u,
										  98u,
										  32u,
										  67u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_98_TO_67_31_mem_ETC___d434 = 2863311530u;
  }
  switch (DEF_x__h40827) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_162_TO_131_23_m_ETC___d426 = DEF__read_addr__h40843;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_162_TO_131_23_m_ETC___d426 = DEF__read_addr__h40851;
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_162_TO_131_23_m_ETC___d426 = 2863311530u;
  }
  switch (DEF_x__h40827) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d430 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_0___d417,
										  32u,
										  130u,
										  32u,
										  99u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d430 = primExtract32(32u,
										  164u,
										  DEF_memReqQ_data_1___d419,
										  32u,
										  130u,
										  32u,
										  99u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d430 = 2863311530u;
  }
  switch (DEF_x__h40827) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_2_TO_0_44_memRe_ETC___d447 = DEF__read_burstLength__h40845;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_2_TO_0_44_memRe_ETC___d447 = DEF__read_burstLength__h40853;
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_17_BITS_2_TO_0_44_memRe_ETC___d447 = (tUInt8)2u;
  }
  switch (DEF_x__h40827) {
  case (tUInt8)0u:
    DEF_SEL_ARR_memReqQ_data_0_17_BIT_163_18_memReqQ_d_ETC___d422 = DEF_memReqQ_data_0___d417.get_bits_in_word8(5u,
														3u,
														1u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_memReqQ_data_0_17_BIT_163_18_memReqQ_d_ETC___d422 = DEF_memReqQ_data_1___d419.get_bits_in_word8(5u,
														3u,
														1u);
    break;
  default:
    DEF_SEL_ARR_memReqQ_data_0_17_BIT_163_18_memReqQ_d_ETC___d422 = (tUInt8)0u;
  }
  DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439.set_whole_word(DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d430,
									       2u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_17_BITS_98_TO_67_31_mem_ETC___d434,
												  1u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_17_BITS_66_TO_35_35_mem_ETC___d438,
														     0u);
  DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448.set_bits_in_word(DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439.get_bits_in_word8(2u,
																				 29u,
																				 3u),
										 4u,
										 0u,
										 3u).set_whole_word(primExtract32(32u,
														  96u,
														  DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439,
														  32u,
														  92u,
														  32u,
														  61u),
												    3u).set_whole_word(primExtract32(32u,
																     96u,
																     DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439,
																     32u,
																     60u,
																     32u,
																     29u),
														       2u).set_whole_word((DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439.get_bits_in_word32(0u,
																											    0u,
																											    29u) << 3u) | (tUInt32)((tUInt8)(DEF_SEL_ARR_memReqQ_data_0_17_BITS_34_TO_3_40_memR_ETC___d443 >> 29u)),
																	  1u).set_whole_word((((tUInt32)(536870911u & DEF_SEL_ARR_memReqQ_data_0_17_BITS_34_TO_3_40_memR_ETC___d443)) << 3u) | (tUInt32)(DEF_SEL_ARR_memReqQ_data_0_17_BITS_2_TO_0_44_memRe_ETC___d447),
																			     0u);
  PORT_memReq.set_bits_in_word((tUInt8)15u & ((DEF_SEL_ARR_memReqQ_data_0_17_BIT_163_18_memReqQ_d_ETC___d422 << 3u) | (tUInt8)(DEF_SEL_ARR_memReqQ_data_0_17_BITS_162_TO_131_23_m_ETC___d426 >> 29u)),
			       5u,
			       0u,
			       4u).set_whole_word((((tUInt32)(536870911u & DEF_SEL_ARR_memReqQ_data_0_17_BITS_162_TO_131_23_m_ETC___d426)) << 3u) | (tUInt32)(DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448.get_bits_in_word8(4u,
																													      0u,
																													      3u)),
						  4u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448.get_whole_word(3u),
								     3u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448.get_whole_word(2u),
											2u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448.get_whole_word(1u),
													   1u).set_whole_word(DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448.get_whole_word(0u),
															      0u);
  INST_memReqQ_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_memReqQ_deqReq_ignored_wires_0.METH_wset(DEF_memReqQ_deqReq_ehrReg___d64);
  INST_memReqQ_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  return PORT_memReq;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_memReq()
{
  tUInt8 DEF_CAN_FIRE_memReq;
  tUInt8 PORT_RDY_memReq;
  DEF_memReqQ_empty__h14969 = INST_memReqQ_empty.METH_read();
  DEF_CAN_FIRE_memReq = !DEF_memReqQ_empty__h14969;
  PORT_RDY_memReq = DEF_CAN_FIRE_memReq;
  return PORT_RDY_memReq;
}

void MOD_mkCacheSetAssociative::METH_memResp(tUWide ARG_memResp_r)
{
  PORT_memResp_r = ARG_memResp_r;
  DEF_memRespQ_enqReq_ehrReg___d129 = INST_memRespQ_enqReq_ehrReg.METH_read();
  wop_primExtractWide(128u,
		      129u,
		      DEF_memRespQ_enqReq_ehrReg___d129,
		      32u,
		      127u,
		      32u,
		      0u,
		      DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144);
  DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130 = DEF_memRespQ_enqReq_ehrReg___d129.get_bits_in_word8(4u,
												     0u,
												     1u);
  DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450 = DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144;
  DEF__1_CONCAT_memResp_r___d449.build_concat(8589934591llu & ((((tUInt64)((tUInt8)1u)) << 32u) | (tUInt64)(ARG_memResp_r.get_whole_word(3u))),
					      96u,
					      33u).set_whole_word(ARG_memResp_r.get_whole_word(2u),
								  2u).set_whole_word(ARG_memResp_r.get_whole_word(1u),
										     1u).set_whole_word(ARG_memResp_r.get_whole_word(0u),
													0u);
  DEF_memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d451.build_concat(8589934591llu & ((((tUInt64)(DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130)) << 32u) | (tUInt64)(DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450.get_whole_word(3u))),
									     96u,
									     33u).set_whole_word(DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450.get_whole_word(2u),
												 2u).set_whole_word(DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450.get_whole_word(1u),
														    1u).set_whole_word(DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450.get_whole_word(0u),
																       0u);
  INST_memRespQ_enqReq_wires_0.METH_wset(DEF__1_CONCAT_memResp_r___d449);
  INST_memRespQ_enqReq_ignored_wires_0.METH_wset(DEF_memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d451);
  INST_memRespQ_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_memResp()
{
  tUInt8 DEF_CAN_FIRE_memResp;
  tUInt8 PORT_RDY_memResp;
  DEF_memRespQ_full__h25336 = INST_memRespQ_full.METH_read();
  DEF_CAN_FIRE_memResp = !DEF_memRespQ_full__h25336;
  PORT_RDY_memResp = DEF_CAN_FIRE_memResp;
  return PORT_RDY_memResp;
}

tUInt32 MOD_mkCacheSetAssociative::METH_getMissCnt()
{
  tUInt32 PORT_getMissCnt;
  DEF_x__h39671 = INST_missCnt.METH_read();
  PORT_getMissCnt = DEF_x__h39671;
  return PORT_getMissCnt;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_getMissCnt()
{
  tUInt8 DEF_CAN_FIRE_getMissCnt;
  tUInt8 PORT_RDY_getMissCnt;
  DEF_CAN_FIRE_getMissCnt = (tUInt8)1u;
  PORT_RDY_getMissCnt = DEF_CAN_FIRE_getMissCnt;
  return PORT_RDY_getMissCnt;
}

tUInt32 MOD_mkCacheSetAssociative::METH_getTotalReq()
{
  tUInt32 PORT_getTotalReq;
  DEF_x__h39753 = INST_reqCnt.METH_read();
  PORT_getTotalReq = DEF_x__h39753;
  return PORT_getTotalReq;
}

tUInt8 MOD_mkCacheSetAssociative::METH_RDY_getTotalReq()
{
  tUInt8 DEF_CAN_FIRE_getTotalReq;
  tUInt8 PORT_RDY_getTotalReq;
  DEF_CAN_FIRE_getTotalReq = (tUInt8)1u;
  PORT_RDY_getTotalReq = DEF_CAN_FIRE_getTotalReq;
  return PORT_RDY_getTotalReq;
}


/* Reset routines */

void MOD_mkCacheSetAssociative::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_testflag.reset_RST(ARG_rst_in);
  INST_targetLine.reset_RST(ARG_rst_in);
  INST_status.reset_RST(ARG_rst_in);
  INST_reqCnt.reset_RST(ARG_rst_in);
  INST_missCnt.reset_RST(ARG_rst_in);
  INST_memRespQ_full.reset_RST(ARG_rst_in);
  INST_memRespQ_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memRespQ_enqP.reset_RST(ARG_rst_in);
  INST_memRespQ_empty.reset_RST(ARG_rst_in);
  INST_memRespQ_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memRespQ_deqP.reset_RST(ARG_rst_in);
  INST_memRespQ_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memReqQ_full.reset_RST(ARG_rst_in);
  INST_memReqQ_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memReqQ_enqP.reset_RST(ARG_rst_in);
  INST_memReqQ_empty.reset_RST(ARG_rst_in);
  INST_memReqQ_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_memReqQ_deqP.reset_RST(ARG_rst_in);
  INST_memReqQ_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_init.reset_RST(ARG_rst_in);
  INST_hitQ_full_ehrReg.reset_RST(ARG_rst_in);
  INST_hitQ_empty_ehrReg.reset_RST(ARG_rst_in);
  INST_hitQ_data_0_ehrReg.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkCacheSetAssociative::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkCacheSetAssociative::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_dataArray_0.dump_state(indent + 2u);
  INST_dataArray_1.dump_state(indent + 2u);
  INST_dirtyArray_0.dump_state(indent + 2u);
  INST_dirtyArray_1.dump_state(indent + 2u);
  INST_hitQ_data_0_ehrReg.dump_state(indent + 2u);
  INST_hitQ_data_0_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_data_0_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_data_0_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_data_0_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_data_0_wires_0.dump_state(indent + 2u);
  INST_hitQ_data_0_wires_1.dump_state(indent + 2u);
  INST_hitQ_deqP_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_deqP_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_deqP_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_deqP_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_deqP_wires_0.dump_state(indent + 2u);
  INST_hitQ_deqP_wires_1.dump_state(indent + 2u);
  INST_hitQ_empty_ehrReg.dump_state(indent + 2u);
  INST_hitQ_empty_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_empty_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_empty_ignored_wires_2.dump_state(indent + 2u);
  INST_hitQ_empty_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_empty_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_empty_virtual_reg_2.dump_state(indent + 2u);
  INST_hitQ_empty_wires_0.dump_state(indent + 2u);
  INST_hitQ_empty_wires_1.dump_state(indent + 2u);
  INST_hitQ_empty_wires_2.dump_state(indent + 2u);
  INST_hitQ_enqP_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_enqP_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_enqP_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_enqP_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_enqP_wires_0.dump_state(indent + 2u);
  INST_hitQ_enqP_wires_1.dump_state(indent + 2u);
  INST_hitQ_full_ehrReg.dump_state(indent + 2u);
  INST_hitQ_full_ignored_wires_0.dump_state(indent + 2u);
  INST_hitQ_full_ignored_wires_1.dump_state(indent + 2u);
  INST_hitQ_full_ignored_wires_2.dump_state(indent + 2u);
  INST_hitQ_full_virtual_reg_0.dump_state(indent + 2u);
  INST_hitQ_full_virtual_reg_1.dump_state(indent + 2u);
  INST_hitQ_full_virtual_reg_2.dump_state(indent + 2u);
  INST_hitQ_full_wires_0.dump_state(indent + 2u);
  INST_hitQ_full_wires_1.dump_state(indent + 2u);
  INST_hitQ_full_wires_2.dump_state(indent + 2u);
  INST_init.dump_state(indent + 2u);
  INST_lruArray_0.dump_state(indent + 2u);
  INST_lruArray_1.dump_state(indent + 2u);
  INST_memReqQ_clearReq_ehrReg.dump_state(indent + 2u);
  INST_memReqQ_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memReqQ_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memReqQ_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memReqQ_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memReqQ_clearReq_wires_0.dump_state(indent + 2u);
  INST_memReqQ_clearReq_wires_1.dump_state(indent + 2u);
  INST_memReqQ_data_0.dump_state(indent + 2u);
  INST_memReqQ_data_1.dump_state(indent + 2u);
  INST_memReqQ_deqP.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ehrReg.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memReqQ_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memReqQ_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memReqQ_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memReqQ_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memReqQ_deqReq_wires_0.dump_state(indent + 2u);
  INST_memReqQ_deqReq_wires_1.dump_state(indent + 2u);
  INST_memReqQ_deqReq_wires_2.dump_state(indent + 2u);
  INST_memReqQ_empty.dump_state(indent + 2u);
  INST_memReqQ_enqP.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ehrReg.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memReqQ_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memReqQ_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memReqQ_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memReqQ_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memReqQ_enqReq_wires_0.dump_state(indent + 2u);
  INST_memReqQ_enqReq_wires_1.dump_state(indent + 2u);
  INST_memReqQ_enqReq_wires_2.dump_state(indent + 2u);
  INST_memReqQ_full.dump_state(indent + 2u);
  INST_memRespQ_clearReq_ehrReg.dump_state(indent + 2u);
  INST_memRespQ_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memRespQ_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memRespQ_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memRespQ_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memRespQ_clearReq_wires_0.dump_state(indent + 2u);
  INST_memRespQ_clearReq_wires_1.dump_state(indent + 2u);
  INST_memRespQ_data_0.dump_state(indent + 2u);
  INST_memRespQ_data_1.dump_state(indent + 2u);
  INST_memRespQ_deqP.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ehrReg.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memRespQ_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memRespQ_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memRespQ_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memRespQ_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memRespQ_deqReq_wires_0.dump_state(indent + 2u);
  INST_memRespQ_deqReq_wires_1.dump_state(indent + 2u);
  INST_memRespQ_deqReq_wires_2.dump_state(indent + 2u);
  INST_memRespQ_empty.dump_state(indent + 2u);
  INST_memRespQ_enqP.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ehrReg.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_memRespQ_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_memRespQ_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_memRespQ_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_memRespQ_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_memRespQ_enqReq_wires_0.dump_state(indent + 2u);
  INST_memRespQ_enqReq_wires_1.dump_state(indent + 2u);
  INST_memRespQ_enqReq_wires_2.dump_state(indent + 2u);
  INST_memRespQ_full.dump_state(indent + 2u);
  INST_missCnt.dump_state(indent + 2u);
  INST_missReq.dump_state(indent + 2u);
  INST_reqCnt.dump_state(indent + 2u);
  INST_status.dump_state(indent + 2u);
  INST_tagArray_0.dump_state(indent + 2u);
  INST_tagArray_1.dump_state(indent + 2u);
  INST_targetLine.dump_state(indent + 2u);
  INST_testflag.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkCacheSetAssociative::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 237u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_memReqQ_full_9___d238", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d117", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d209", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_memResp_r___d449", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_missReq_18_BIT_64_81_CONCAT_missReq_1_ETC___d285", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_req_r_BITS_64_TO_32_90_CONCAT_dataArr_ETC___d393", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_3_CONCAT_IF_SEL_ARR_NOT_tagArray_0_sub_missReq_ETC___d272", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_0_sub_req_r_BITS_40_TO_36_28___d360", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dataArray_1_sub_req_r_BITS_40_TO_36_28___d362", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "def__h40636", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_empty_ehrReg__h4964", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_empty_wires_0_wget____d13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_empty_wires_0_whas____d12", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_full_ehrReg__h6087", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hitQ_full_virtual_reg_2_read__87_OR_hitQ_full__ETC___d293", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "idx__h29800", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_clearReq_ehrReg___d72", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_clearReq_wires_0_wget____d71", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_clearReq_wires_0_whas____d70", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_data_0___d417", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_data_1___d419", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_deqReq_ehrReg___d64", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_empty__h14969", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_ehrReg_7_BIT_164___d38", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_ehrReg___d37", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_0_wget____d35", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_0_whas____d34", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_1_wget____d32", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_1_whas____d31", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_enqReq_wires_2_wget____d29", 165u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReqQ_full__h14940", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_clearReq_ehrReg___d164", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_clearReq_wires_0_wget____d163", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_clearReq_wires_0_whas____d162", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_data_0__h31892", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_data_1__h31914", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_deqReq_ehrReg___d156", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_empty__h25365", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d451", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_ehrReg_29_BIT_128___d130", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_ehrReg___d129", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_0_wget____d127", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_0_whas____d126", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_1_wget____d124", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_1_whas____d123", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_enqReq_wires_2_wget____d121", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memRespQ_full__h25336", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284", 163u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "missReq___d218", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "replacedSetOffset__h30969", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "status__h27863", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220", 24u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222", 24u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_BIT_5___h27301", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h27824", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h31154", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h31381", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h39671", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h39753", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h40827", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memReq", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "memResp_r", 128u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "req_r", 65u);
  num = INST_dataArray_0.dump_VCD_defs(num);
  num = INST_dataArray_1.dump_VCD_defs(num);
  num = INST_dirtyArray_0.dump_VCD_defs(num);
  num = INST_dirtyArray_1.dump_VCD_defs(num);
  num = INST_hitQ_data_0_ehrReg.dump_VCD_defs(num);
  num = INST_hitQ_data_0_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_data_0_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_data_0_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_data_0_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_deqP_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_deqP_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_deqP_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_deqP_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_deqP_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_deqP_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_ehrReg.dump_VCD_defs(num);
  num = INST_hitQ_empty_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_empty_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_ignored_wires_2.dump_VCD_defs(num);
  num = INST_hitQ_empty_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_empty_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_virtual_reg_2.dump_VCD_defs(num);
  num = INST_hitQ_empty_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_empty_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_empty_wires_2.dump_VCD_defs(num);
  num = INST_hitQ_enqP_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_enqP_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_enqP_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_enqP_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_enqP_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_enqP_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_full_ehrReg.dump_VCD_defs(num);
  num = INST_hitQ_full_ignored_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_full_ignored_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_full_ignored_wires_2.dump_VCD_defs(num);
  num = INST_hitQ_full_virtual_reg_0.dump_VCD_defs(num);
  num = INST_hitQ_full_virtual_reg_1.dump_VCD_defs(num);
  num = INST_hitQ_full_virtual_reg_2.dump_VCD_defs(num);
  num = INST_hitQ_full_wires_0.dump_VCD_defs(num);
  num = INST_hitQ_full_wires_1.dump_VCD_defs(num);
  num = INST_hitQ_full_wires_2.dump_VCD_defs(num);
  num = INST_init.dump_VCD_defs(num);
  num = INST_lruArray_0.dump_VCD_defs(num);
  num = INST_lruArray_1.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_data_0.dump_VCD_defs(num);
  num = INST_memReqQ_data_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqP.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_empty.dump_VCD_defs(num);
  num = INST_memReqQ_enqP.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_memReqQ_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_memReqQ_full.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_data_0.dump_VCD_defs(num);
  num = INST_memRespQ_data_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqP.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_empty.dump_VCD_defs(num);
  num = INST_memRespQ_enqP.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_memRespQ_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_memRespQ_full.dump_VCD_defs(num);
  num = INST_missCnt.dump_VCD_defs(num);
  num = INST_missReq.dump_VCD_defs(num);
  num = INST_reqCnt.dump_VCD_defs(num);
  num = INST_status.dump_VCD_defs(num);
  num = INST_tagArray_0.dump_VCD_defs(num);
  num = INST_tagArray_1.dump_VCD_defs(num);
  num = INST_targetLine.dump_VCD_defs(num);
  num = INST_testflag.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkCacheSetAssociative::dump_VCD(tVCDDumpType dt,
					 unsigned int levels,
					 MOD_mkCacheSetAssociative &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkCacheSetAssociative::vcd_defs(tVCDDumpType dt, MOD_mkCacheSetAssociative &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 165u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 163u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 24u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 24u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 65u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118) != DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118, 164u);
	backing.DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118 = DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118;
      }
      ++num;
      if ((backing.DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56) != DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56, 164u);
	backing.DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56 = DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56;
      }
      ++num;
      if ((backing.DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210) != DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210, 128u);
	backing.DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210 = DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210;
      }
      ++num;
      if ((backing.DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148) != DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148, 128u);
	backing.DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148 = DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148;
      }
      ++num;
      if ((backing.DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275) != DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275, 1u);
	backing.DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275 = DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275;
      }
      ++num;
      if ((backing.DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277) != DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277, 1u);
	backing.DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277 = DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277;
      }
      ++num;
      if ((backing.DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6) != DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6, 32u);
	backing.DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6 = DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6;
      }
      ++num;
      if ((backing.DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15) != DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15, 1u);
	backing.DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15;
      }
      ++num;
      if ((backing.DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25) != DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25, 1u);
	backing.DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73) != DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73, 1u);
	backing.DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73 = DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66) != DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66, 1u);
	backing.DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66 = DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273) != DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273, 164u);
	backing.DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273 = DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114) != DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114, 164u);
	backing.DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114 = DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53) != DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53, 164u);
	backing.DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53 = DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119) != DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119, 165u);
	backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40) != DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40, 1u);
	backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54) != DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54, 164u);
	backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55) != DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55, 164u);
	backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55;
      }
      ++num;
      if ((backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57) != DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57, 165u);
	backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165) != DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165, 1u);
	backing.DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165 = DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158) != DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158, 1u);
	backing.DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158 = DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450) != DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450, 128u);
	backing.DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450 = DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206) != DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206, 128u);
	backing.DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206 = DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145) != DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145, 128u);
	backing.DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145 = DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132) != DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132, 1u);
	backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146) != DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146, 128u);
	backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211) != DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211, 129u);
	backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147) != DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147, 128u);
	backing.DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147 = DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147;
      }
      ++num;
      if ((backing.DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149) != DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149, 129u);
	backing.DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149 = DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149;
      }
      ++num;
      if ((backing.DEF_IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386) != DEF_IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386, 128u);
	backing.DEF_IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386 = DEF_IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386;
      }
      ++num;
      if ((backing.DEF_NOT_memReqQ_full_9___d238) != DEF_NOT_memReqQ_full_9___d238)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_memReqQ_full_9___d238, 1u);
	backing.DEF_NOT_memReqQ_full_9___d238 = DEF_NOT_memReqQ_full_9___d238;
      }
      ++num;
      if ((backing.DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225) != DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225, 1u);
	backing.DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225 = DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266) != DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266, 96u);
	backing.DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266 = DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271) != DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271, 131u);
	backing.DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271 = DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235) != DEF_SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235, 1u);
	backing.DEF_SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235 = DEF_SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439) != DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439, 96u);
	backing.DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439 = DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448) != DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448, 131u);
	backing.DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448 = DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316) != DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316, 128u);
	backing.DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316 = DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230) != DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230, 1u);
	backing.DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230 = DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d117) != DEF__0_CONCAT_DONTCARE___d117)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d117, 165u);
	backing.DEF__0_CONCAT_DONTCARE___d117 = DEF__0_CONCAT_DONTCARE___d117;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d209) != DEF__0_CONCAT_DONTCARE___d209)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d209, 129u);
	backing.DEF__0_CONCAT_DONTCARE___d209 = DEF__0_CONCAT_DONTCARE___d209;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_memResp_r___d449) != DEF__1_CONCAT_memResp_r___d449)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_memResp_r___d449, 129u);
	backing.DEF__1_CONCAT_memResp_r___d449 = DEF__1_CONCAT_memResp_r___d449;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_missReq_18_BIT_64_81_CONCAT_missReq_1_ETC___d285) != DEF__1_CONCAT_missReq_18_BIT_64_81_CONCAT_missReq_1_ETC___d285)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_missReq_18_BIT_64_81_CONCAT_missReq_1_ETC___d285, 165u);
	backing.DEF__1_CONCAT_missReq_18_BIT_64_81_CONCAT_missReq_1_ETC___d285 = DEF__1_CONCAT_missReq_18_BIT_64_81_CONCAT_missReq_1_ETC___d285;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_req_r_BITS_64_TO_32_90_CONCAT_dataArr_ETC___d393) != DEF__1_CONCAT_req_r_BITS_64_TO_32_90_CONCAT_dataArr_ETC___d393)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_req_r_BITS_64_TO_32_90_CONCAT_dataArr_ETC___d393, 165u);
	backing.DEF__1_CONCAT_req_r_BITS_64_TO_32_90_CONCAT_dataArr_ETC___d393 = DEF__1_CONCAT_req_r_BITS_64_TO_32_90_CONCAT_dataArr_ETC___d393;
      }
      ++num;
      if ((backing.DEF__3_CONCAT_IF_SEL_ARR_NOT_tagArray_0_sub_missReq_ETC___d272) != DEF__3_CONCAT_IF_SEL_ARR_NOT_tagArray_0_sub_missReq_ETC___d272)
      {
	vcd_write_val(sim_hdl, num, DEF__3_CONCAT_IF_SEL_ARR_NOT_tagArray_0_sub_missReq_ETC___d272, 165u);
	backing.DEF__3_CONCAT_IF_SEL_ARR_NOT_tagArray_0_sub_missReq_ETC___d272 = DEF__3_CONCAT_IF_SEL_ARR_NOT_tagArray_0_sub_missReq_ETC___d272;
      }
      ++num;
      if ((backing.DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252) != DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252, 128u);
	backing.DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252 = DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252;
      }
      ++num;
      if ((backing.DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391) != DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391, 96u);
	backing.DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391;
      }
      ++num;
      if ((backing.DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392) != DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392, 131u);
	backing.DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392;
      }
      ++num;
      if ((backing.DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360) != DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360, 128u);
	backing.DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360;
      }
      ++num;
      if ((backing.DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254) != DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254, 128u);
	backing.DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254 = DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254;
      }
      ++num;
      if ((backing.DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362) != DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362)
      {
	vcd_write_val(sim_hdl, num, DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362, 128u);
	backing.DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362;
      }
      ++num;
      if ((backing.DEF_def__h40636) != DEF_def__h40636)
      {
	vcd_write_val(sim_hdl, num, DEF_def__h40636, 32u);
	backing.DEF_def__h40636 = DEF_def__h40636;
      }
      ++num;
      if ((backing.DEF_hitQ_empty_ehrReg__h4964) != DEF_hitQ_empty_ehrReg__h4964)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_empty_ehrReg__h4964, 1u);
	backing.DEF_hitQ_empty_ehrReg__h4964 = DEF_hitQ_empty_ehrReg__h4964;
      }
      ++num;
      if ((backing.DEF_hitQ_empty_wires_0_wget____d13) != DEF_hitQ_empty_wires_0_wget____d13)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_empty_wires_0_wget____d13, 1u);
	backing.DEF_hitQ_empty_wires_0_wget____d13 = DEF_hitQ_empty_wires_0_wget____d13;
      }
      ++num;
      if ((backing.DEF_hitQ_empty_wires_0_whas____d12) != DEF_hitQ_empty_wires_0_whas____d12)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_empty_wires_0_whas____d12, 1u);
	backing.DEF_hitQ_empty_wires_0_whas____d12 = DEF_hitQ_empty_wires_0_whas____d12;
      }
      ++num;
      if ((backing.DEF_hitQ_full_ehrReg__h6087) != DEF_hitQ_full_ehrReg__h6087)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_full_ehrReg__h6087, 1u);
	backing.DEF_hitQ_full_ehrReg__h6087 = DEF_hitQ_full_ehrReg__h6087;
      }
      ++num;
      if ((backing.DEF_hitQ_full_virtual_reg_2_read__87_OR_hitQ_full__ETC___d293) != DEF_hitQ_full_virtual_reg_2_read__87_OR_hitQ_full__ETC___d293)
      {
	vcd_write_val(sim_hdl, num, DEF_hitQ_full_virtual_reg_2_read__87_OR_hitQ_full__ETC___d293, 1u);
	backing.DEF_hitQ_full_virtual_reg_2_read__87_OR_hitQ_full__ETC___d293 = DEF_hitQ_full_virtual_reg_2_read__87_OR_hitQ_full__ETC___d293;
      }
      ++num;
      if ((backing.DEF_idx__h29800) != DEF_idx__h29800)
      {
	vcd_write_val(sim_hdl, num, DEF_idx__h29800, 5u);
	backing.DEF_idx__h29800 = DEF_idx__h29800;
      }
      ++num;
      if ((backing.DEF_memReqQ_clearReq_ehrReg___d72) != DEF_memReqQ_clearReq_ehrReg___d72)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_clearReq_ehrReg___d72, 1u);
	backing.DEF_memReqQ_clearReq_ehrReg___d72 = DEF_memReqQ_clearReq_ehrReg___d72;
      }
      ++num;
      if ((backing.DEF_memReqQ_clearReq_wires_0_wget____d71) != DEF_memReqQ_clearReq_wires_0_wget____d71)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_clearReq_wires_0_wget____d71, 1u);
	backing.DEF_memReqQ_clearReq_wires_0_wget____d71 = DEF_memReqQ_clearReq_wires_0_wget____d71;
      }
      ++num;
      if ((backing.DEF_memReqQ_clearReq_wires_0_whas____d70) != DEF_memReqQ_clearReq_wires_0_whas____d70)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_clearReq_wires_0_whas____d70, 1u);
	backing.DEF_memReqQ_clearReq_wires_0_whas____d70 = DEF_memReqQ_clearReq_wires_0_whas____d70;
      }
      ++num;
      if ((backing.DEF_memReqQ_data_0___d417) != DEF_memReqQ_data_0___d417)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_data_0___d417, 164u);
	backing.DEF_memReqQ_data_0___d417 = DEF_memReqQ_data_0___d417;
      }
      ++num;
      if ((backing.DEF_memReqQ_data_1___d419) != DEF_memReqQ_data_1___d419)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_data_1___d419, 164u);
	backing.DEF_memReqQ_data_1___d419 = DEF_memReqQ_data_1___d419;
      }
      ++num;
      if ((backing.DEF_memReqQ_deqReq_ehrReg___d64) != DEF_memReqQ_deqReq_ehrReg___d64)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_deqReq_ehrReg___d64, 1u);
	backing.DEF_memReqQ_deqReq_ehrReg___d64 = DEF_memReqQ_deqReq_ehrReg___d64;
      }
      ++num;
      if ((backing.DEF_memReqQ_empty__h14969) != DEF_memReqQ_empty__h14969)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_empty__h14969, 1u);
	backing.DEF_memReqQ_empty__h14969 = DEF_memReqQ_empty__h14969;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52) != DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52, 164u);
	backing.DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52 = DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274) != DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274, 165u);
	backing.DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274 = DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38) != DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38, 1u);
	backing.DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38 = DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_ehrReg___d37) != DEF_memReqQ_enqReq_ehrReg___d37)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_ehrReg___d37, 165u);
	backing.DEF_memReqQ_enqReq_ehrReg___d37 = DEF_memReqQ_enqReq_ehrReg___d37;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51) != DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51, 164u);
	backing.DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51 = DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_0_wget____d35) != DEF_memReqQ_enqReq_wires_0_wget____d35)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_0_wget____d35, 165u);
	backing.DEF_memReqQ_enqReq_wires_0_wget____d35 = DEF_memReqQ_enqReq_wires_0_wget____d35;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_0_whas____d34) != DEF_memReqQ_enqReq_wires_0_whas____d34)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_0_whas____d34, 1u);
	backing.DEF_memReqQ_enqReq_wires_0_whas____d34 = DEF_memReqQ_enqReq_wires_0_whas____d34;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50) != DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50, 164u);
	backing.DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50 = DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_1_wget____d32) != DEF_memReqQ_enqReq_wires_1_wget____d32)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_1_wget____d32, 165u);
	backing.DEF_memReqQ_enqReq_wires_1_wget____d32 = DEF_memReqQ_enqReq_wires_1_wget____d32;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_1_whas____d31) != DEF_memReqQ_enqReq_wires_1_whas____d31)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_1_whas____d31, 1u);
	backing.DEF_memReqQ_enqReq_wires_1_whas____d31 = DEF_memReqQ_enqReq_wires_1_whas____d31;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49) != DEF_memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49, 164u);
	backing.DEF_memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49 = DEF_memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49;
      }
      ++num;
      if ((backing.DEF_memReqQ_enqReq_wires_2_wget____d29) != DEF_memReqQ_enqReq_wires_2_wget____d29)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_enqReq_wires_2_wget____d29, 165u);
	backing.DEF_memReqQ_enqReq_wires_2_wget____d29 = DEF_memReqQ_enqReq_wires_2_wget____d29;
      }
      ++num;
      if ((backing.DEF_memReqQ_full__h14940) != DEF_memReqQ_full__h14940)
      {
	vcd_write_val(sim_hdl, num, DEF_memReqQ_full__h14940, 1u);
	backing.DEF_memReqQ_full__h14940 = DEF_memReqQ_full__h14940;
      }
      ++num;
      if ((backing.DEF_memRespQ_clearReq_ehrReg___d164) != DEF_memRespQ_clearReq_ehrReg___d164)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_clearReq_ehrReg___d164, 1u);
	backing.DEF_memRespQ_clearReq_ehrReg___d164 = DEF_memRespQ_clearReq_ehrReg___d164;
      }
      ++num;
      if ((backing.DEF_memRespQ_clearReq_wires_0_wget____d163) != DEF_memRespQ_clearReq_wires_0_wget____d163)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_clearReq_wires_0_wget____d163, 1u);
	backing.DEF_memRespQ_clearReq_wires_0_wget____d163 = DEF_memRespQ_clearReq_wires_0_wget____d163;
      }
      ++num;
      if ((backing.DEF_memRespQ_clearReq_wires_0_whas____d162) != DEF_memRespQ_clearReq_wires_0_whas____d162)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_clearReq_wires_0_whas____d162, 1u);
	backing.DEF_memRespQ_clearReq_wires_0_whas____d162 = DEF_memRespQ_clearReq_wires_0_whas____d162;
      }
      ++num;
      if ((backing.DEF_memRespQ_data_0__h31892) != DEF_memRespQ_data_0__h31892)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_data_0__h31892, 128u);
	backing.DEF_memRespQ_data_0__h31892 = DEF_memRespQ_data_0__h31892;
      }
      ++num;
      if ((backing.DEF_memRespQ_data_1__h31914) != DEF_memRespQ_data_1__h31914)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_data_1__h31914, 128u);
	backing.DEF_memRespQ_data_1__h31914 = DEF_memRespQ_data_1__h31914;
      }
      ++num;
      if ((backing.DEF_memRespQ_deqReq_ehrReg___d156) != DEF_memRespQ_deqReq_ehrReg___d156)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_deqReq_ehrReg___d156, 1u);
	backing.DEF_memRespQ_deqReq_ehrReg___d156 = DEF_memRespQ_deqReq_ehrReg___d156;
      }
      ++num;
      if ((backing.DEF_memRespQ_empty__h25365) != DEF_memRespQ_empty__h25365)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_empty__h25365, 1u);
	backing.DEF_memRespQ_empty__h25365 = DEF_memRespQ_empty__h25365;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144) != DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144, 128u);
	backing.DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144 = DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d451) != DEF_memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d451)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d451, 129u);
	backing.DEF_memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d451 = DEF_memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d451;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130) != DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130, 1u);
	backing.DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130 = DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_ehrReg___d129) != DEF_memRespQ_enqReq_ehrReg___d129)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_ehrReg___d129, 129u);
	backing.DEF_memRespQ_enqReq_ehrReg___d129 = DEF_memRespQ_enqReq_ehrReg___d129;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143) != DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143, 128u);
	backing.DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143 = DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_0_wget____d127) != DEF_memRespQ_enqReq_wires_0_wget____d127)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_0_wget____d127, 129u);
	backing.DEF_memRespQ_enqReq_wires_0_wget____d127 = DEF_memRespQ_enqReq_wires_0_wget____d127;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_0_whas____d126) != DEF_memRespQ_enqReq_wires_0_whas____d126)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_0_whas____d126, 1u);
	backing.DEF_memRespQ_enqReq_wires_0_whas____d126 = DEF_memRespQ_enqReq_wires_0_whas____d126;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142) != DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142, 128u);
	backing.DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142 = DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_1_wget____d124) != DEF_memRespQ_enqReq_wires_1_wget____d124)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_1_wget____d124, 129u);
	backing.DEF_memRespQ_enqReq_wires_1_wget____d124 = DEF_memRespQ_enqReq_wires_1_wget____d124;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_1_whas____d123) != DEF_memRespQ_enqReq_wires_1_whas____d123)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_1_whas____d123, 1u);
	backing.DEF_memRespQ_enqReq_wires_1_whas____d123 = DEF_memRespQ_enqReq_wires_1_whas____d123;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141) != DEF_memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141, 128u);
	backing.DEF_memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141 = DEF_memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141;
      }
      ++num;
      if ((backing.DEF_memRespQ_enqReq_wires_2_wget____d121) != DEF_memRespQ_enqReq_wires_2_wget____d121)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_enqReq_wires_2_wget____d121, 129u);
	backing.DEF_memRespQ_enqReq_wires_2_wget____d121 = DEF_memRespQ_enqReq_wires_2_wget____d121;
      }
      ++num;
      if ((backing.DEF_memRespQ_full__h25336) != DEF_memRespQ_full__h25336)
      {
	vcd_write_val(sim_hdl, num, DEF_memRespQ_full__h25336, 1u);
	backing.DEF_memRespQ_full__h25336 = DEF_memRespQ_full__h25336;
      }
      ++num;
      if ((backing.DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284) != DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284)
      {
	vcd_write_val(sim_hdl, num, DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284, 163u);
	backing.DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284 = DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284;
      }
      ++num;
      if ((backing.DEF_missReq___d218) != DEF_missReq___d218)
      {
	vcd_write_val(sim_hdl, num, DEF_missReq___d218, 65u);
	backing.DEF_missReq___d218 = DEF_missReq___d218;
      }
      ++num;
      if ((backing.DEF_replacedSetOffset__h30969) != DEF_replacedSetOffset__h30969)
      {
	vcd_write_val(sim_hdl, num, DEF_replacedSetOffset__h30969, 1u);
	backing.DEF_replacedSetOffset__h30969 = DEF_replacedSetOffset__h30969;
      }
      ++num;
      if ((backing.DEF_status__h27863) != DEF_status__h27863)
      {
	vcd_write_val(sim_hdl, num, DEF_status__h27863, 2u);
	backing.DEF_status__h27863 = DEF_status__h27863;
      }
      ++num;
      if ((backing.DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221) != DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221)
      {
	vcd_write_val(sim_hdl, num, DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221, 1u);
	backing.DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221 = DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221;
      }
      ++num;
      if ((backing.DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220) != DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220)
      {
	vcd_write_val(sim_hdl, num, DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220, 24u);
	backing.DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220 = DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220;
      }
      ++num;
      if ((backing.DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223) != DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223)
      {
	vcd_write_val(sim_hdl, num, DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223, 1u);
	backing.DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223 = DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223;
      }
      ++num;
      if ((backing.DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222) != DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222)
      {
	vcd_write_val(sim_hdl, num, DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222, 24u);
	backing.DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222 = DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222;
      }
      ++num;
      if ((backing.DEF_x_BIT_5___h27301) != DEF_x_BIT_5___h27301)
      {
	vcd_write_val(sim_hdl, num, DEF_x_BIT_5___h27301, 1u);
	backing.DEF_x_BIT_5___h27301 = DEF_x_BIT_5___h27301;
      }
      ++num;
      if ((backing.DEF_x__h27824) != DEF_x__h27824)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h27824, 6u);
	backing.DEF_x__h27824 = DEF_x__h27824;
      }
      ++num;
      if ((backing.DEF_x__h31154) != DEF_x__h31154)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h31154, 1u);
	backing.DEF_x__h31154 = DEF_x__h31154;
      }
      ++num;
      if ((backing.DEF_x__h31381) != DEF_x__h31381)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h31381, 1u);
	backing.DEF_x__h31381 = DEF_x__h31381;
      }
      ++num;
      if ((backing.DEF_x__h39671) != DEF_x__h39671)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h39671, 32u);
	backing.DEF_x__h39671 = DEF_x__h39671;
      }
      ++num;
      if ((backing.DEF_x__h39753) != DEF_x__h39753)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h39753, 32u);
	backing.DEF_x__h39753 = DEF_x__h39753;
      }
      ++num;
      if ((backing.DEF_x__h40827) != DEF_x__h40827)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h40827, 1u);
	backing.DEF_x__h40827 = DEF_x__h40827;
      }
      ++num;
      if ((backing.PORT_memReq) != PORT_memReq)
      {
	vcd_write_val(sim_hdl, num, PORT_memReq, 164u);
	backing.PORT_memReq = PORT_memReq;
      }
      ++num;
      if ((backing.PORT_memResp_r) != PORT_memResp_r)
      {
	vcd_write_val(sim_hdl, num, PORT_memResp_r, 128u);
	backing.PORT_memResp_r = PORT_memResp_r;
      }
      ++num;
      if ((backing.PORT_req_r) != PORT_req_r)
      {
	vcd_write_val(sim_hdl, num, PORT_req_r, 65u);
	backing.PORT_req_r = PORT_req_r;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118, 164u);
      backing.DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118 = DEF_IF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_NOT__ETC___d118;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56, 164u);
      backing.DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56 = DEF_IF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_NOT__ETC___d56;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210, 128u);
      backing.DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210 = DEF_IF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_NO_ETC___d210;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148, 128u);
      backing.DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148 = DEF_IF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_NO_ETC___d148;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275, 1u);
      backing.DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275 = DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d275;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277, 1u);
      backing.DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277 = DEF_IF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_ETC___d277;
      vcd_write_val(sim_hdl, num++, DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6, 32u);
      backing.DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6 = DEF_IF_hitQ_data_0_wires_0_whas_THEN_hitQ_data_0_w_ETC___d6;
      vcd_write_val(sim_hdl, num++, DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15, 1u);
      backing.DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15 = DEF_IF_hitQ_empty_wires_0_whas__2_THEN_hitQ_empty__ETC___d15;
      vcd_write_val(sim_hdl, num++, DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25, 1u);
      backing.DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25 = DEF_IF_hitQ_full_wires_0_whas__2_THEN_hitQ_full_wi_ETC___d25;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73, 1u);
      backing.DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73 = DEF_IF_memReqQ_clearReq_wires_0_whas__0_THEN_memRe_ETC___d73;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66, 1u);
      backing.DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66 = DEF_IF_memReqQ_deqReq_wires_1_whas__0_THEN_memReqQ_ETC___d66;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273, 164u);
      backing.DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273 = DEF_IF_memReqQ_enqReq_ehrReg_7_BIT_164_8_THEN_memR_ETC___d273;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114, 164u);
      backing.DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114 = DEF_IF_memReqQ_enqReq_virtual_reg_2_read__0_OR_IF__ETC___d114;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53, 164u);
      backing.DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53 = DEF_IF_memReqQ_enqReq_wires_0_whas__4_THEN_memReqQ_ETC___d53;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119, 165u);
      backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d119;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40, 1u);
      backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d40;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54, 164u);
      backing.DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54 = DEF_IF_memReqQ_enqReq_wires_1_whas__1_THEN_memReqQ_ETC___d54;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55, 164u);
      backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d55;
      vcd_write_val(sim_hdl, num++, DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57, 165u);
      backing.DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57 = DEF_IF_memReqQ_enqReq_wires_2_whas__8_THEN_memReqQ_ETC___d57;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165, 1u);
      backing.DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165 = DEF_IF_memRespQ_clearReq_wires_0_whas__62_THEN_mem_ETC___d165;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158, 1u);
      backing.DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158 = DEF_IF_memRespQ_deqReq_wires_1_whas__52_THEN_memRe_ETC___d158;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450, 128u);
      backing.DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450 = DEF_IF_memRespQ_enqReq_ehrReg_29_BIT_128_30_THEN_m_ETC___d450;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206, 128u);
      backing.DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206 = DEF_IF_memRespQ_enqReq_virtual_reg_2_read__72_OR_I_ETC___d206;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145, 128u);
      backing.DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145 = DEF_IF_memRespQ_enqReq_wires_0_whas__26_THEN_memRe_ETC___d145;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132, 1u);
      backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d132;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146, 128u);
      backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d146;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211, 129u);
      backing.DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211 = DEF_IF_memRespQ_enqReq_wires_1_whas__23_THEN_memRe_ETC___d211;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147, 128u);
      backing.DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147 = DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d147;
      vcd_write_val(sim_hdl, num++, DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149, 129u);
      backing.DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149 = DEF_IF_memRespQ_enqReq_wires_2_whas__20_THEN_memRe_ETC___d149;
      vcd_write_val(sim_hdl, num++, DEF_IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386, 128u);
      backing.DEF_IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386 = DEF_IF_req_r_BITS_35_TO_34_57_EQ_3_58_THEN_req_r_B_ETC___d386;
      vcd_write_val(sim_hdl, num++, DEF_NOT_memReqQ_full_9___d238, 1u);
      backing.DEF_NOT_memReqQ_full_9___d238 = DEF_NOT_memReqQ_full_9___d238;
      vcd_write_val(sim_hdl, num++, DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225, 1u);
      backing.DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225 = DEF_NOT_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_ETC___d225;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266, 96u);
      backing.DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266 = DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d266;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271, 131u);
      backing.DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271 = DEF_SEL_ARR_dataArray_0_sub_missReq_18_BITS_40_TO__ETC___d271;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235, 1u);
      backing.DEF_SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235 = DEF_SEL_ARR_dirtyArray_0_sub_missReq_18_BITS_40_TO_ETC___d235;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439, 96u);
      backing.DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439 = DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d439;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448, 131u);
      backing.DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448 = DEF_SEL_ARR_memReqQ_data_0_17_BITS_130_TO_99_27_me_ETC___d448;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316, 128u);
      backing.DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316 = DEF_SEL_ARR_memRespQ_data_0_97_BITS_127_TO_96_98_m_ETC___d316;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230, 1u);
      backing.DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230 = DEF_SEL_ARR_tagArray_0_sub_missReq_18_BITS_40_TO_3_ETC___d230;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d117, 165u);
      backing.DEF__0_CONCAT_DONTCARE___d117 = DEF__0_CONCAT_DONTCARE___d117;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d209, 129u);
      backing.DEF__0_CONCAT_DONTCARE___d209 = DEF__0_CONCAT_DONTCARE___d209;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_memResp_r___d449, 129u);
      backing.DEF__1_CONCAT_memResp_r___d449 = DEF__1_CONCAT_memResp_r___d449;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_missReq_18_BIT_64_81_CONCAT_missReq_1_ETC___d285, 165u);
      backing.DEF__1_CONCAT_missReq_18_BIT_64_81_CONCAT_missReq_1_ETC___d285 = DEF__1_CONCAT_missReq_18_BIT_64_81_CONCAT_missReq_1_ETC___d285;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_req_r_BITS_64_TO_32_90_CONCAT_dataArr_ETC___d393, 165u);
      backing.DEF__1_CONCAT_req_r_BITS_64_TO_32_90_CONCAT_dataArr_ETC___d393 = DEF__1_CONCAT_req_r_BITS_64_TO_32_90_CONCAT_dataArr_ETC___d393;
      vcd_write_val(sim_hdl, num++, DEF__3_CONCAT_IF_SEL_ARR_NOT_tagArray_0_sub_missReq_ETC___d272, 165u);
      backing.DEF__3_CONCAT_IF_SEL_ARR_NOT_tagArray_0_sub_missReq_ETC___d272 = DEF__3_CONCAT_IF_SEL_ARR_NOT_tagArray_0_sub_missReq_ETC___d272;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252, 128u);
      backing.DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252 = DEF_dataArray_0_sub_missReq_18_BITS_40_TO_36_19___d252;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391, 96u);
      backing.DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d391;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392, 131u);
      backing.DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28_60_BITS_ETC___d392;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360, 128u);
      backing.DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360 = DEF_dataArray_0_sub_req_r_BITS_40_TO_36_28___d360;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254, 128u);
      backing.DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254 = DEF_dataArray_1_sub_missReq_18_BITS_40_TO_36_19___d254;
      vcd_write_val(sim_hdl, num++, DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362, 128u);
      backing.DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362 = DEF_dataArray_1_sub_req_r_BITS_40_TO_36_28___d362;
      vcd_write_val(sim_hdl, num++, DEF_def__h40636, 32u);
      backing.DEF_def__h40636 = DEF_def__h40636;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_empty_ehrReg__h4964, 1u);
      backing.DEF_hitQ_empty_ehrReg__h4964 = DEF_hitQ_empty_ehrReg__h4964;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_empty_wires_0_wget____d13, 1u);
      backing.DEF_hitQ_empty_wires_0_wget____d13 = DEF_hitQ_empty_wires_0_wget____d13;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_empty_wires_0_whas____d12, 1u);
      backing.DEF_hitQ_empty_wires_0_whas____d12 = DEF_hitQ_empty_wires_0_whas____d12;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_full_ehrReg__h6087, 1u);
      backing.DEF_hitQ_full_ehrReg__h6087 = DEF_hitQ_full_ehrReg__h6087;
      vcd_write_val(sim_hdl, num++, DEF_hitQ_full_virtual_reg_2_read__87_OR_hitQ_full__ETC___d293, 1u);
      backing.DEF_hitQ_full_virtual_reg_2_read__87_OR_hitQ_full__ETC___d293 = DEF_hitQ_full_virtual_reg_2_read__87_OR_hitQ_full__ETC___d293;
      vcd_write_val(sim_hdl, num++, DEF_idx__h29800, 5u);
      backing.DEF_idx__h29800 = DEF_idx__h29800;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_clearReq_ehrReg___d72, 1u);
      backing.DEF_memReqQ_clearReq_ehrReg___d72 = DEF_memReqQ_clearReq_ehrReg___d72;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_clearReq_wires_0_wget____d71, 1u);
      backing.DEF_memReqQ_clearReq_wires_0_wget____d71 = DEF_memReqQ_clearReq_wires_0_wget____d71;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_clearReq_wires_0_whas____d70, 1u);
      backing.DEF_memReqQ_clearReq_wires_0_whas____d70 = DEF_memReqQ_clearReq_wires_0_whas____d70;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_data_0___d417, 164u);
      backing.DEF_memReqQ_data_0___d417 = DEF_memReqQ_data_0___d417;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_data_1___d419, 164u);
      backing.DEF_memReqQ_data_1___d419 = DEF_memReqQ_data_1___d419;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_deqReq_ehrReg___d64, 1u);
      backing.DEF_memReqQ_deqReq_ehrReg___d64 = DEF_memReqQ_deqReq_ehrReg___d64;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_empty__h14969, 1u);
      backing.DEF_memReqQ_empty__h14969 = DEF_memReqQ_empty__h14969;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52, 164u);
      backing.DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52 = DEF_memReqQ_enqReq_ehrReg_7_BITS_163_TO_0___d52;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274, 165u);
      backing.DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274 = DEF_memReqQ_enqReq_ehrReg_7_BIT_164_8_CONCAT_IF_me_ETC___d274;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38, 1u);
      backing.DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38 = DEF_memReqQ_enqReq_ehrReg_7_BIT_164___d38;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_ehrReg___d37, 165u);
      backing.DEF_memReqQ_enqReq_ehrReg___d37 = DEF_memReqQ_enqReq_ehrReg___d37;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51, 164u);
      backing.DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51 = DEF_memReqQ_enqReq_wires_0_wget__5_BITS_163_TO_0___d51;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_0_wget____d35, 165u);
      backing.DEF_memReqQ_enqReq_wires_0_wget____d35 = DEF_memReqQ_enqReq_wires_0_wget____d35;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_0_whas____d34, 1u);
      backing.DEF_memReqQ_enqReq_wires_0_whas____d34 = DEF_memReqQ_enqReq_wires_0_whas____d34;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50, 164u);
      backing.DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50 = DEF_memReqQ_enqReq_wires_1_wget__2_BITS_163_TO_0___d50;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_1_wget____d32, 165u);
      backing.DEF_memReqQ_enqReq_wires_1_wget____d32 = DEF_memReqQ_enqReq_wires_1_wget____d32;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_1_whas____d31, 1u);
      backing.DEF_memReqQ_enqReq_wires_1_whas____d31 = DEF_memReqQ_enqReq_wires_1_whas____d31;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49, 164u);
      backing.DEF_memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49 = DEF_memReqQ_enqReq_wires_2_wget__9_BITS_163_TO_0___d49;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_enqReq_wires_2_wget____d29, 165u);
      backing.DEF_memReqQ_enqReq_wires_2_wget____d29 = DEF_memReqQ_enqReq_wires_2_wget____d29;
      vcd_write_val(sim_hdl, num++, DEF_memReqQ_full__h14940, 1u);
      backing.DEF_memReqQ_full__h14940 = DEF_memReqQ_full__h14940;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_clearReq_ehrReg___d164, 1u);
      backing.DEF_memRespQ_clearReq_ehrReg___d164 = DEF_memRespQ_clearReq_ehrReg___d164;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_clearReq_wires_0_wget____d163, 1u);
      backing.DEF_memRespQ_clearReq_wires_0_wget____d163 = DEF_memRespQ_clearReq_wires_0_wget____d163;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_clearReq_wires_0_whas____d162, 1u);
      backing.DEF_memRespQ_clearReq_wires_0_whas____d162 = DEF_memRespQ_clearReq_wires_0_whas____d162;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_data_0__h31892, 128u);
      backing.DEF_memRespQ_data_0__h31892 = DEF_memRespQ_data_0__h31892;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_data_1__h31914, 128u);
      backing.DEF_memRespQ_data_1__h31914 = DEF_memRespQ_data_1__h31914;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_deqReq_ehrReg___d156, 1u);
      backing.DEF_memRespQ_deqReq_ehrReg___d156 = DEF_memRespQ_deqReq_ehrReg___d156;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_empty__h25365, 1u);
      backing.DEF_memRespQ_empty__h25365 = DEF_memRespQ_empty__h25365;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144, 128u);
      backing.DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144 = DEF_memRespQ_enqReq_ehrReg_29_BITS_127_TO_0___d144;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d451, 129u);
      backing.DEF_memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d451 = DEF_memRespQ_enqReq_ehrReg_29_BIT_128_30_CONCAT_IF_ETC___d451;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130, 1u);
      backing.DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130 = DEF_memRespQ_enqReq_ehrReg_29_BIT_128___d130;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_ehrReg___d129, 129u);
      backing.DEF_memRespQ_enqReq_ehrReg___d129 = DEF_memRespQ_enqReq_ehrReg___d129;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143, 128u);
      backing.DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143 = DEF_memRespQ_enqReq_wires_0_wget__27_BITS_127_TO_0___d143;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_0_wget____d127, 129u);
      backing.DEF_memRespQ_enqReq_wires_0_wget____d127 = DEF_memRespQ_enqReq_wires_0_wget____d127;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_0_whas____d126, 1u);
      backing.DEF_memRespQ_enqReq_wires_0_whas____d126 = DEF_memRespQ_enqReq_wires_0_whas____d126;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142, 128u);
      backing.DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142 = DEF_memRespQ_enqReq_wires_1_wget__24_BITS_127_TO_0___d142;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_1_wget____d124, 129u);
      backing.DEF_memRespQ_enqReq_wires_1_wget____d124 = DEF_memRespQ_enqReq_wires_1_wget____d124;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_1_whas____d123, 1u);
      backing.DEF_memRespQ_enqReq_wires_1_whas____d123 = DEF_memRespQ_enqReq_wires_1_whas____d123;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141, 128u);
      backing.DEF_memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141 = DEF_memRespQ_enqReq_wires_2_wget__21_BITS_127_TO_0___d141;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_enqReq_wires_2_wget____d121, 129u);
      backing.DEF_memRespQ_enqReq_wires_2_wget____d121 = DEF_memRespQ_enqReq_wires_2_wget____d121;
      vcd_write_val(sim_hdl, num++, DEF_memRespQ_full__h25336, 1u);
      backing.DEF_memRespQ_full__h25336 = DEF_memRespQ_full__h25336;
      vcd_write_val(sim_hdl, num++, DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284, 163u);
      backing.DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284 = DEF_missReq_18_BITS_63_TO_36_82_CONCAT_0_83_CONCAT_ETC___d284;
      vcd_write_val(sim_hdl, num++, DEF_missReq___d218, 65u);
      backing.DEF_missReq___d218 = DEF_missReq___d218;
      vcd_write_val(sim_hdl, num++, DEF_replacedSetOffset__h30969, 1u);
      backing.DEF_replacedSetOffset__h30969 = DEF_replacedSetOffset__h30969;
      vcd_write_val(sim_hdl, num++, DEF_status__h27863, 2u);
      backing.DEF_status__h27863 = DEF_status__h27863;
      vcd_write_val(sim_hdl, num++, DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221, 1u);
      backing.DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221 = DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19_20__ETC___d221;
      vcd_write_val(sim_hdl, num++, DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220, 24u);
      backing.DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220 = DEF_tagArray_0_sub_missReq_18_BITS_40_TO_36_19___d220;
      vcd_write_val(sim_hdl, num++, DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223, 1u);
      backing.DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223 = DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19_22__ETC___d223;
      vcd_write_val(sim_hdl, num++, DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222, 24u);
      backing.DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222 = DEF_tagArray_1_sub_missReq_18_BITS_40_TO_36_19___d222;
      vcd_write_val(sim_hdl, num++, DEF_x_BIT_5___h27301, 1u);
      backing.DEF_x_BIT_5___h27301 = DEF_x_BIT_5___h27301;
      vcd_write_val(sim_hdl, num++, DEF_x__h27824, 6u);
      backing.DEF_x__h27824 = DEF_x__h27824;
      vcd_write_val(sim_hdl, num++, DEF_x__h31154, 1u);
      backing.DEF_x__h31154 = DEF_x__h31154;
      vcd_write_val(sim_hdl, num++, DEF_x__h31381, 1u);
      backing.DEF_x__h31381 = DEF_x__h31381;
      vcd_write_val(sim_hdl, num++, DEF_x__h39671, 32u);
      backing.DEF_x__h39671 = DEF_x__h39671;
      vcd_write_val(sim_hdl, num++, DEF_x__h39753, 32u);
      backing.DEF_x__h39753 = DEF_x__h39753;
      vcd_write_val(sim_hdl, num++, DEF_x__h40827, 1u);
      backing.DEF_x__h40827 = DEF_x__h40827;
      vcd_write_val(sim_hdl, num++, PORT_memReq, 164u);
      backing.PORT_memReq = PORT_memReq;
      vcd_write_val(sim_hdl, num++, PORT_memResp_r, 128u);
      backing.PORT_memResp_r = PORT_memResp_r;
      vcd_write_val(sim_hdl, num++, PORT_req_r, 65u);
      backing.PORT_req_r = PORT_req_r;
    }
}

void MOD_mkCacheSetAssociative::vcd_prims(tVCDDumpType dt, MOD_mkCacheSetAssociative &backing)
{
  INST_dataArray_0.dump_VCD(dt, backing.INST_dataArray_0);
  INST_dataArray_1.dump_VCD(dt, backing.INST_dataArray_1);
  INST_dirtyArray_0.dump_VCD(dt, backing.INST_dirtyArray_0);
  INST_dirtyArray_1.dump_VCD(dt, backing.INST_dirtyArray_1);
  INST_hitQ_data_0_ehrReg.dump_VCD(dt, backing.INST_hitQ_data_0_ehrReg);
  INST_hitQ_data_0_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_data_0_ignored_wires_0);
  INST_hitQ_data_0_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_data_0_ignored_wires_1);
  INST_hitQ_data_0_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_data_0_virtual_reg_0);
  INST_hitQ_data_0_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_data_0_virtual_reg_1);
  INST_hitQ_data_0_wires_0.dump_VCD(dt, backing.INST_hitQ_data_0_wires_0);
  INST_hitQ_data_0_wires_1.dump_VCD(dt, backing.INST_hitQ_data_0_wires_1);
  INST_hitQ_deqP_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_deqP_ignored_wires_0);
  INST_hitQ_deqP_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_deqP_ignored_wires_1);
  INST_hitQ_deqP_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_deqP_virtual_reg_0);
  INST_hitQ_deqP_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_deqP_virtual_reg_1);
  INST_hitQ_deqP_wires_0.dump_VCD(dt, backing.INST_hitQ_deqP_wires_0);
  INST_hitQ_deqP_wires_1.dump_VCD(dt, backing.INST_hitQ_deqP_wires_1);
  INST_hitQ_empty_ehrReg.dump_VCD(dt, backing.INST_hitQ_empty_ehrReg);
  INST_hitQ_empty_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_empty_ignored_wires_0);
  INST_hitQ_empty_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_empty_ignored_wires_1);
  INST_hitQ_empty_ignored_wires_2.dump_VCD(dt, backing.INST_hitQ_empty_ignored_wires_2);
  INST_hitQ_empty_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_empty_virtual_reg_0);
  INST_hitQ_empty_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_empty_virtual_reg_1);
  INST_hitQ_empty_virtual_reg_2.dump_VCD(dt, backing.INST_hitQ_empty_virtual_reg_2);
  INST_hitQ_empty_wires_0.dump_VCD(dt, backing.INST_hitQ_empty_wires_0);
  INST_hitQ_empty_wires_1.dump_VCD(dt, backing.INST_hitQ_empty_wires_1);
  INST_hitQ_empty_wires_2.dump_VCD(dt, backing.INST_hitQ_empty_wires_2);
  INST_hitQ_enqP_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_enqP_ignored_wires_0);
  INST_hitQ_enqP_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_enqP_ignored_wires_1);
  INST_hitQ_enqP_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_enqP_virtual_reg_0);
  INST_hitQ_enqP_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_enqP_virtual_reg_1);
  INST_hitQ_enqP_wires_0.dump_VCD(dt, backing.INST_hitQ_enqP_wires_0);
  INST_hitQ_enqP_wires_1.dump_VCD(dt, backing.INST_hitQ_enqP_wires_1);
  INST_hitQ_full_ehrReg.dump_VCD(dt, backing.INST_hitQ_full_ehrReg);
  INST_hitQ_full_ignored_wires_0.dump_VCD(dt, backing.INST_hitQ_full_ignored_wires_0);
  INST_hitQ_full_ignored_wires_1.dump_VCD(dt, backing.INST_hitQ_full_ignored_wires_1);
  INST_hitQ_full_ignored_wires_2.dump_VCD(dt, backing.INST_hitQ_full_ignored_wires_2);
  INST_hitQ_full_virtual_reg_0.dump_VCD(dt, backing.INST_hitQ_full_virtual_reg_0);
  INST_hitQ_full_virtual_reg_1.dump_VCD(dt, backing.INST_hitQ_full_virtual_reg_1);
  INST_hitQ_full_virtual_reg_2.dump_VCD(dt, backing.INST_hitQ_full_virtual_reg_2);
  INST_hitQ_full_wires_0.dump_VCD(dt, backing.INST_hitQ_full_wires_0);
  INST_hitQ_full_wires_1.dump_VCD(dt, backing.INST_hitQ_full_wires_1);
  INST_hitQ_full_wires_2.dump_VCD(dt, backing.INST_hitQ_full_wires_2);
  INST_init.dump_VCD(dt, backing.INST_init);
  INST_lruArray_0.dump_VCD(dt, backing.INST_lruArray_0);
  INST_lruArray_1.dump_VCD(dt, backing.INST_lruArray_1);
  INST_memReqQ_clearReq_ehrReg.dump_VCD(dt, backing.INST_memReqQ_clearReq_ehrReg);
  INST_memReqQ_clearReq_ignored_wires_0.dump_VCD(dt, backing.INST_memReqQ_clearReq_ignored_wires_0);
  INST_memReqQ_clearReq_ignored_wires_1.dump_VCD(dt, backing.INST_memReqQ_clearReq_ignored_wires_1);
  INST_memReqQ_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_memReqQ_clearReq_virtual_reg_0);
  INST_memReqQ_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_memReqQ_clearReq_virtual_reg_1);
  INST_memReqQ_clearReq_wires_0.dump_VCD(dt, backing.INST_memReqQ_clearReq_wires_0);
  INST_memReqQ_clearReq_wires_1.dump_VCD(dt, backing.INST_memReqQ_clearReq_wires_1);
  INST_memReqQ_data_0.dump_VCD(dt, backing.INST_memReqQ_data_0);
  INST_memReqQ_data_1.dump_VCD(dt, backing.INST_memReqQ_data_1);
  INST_memReqQ_deqP.dump_VCD(dt, backing.INST_memReqQ_deqP);
  INST_memReqQ_deqReq_ehrReg.dump_VCD(dt, backing.INST_memReqQ_deqReq_ehrReg);
  INST_memReqQ_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memReqQ_deqReq_ignored_wires_0);
  INST_memReqQ_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memReqQ_deqReq_ignored_wires_1);
  INST_memReqQ_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memReqQ_deqReq_ignored_wires_2);
  INST_memReqQ_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memReqQ_deqReq_virtual_reg_0);
  INST_memReqQ_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memReqQ_deqReq_virtual_reg_1);
  INST_memReqQ_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memReqQ_deqReq_virtual_reg_2);
  INST_memReqQ_deqReq_wires_0.dump_VCD(dt, backing.INST_memReqQ_deqReq_wires_0);
  INST_memReqQ_deqReq_wires_1.dump_VCD(dt, backing.INST_memReqQ_deqReq_wires_1);
  INST_memReqQ_deqReq_wires_2.dump_VCD(dt, backing.INST_memReqQ_deqReq_wires_2);
  INST_memReqQ_empty.dump_VCD(dt, backing.INST_memReqQ_empty);
  INST_memReqQ_enqP.dump_VCD(dt, backing.INST_memReqQ_enqP);
  INST_memReqQ_enqReq_ehrReg.dump_VCD(dt, backing.INST_memReqQ_enqReq_ehrReg);
  INST_memReqQ_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memReqQ_enqReq_ignored_wires_0);
  INST_memReqQ_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memReqQ_enqReq_ignored_wires_1);
  INST_memReqQ_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memReqQ_enqReq_ignored_wires_2);
  INST_memReqQ_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memReqQ_enqReq_virtual_reg_0);
  INST_memReqQ_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memReqQ_enqReq_virtual_reg_1);
  INST_memReqQ_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memReqQ_enqReq_virtual_reg_2);
  INST_memReqQ_enqReq_wires_0.dump_VCD(dt, backing.INST_memReqQ_enqReq_wires_0);
  INST_memReqQ_enqReq_wires_1.dump_VCD(dt, backing.INST_memReqQ_enqReq_wires_1);
  INST_memReqQ_enqReq_wires_2.dump_VCD(dt, backing.INST_memReqQ_enqReq_wires_2);
  INST_memReqQ_full.dump_VCD(dt, backing.INST_memReqQ_full);
  INST_memRespQ_clearReq_ehrReg.dump_VCD(dt, backing.INST_memRespQ_clearReq_ehrReg);
  INST_memRespQ_clearReq_ignored_wires_0.dump_VCD(dt, backing.INST_memRespQ_clearReq_ignored_wires_0);
  INST_memRespQ_clearReq_ignored_wires_1.dump_VCD(dt, backing.INST_memRespQ_clearReq_ignored_wires_1);
  INST_memRespQ_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_memRespQ_clearReq_virtual_reg_0);
  INST_memRespQ_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_memRespQ_clearReq_virtual_reg_1);
  INST_memRespQ_clearReq_wires_0.dump_VCD(dt, backing.INST_memRespQ_clearReq_wires_0);
  INST_memRespQ_clearReq_wires_1.dump_VCD(dt, backing.INST_memRespQ_clearReq_wires_1);
  INST_memRespQ_data_0.dump_VCD(dt, backing.INST_memRespQ_data_0);
  INST_memRespQ_data_1.dump_VCD(dt, backing.INST_memRespQ_data_1);
  INST_memRespQ_deqP.dump_VCD(dt, backing.INST_memRespQ_deqP);
  INST_memRespQ_deqReq_ehrReg.dump_VCD(dt, backing.INST_memRespQ_deqReq_ehrReg);
  INST_memRespQ_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memRespQ_deqReq_ignored_wires_0);
  INST_memRespQ_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memRespQ_deqReq_ignored_wires_1);
  INST_memRespQ_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memRespQ_deqReq_ignored_wires_2);
  INST_memRespQ_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memRespQ_deqReq_virtual_reg_0);
  INST_memRespQ_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memRespQ_deqReq_virtual_reg_1);
  INST_memRespQ_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memRespQ_deqReq_virtual_reg_2);
  INST_memRespQ_deqReq_wires_0.dump_VCD(dt, backing.INST_memRespQ_deqReq_wires_0);
  INST_memRespQ_deqReq_wires_1.dump_VCD(dt, backing.INST_memRespQ_deqReq_wires_1);
  INST_memRespQ_deqReq_wires_2.dump_VCD(dt, backing.INST_memRespQ_deqReq_wires_2);
  INST_memRespQ_empty.dump_VCD(dt, backing.INST_memRespQ_empty);
  INST_memRespQ_enqP.dump_VCD(dt, backing.INST_memRespQ_enqP);
  INST_memRespQ_enqReq_ehrReg.dump_VCD(dt, backing.INST_memRespQ_enqReq_ehrReg);
  INST_memRespQ_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_memRespQ_enqReq_ignored_wires_0);
  INST_memRespQ_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_memRespQ_enqReq_ignored_wires_1);
  INST_memRespQ_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_memRespQ_enqReq_ignored_wires_2);
  INST_memRespQ_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_memRespQ_enqReq_virtual_reg_0);
  INST_memRespQ_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_memRespQ_enqReq_virtual_reg_1);
  INST_memRespQ_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_memRespQ_enqReq_virtual_reg_2);
  INST_memRespQ_enqReq_wires_0.dump_VCD(dt, backing.INST_memRespQ_enqReq_wires_0);
  INST_memRespQ_enqReq_wires_1.dump_VCD(dt, backing.INST_memRespQ_enqReq_wires_1);
  INST_memRespQ_enqReq_wires_2.dump_VCD(dt, backing.INST_memRespQ_enqReq_wires_2);
  INST_memRespQ_full.dump_VCD(dt, backing.INST_memRespQ_full);
  INST_missCnt.dump_VCD(dt, backing.INST_missCnt);
  INST_missReq.dump_VCD(dt, backing.INST_missReq);
  INST_reqCnt.dump_VCD(dt, backing.INST_reqCnt);
  INST_status.dump_VCD(dt, backing.INST_status);
  INST_tagArray_0.dump_VCD(dt, backing.INST_tagArray_0);
  INST_tagArray_1.dump_VCD(dt, backing.INST_tagArray_1);
  INST_targetLine.dump_VCD(dt, backing.INST_targetLine);
  INST_testflag.dump_VCD(dt, backing.INST_testflag);
}
