module full_adder_tb();
reg A,B,cin;
wire cout;
wire S;
full_adder dut_fa(.A(A),.B(B),.cin(cin),.cout(cout),.S(S));
initial begin
#10;
A=1'b0; B=1'b1; cin=1'b0;
#10;
A=1'b1; B=1'b1; cin=1'b0;
#10;
A=1'b0; B=1'b1; cin=1'b1;
#10;
A=1'b0; B=1'b0; cin=1'b0;
#10;
A=1'b1; B=1'b1; cin=1'b1;
#10;
$stop;
end
endmodule
