<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\11091\Desktop\FPGA_Active_By_yinghe\my_prj\simple_DDS\DDS\DDS_simple\synlog\DDS_simple_DDS_simple_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>lscc_pll_Z1_layer0|outcore_o_inferred_clock</data>
<data>71.4 MHz</data>
<data>60.7 MHz</data>
<data>-2.472</data>
</row>
<row>
<data>System</data>
<data>454.1 MHz</data>
<data>386.0 MHz</data>
<data>-0.389</data>
</row>
</report_table>
