
target/riscv32imac-unknown-none-elf/release/betrusted-boot:     file format elf32-littleriscv

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text.dummy   00000000  60000000  60000000  00000134  2**0
                  ALLOC, READONLY
  1 .text         00002dba  60000000  60000000  00001000  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009dc  60002dbc  60002dbc  00003dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000000  61000000  61000000  00004798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .bss          00000000  61000000  61000000  00005000  2**0
                  ALLOC
  5 .stack        00004000  61000000  61000000  00005000  2**0
                  ALLOC
  6 .heap         00000000  61004000  61004000  00005000  2**0
                  ALLOC
  7 .debug_loc    00006059  00000000  00000000  00005000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev 00000893  00000000  00000000  0000b059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_info   000153bc  00000000  00000000  0000b8ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 000002b0  00000000  00000000  00020ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_ranges 00002588  00000000  00000000  00020f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_str    0000f5ca  00000000  00000000  000234e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_pubnames 0000486f  00000000  00000000  00032aaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_pubtypes 00003260  00000000  00000000  00037319  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .riscv.attributes 0000002b  00000000  00000000  0003a579  2**0
                  CONTENTS, READONLY
 16 .debug_line   00005abe  00000000  00000000  0003a5a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000013  00000000  00000000  00040062  2**0
                  CONTENTS, READONLY
600013c6 00001042 T rust_entry
60002806 000003c8 t core::fmt::Formatter::pad
600024c8 000002f4 t core::fmt::num::imp::fmt_u32
6000005c 000002d0 t pio::Assembler<_>::assemble_program
60000d4e 00000284 t betrusted_boot::Gfx::msg
6000078e 00000228 t betrusted_boot::satp::satp_setup
60000ac2 00000158 T _start_trap_rust
60000554 00000154 t betrusted_boot::pio::spi_test_core
6000041e 000000ee t betrusted_boot::pio::LoadedProg::load
60000c92 000000bc t betrusted_boot::Gfx::hex_word
60001262 000000bc t betrusted_boot::ramtest_fast
60002cb0 000000ae t compiler_builtins::mem::memcpy
6000131e 000000a8 t betrusted_boot::ramtest_lfsr
600006d6 00000098 t betrusted_boot::debug::Uart::print_hex_word
6000033e 00000092 t <arrayvec::errors::CapacityError<T> as core::fmt::Debug>::fmt
600010be 0000008e t betrusted_boot::ramtest_fast
6000114c 0000008c t betrusted_boot::ramtest_fast
600011d8 0000008a t betrusted_boot::ramtest_fast
60001036 00000088 t betrusted_boot::ramtest_fast_specialcase1
60000c1e 00000074 t rust_begin_unwind
60000fd2 00000064 t betrusted_boot::ramtest_all
600009c0 00000062 T _start_trap
60002d5e 0000005c t compiler_builtins::mem::memset
60000a22 0000005a T _start_trap_aligned
60002c12 00000058 t core::result::unwrap_failed
600003d0 0000004e t arrayvec::arrayvec::ArrayVec<T,_>::push
600027bc 0000004a t core::fmt::Formatter::pad_integral::write_prefix
6000050c 00000048 t betrusted_boot::pio::PioSm::find_offset_for_program
60000a7c 00000046 T _resume_context
6000247e 00000040 t core::panicking::panic_bounds_check
60000000 00000034 T _start
600006a8 0000002e t betrusted_boot::debug::Uart::newline
60002bce 0000002c t core::panicking::panic
60002408 00000026 t <betrusted_boot::pio::PioError as core::fmt::Debug>::fmt
6000076e 00000020 t betrusted_boot::debug::Uart::tiny_write_str
6000242e 0000001e t arrayvec::arrayvec::extend_panic
6000244c 0000001e t core::panicking::panic_fmt
6000246c 00000012 t <T as core::any::Any>::type_id
6000032c 00000010 t <&T as core::fmt::Display>::fmt
60002bfa 00000010 t <&T as core::fmt::Display>::fmt
60002c6a 0000000c t core::fmt::num::imp::<impl core::fmt::Display for u8>::fmt
60000038 0000000c t xous_riscv::register::sie::set_sext
600024be 0000000a t core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
600009b6 0000000a t betrusted_boot::satp::to_user_mode
60002ca0 00000008 t memset
60002ca8 00000008 t memcpy
60002c0a 00000008 t <&T as core::fmt::Debug>::fmt
60000054 00000008 t xous_riscv::register::vexriscv::sim::read
6000004c 00000008 t xous_riscv::register::stval::read
60000044 00000008 t xous_riscv::register::sepc::read
60000c1a 00000004 T start_loader
60000034 00000004 T abort
6000033c 00000002 t core::ptr::drop_in_place<betrusted_boot::pio::PioError>
6000246a 00000002 t core::ptr::drop_in_place<&core::iter::adapters::copied::Copied<core::slice::iter::Iter<u8>>>

target/riscv32imac-unknown-none-elf/release/betrusted-boot:     file format elf32-littleriscv


Disassembly of section .text:

60000000 <_start>:
// Assembly stubs for entering into the loader, and exiting it.

// Note: inline constants are not yet stable in Rust: https://github.com/rust-lang/rust/pull/104087
#[link_section = ".text.init"]
#[export_name = "_start"]
pub extern "C" fn _start() {
60000000:	6100e537          	lui	a0,0x6100e
60000004:	0571                	addi	a0,a0,28 # 6100e01c <_estack+0xa01c>
60000006:	610105b7          	lui	a1,0x61010
    unsafe {
        asm! (
6000000a:	deadc337          	lui	t1,0xdeadc
6000000e:	0de30313          	addi	t1,t1,222 # deadc0de <_lcdfb+0x2eadc0de>
60000012:	82aa                	mv	t0,a0
60000014:	83ae                	mv	t2,a1
60000016:	0062a023          	sw	t1,0(t0)
6000001a:	0291                	addi	t0,t0,4
6000001c:	fe72ede3          	bltu	t0,t2,60000016 <_start+0x16>
60000020:	812e                	mv	sp,a1

60000022 <.Lpcrel_hi0>:
60000022:	00000297          	auipc	t0,0x0
60000026:	fde28293          	addi	t0,t0,-34 # 60000000 <_start>
6000002a:	30529073          	csrw	mtvec,t0
6000002e:	3980106f          	j	600013c6 <rust_entry>
	...

60000034 <abort>:
#[link_section = ".text.init"]
#[export_name = "abort"]
/// This is only used in debug mode
pub extern "C" fn abort() {
    unsafe {
        asm! (
60000034:	a001                	j	60000034 <abort>
	...

60000038 <xous_riscv::register::sie::set_sext>:
                () => {
                    extern "C" {
                        fn $asm_fn(bits: usize);
                    }

                    $asm_fn(bits);
60000038:	20000513          	li	a0,512
6000003c:	00003317          	auipc	t1,0x3
60000040:	c3a30067          	jr	-966(t1) # 60002c76 <__set_sie>

60000044 <xous_riscv::register::sepc::read>:
                    $asm_fn()
60000044:	00003317          	auipc	t1,0x3
60000048:	c3830067          	jr	-968(t1) # 60002c7c <__read_sepc>

6000004c <xous_riscv::register::stval::read>:
6000004c:	00003317          	auipc	t1,0x3
60000050:	c3c30067          	jr	-964(t1) # 60002c88 <__read_stval>

60000054 <xous_riscv::register::vexriscv::sim::read>:
60000054:	00003317          	auipc	t1,0x3
60000058:	c3a30067          	jr	-966(t1) # 60002c8e <__read_vsim>

6000005c <pio::Assembler<_>::assemble_program>:
    /// Assemble the program into [`Program`].
    ///
    /// The program contains the instructions and side-set info set. You can directly compile into a program with
    /// correct wrapping with [`Self::assemble_with_wrap`], or you can set the wrapping after the compilation with
    /// [`Program::set_wrap`].
    pub fn assemble_program(self) -> Program<PROGRAM_SIZE> {
6000005c:	7175                	addi	sp,sp,-144
    /// let mut array = ArrayVec::from([1, 2, 3]);
    /// array.pop();
    /// assert_eq!(array.len(), 2);
    /// ```
    #[inline(always)]
    pub const fn len(&self) -> usize { self.len as usize }
6000005e:	c706                	sw	ra,140(sp)
60000060:	c522                	sw	s0,136(sp)
60000062:	c326                	sw	s1,132(sp)
60000064:	c14a                	sw	s2,128(sp)
60000066:	dece                	sw	s3,124(sp)
60000068:	1005a703          	lw	a4,256(a1) # 61010100 <_estack+0xc100>
        let side_set = self.side_set;
6000006c:	1045a983          	lw	s3,260(a1)
60000070:	892a                	mv	s2,a0
60000072:	cb25                	beqz	a4,600000e2 <pio::Assembler<_>::assemble_program+0x86>
60000074:	4e81                	li	t4,0
60000076:	10058813          	addi	a6,a1,256
6000007a:	0ff9f513          	zext.b	a0,s3
6000007e:	4615                	li	a2,5
60000080:	41360633          	sub	a2,a2,s3
60000084:	00767693          	andi	a3,a2,7
60000088:	57fd                	li	a5,-1
6000008a:	00d796b3          	sll	a3,a5,a3
6000008e:	fff6c693          	not	a3,a3
60000092:	0089d293          	srli	t0,s3,0x8
60000096:	00f67313          	andi	t1,a2,15
6000009a:	00ff0637          	lui	a2,0xff0
6000009e:	00c9f3b3          	and	t2,s3,a2
600000a2:	0013b613          	seqz	a2,t2
600000a6:	00a03533          	snez	a0,a0
600000aa:	00c578b3          	and	a7,a0,a2
        match self {
600000ae:	059d                	addi	a1,a1,7
600000b0:	ffc5c503          	lbu	a0,-4(a1)
600000b4:	00371413          	slli	s0,a4,0x3
600000b8:	60003637          	lui	a2,0x60003
600000bc:	78460613          	addi	a2,a2,1924 # 60003784 <.Lswitch.table.pio::Assembler<_>::assemble_program>
600000c0:	00151713          	slli	a4,a0,0x1
600000c4:	963a                	add	a2,a2,a4
600000c6:	050a                	slli	a0,a0,0x2
600000c8:	60003737          	lui	a4,0x60003
600000cc:	dbc70713          	addi	a4,a4,-580 # 60002dbc <.LJTI4_0>
600000d0:	953a                	add	a0,a0,a4
600000d2:	4108                	lw	a0,0(a0)
600000d4:	00065e03          	lhu	t3,0(a2)
600000d8:	8f0a                	mv	t5,sp
600000da:	c4ce                	sw	s3,72(sp)
        let delay_max = (1 << (5 - side_set.bits)) - 1;
600000dc:	04d107a3          	sb	a3,79(sp)
600000e0:	8502                	jr	a0
            ArrayVec { xs: MaybeUninit::uninit().assume_init(), len: 0 }
600000e2:	04010813          	addi	a6,sp,64
600000e6:	aa81                	j	60000236 <.LBB4_24+0xe>

600000e8 <.LBB4_3>:
                ((*if_full as u8) << 1 | (*block as u8), 0)
600000e8:	ffd58603          	lb	a2,-3(a1)
600000ec:	ffe58783          	lb	a5,-2(a1)
600000f0:	4501                	li	a0,0
600000f2:	0606                	slli	a2,a2,0x1
600000f4:	00f664b3          	or	s1,a2,a5
600000f8:	a065                	j	600001a0 <.LBB4_12+0x32>

600000fa <.LBB4_4>:
                (1 << 2 | (*if_empty as u8) << 1 | (*block as u8), 0)
600000fa:	ffd58603          	lb	a2,-3(a1)
600000fe:	ffe58783          	lb	a5,-2(a1)
60000102:	4501                	li	a0,0
60000104:	0606                	slli	a2,a2,0x1
60000106:	8e5d                	or	a2,a2,a5
60000108:	00466493          	ori	s1,a2,4
6000010c:	a851                	j	600001a0 <.LBB4_12+0x32>

6000010e <.LBB4_5>:
            } => (*destination as u8, (*op as u8) << 3 | (*source as u8)),
6000010e:	fff58503          	lb	a0,-1(a1)
60000112:	ffe58603          	lb	a2,-2(a1)
60000116:	ffd5c483          	lbu	s1,-3(a1)
6000011a:	050e                	slli	a0,a0,0x3
6000011c:	8d51                	or	a0,a0,a2
6000011e:	a049                	j	600001a0 <.LBB4_12+0x32>

60000120 <.LBB4_6>:
60000120:	ffe5c483          	lbu	s1,-2(a1)
60000124:	ffd5c503          	lbu	a0,-3(a1)
60000128:	a8a5                	j	600001a0 <.LBB4_12+0x32>

6000012a <.LBB4_7>:
                if *index > 7 {
6000012a:	ffd5c503          	lbu	a0,-3(a1)
6000012e:	461d                	li	a2,7
60000130:	00a66d63          	bltu	a2,a0,6000014a <.LBB4_7+0x20>
                    (*clear as u8) << 1 | (*wait as u8),
60000134:	ffe58603          	lb	a2,-2(a1)
60000138:	fff58783          	lb	a5,-1(a1)
                    *index | (if *relative { 0b10000 } else { 0 }),
6000013c:	0005c703          	lbu	a4,0(a1)
                    (*clear as u8) << 1 | (*wait as u8),
60000140:	0606                	slli	a2,a2,0x1
60000142:	00f664b3          	or	s1,a2,a5
                    *index | (if *relative { 0b10000 } else { 0 }),
60000146:	cf29                	beqz	a4,600001a0 <.LBB4_12+0x32>
60000148:	a819                	j	6000015e <.LBB4_7+0x34>
                    panic!("invalid interrupt flags");
6000014a:	60003537          	lui	a0,0x60003
6000014e:	5d850513          	addi	a0,a0,1496 # 600035d8 <.Lanon.5512643252fccb46d23d1b099a6fce8b.8>
60000152:	600035b7          	lui	a1,0x60003
60000156:	64058613          	addi	a2,a1,1600 # 60003640 <.Lanon.5512643252fccb46d23d1b099a6fce8b.10>
6000015a:	45dd                	li	a1,23
6000015c:	a021                	j	60000164 <.LBB4_7+0x3a>
6000015e:	01056513          	ori	a0,a0,16
60000162:	a83d                	j	600001a0 <.LBB4_12+0x32>
60000164:	00003097          	auipc	ra,0x3
60000168:	a6a080e7          	jalr	-1430(ra) # 60002bce <core::panicking::panic>
	...

6000016e <.LBB4_12>:
                if *relative && !matches!(*source, WaitSource::IRQ) {
6000016e:	0005c783          	lbu	a5,0(a1)
60000172:	fff5c483          	lbu	s1,-1(a1)
60000176:	0017b513          	seqz	a0,a5
6000017a:	ffe48613          	addi	a2,s1,-2
6000017e:	00163613          	seqz	a2,a2
60000182:	8d51                	or	a0,a0,a2
60000184:	c575                	beqz	a0,60000270 <.LBB4_24+0x48>
                if matches!(*source, WaitSource::IRQ) && *index > 7 {
60000186:	ffe5c503          	lbu	a0,-2(a1)
6000018a:	00853713          	sltiu	a4,a0,8
6000018e:	00174713          	xori	a4,a4,1
60000192:	8e79                	and	a2,a2,a4
60000194:	ea6d                	bnez	a2,60000286 <.LBB4_24+0x5e>
                    (*polarity) << 2 | (*source as u8),
60000196:	ffd58603          	lb	a2,-3(a1)
6000019a:	060a                	slli	a2,a2,0x2
6000019c:	8cd1                	or	s1,s1,a2
                    *index | (if *relative { 0b10000 } else { 0 }),
6000019e:	f3e1                	bnez	a5,6000015e <.LBB4_7+0x34>
        if self.delay > delay_max {
600001a0:	ffb5c783          	lbu	a5,-5(a1)
600001a4:	0ef6ec63          	bltu	a3,a5,6000029c <.LBB4_24+0x74>
600001a8:	0ff4f613          	zext.b	a2,s1
        let side_set = if let Some(s) = self.side_set {
600001ac:	ff95c703          	lbu	a4,-7(a1)
600001b0:	0616                	slli	a2,a2,0x5
600001b2:	01c66633          	or	a2,a2,t3
600001b6:	0ff57513          	zext.b	a0,a0
600001ba:	8d51                	or	a0,a0,a2
600001bc:	cf11                	beqz	a4,600001d8 <.LBB4_12+0x6a>
600001be:	ffa5c603          	lbu	a2,-6(a1)
600001c2:	0ff2f713          	zext.b	a4,t0
            if s > side_set.max {
600001c6:	10c76c63          	bltu	a4,a2,600002de <.LBB4_24+0xb6>
            let s = (s as u16) << (5 - side_set.bits);
600001ca:	006614b3          	sll	s1,a2,t1
600001ce:	00038863          	beqz	t2,600001de <.LBB4_12+0x70>
600001d2:	0104e493          	ori	s1,s1,16
600001d6:	a021                	j	600001de <.LBB4_12+0x70>
600001d8:	4481                	li	s1,0
        } else if side_set.bits > 0 && !side_set.opt {
600001da:	12089f63          	bnez	a7,60000318 <.LBB4_24+0xf0>
600001de:	02000613          	li	a2,32
600001e2:	0ece8963          	beq	t4,a2,600002d4 <.LBB4_24+0xac>
        data |= ((self.delay as u16) | side_set) << 8;
600001e6:	00f4e633          	or	a2,s1,a5
600001ea:	0622                	slli	a2,a2,0x8
600001ec:	8d51                	or	a0,a0,a2
600001ee:	00af1023          	sh	a0,0(t5)
600001f2:	1461                	addi	s0,s0,-8
600001f4:	0e85                	addi	t4,t4,1
600001f6:	cc1d                	beqz	s0,60000234 <.LBB4_24+0xc>
600001f8:	05a1                	addi	a1,a1,8
        match self {
600001fa:	ffc5c503          	lbu	a0,-4(a1)
600001fe:	60003637          	lui	a2,0x60003
60000202:	78460613          	addi	a2,a2,1924 # 60003784 <.Lswitch.table.pio::Assembler<_>::assemble_program>
60000206:	00151793          	slli	a5,a0,0x1
6000020a:	963e                	add	a2,a2,a5
6000020c:	050a                	slli	a0,a0,0x2
6000020e:	600037b7          	lui	a5,0x60003
60000212:	dbc78793          	addi	a5,a5,-580 # 60002dbc <.LJTI4_0>
60000216:	953e                	add	a0,a0,a5
60000218:	4108                	lw	a0,0(a0)
6000021a:	00065e03          	lhu	t3,0(a2)
6000021e:	0f09                	addi	t5,t5,2
60000220:	c4ce                	sw	s3,72(sp)
        let delay_max = (1 << (5 - side_set.bits)) - 1;
60000222:	04d107a3          	sb	a3,79(sp)
60000226:	8502                	jr	a0

60000228 <.LBB4_24>:
            } => (*destination as u8, *bit_count & 0b11111),
60000228:	ffd5c503          	lbu	a0,-3(a1)
6000022c:	ffe5c483          	lbu	s1,-2(a1)
60000230:	897d                	andi	a0,a0,31
60000232:	b7bd                	j	600001a0 <.LBB4_12+0x32>
        // user's iterator, without dropping any elements on the floor.
        let mut guard = ScopeExitGuard {
            value: &mut self.len,
            data: len,
            f: move |&len, self_len| {
                **self_len = len as LenUint;
60000234:	c0f6                	sw	t4,64(sp)
60000236:	00082023          	sw	zero,0(a6)
    pub const fn len(&self) -> usize { self.len as usize }
6000023a:	04010503          	lb	a0,64(sp)
    }
6000023e:	fff50413          	addi	s0,a0,-1
            source: (code.len() - 1) as u8,
            target: 0,
        };

        Program {
            code,
60000242:	858a                	mv	a1,sp
60000244:	04400613          	li	a2,68
60000248:	854a                	mv	a0,s2
6000024a:	00003097          	auipc	ra,0x3
6000024e:	a5e080e7          	jalr	-1442(ra) # 60002ca8 <memcpy>
        Program {
60000252:	04090523          	sb	zero,74(s2)
60000256:	04890423          	sb	s0,72(s2)
6000025a:	040904a3          	sb	zero,73(s2)
6000025e:	05392223          	sw	s3,68(s2)
            origin: None,
            side_set,
            wrap,
        }
    }
60000262:	40ba                	lw	ra,140(sp)
60000264:	442a                	lw	s0,136(sp)
60000266:	449a                	lw	s1,132(sp)
60000268:	490a                	lw	s2,128(sp)
6000026a:	59f6                	lw	s3,124(sp)
6000026c:	6149                	addi	sp,sp,144
6000026e:	8082                	ret
                    panic!("relative flag should only be used with WaitSource::IRQ");
60000270:	60003537          	lui	a0,0x60003
60000274:	65050513          	addi	a0,a0,1616 # 60003650 <.Lanon.5512643252fccb46d23d1b099a6fce8b.11>
60000278:	600035b7          	lui	a1,0x60003
6000027c:	68858613          	addi	a2,a1,1672 # 60003688 <.Lanon.5512643252fccb46d23d1b099a6fce8b.12>
60000280:	03600593          	li	a1,54
60000284:	b5c5                	j	60000164 <.LBB4_7+0x3a>
                    panic!("Index for WaitSource::IRQ should be in range 0..=7");
60000286:	60003537          	lui	a0,0x60003
6000028a:	69850513          	addi	a0,a0,1688 # 60003698 <.Lanon.5512643252fccb46d23d1b099a6fce8b.13>
6000028e:	600035b7          	lui	a1,0x60003
60000292:	6cc58613          	addi	a2,a1,1740 # 600036cc <.Lanon.5512643252fccb46d23d1b099a6fce8b.14>
60000296:	03200593          	li	a1,50
6000029a:	b5e9                	j	60000164 <.LBB4_7+0x3a>
            panic!(
6000029c:	ffb58513          	addi	a0,a1,-5
600002a0:	c8aa                	sw	a0,80(sp)
600002a2:	60003537          	lui	a0,0x60003
600002a6:	c6a50513          	addi	a0,a0,-918 # 60002c6a <core::fmt::num::imp::<impl core::fmt::Display for u8>::fmt>
600002aa:	caaa                	sw	a0,84(sp)
600002ac:	04f10593          	addi	a1,sp,79
600002b0:	ccae                	sw	a1,88(sp)
600002b2:	ceaa                	sw	a0,92(sp)
600002b4:	60003537          	lui	a0,0x60003
600002b8:	6fc50513          	addi	a0,a0,1788 # 600036fc <.Lanon.5512643252fccb46d23d1b099a6fce8b.17>
600002bc:	d4aa                	sw	a0,104(sp)
600002be:	4509                	li	a0,2
600002c0:	d6aa                	sw	a0,108(sp)
600002c2:	d082                	sw	zero,96(sp)
600002c4:	088c                	addi	a1,sp,80
600002c6:	d8ae                	sw	a1,112(sp)
600002c8:	daaa                	sw	a0,116(sp)
600002ca:	60003537          	lui	a0,0x60003
600002ce:	70c50593          	addi	a1,a0,1804 # 6000370c <.Lanon.5512643252fccb46d23d1b099a6fce8b.18>
600002d2:	a82d                	j	6000030c <.LBB4_24+0xe4>
            }
        };
        let mut iter = iterable.into_iter();
        loop {
            if let Some(elt) = iter.next() {
                if ptr == end_ptr && CHECK { extend_panic(); }
600002d4:	00002097          	auipc	ra,0x2
600002d8:	15a080e7          	jalr	346(ra) # 6000242e <arrayvec::arrayvec::extend_panic>
600002dc:	0000                	unimp
            if s > side_set.max {
600002de:	04910513          	addi	a0,sp,73
                panic!("'side' set must be >=0 and <={}", side_set.max);
600002e2:	c8aa                	sw	a0,80(sp)
600002e4:	60003537          	lui	a0,0x60003
600002e8:	c6a50513          	addi	a0,a0,-918 # 60002c6a <core::fmt::num::imp::<impl core::fmt::Display for u8>::fmt>
600002ec:	caaa                	sw	a0,84(sp)
600002ee:	60003537          	lui	a0,0x60003
600002f2:	76c50513          	addi	a0,a0,1900 # 6000376c <.Lanon.5512643252fccb46d23d1b099a6fce8b.22>
600002f6:	d4aa                	sw	a0,104(sp)
600002f8:	4505                	li	a0,1
600002fa:	d6aa                	sw	a0,108(sp)
600002fc:	d082                	sw	zero,96(sp)
600002fe:	088c                	addi	a1,sp,80
60000300:	d8ae                	sw	a1,112(sp)
60000302:	daaa                	sw	a0,116(sp)
60000304:	60003537          	lui	a0,0x60003
60000308:	77450593          	addi	a1,a0,1908 # 60003774 <.Lanon.5512643252fccb46d23d1b099a6fce8b.23>
6000030c:	1088                	addi	a0,sp,96
6000030e:	00002097          	auipc	ra,0x2
60000312:	13e080e7          	jalr	318(ra) # 6000244c <core::panicking::panic_fmt>
60000316:	0000                	unimp
            panic!("instruction requires 'side' set");
60000318:	60003537          	lui	a0,0x60003
6000031c:	71c50513          	addi	a0,a0,1820 # 6000371c <.Lanon.5512643252fccb46d23d1b099a6fce8b.19>
60000320:	600035b7          	lui	a1,0x60003
60000324:	73c58613          	addi	a2,a1,1852 # 6000373c <.Lanon.5512643252fccb46d23d1b099a6fce8b.20>
60000328:	45fd                	li	a1,31
6000032a:	bd2d                	j	60000164 <.LBB4_7+0x3a>

6000032c <<&T as core::fmt::Display>::fmt>:
6000032c:	4114                	lw	a3,0(a0)
6000032e:	4150                	lw	a2,4(a0)
60000330:	852e                	mv	a0,a1
60000332:	85b6                	mv	a1,a3
60000334:	00002317          	auipc	t1,0x2
60000338:	4d230067          	jr	1234(t1) # 60002806 <core::fmt::Formatter::pad>

6000033c <core::ptr::drop_in_place<betrusted_boot::pio::PioError>>:
6000033c:	8082                	ret

6000033e <<arrayvec::errors::CapacityError<T> as core::fmt::Debug>::fmt>:
        write!(f, "{}", CAPERROR)
    }
}

impl<T> fmt::Debug for CapacityError<T> {
    fn fmt(&self, f: &mut fmt::Formatter) -> fmt::Result {
6000033e:	715d                	addi	sp,sp,-80
60000340:	c686                	sw	ra,76(sp)
60000342:	c4a2                	sw	s0,72(sp)
60000344:	c2a6                	sw	s1,68(sp)
60000346:	c0ca                	sw	s2,64(sp)
60000348:	de4e                	sw	s3,60(sp)
6000034a:	4401                	li	s0,0
        write!(f, "{}: {}", "CapacityError", CAPERROR)
6000034c:	60003537          	lui	a0,0x60003
60000350:	e3c50513          	addi	a0,a0,-452 # 60002e3c <.Lanon.01042f9e07bac0588b13af07786e0e0c.7>
60000354:	c42a                	sw	a0,8(sp)
60000356:	60000537          	lui	a0,0x60000
6000035a:	32c50513          	addi	a0,a0,812 # 6000032c <<&T as core::fmt::Display>::fmt>
6000035e:	c62a                	sw	a0,12(sp)
60000360:	60003637          	lui	a2,0x60003
60000364:	e5c60613          	addi	a2,a2,-420 # 60002e5c <.Lanon.01042f9e07bac0588b13af07786e0e0c.9>
60000368:	c832                	sw	a2,16(sp)
6000036a:	ca2a                	sw	a0,20(sp)
6000036c:	4188                	lw	a0,0(a1)
6000036e:	41cc                	lw	a1,4(a1)
60000370:	d802                	sw	zero,48(sp)
60000372:	02000613          	li	a2,32
60000376:	da32                	sw	a2,52(sp)
60000378:	460d                	li	a2,3
6000037a:	02c10c23          	sb	a2,56(sp)
6000037e:	d002                	sw	zero,32(sp)
60000380:	d402                	sw	zero,40(sp)
60000382:	cc2a                	sw	a0,24(sp)
60000384:	ce2e                	sw	a1,28(sp)
60000386:	00810913          	addi	s2,sp,8
6000038a:	60003537          	lui	a0,0x60003
6000038e:	50050493          	addi	s1,a0,1280 # 60003500 <.Lanon.2158d0578dda08147993e5787a6dfcb6.288>
60000392:	49c1                	li	s3,16
60000394:	008485b3          	add	a1,s1,s0
60000398:	41d0                	lw	a2,4(a1)
6000039a:	c619                	beqz	a2,600003a8 <<arrayvec::errors::CapacityError<T> as core::fmt::Debug>::fmt+0x6a>
6000039c:	46f2                	lw	a3,28(sp)
6000039e:	4562                	lw	a0,24(sp)
600003a0:	418c                	lw	a1,0(a1)
600003a2:	46d4                	lw	a3,12(a3)
600003a4:	9682                	jalr	a3
600003a6:	ed09                	bnez	a0,600003c0 <<arrayvec::errors::CapacityError<T> as core::fmt::Debug>::fmt+0x82>
600003a8:	00890533          	add	a0,s2,s0
600003ac:	4150                	lw	a2,4(a0)
600003ae:	4108                	lw	a0,0(a0)
600003b0:	082c                	addi	a1,sp,24
600003b2:	9602                	jalr	a2
600003b4:	e511                	bnez	a0,600003c0 <<arrayvec::errors::CapacityError<T> as core::fmt::Debug>::fmt+0x82>
600003b6:	0421                	addi	s0,s0,8
600003b8:	fd341ee3          	bne	s0,s3,60000394 <<arrayvec::errors::CapacityError<T> as core::fmt::Debug>::fmt+0x56>
600003bc:	4501                	li	a0,0
600003be:	a011                	j	600003c2 <<arrayvec::errors::CapacityError<T> as core::fmt::Debug>::fmt+0x84>
600003c0:	4505                	li	a0,1
    }
600003c2:	40b6                	lw	ra,76(sp)
600003c4:	4426                	lw	s0,72(sp)
600003c6:	4496                	lw	s1,68(sp)
600003c8:	4906                	lw	s2,64(sp)
600003ca:	59f2                	lw	s3,60(sp)
600003cc:	6161                	addi	sp,sp,80
600003ce:	8082                	ret

600003d0 <arrayvec::arrayvec::ArrayVec<T,_>::push>:
    pub fn push(&mut self, element: T) {
600003d0:	1141                	addi	sp,sp,-16
    pub const fn len(&self) -> usize { self.len as usize }
600003d2:	10052683          	lw	a3,256(a0)
600003d6:	477d                	li	a4,31
    fn push(&mut self, element: Self::Item) {
        self.try_push(element).unwrap()
    }

    fn try_push(&mut self, element: Self::Item) -> Result<(), CapacityError<Self::Item>> {
        if self.len() < Self::CAPACITY {
600003d8:	00d76c63          	bltu	a4,a3,600003f0 <arrayvec::arrayvec::ArrayVec<T,_>::push+0x20>
600003dc:	00369713          	slli	a4,a3,0x3
600003e0:	972a                	add	a4,a4,a0
600003e2:	c350                	sw	a2,4(a4)
600003e4:	c30c                	sw	a1,0(a4)

    unsafe fn push_unchecked(&mut self, element: Self::Item) {
        let len = self.len();
        debug_assert!(len < Self::CAPACITY);
        ptr::write(self.as_mut_ptr().add(len), element);
        self.set_len(len + 1);
600003e6:	00168593          	addi	a1,a3,1
        self.len = length as LenUint;
600003ea:	10b52023          	sw	a1,256(a0)
600003ee:	a031                	j	600003fa <arrayvec::arrayvec::ArrayVec<T,_>::push+0x2a>
            Err(CapacityError::new(element))
600003f0:	0ff5f513          	zext.b	a0,a1
600003f4:	4689                	li	a3,2
600003f6:	00d51463          	bne	a0,a3,600003fe <arrayvec::arrayvec::ArrayVec<T,_>::push+0x2e>
    }
600003fa:	0141                	addi	sp,sp,16
600003fc:	8082                	ret
600003fe:	c42e                	sw	a1,8(sp)
60000400:	c632                	sw	a2,12(sp)
60000402:	60003537          	lui	a0,0x60003
60000406:	e0c50593          	addi	a1,a0,-500 # 60002e0c <.Lanon.01042f9e07bac0588b13af07786e0e0c.2>
6000040a:	60003537          	lui	a0,0x60003
6000040e:	ec450613          	addi	a2,a0,-316 # 60002ec4 <.Lanon.01042f9e07bac0588b13af07786e0e0c.11>
60000412:	0028                	addi	a0,sp,8
60000414:	00002097          	auipc	ra,0x2
60000418:	7fe080e7          	jalr	2046(ra) # 60002c12 <core::result::unwrap_failed>
	...

6000041e <betrusted_boot::pio::LoadedProg::load>:
pub struct LoadedProg {
    program: Program::<RP2040_MAX_PROGRAM_SIZE>,
    offset: usize,
}
impl LoadedProg {
    pub fn load(program: Program::<RP2040_MAX_PROGRAM_SIZE>, pio_sm: &mut PioSm) -> Result<Self, PioError> {
6000041e:	1101                	addi	sp,sp,-32
60000420:	ce06                	sw	ra,28(sp)
60000422:	cc22                	sw	s0,24(sp)
60000424:	ca26                	sw	s1,20(sp)
60000426:	c84a                	sw	s2,16(sp)
60000428:	c64e                	sw	s3,12(sp)
6000042a:	c452                	sw	s4,8(sp)
6000042c:	8a32                	mv	s4,a2
            }
            None
        }
    }
    pub fn can_add_program(&self, program: &Program<RP2040_MAX_PROGRAM_SIZE>) -> bool {
        self.find_offset_for_program(program).is_some()
6000042e:	01462983          	lw	s3,20(a2)
60000432:	842e                	mv	s0,a1
60000434:	892a                	mv	s2,a0
60000436:	854e                	mv	a0,s3
60000438:	00000097          	auipc	ra,0x0
6000043c:	0d4080e7          	jalr	212(ra) # 6000050c <betrusted_boot::pio::PioSm::find_offset_for_program>
60000440:	4605                	li	a2,1
    /// returns the offset of the program once loaded
    pub fn add_program(
        &mut self,
        program: &Program<RP2040_MAX_PROGRAM_SIZE>,
    ) -> Result<usize, PioError> {
        if self.can_add_program(&program) {
60000442:	04c51863          	bne	a0,a2,60000492 <betrusted_boot::pio::LoadedProg::load+0x74>
    pub const fn len(&self) -> usize { self.len as usize }
60000446:	4030                	lw	a2,64(s0)
60000448:	c635                	beqz	a2,600004b4 <betrusted_boot::pio::LoadedProg::load+0x96>
6000044a:	010a2503          	lw	a0,16(s4)
6000044e:	00259693          	slli	a3,a1,0x2
60000452:	02000793          	li	a5,32
60000456:	9536                	add	a0,a0,a3
60000458:	872e                	mv	a4,a1
6000045a:	00f5e463          	bltu	a1,a5,60000462 <betrusted_boot::pio::LoadedProg::load+0x44>
6000045e:	02000713          	li	a4,32
60000462:	04850693          	addi	a3,a0,72
60000466:	fdf70513          	addi	a0,a4,-33
6000046a:	0606                	slli	a2,a2,0x1
6000046c:	8722                	mv	a4,s0
        assert!(offset < 32);
6000046e:	0505                	addi	a0,a0,1
60000470:	c141                	beqz	a0,600004f0 <betrusted_boot::pio::LoadedProg::load+0xd2>
            if let Some(origin) = self.find_offset_for_program(&program) {
                for (i, &instr) in program.code.iter().enumerate() {
60000472:	00075783          	lhu	a5,0(a4)
                    // I feel like if I were somehow more clever I could find somewhere in one of these
                    // libraries a macro that defines the jump instruction coding. But I can't. So,
                    // this function literally just masks off the opcode (top 3 bits) and checks if
                    // it's a jump instrution (3b000).
                    let located_instr = if instr & 0xE000 != 0x0000 {
60000476:	00d7d493          	srli	s1,a5,0xd
6000047a:	e091                	bnez	s1,6000047e <betrusted_boot::pio::LoadedProg::load+0x60>
6000047c:	97ae                	add	a5,a5,a1
            self.pio.base.add(offset + rp_pio::SFR_INSTR_MEM0.offset()).write_volatile(data as _);
6000047e:	07c2                	slli	a5,a5,0x10
60000480:	83c1                	srli	a5,a5,0x10
60000482:	c29c                	sw	a5,0(a3)
60000484:	0691                	addi	a3,a3,4
60000486:	1679                	addi	a2,a2,-2
60000488:	0709                	addi	a4,a4,2
6000048a:	f275                	bnez	a2,6000046e <betrusted_boot::pio::LoadedProg::load+0x50>
6000048c:	4028                	lw	a0,64(s0)
6000048e:	897d                	andi	a0,a0,31
60000490:	a01d                	j	600004b6 <betrusted_boot::pio::LoadedProg::load+0x98>
60000492:	4028                	lw	a0,64(s0)
60000494:	00c90023          	sb	a2,0(s2)
60000498:	4589                	li	a1,2
6000049a:	04b90523          	sb	a1,74(s2)
    }

    fn truncate(&mut self, new_len: usize) {
        unsafe {
            let len = self.len();
            if new_len < len {
6000049e:	c119                	beqz	a0,600004a4 <betrusted_boot::pio::LoadedProg::load+0x86>
        self.len = length as LenUint;
600004a0:	04042023          	sw	zero,64(s0)
    }
600004a4:	40f2                	lw	ra,28(sp)
600004a6:	4462                	lw	s0,24(sp)
600004a8:	44d2                	lw	s1,20(sp)
600004aa:	4942                	lw	s2,16(sp)
600004ac:	49b2                	lw	s3,12(sp)
600004ae:	4a22                	lw	s4,8(sp)
600004b0:	6105                	addi	sp,sp,32
600004b2:	8082                	ret
600004b4:	4501                	li	a0,0
600004b6:	567d                	li	a2,-1
                        // assembled to address 0. Gross, but that's how the API is defined.
                        instr + origin as u16
                    };
                    self.write_progmem(origin + i, located_instr);
                }
                let prog_mask = (1 << program.code.len()) - 1;
600004b8:	00a61533          	sll	a0,a2,a0
600004bc:	fff54513          	not	a0,a0
                self.used_mask |= prog_mask << origin as u32;
600004c0:	00b51533          	sll	a0,a0,a1
600004c4:	01356533          	or	a0,a0,s3
600004c8:	00aa2a23          	sw	a0,20(s4)
        Ok({
600004cc:	00490513          	addi	a0,s2,4
600004d0:	04c00613          	li	a2,76
600004d4:	00b92023          	sw	a1,0(s2)
600004d8:	85a2                	mv	a1,s0
600004da:	40f2                	lw	ra,28(sp)
600004dc:	4462                	lw	s0,24(sp)
600004de:	44d2                	lw	s1,20(sp)
600004e0:	4942                	lw	s2,16(sp)
600004e2:	49b2                	lw	s3,12(sp)
600004e4:	4a22                	lw	s4,8(sp)
600004e6:	6105                	addi	sp,sp,32
600004e8:	00002317          	auipc	t1,0x2
600004ec:	7c030067          	jr	1984(t1) # 60002ca8 <memcpy>
        assert!(offset < 32);
600004f0:	60003537          	lui	a0,0x60003
600004f4:	eed50513          	addi	a0,a0,-275 # 60002eed <.Lanon.01042f9e07bac0588b13af07786e0e0c.13>
600004f8:	600035b7          	lui	a1,0x60003
600004fc:	f0c58613          	addi	a2,a1,-244 # 60002f0c <.Lanon.01042f9e07bac0588b13af07786e0e0c.14>
60000500:	45f5                	li	a1,29
60000502:	00002097          	auipc	ra,0x2
60000506:	6cc080e7          	jalr	1740(ra) # 60002bce <core::panicking::panic>
	...

6000050c <betrusted_boot::pio::PioSm::find_offset_for_program>:
    pub const fn len(&self) -> usize { self.len as usize }
6000050c:	41b4                	lw	a3,64(a1)
        if let Some(origin) = program.origin {
6000050e:	04a5c703          	lbu	a4,74(a1)
60000512:	567d                	li	a2,-1
        let prog_mask = (1 << program.code.len() as u32) - 1;
60000514:	00d61633          	sll	a2,a2,a3
60000518:	fff64613          	not	a2,a2
        if let Some(origin) = program.origin {
6000051c:	cb19                	beqz	a4,60000532 <betrusted_boot::pio::PioSm::find_offset_for_program+0x26>
6000051e:	04b5c583          	lbu	a1,75(a1)
60000522:	02000713          	li	a4,32
            if origin as usize > RP2040_MAX_PROGRAM_SIZE - program.code.len() {
60000526:	40d706b3          	sub	a3,a4,a3
6000052a:	00b6ff63          	bgeu	a3,a1,60000548 <betrusted_boot::pio::PioSm::find_offset_for_program+0x3c>
6000052e:	4501                	li	a0,0
    }
60000530:	8082                	ret
60000532:	02000593          	li	a1,32
            for i in (0..(32 - program.code.len())).rev() {
60000536:	8d95                	sub	a1,a1,a3
60000538:	d9fd                	beqz	a1,6000052e <betrusted_boot::pio::PioSm::find_offset_for_program+0x22>
6000053a:	15fd                	addi	a1,a1,-1
                if (self.used_mask & (prog_mask << i)) == 0 {
6000053c:	00b616b3          	sll	a3,a2,a1
60000540:	8ee9                	and	a3,a3,a0
60000542:	fafd                	bnez	a3,60000538 <betrusted_boot::pio::PioSm::find_offset_for_program+0x2c>
60000544:	4505                	li	a0,1
    }
60000546:	8082                	ret
                if (self.used_mask & (prog_mask << origin as u32)) != 0 {
60000548:	00b61633          	sll	a2,a2,a1
6000054c:	8d71                	and	a0,a0,a2
6000054e:	00153513          	seqz	a0,a0
    }
60000552:	8082                	ret

60000554 <betrusted_boot::pio::spi_test_core>:
            break
        }
    }
}

pub fn spi_test_core(pio_sm: &mut PioSm) -> bool {
60000554:	1141                	addi	sp,sp,-16
60000556:	4581                	li	a1,0
60000558:	0d100637          	lui	a2,0xd100
6000055c:	5d160693          	addi	a3,a2,1489 # d1005d1 <.Lline_table_start0+0xd0fb6c5>
60000560:	40108837          	lui	a6,0x40108
60000564:	00d82023          	sw	a3,0(a6) # 40108000 <.Lline_table_start0+0x401030f4>
60000568:	0330000f          	fence	rw,rw
    let mut report = CSR::new(utra::main::HW_MAIN_BASE as *mut u32);
    report.wfo(utra::main::REPORT_REPORT, 0x0D10_05D1);

    const BUF_SIZE: usize = 4;
    let mut state: u16 = 0xFF;
    let mut tx_buf = [0u8; BUF_SIZE];
6000056c:	c402                	sw	zero,8(sp)
    let mut rx_buf = [0u8; BUF_SIZE];
6000056e:	c602                	sw	zero,12(sp)
60000570:	0ff00793          	li	a5,255
60000574:	00810893          	addi	a7,sp,8
60000578:	4291                	li	t0,4
6000057a:	00b88633          	add	a2,a7,a1
6000057e:	0585                	addi	a1,a1,1

*/
#[cfg(feature="sim")]
/// our desired test length is 512 entries, so pick an LFSR with a period of 2^9-1...
pub fn lfsr_next(state: u16) -> u16 {
    let bit = ((state >> 8) ^
60000580:	01079693          	slli	a3,a5,0x10
60000584:	82c1                	srli	a3,a3,0x10
60000586:	0086d713          	srli	a4,a3,0x8
               (state >>  4)) & 1;
6000058a:	8291                	srli	a3,a3,0x4
    let bit = ((state >> 8) ^
6000058c:	8eb9                	xor	a3,a3,a4
6000058e:	8a85                	andi	a3,a3,1

    ((state << 1) + bit) & 0x1_FF
60000590:	01879713          	slli	a4,a5,0x18
60000594:	835d                	srli	a4,a4,0x17
60000596:	00e6e7b3          	or	a5,a3,a4
    // init the TX buf
    for d in tx_buf.iter_mut() {
        state = crate::lfsr_next(state);
        *d = state as u8;
6000059a:	00f60023          	sb	a5,0(a2)
        report.wfo(utra::main::REPORT_REPORT, *d as u32);
6000059e:	0ff7f613          	zext.b	a2,a5
600005a2:	00c82023          	sw	a2,0(a6)
600005a6:	0330000f          	fence	rw,rw
600005aa:	fc5598e3          	bne	a1,t0,6000057a <betrusted_boot::pio::spi_test_core+0x26>
600005ae:	4301                	li	t1,0
600005b0:	4581                	li	a1,0
600005b2:	4e81                	li	t4,0
600005b4:	4e01                	li	t3,0
600005b6:	00c10813          	addi	a6,sp,12
600005ba:	00810893          	addi	a7,sp,8
600005be:	60003637          	lui	a2,0x60003
600005c2:	40c60293          	addi	t0,a2,1036 # 6000340c <.Lanon.01042f9e07bac0588b13af07786e0e0c.42+0x4c>
600005c6:	0330000f          	fence	rw,rw
    /// Read a field from this CSR
    pub fn rf(&self, field: Field) -> T {
        // prevent re-ordering
        core::sync::atomic::compiler_fence(core::sync::atomic::Ordering::SeqCst);

        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
600005ca:	4918                	lw	a4,16(a0)
600005cc:	4354                	lw	a3,4(a4)
        (self.pio.rf(rp_pio::SFR_FSTAT_TX_FULL) & (self.sm as u32)) != 0
600005ce:	4d10                	lw	a2,24(a0)
        ((unsafe { usize_base.add(field.register.offset).read_volatile() } >> field.offset)
600005d0:	82c1                	srli	a3,a3,0x10
600005d2:	00c6f7b3          	and	a5,a3,a2
600005d6:	83f2                	mv	t2,t3
600005d8:	869a                	mv	a3,t1
        if !pio_sm.txfifo_is_full() {
600005da:	c399                	beqz	a5,600005e0 <betrusted_boot::pio::spi_test_core+0x8c>
600005dc:	8336                	mv	t1,a3
600005de:	a035                	j	6000060a <betrusted_boot::pio::spi_test_core+0xb6>
600005e0:	4311                	li	t1,4
600005e2:	4e05                	li	t3,1
600005e4:	02668463          	beq	a3,t1,6000060c <betrusted_boot::pio::spi_test_core+0xb8>
600005e8:	00d887b3          	add	a5,a7,a3
        match self.sm {
600005ec:	060a                	slli	a2,a2,0x2
600005ee:	9616                	add	a2,a2,t0
600005f0:	00078783          	lb	a5,0(a5)
600005f4:	ffc62603          	lw	a2,-4(a2)
600005f8:	00168313          	addi	t1,a3,1
600005fc:	01879693          	slli	a3,a5,0x18
60000600:	060a                	slli	a2,a2,0x2
60000602:	963a                	add	a2,a2,a4
60000604:	c214                	sw	a3,0(a2)
60000606:	0330000f          	fence	rw,rw
6000060a:	8e1e                	mv	t3,t2
6000060c:	0330000f          	fence	rw,rw
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
60000610:	4910                	lw	a2,16(a0)
60000612:	4250                	lw	a2,4(a2)
        (self.pio.rf(rp_pio::SFR_FSTAT_RX_EMPTY) & (self.sm as u32)) != 0
60000614:	4d14                	lw	a3,24(a0)
        ((unsafe { usize_base.add(field.register.offset).read_volatile() } >> field.offset)
60000616:	8221                	srli	a2,a2,0x8
60000618:	8e75                	and	a2,a2,a3
        if !pio_sm.rxfifo_is_empty() {
6000061a:	c219                	beqz	a2,60000620 <betrusted_boot::pio::spi_test_core+0xcc>
6000061c:	86ae                	mv	a3,a1
6000061e:	a839                	j	6000063c <betrusted_boot::pio::spi_test_core+0xe8>
60000620:	4691                	li	a3,4
60000622:	4705                	li	a4,1
60000624:	00d58d63          	beq	a1,a3,6000063e <betrusted_boot::pio::spi_test_core+0xea>
60000628:	0330000f          	fence	rw,rw
6000062c:	4910                	lw	a2,16(a0)
6000062e:	5210                	lw	a2,32(a2)
60000630:	00b80733          	add	a4,a6,a1
60000634:	00158693          	addi	a3,a1,1
                *d = pio_sm.rxfifo_pull_u8_lsb();
60000638:	00c70023          	sb	a2,0(a4)
6000063c:	8776                	mv	a4,t4
        if tx_done && rx_done {
6000063e:	00ee75b3          	and	a1,t3,a4
60000642:	0015f613          	andi	a2,a1,1
60000646:	85b6                	mv	a1,a3
60000648:	8eba                	mv	t4,a4
6000064a:	de35                	beqz	a2,600005c6 <betrusted_boot::pio::spi_test_core+0x72>
6000064c:	4501                	li	a0,0
6000064e:	4785                	li	a5,1
60000650:	00810293          	addi	t0,sp,8
60000654:	00c10313          	addi	t1,sp,12
60000658:	4691                	li	a3,4
6000065a:	dead0837          	lui	a6,0xdead0
6000065e:	401088b7          	lui	a7,0x40108
60000662:	00a285b3          	add	a1,t0,a0
60000666:	00a30633          	add	a2,t1,a0
    }
    pio_spi_write8_read8_blocking(pio_sm, &tx_buf, &mut rx_buf);
    let mut pass = true;
    for (&s, &d) in tx_buf.iter().zip(rx_buf.iter()) {
6000066a:	0005c703          	lbu	a4,0(a1)
6000066e:	00064583          	lbu	a1,0(a2)
60000672:	00b70b63          	beq	a4,a1,60000688 <betrusted_boot::pio::spi_test_core+0x134>
60000676:	4781                	li	a5,0
        if s != d {
            report.wfo(utra::main::REPORT_REPORT, 0xDEAD_0000 | s as u32 | ((d as u32) << 8));
60000678:	05a2                	slli	a1,a1,0x8
6000067a:	8dd9                	or	a1,a1,a4
6000067c:	0105e5b3          	or	a1,a1,a6
60000680:	00b8a023          	sw	a1,0(a7) # 40108000 <.Lline_table_start0+0x401030f4>
60000684:	0330000f          	fence	rw,rw
60000688:	0505                	addi	a0,a0,1
6000068a:	fcd51ce3          	bne	a0,a3,60000662 <betrusted_boot::pio::spi_test_core+0x10e>
6000068e:	600d0537          	lui	a0,0x600d0
60000692:	5d150513          	addi	a0,a0,1489 # 600d05d1 <_etext+0xcce39>
60000696:	401085b7          	lui	a1,0x40108
6000069a:	c188                	sw	a0,0(a1)
            pass = false;
        }
    }
    report.wfo(utra::main::REPORT_REPORT, 0x600D_05D1);
    pass
}
6000069c:	0017f513          	andi	a0,a5,1
600006a0:	0330000f          	fence	rw,rw
600006a4:	0141                	addi	sp,sp,16
600006a6:	8082                	ret

600006a8 <betrusted_boot::debug::Uart::newline>:
    }
    pub fn put_hex(&mut self, c: u8) {
        self.put_digit(c >> 4);
        self.put_digit(c & 0xF);
    }
    pub fn newline(&mut self) {
600006a8:	40102537          	lui	a0,0x40102
600006ac:	0330000f          	fence	rw,rw
600006b0:	414c                	lw	a1,4(a0)

    pub fn putc(&self, c: u8) {
        let base = utra::uart::HW_UART_BASE as *mut u32;
        let mut uart = CSR::new(base);
        // Wait until TXFULL is `0`
        while uart.r(utra::uart::TXFULL) != 0 {}
600006b2:	fded                	bnez	a1,600006ac <betrusted_boot::debug::Uart::newline+0x4>
600006b4:	40102537          	lui	a0,0x40102
600006b8:	45a9                	li	a1,10
600006ba:	c10c                	sw	a1,0(a0)
600006bc:	0330000f          	fence	rw,rw
600006c0:	0330000f          	fence	rw,rw
600006c4:	414c                	lw	a1,4(a0)
600006c6:	fded                	bnez	a1,600006c0 <betrusted_boot::debug::Uart::newline+0x18>
600006c8:	40102537          	lui	a0,0x40102
600006cc:	45b5                	li	a1,13
600006ce:	c10c                	sw	a1,0(a0)
600006d0:	0330000f          	fence	rw,rw
    }
600006d4:	8082                	ret

600006d6 <betrusted_boot::debug::Uart::print_hex_word>:
    pub fn print_hex_word(&mut self, word: u32) {
600006d6:	1141                	addi	sp,sp,-16
600006d8:	4581                	li	a1,0
600006da:	00855613          	srli	a2,a0,0x8
600006de:	66c1                	lui	a3,0x10
600006e0:	f0068693          	addi	a3,a3,-256 # ff00 <.Lline_table_start0+0xaff4>
600006e4:	8e75                	and	a2,a2,a3
600006e6:	01855693          	srli	a3,a0,0x18
600006ea:	8e55                	or	a2,a2,a3
600006ec:	00851693          	slli	a3,a0,0x8
600006f0:	00ff0737          	lui	a4,0xff0
600006f4:	8ef9                	and	a3,a3,a4
600006f6:	0562                	slli	a0,a0,0x18
600006f8:	8d55                	or	a0,a0,a3
600006fa:	8d51                	or	a0,a0,a2
        for &byte in word.to_be_bytes().iter() {
600006fc:	c62a                	sw	a0,12(sp)
600006fe:	00c10813          	addi	a6,sp,12
60000702:	0a000893          	li	a7,160
60000706:	401026b7          	lui	a3,0x40102
6000070a:	42a9                	li	t0,10
6000070c:	4791                	li	a5,4
6000070e:	00b80533          	add	a0,a6,a1
60000712:	00054503          	lbu	a0,0(a0) # 40102000 <.Lline_table_start0+0x400fd0f4>
        self.put_digit(c >> 4);
60000716:	00455613          	srli	a2,a0,0x4
        if nyb < 10 {
6000071a:	01157963          	bgeu	a0,a7,6000072c <betrusted_boot::debug::Uart::print_hex_word+0x56>
6000071e:	0330000f          	fence	rw,rw
60000722:	42d8                	lw	a4,4(a3)
        while uart.r(utra::uart::TXFULL) != 0 {}
60000724:	ff6d                	bnez	a4,6000071e <betrusted_boot::debug::Uart::print_hex_word+0x48>
            self.putc(nyb + 0x30);
60000726:	03066613          	ori	a2,a2,48
6000072a:	a039                	j	60000738 <betrusted_boot::debug::Uart::print_hex_word+0x62>
6000072c:	0330000f          	fence	rw,rw
60000730:	42d8                	lw	a4,4(a3)
        while uart.r(utra::uart::TXFULL) != 0 {}
60000732:	ff6d                	bnez	a4,6000072c <betrusted_boot::debug::Uart::print_hex_word+0x56>
            self.putc(nyb + 0x61 - 10);
60000734:	05760613          	addi	a2,a2,87
60000738:	c290                	sw	a2,0(a3)
        self.put_digit(c & 0xF);
6000073a:	893d                	andi	a0,a0,15
6000073c:	0330000f          	fence	rw,rw
        if nyb < 10 {
60000740:	00557963          	bgeu	a0,t0,60000752 <betrusted_boot::debug::Uart::print_hex_word+0x7c>
60000744:	0330000f          	fence	rw,rw
60000748:	42d0                	lw	a2,4(a3)
        while uart.r(utra::uart::TXFULL) != 0 {}
6000074a:	fe6d                	bnez	a2,60000744 <betrusted_boot::debug::Uart::print_hex_word+0x6e>
            self.putc(nyb + 0x30);
6000074c:	03056513          	ori	a0,a0,48
60000750:	a039                	j	6000075e <betrusted_boot::debug::Uart::print_hex_word+0x88>
60000752:	0330000f          	fence	rw,rw
60000756:	42d0                	lw	a2,4(a3)
        while uart.r(utra::uart::TXFULL) != 0 {}
60000758:	fe6d                	bnez	a2,60000752 <betrusted_boot::debug::Uart::print_hex_word+0x7c>
            self.putc(nyb + 0x61 - 10);
6000075a:	05750513          	addi	a0,a0,87
6000075e:	0585                	addi	a1,a1,1 # 40108001 <.Lline_table_start0+0x401030f5>
60000760:	c288                	sw	a0,0(a3)
60000762:	0330000f          	fence	rw,rw
60000766:	faf594e3          	bne	a1,a5,6000070e <betrusted_boot::debug::Uart::print_hex_word+0x38>
    }
6000076a:	0141                	addi	sp,sp,16
6000076c:	8082                	ret

6000076e <betrusted_boot::debug::Uart::tiny_write_str>:
6000076e:	95aa                	add	a1,a1,a0
60000770:	40102637          	lui	a2,0x40102
60000774:	00054683          	lbu	a3,0(a0)
60000778:	0330000f          	fence	rw,rw
6000077c:	4258                	lw	a4,4(a2)
        while uart.r(utra::uart::TXFULL) != 0 {}
6000077e:	ff6d                	bnez	a4,60000778 <betrusted_boot::debug::Uart::tiny_write_str+0xa>
60000780:	0505                	addi	a0,a0,1
60000782:	c214                	sw	a3,0(a2)
60000784:	0330000f          	fence	rw,rw
60000788:	feb516e3          	bne	a0,a1,60000774 <betrusted_boot::debug::Uart::tiny_write_str+0x6>

    pub fn tiny_write_str(&mut self, s: &str) {
        for c in s.bytes() {
            self.putc(c);
        }
    }
6000078c:	8082                	ret

6000078e <betrusted_boot::satp::satp_setup>:
}

/// Very simple Sv32 setup that drops into supervisor (kernel) mode, with most
/// mappings being 1:1 between VA->PA, except for code which is remapped to address 0x0 in VA space.
#[inline(never)] // correct behavior depends on RA being set.
pub fn satp_setup() {
6000078e:	4701                	li	a4,0
60000790:	4601                	li	a2,0
60000792:	40000537          	lui	a0,0x40000
60000796:	f0050513          	addi	a0,a0,-256 # 3fffff00 <.Lline_table_start0+0x3fffaff4>
6000079a:	184015b7          	lui	a1,0x18401
6000079e:	80158693          	addi	a3,a1,-2047 # 18400801 <.Lline_table_start0+0x183fb8f5>
600007a2:	610007b7          	lui	a5,0x61000
    root_pt.entries[index] =
600007a6:	c394                	sw	a3,0(a5)
600007a8:	c0158693          	addi	a3,a1,-1023
600007ac:	c3d4                	sw	a3,4(a5)
600007ae:	00158693          	addi	a3,a1,1
600007b2:	58d7a023          	sw	a3,1408(a5) # 61000580 <_ebss+0x580>
600007b6:	40158593          	addi	a1,a1,1025
600007ba:	40b7a023          	sw	a1,1024(a5)
600007be:	184005b7          	lui	a1,0x18400
600007c2:	40158593          	addi	a1,a1,1025 # 18400401 <.Lline_table_start0+0x183fb4f5>
600007c6:	60b7a823          	sw	a1,1552(a5)
600007ca:	6585                	lui	a1,0x1
600007cc:	15fd                	addi	a1,a1,-1 # fff <_hart_stack_size+0x7ff>
600007ce:	000656b7          	lui	a3,0x65
600007d2:	53668693          	addi	a3,a3,1334 # 65536 <.Lline_table_start0+0x6062a>
600007d6:	60000837          	lui	a6,0x60000
600007da:	610028b7          	lui	a7,0x61002
600007de:	8b05                	andi	a4,a4,1
600007e0:	cf09                	beqz	a4,600007fa <betrusted_boot::satp::satp_setup+0x6c>
600007e2:	00b60733          	add	a4,a2,a1
600007e6:	00c73633          	sltu	a2,a4,a2
600007ea:	fff64613          	not	a2,a2
600007ee:	00d737b3          	sltu	a5,a4,a3
    set_l1_pte(PERI_VA, PERI_PT_PA, &mut root_pt);
    set_l1_pte(SRAM_VA, SRAM_PT_PA, &mut root_pt); // L1 covers 16MiB, so SP_VA will cover all of SRAM

    // map code space. This is the only one that has a difference on VA->PA
    const CODE_LEN: usize = 0x65536;
    for offset in (0..CODE_LEN).step_by(PAGE_SIZE) {
600007f2:	8ff1                	and	a5,a5,a2
600007f4:	863a                	mv	a2,a4
600007f6:	e781                	bnez	a5,600007fe <betrusted_boot::satp::satp_setup+0x70>
600007f8:	a00d                	j	6000081a <betrusted_boot::satp::satp_setup+0x8c>
600007fa:	02d67063          	bgeu	a2,a3,6000081a <betrusted_boot::satp::satp_setup+0x8c>
        set_l2_pte(CODE_VA + offset, RERAM_PA + offset, &mut code_pt, FLG_X | FLG_R | FLG_U);
600007fe:	01060733          	add	a4,a2,a6
    l2_pt.entries[index] =
60000802:	00a65793          	srli	a5,a2,0xa
60000806:	0605                	addi	a2,a2,1 # 40102001 <.Lline_table_start0+0x400fd0f5>
        ((to_pa & 0xFFFF_FC00) >> 2) // top 2 bits of PA are not used, we don't do 34-bit PA featured by Sv32
60000808:	8309                	srli	a4,a4,0x2
6000080a:	8f69                	and	a4,a4,a0
    l2_pt.entries[index] =
6000080c:	9bf1                	andi	a5,a5,-4
6000080e:	97c6                	add	a5,a5,a7
60000810:	01b76713          	ori	a4,a4,27
60000814:	c398                	sw	a4,0(a5)
60000816:	4705                	li	a4,1
60000818:	b7d9                	j	600007de <betrusted_boot::satp::satp_setup+0x50>
6000081a:	4781                	li	a5,0
6000081c:	005006b7          	lui	a3,0x500
60000820:	6705                	lui	a4,0x1
60000822:	fff70293          	addi	t0,a4,-1 # fff <_hart_stack_size+0x7ff>
60000826:	00565637          	lui	a2,0x565
6000082a:	53660613          	addi	a2,a2,1334 # 565536 <.Lline_table_start0+0x56062a>
6000082e:	60000837          	lui	a6,0x60000
60000832:	1771                	addi	a4,a4,-4
60000834:	610038b7          	lui	a7,0x61003
60000838:	8b85                	andi	a5,a5,1
6000083a:	cf89                	beqz	a5,60000854 <betrusted_boot::satp::satp_setup+0xc6>
6000083c:	005687b3          	add	a5,a3,t0
60000840:	00d7b6b3          	sltu	a3,a5,a3
60000844:	fff6c693          	not	a3,a3
60000848:	00c7b5b3          	sltu	a1,a5,a2
    }
    const SPI_OFFSET: usize = 0x50_0000;
    for offset in (SPI_OFFSET..SPI_OFFSET + CODE_LEN).step_by(PAGE_SIZE) {
6000084c:	8df5                	and	a1,a1,a3
6000084e:	86be                	mv	a3,a5
60000850:	e581                	bnez	a1,60000858 <betrusted_boot::satp::satp_setup+0xca>
60000852:	a015                	j	60000876 <betrusted_boot::satp::satp_setup+0xe8>
60000854:	02c6f163          	bgeu	a3,a2,60000876 <betrusted_boot::satp::satp_setup+0xe8>
        set_l2_pte(CODE_VA + offset, RERAM_PA + offset, &mut code2_pt, FLG_X | FLG_R | FLG_U);
60000858:	010685b3          	add	a1,a3,a6
    l2_pt.entries[index] =
6000085c:	00a6d793          	srli	a5,a3,0xa
60000860:	0685                	addi	a3,a3,1 # 500001 <.Lline_table_start0+0x4fb0f5>
        ((to_pa & 0xFFFF_FC00) >> 2) // top 2 bits of PA are not used, we don't do 34-bit PA featured by Sv32
60000862:	8189                	srli	a1,a1,0x2
60000864:	8de9                	and	a1,a1,a0
    l2_pt.entries[index] =
60000866:	8ff9                	and	a5,a5,a4
60000868:	0117e7b3          	or	a5,a5,a7
6000086c:	01b5e593          	ori	a1,a1,27
60000870:	c38c                	sw	a1,0(a5)
60000872:	4785                	li	a5,1
60000874:	b7d1                	j	60000838 <betrusted_boot::satp::satp_setup+0xaa>
60000876:	4781                	li	a5,0
60000878:	4601                	li	a2,0
6000087a:	6685                	lui	a3,0x1
6000087c:	fff68593          	addi	a1,a3,-1 # fff <_hart_stack_size+0x7ff>
60000880:	61000837          	lui	a6,0x61000
60000884:	16f1                	addi	a3,a3,-4
60000886:	610018b7          	lui	a7,0x61001
6000088a:	8a05                	andi	a2,a2,1
6000088c:	ce19                	beqz	a2,600008aa <betrusted_boot::satp::satp_setup+0x11c>
6000088e:	00b78633          	add	a2,a5,a1
60000892:	00f637b3          	sltu	a5,a2,a5
60000896:	fff7c793          	not	a5,a5
6000089a:	01065713          	srli	a4,a2,0x10
6000089e:	00173713          	seqz	a4,a4
    }

    // map sram. Mapping is 1:1, so we use _VA and _PA targets for both args
    const SRAM_LEN: usize = 65536;
    for offset in (0..SRAM_LEN).step_by(PAGE_SIZE) {
600008a2:	8f7d                	and	a4,a4,a5
600008a4:	87b2                	mv	a5,a2
600008a6:	e709                	bnez	a4,600008b0 <betrusted_boot::satp::satp_setup+0x122>
600008a8:	a01d                	j	600008ce <betrusted_boot::satp::satp_setup+0x140>
600008aa:	0107d613          	srli	a2,a5,0x10
600008ae:	e205                	bnez	a2,600008ce <betrusted_boot::satp::satp_setup+0x140>
        set_l2_pte(SRAM_VA + offset, SRAM_VA + offset, &mut sram_pt, FLG_W | FLG_R | FLG_U);
600008b0:	01078633          	add	a2,a5,a6
600008b4:	0785                	addi	a5,a5,1
        ((to_pa & 0xFFFF_FC00) >> 2) // top 2 bits of PA are not used, we don't do 34-bit PA featured by Sv32
600008b6:	00265713          	srli	a4,a2,0x2
600008ba:	8f69                	and	a4,a4,a0
    l2_pt.entries[index] =
600008bc:	8229                	srli	a2,a2,0xa
600008be:	8e75                	and	a2,a2,a3
600008c0:	01166633          	or	a2,a2,a7
600008c4:	01776713          	ori	a4,a4,23
600008c8:	c218                	sw	a4,0(a2)
600008ca:	4605                	li	a2,1
600008cc:	bf7d                	j	6000088a <betrusted_boot::satp::satp_setup+0xfc>
600008ce:	4781                	li	a5,0
600008d0:	4601                	li	a2,0
600008d2:	6685                	lui	a3,0x1
600008d4:	fff68593          	addi	a1,a3,-1 # fff <_hart_stack_size+0x7ff>
600008d8:	58000837          	lui	a6,0x58000
600008dc:	16f1                	addi	a3,a3,-4
600008de:	610048b7          	lui	a7,0x61004
600008e2:	8a05                	andi	a2,a2,1
600008e4:	ce19                	beqz	a2,60000902 <betrusted_boot::satp::satp_setup+0x174>
600008e6:	00b78633          	add	a2,a5,a1
600008ea:	00f637b3          	sltu	a5,a2,a5
600008ee:	fff7c793          	not	a5,a5
600008f2:	01165713          	srli	a4,a2,0x11
600008f6:	00173713          	seqz	a4,a4
    }
    // map peripherals
    const CSR_LEN: usize = 0x2_0000;
    const PERI_LEN: usize = 0xA000;
    for offset in (0..CSR_LEN).step_by(PAGE_SIZE) {
600008fa:	8f7d                	and	a4,a4,a5
600008fc:	87b2                	mv	a5,a2
600008fe:	e709                	bnez	a4,60000908 <betrusted_boot::satp::satp_setup+0x17a>
60000900:	a01d                	j	60000926 <betrusted_boot::satp::satp_setup+0x198>
60000902:	0117d613          	srli	a2,a5,0x11
60000906:	e205                	bnez	a2,60000926 <betrusted_boot::satp::satp_setup+0x198>
        set_l2_pte(CSR_VA + offset, CSR_VA + offset, &mut csr_pt, FLG_W | FLG_R | FLG_U);
60000908:	01078633          	add	a2,a5,a6
6000090c:	0785                	addi	a5,a5,1
        ((to_pa & 0xFFFF_FC00) >> 2) // top 2 bits of PA are not used, we don't do 34-bit PA featured by Sv32
6000090e:	00265713          	srli	a4,a2,0x2
60000912:	8f69                	and	a4,a4,a0
    l2_pt.entries[index] =
60000914:	8229                	srli	a2,a2,0xa
60000916:	8e75                	and	a2,a2,a3
60000918:	01166633          	or	a2,a2,a7
6000091c:	01776713          	ori	a4,a4,23
60000920:	c218                	sw	a4,0(a2)
60000922:	4605                	li	a2,1
60000924:	bf7d                	j	600008e2 <betrusted_boot::satp::satp_setup+0x154>
60000926:	4781                	li	a5,0
60000928:	4601                	li	a2,0
6000092a:	6685                	lui	a3,0x1
6000092c:	fff68593          	addi	a1,a3,-1 # fff <_hart_stack_size+0x7ff>
60000930:	401008b7          	lui	a7,0x40100
60000934:	16f1                	addi	a3,a3,-4
60000936:	610052b7          	lui	t0,0x61005
6000093a:	4815                	li	a6,5
6000093c:	8a05                	andi	a2,a2,1
6000093e:	ce19                	beqz	a2,6000095c <betrusted_boot::satp::satp_setup+0x1ce>
60000940:	00b78633          	add	a2,a5,a1
60000944:	00f637b3          	sltu	a5,a2,a5
60000948:	fff7c793          	not	a5,a5
6000094c:	00d65713          	srli	a4,a2,0xd
60000950:	00573713          	sltiu	a4,a4,5
    }
    for offset in (0..PERI_LEN).step_by(PAGE_SIZE) {
60000954:	8f7d                	and	a4,a4,a5
60000956:	87b2                	mv	a5,a2
60000958:	e711                	bnez	a4,60000964 <betrusted_boot::satp::satp_setup+0x1d6>
6000095a:	a025                	j	60000982 <betrusted_boot::satp::satp_setup+0x1f4>
6000095c:	00d7d613          	srli	a2,a5,0xd
60000960:	03067163          	bgeu	a2,a6,60000982 <betrusted_boot::satp::satp_setup+0x1f4>
        set_l2_pte(PERI_VA + offset, PERI_VA + offset, &mut peri_pt, FLG_W | FLG_R | FLG_U);
60000964:	01178633          	add	a2,a5,a7
60000968:	0785                	addi	a5,a5,1
        ((to_pa & 0xFFFF_FC00) >> 2) // top 2 bits of PA are not used, we don't do 34-bit PA featured by Sv32
6000096a:	00265713          	srli	a4,a2,0x2
6000096e:	8f69                	and	a4,a4,a0
    l2_pt.entries[index] =
60000970:	8229                	srli	a2,a2,0xa
60000972:	8e75                	and	a2,a2,a3
60000974:	00566633          	or	a2,a2,t0
60000978:	01776713          	ori	a4,a4,23
6000097c:	c218                	sw	a4,0(a2)
6000097e:	4605                	li	a2,1
60000980:	bf75                	j	6000093c <betrusted_boot::satp::satp_setup+0x1ae>
60000982:	80461537          	lui	a0,0x80461
        0x8000_0000
        | asid << 22
        | (ROOT_PT_PA as u32 >> 12);

    unsafe {
        core::arch::asm!(
60000986:	52fd                	li	t0,-1
60000988:	30329073          	csrw	mideleg,t0
6000098c:	30229073          	csrw	medeleg,t0
60000990:	000412b7          	lui	t0,0x41
60000994:	80028293          	addi	t0,t0,-2048 # 40800 <.Lline_table_start0+0x3b8f4>
60000998:	30029073          	csrw	mstatus,t0
6000099c:	18051073          	csrw	satp,a0
600009a0:	12000073          	sfence.vma
600009a4:	600002b7          	lui	t0,0x60000
600009a8:	40508733          	sub	a4,ra,t0
600009ac:	34171073          	csrw	mepc,a4
600009b0:	30200073          	mret
            // Issue the return, which will jump to $mepc in Supervisor mode
            "mret",
            satp_val = in(reg) satp,
        );
    }
}
600009b4:	8082                	ret

600009b6 <betrusted_boot::satp::to_user_mode>:

#[inline(never)] // correct behavior depends on RA being set.
pub fn to_user_mode() {
    unsafe {
        core::arch::asm!(
600009b6:	14109073          	csrw	sepc,ra
600009ba:	10200073          	sret
            "csrw   sepc, ra",
            "sret",
        );
    }
}
600009be:	8082                	ret

600009c0 <_start_trap>:
// #[repr(align(4))] // can't do this yet.
#[inline(never)]
pub unsafe extern "C" fn _start_trap() -> ! {
    loop {
        // install a NOP sled before _start_trap() until https://github.com/rust-lang/rust/issues/82232 is stable
        core::arch::asm!(
600009c0:	0001                	nop
600009c2:	0001                	nop
            "nop",
            "nop",
        );
        #[export_name = "_start_trap_aligned"]
        pub unsafe extern "C" fn _start_trap_aligned() {
            core::arch::asm!(
600009c4:	14011073          	csrw	sscratch,sp
600009c8:	61006137          	lui	sp,0x61006
600009cc:	c006                	sw	ra,0(sp)
600009ce:	c40e                	sw	gp,8(sp)
600009d0:	c612                	sw	tp,12(sp)
600009d2:	c816                	sw	t0,16(sp)
600009d4:	ca1a                	sw	t1,20(sp)
600009d6:	cc1e                	sw	t2,24(sp)
600009d8:	ce22                	sw	s0,28(sp)
600009da:	d026                	sw	s1,32(sp)
600009dc:	d22a                	sw	a0,36(sp)
600009de:	d42e                	sw	a1,40(sp)
600009e0:	d632                	sw	a2,44(sp)
600009e2:	d836                	sw	a3,48(sp)
600009e4:	da3a                	sw	a4,52(sp)
600009e6:	dc3e                	sw	a5,56(sp)
600009e8:	de42                	sw	a6,60(sp)
600009ea:	c0c6                	sw	a7,64(sp)
600009ec:	c2ca                	sw	s2,68(sp)
600009ee:	c4ce                	sw	s3,72(sp)
600009f0:	c6d2                	sw	s4,76(sp)
600009f2:	c8d6                	sw	s5,80(sp)
600009f4:	cada                	sw	s6,84(sp)
600009f6:	ccde                	sw	s7,88(sp)
600009f8:	cee2                	sw	s8,92(sp)
600009fa:	d0e6                	sw	s9,96(sp)
600009fc:	d2ea                	sw	s10,100(sp)
600009fe:	d4ee                	sw	s11,104(sp)
60000a00:	d6f2                	sw	t3,108(sp)
60000a02:	d8f6                	sw	t4,112(sp)
60000a04:	dafa                	sw	t5,116(sp)
60000a06:	dcfe                	sw	t6,120(sp)
60000a08:	141022f3          	csrr	t0,sepc
60000a0c:	de96                	sw	t0,124(sp)
60000a0e:	140022f3          	csrr	t0,sscratch
60000a12:	c216                	sw	t0,4(sp)
60000a14:	61008137          	lui	sp,0x61008
60000a18:	0aa0006f          	j	60000ac2 <_start_trap_rust>
                // Note that registers $a0-$a7 still contain the arguments
                "j           _start_trap_rust",
            );
        }
        _start_trap_aligned();
        core::arch::asm!(
60000a1c:	0001                	nop
60000a1e:	0001                	nop
60000a20:	b745                	j	600009c0 <_start_trap>

60000a22 <_start_trap_aligned>:
            core::arch::asm!(
60000a22:	14011073          	csrw	sscratch,sp
60000a26:	61006137          	lui	sp,0x61006
60000a2a:	c006                	sw	ra,0(sp)
60000a2c:	c40e                	sw	gp,8(sp)
60000a2e:	c612                	sw	tp,12(sp)
60000a30:	c816                	sw	t0,16(sp)
60000a32:	ca1a                	sw	t1,20(sp)
60000a34:	cc1e                	sw	t2,24(sp)
60000a36:	ce22                	sw	s0,28(sp)
60000a38:	d026                	sw	s1,32(sp)
60000a3a:	d22a                	sw	a0,36(sp)
60000a3c:	d42e                	sw	a1,40(sp)
60000a3e:	d632                	sw	a2,44(sp)
60000a40:	d836                	sw	a3,48(sp)
60000a42:	da3a                	sw	a4,52(sp)
60000a44:	dc3e                	sw	a5,56(sp)
60000a46:	de42                	sw	a6,60(sp)
60000a48:	c0c6                	sw	a7,64(sp)
60000a4a:	c2ca                	sw	s2,68(sp)
60000a4c:	c4ce                	sw	s3,72(sp)
60000a4e:	c6d2                	sw	s4,76(sp)
60000a50:	c8d6                	sw	s5,80(sp)
60000a52:	cada                	sw	s6,84(sp)
60000a54:	ccde                	sw	s7,88(sp)
60000a56:	cee2                	sw	s8,92(sp)
60000a58:	d0e6                	sw	s9,96(sp)
60000a5a:	d2ea                	sw	s10,100(sp)
60000a5c:	d4ee                	sw	s11,104(sp)
60000a5e:	d6f2                	sw	t3,108(sp)
60000a60:	d8f6                	sw	t4,112(sp)
60000a62:	dafa                	sw	t5,116(sp)
60000a64:	dcfe                	sw	t6,120(sp)
60000a66:	141022f3          	csrr	t0,sepc
60000a6a:	de96                	sw	t0,124(sp)
60000a6c:	140022f3          	csrr	t0,sscratch
60000a70:	c216                	sw	t0,4(sp)
60000a72:	61008137          	lui	sp,0x61008
60000a76:	04c0006f          	j	60000ac2 <_start_trap_rust>
        }
60000a7a:	8082                	ret

60000a7c <_resume_context>:
}

#[export_name = "_resume_context"]
#[inline(never)]
pub unsafe extern "C" fn _resume_context(registers: u32) -> ! {
    core::arch::asm!(
60000a7c:	812a                	mv	sp,a0
60000a7e:	4082                	lw	ra,0(sp)
60000a80:	41a2                	lw	gp,8(sp)
60000a82:	4232                	lw	tp,12(sp)
60000a84:	42c2                	lw	t0,16(sp)
60000a86:	4352                	lw	t1,20(sp)
60000a88:	43e2                	lw	t2,24(sp)
60000a8a:	4472                	lw	s0,28(sp)
60000a8c:	5482                	lw	s1,32(sp)
60000a8e:	5512                	lw	a0,36(sp)
60000a90:	55a2                	lw	a1,40(sp)
60000a92:	5632                	lw	a2,44(sp)
60000a94:	56c2                	lw	a3,48(sp)
60000a96:	5752                	lw	a4,52(sp)
60000a98:	57e2                	lw	a5,56(sp)
60000a9a:	5872                	lw	a6,60(sp)
60000a9c:	4886                	lw	a7,64(sp)
60000a9e:	4916                	lw	s2,68(sp)
60000aa0:	49a6                	lw	s3,72(sp)
60000aa2:	4a36                	lw	s4,76(sp)
60000aa4:	4ac6                	lw	s5,80(sp)
60000aa6:	4b56                	lw	s6,84(sp)
60000aa8:	4be6                	lw	s7,88(sp)
60000aaa:	4c76                	lw	s8,92(sp)
60000aac:	5c86                	lw	s9,96(sp)
60000aae:	5d16                	lw	s10,100(sp)
60000ab0:	5da6                	lw	s11,104(sp)
60000ab2:	5e36                	lw	t3,108(sp)
60000ab4:	5ec6                	lw	t4,112(sp)
60000ab6:	5f56                	lw	t5,116(sp)
60000ab8:	5fe6                	lw	t6,120(sp)
60000aba:	4112                	lw	sp,4(sp)
60000abc:	10200073          	sret
        // Restore SP
        "lw        x2, 1*4(sp)",
        "sret",
        registers = in(reg) registers,
    );
    loop {}
60000ac0:	a001                	j	60000ac0 <_resume_context+0x44>

60000ac2 <_start_trap_rust>:
}

/// Just handles specific traps for testing CPU interactions. Doesn't do anything useful with the traps.
#[export_name = "_start_trap_rust"]
pub extern "C" fn trap_handler(
60000ac2:	1141                	addi	sp,sp,-16 # 61007ff0 <_estack+0x3ff0>
60000ac4:	c606                	sw	ra,12(sp)
60000ac6:	c422                	sw	s0,8(sp)
60000ac8:	c226                	sw	s1,4(sp)
60000aca:	40108437          	lui	s0,0x40108
60000ace:	2dcd0537          	lui	a0,0x2dcd0
60000ad2:	c008                	sw	a0,0(s0)
60000ad4:	0330000f          	fence	rw,rw
60000ad8:	00002097          	auipc	ra,0x2
60000adc:	1aa080e7          	jalr	426(ra) # 60002c82 <__read_scause>
60000ae0:	c008                	sw	a0,0(s0)
60000ae2:	800005b7          	lui	a1,0x80000
60000ae6:	05a5                	addi	a1,a1,9 # 80000009 <_lcdfb+0xd0000009>
60000ae8:	0330000f          	fence	rw,rw
    report.wfo(utra::main::REPORT_REPORT, 0x2dcd_0000);

    let sc = scause::read();
    report.wfo(utra::main::REPORT_REPORT, sc.bits() as u32);
    // 2 is illegal instruction
    if sc.bits() == 2 {
60000aec:	00b50b63          	beq	a0,a1,60000b02 <_start_trap_rust+0x40>
60000af0:	4589                	li	a1,2
60000af2:	0cb51163          	bne	a0,a1,60000bb4 <_start_trap_rust+0xf2>
        // skip past the illegal instruction, since we are just testing that they trigger exceptions.
        unsafe {
            core::arch::asm!(
60000af6:	141022f3          	csrr	t0,sepc
60000afa:	0291                	addi	t0,t0,4 # 60000004 <_start+0x4>
60000afc:	14129073          	csrw	sepc,t0
60000b00:	a855                	j	60000bb4 <_start_trap_rust+0xf2>
60000b02:	00002097          	auipc	ra,0x2
60000b06:	198080e7          	jalr	408(ra) # 60002c9a <__read_vsip>
60000b0a:	c008                	sw	a0,0(s0)
        }
    } else if sc.bits() == 0x8000_0009 {
        // external interrupt. find out which ones triggered it, and clear the source.
        let irqs_pending = sip::read();
        report.wfo(utra::main::REPORT_REPORT, irqs_pending as u32);
        if (irqs_pending & 0x1) != 0 {
60000b0c:	00157593          	andi	a1,a0,1
60000b10:	0330000f          	fence	rw,rw
60000b14:	c195                	beqz	a1,60000b38 <_start_trap_rust+0x76>
60000b16:	401085b7          	lui	a1,0x40108
60000b1a:	0005ac23          	sw	zero,24(a1) # 40108018 <.Lline_table_start0+0x4010310c>
60000b1e:	0330000f          	fence	rw,rw
60000b22:	58004637          	lui	a2,0x58004
60000b26:	4614                	lw	a3,8(a2)
            // handle irq0 hw test
            main.wfo(utra::main::IRQTEST0_TRIGGER, 0);
            let mut irqarray0 = CSR::new(utra::irqarray0::HW_IRQARRAY0_BASE as *mut u32);
            let pending = irqarray0.r(utra::irqarray0::EV_PENDING);
            report.wfo(utra::main::REPORT_REPORT, pending << 16 | 0); // encode the irq bank number and bit number as [bit | bank]
60000b28:	01069713          	slli	a4,a3,0x10
60000b2c:	c198                	sw	a4,0(a1)
60000b2e:	0330000f          	fence	rw,rw
60000b32:	c614                	sw	a3,8(a2)
60000b34:	0330000f          	fence	rw,rw
            irqarray0.wo(utra::irqarray0::EV_PENDING, pending);
        }
        if (irqs_pending & 0x2) != 0 {
60000b38:	00257593          	andi	a1,a0,2
60000b3c:	c585                	beqz	a1,60000b64 <_start_trap_rust+0xa2>
60000b3e:	401085b7          	lui	a1,0x40108
60000b42:	0005ae23          	sw	zero,28(a1) # 4010801c <.Lline_table_start0+0x40103110>
60000b46:	0330000f          	fence	rw,rw
60000b4a:	58005637          	lui	a2,0x58005
60000b4e:	4614                	lw	a3,8(a2)
            // handle irq1 hw test
            main.wfo(utra::main::IRQTEST1_TRIGGER, 0);
            let mut irqarray1 = CSR::new(utra::irqarray1::HW_IRQARRAY1_BASE as *mut u32);
            let pending = irqarray1.r(utra::irqarray1::EV_PENDING);
            report.wfo(utra::main::REPORT_REPORT, pending << 16 | 1); // encode the irq bank number and bit number as [bit | bank]
60000b50:	01069713          	slli	a4,a3,0x10
60000b54:	00176713          	ori	a4,a4,1
60000b58:	c198                	sw	a4,0(a1)
60000b5a:	0330000f          	fence	rw,rw
60000b5e:	c614                	sw	a3,8(a2)
60000b60:	0330000f          	fence	rw,rw
            irqarray1.wo(utra::irqarray1::EV_PENDING, pending);
        }
        if (irqs_pending & 4) != 0 {
60000b64:	00457593          	andi	a1,a0,4
60000b68:	c195                	beqz	a1,60000b8c <_start_trap_rust+0xca>
60000b6a:	0330000f          	fence	rw,rw
60000b6e:	580105b7          	lui	a1,0x58010
60000b72:	4590                	lw	a2,8(a1)
            // handle irq2 sw trigger test
            let mut irqarray2 = CSR::new(utra::irqarray2::HW_IRQARRAY2_BASE as *mut u32);
            let pending = irqarray2.r(utra::irqarray2::EV_PENDING);
            report.wfo(utra::main::REPORT_REPORT, pending << 16 | 2); // encode the irq bank number and bit number as [bit | bank]
60000b74:	01061693          	slli	a3,a2,0x10
60000b78:	0026e693          	ori	a3,a3,2
60000b7c:	40108737          	lui	a4,0x40108
60000b80:	c314                	sw	a3,0(a4)
60000b82:	0330000f          	fence	rw,rw
60000b86:	c590                	sw	a2,8(a1)
60000b88:	0330000f          	fence	rw,rw
            irqarray2.wo(utra::irqarray2::EV_PENDING, pending);
            // software interrupt should not require a 0-write to reset it
        }
        if (irqs_pending & (1 << 19)) != 0 {
60000b8c:	0532                	slli	a0,a0,0xc
60000b8e:	02055363          	bgez	a0,60000bb4 <_start_trap_rust+0xf2>
60000b92:	0330000f          	fence	rw,rw
60000b96:	5800f537          	lui	a0,0x5800f
60000b9a:	450c                	lw	a1,8(a0)
            // handle wfi wakeup signal
            let mut irqarray19 = CSR::new(utra::irqarray19::HW_IRQARRAY19_BASE as *mut u32);
            let pending = irqarray19.r(utra::irqarray19::EV_PENDING);
            report.wfo(utra::main::REPORT_REPORT, pending << 16 | 19); // encode the irq bank number and bit number as [bit | bank]
60000b9c:	01059613          	slli	a2,a1,0x10
60000ba0:	01366613          	ori	a2,a2,19
60000ba4:	401086b7          	lui	a3,0x40108
60000ba8:	c290                	sw	a2,0(a3)
60000baa:	0330000f          	fence	rw,rw
60000bae:	c50c                	sw	a1,8(a0)
60000bb0:	0330000f          	fence	rw,rw
            irqarray19.wo(utra::irqarray19::EV_PENDING, pending);
        }
    }

    // report interrupt status
    report.wfo(utra::main::REPORT_REPORT, sepc::read() as u32);
60000bb4:	fffff097          	auipc	ra,0xfffff
60000bb8:	490080e7          	jalr	1168(ra) # 60000044 <xous_riscv::register::sepc::read>
60000bbc:	40108437          	lui	s0,0x40108
60000bc0:	c008                	sw	a0,0(s0)
60000bc2:	0330000f          	fence	rw,rw
    report.wfo(utra::main::REPORT_REPORT, stval::read() as u32);
60000bc6:	fffff097          	auipc	ra,0xfffff
60000bca:	486080e7          	jalr	1158(ra) # 6000004c <xous_riscv::register::stval::read>
60000bce:	c008                	sw	a0,0(s0)
60000bd0:	0330000f          	fence	rw,rw
    report.wfo(utra::main::REPORT_REPORT, sim::read() as u32);
60000bd4:	fffff097          	auipc	ra,0xfffff
60000bd8:	480080e7          	jalr	1152(ra) # 60000054 <xous_riscv::register::vexriscv::sim::read>
60000bdc:	c008                	sw	a0,0(s0)
60000bde:	0330000f          	fence	rw,rw

    // re-enable interrupts
    let status: u32;
    unsafe {
        core::arch::asm!(
60000be2:	100022f3          	csrr	t0,sstatus
60000be6:	0032e293          	ori	t0,t0,3
60000bea:	10029073          	csrw	sstatus,t0
60000bee:	100024f3          	csrr	s1,sstatus
            "csrw        sstatus, t0",
            "csrr        {status}, sstatus",
            status = out(reg) status,
        )
    }
    unsafe{sie::set_sext()};
60000bf2:	fffff097          	auipc	ra,0xfffff
60000bf6:	446080e7          	jalr	1094(ra) # 60000038 <xous_riscv::register::sie::set_sext>
60000bfa:	c004                	sw	s1,0(s0)
60000bfc:	0330000f          	fence	rw,rw
60000c00:	2dcd6537          	lui	a0,0x2dcd6
60000c04:	0535                	addi	a0,a0,13 # 2dcd600d <.Lline_table_start0+0x2dcd1101>
60000c06:	c008                	sw	a0,0(s0)
60000c08:	0330000f          	fence	rw,rw
    report.wfo(utra::main::REPORT_REPORT, status);

    // drop us back to user mode
    report.wfo(utra::main::REPORT_REPORT, 0x2dcd_600d);
    unsafe {_resume_context(0x61006000)};
60000c0c:	61006537          	lui	a0,0x61006
60000c10:	00000097          	auipc	ra,0x0
60000c14:	e6c080e7          	jalr	-404(ra) # 60000a7c <_resume_context>
	...

60000c1a <start_loader>:
    _arg_buffer: usize,
    _signature: usize,
    _loader_addr: usize,
) -> ! {
    unsafe {
        asm! (
60000c1a:	8602                	jr	a2
	...

60000c1e <rust_begin_unwind>:
    fn handle_panic(arg: &PanicInfo) -> ! {
60000c1e:	1141                	addi	sp,sp,-16
60000c20:	c606                	sw	ra,12(sp)
60000c22:	c422                	sw	s0,8(sp)
60000c24:	45cc                	lw	a1,12(a1)
60000c26:	842a                	mv	s0,a0
60000c28:	9582                	jalr	a1
60000c2a:	89a77637          	lui	a2,0x89a77
60000c2e:	c3460613          	addi	a2,a2,-972 # 89a76c34 <_lcdfb+0xd9a76c34>
60000c32:	8db1                	xor	a1,a1,a2
60000c34:	a9f82637          	lui	a2,0xa9f82
60000c38:	ac860613          	addi	a2,a2,-1336 # a9f81ac8 <_lcdfb+0xf9f81ac8>
60000c3c:	8d31                	xor	a0,a0,a2
60000c3e:	8d4d                	or	a0,a0,a1
        if let Some(s) = arg.payload().downcast_ref::<&str>() {
60000c40:	e505                	bnez	a0,60000c68 <rust_begin_unwind+0x4a>
            uart.tiny_write_str(s);
60000c42:	404c                	lw	a1,4(s0)
60000c44:	c5b1                	beqz	a1,60000c90 <rust_begin_unwind+0x72>
60000c46:	4008                	lw	a0,0(s0)
60000c48:	95aa                	add	a1,a1,a0
60000c4a:	40102637          	lui	a2,0x40102
60000c4e:	00054683          	lbu	a3,0(a0) # 61006000 <_estack+0x2000>
60000c52:	0330000f          	fence	rw,rw
60000c56:	4258                	lw	a4,4(a2)
        while uart.r(utra::uart::TXFULL) != 0 {}
60000c58:	ff6d                	bnez	a4,60000c52 <rust_begin_unwind+0x34>
60000c5a:	0505                	addi	a0,a0,1
60000c5c:	c214                	sw	a3,0(a2)
60000c5e:	0330000f          	fence	rw,rw
60000c62:	feb516e3          	bne	a0,a1,60000c4e <rust_begin_unwind+0x30>
60000c66:	a02d                	j	60000c90 <rust_begin_unwind+0x72>
60000c68:	60003537          	lui	a0,0x60003
60000c6c:	f9c50513          	addi	a0,a0,-100 # 60002f9c <.Lanon.01042f9e07bac0588b13af07786e0e0c.30>
60000c70:	401025b7          	lui	a1,0x40102
60000c74:	01450613          	addi	a2,a0,20
60000c78:	00054683          	lbu	a3,0(a0)
60000c7c:	0330000f          	fence	rw,rw
60000c80:	41d8                	lw	a4,4(a1)
60000c82:	ff6d                	bnez	a4,60000c7c <rust_begin_unwind+0x5e>
60000c84:	0505                	addi	a0,a0,1
60000c86:	c194                	sw	a3,0(a1)
60000c88:	0330000f          	fence	rw,rw
60000c8c:	fec516e3          	bne	a0,a2,60000c78 <rust_begin_unwind+0x5a>
        loop {}
60000c90:	a001                	j	60000c90 <rust_begin_unwind+0x72>

60000c92 <betrusted_boot::Gfx::hex_word>:
    pub fn hex_word(&mut self, word: u32, pos: &mut Point) {
60000c92:	7179                	addi	sp,sp,-48
60000c94:	d606                	sw	ra,44(sp)
60000c96:	d422                	sw	s0,40(sp)
60000c98:	d226                	sw	s1,36(sp)
60000c9a:	d04a                	sw	s2,32(sp)
60000c9c:	ce4e                	sw	s3,28(sp)
60000c9e:	cc52                	sw	s4,24(sp)
60000ca0:	ca56                	sw	s5,20(sp)
60000ca2:	c85a                	sw	s6,16(sp)
60000ca4:	c65e                	sw	s7,12(sp)
60000ca6:	8932                	mv	s2,a2
60000ca8:	8baa                	mv	s7,a0
60000caa:	4401                	li	s0,0
60000cac:	0085d513          	srli	a0,a1,0x8
60000cb0:	6641                	lui	a2,0x10
60000cb2:	f0060613          	addi	a2,a2,-256 # ff00 <.Lline_table_start0+0xaff4>
60000cb6:	8d71                	and	a0,a0,a2
60000cb8:	0185d613          	srli	a2,a1,0x18
60000cbc:	8d51                	or	a0,a0,a2
60000cbe:	00859613          	slli	a2,a1,0x8
60000cc2:	00ff06b7          	lui	a3,0xff0
60000cc6:	8e75                	and	a2,a2,a3
60000cc8:	05e2                	slli	a1,a1,0x18
60000cca:	8dd1                	or	a1,a1,a2
60000ccc:	8d4d                	or	a0,a0,a1
        for &byte in word.to_be_bytes().iter() {
60000cce:	c02a                	sw	a0,0(sp)
60000cd0:	898a                	mv	s3,sp
60000cd2:	0a000a13          	li	s4,160
60000cd6:	4aa9                	li	s5,10
60000cd8:	4b11                	li	s6,4
60000cda:	00898533          	add	a0,s3,s0
60000cde:	00054483          	lbu	s1,0(a0)
        self.put_digit(c >> 4, pos);
60000ce2:	0044d513          	srli	a0,s1,0x4
        let mut buf: [u8; 4] = [0; 4]; // stack buffer for the character encoding
60000ce6:	c202                	sw	zero,4(sp)
        if nyb < 10 {
60000ce8:	0144e563          	bltu	s1,s4,60000cf2 <betrusted_boot::Gfx::hex_word+0x60>
60000cec:	05750513          	addi	a0,a0,87
60000cf0:	a019                	j	60000cf6 <betrusted_boot::Gfx::hex_word+0x64>
60000cf2:	03056513          	ori	a0,a0,48
60000cf6:	00a10223          	sb	a0,4(sp)
60000cfa:	004c                	addi	a1,sp,4
60000cfc:	4605                	li	a2,1
60000cfe:	855e                	mv	a0,s7
60000d00:	86ca                	mv	a3,s2
60000d02:	00000097          	auipc	ra,0x0
60000d06:	04c080e7          	jalr	76(ra) # 60000d4e <betrusted_boot::Gfx::msg>
        self.put_digit(c & 0xF, pos);
60000d0a:	00f4f513          	andi	a0,s1,15
        let mut buf: [u8; 4] = [0; 4]; // stack buffer for the character encoding
60000d0e:	c402                	sw	zero,8(sp)
        if nyb < 10 {
60000d10:	01556563          	bltu	a0,s5,60000d1a <betrusted_boot::Gfx::hex_word+0x88>
60000d14:	05750513          	addi	a0,a0,87
60000d18:	a019                	j	60000d1e <betrusted_boot::Gfx::hex_word+0x8c>
60000d1a:	03056513          	ori	a0,a0,48
60000d1e:	0405                	addi	s0,s0,1 # 40108001 <.Lline_table_start0+0x401030f5>
60000d20:	00a10423          	sb	a0,8(sp)
60000d24:	002c                	addi	a1,sp,8
60000d26:	4605                	li	a2,1
60000d28:	855e                	mv	a0,s7
60000d2a:	86ca                	mv	a3,s2
60000d2c:	00000097          	auipc	ra,0x0
60000d30:	022080e7          	jalr	34(ra) # 60000d4e <betrusted_boot::Gfx::msg>
60000d34:	fb6413e3          	bne	s0,s6,60000cda <betrusted_boot::Gfx::hex_word+0x48>
    }
60000d38:	50b2                	lw	ra,44(sp)
60000d3a:	5422                	lw	s0,40(sp)
60000d3c:	5492                	lw	s1,36(sp)
60000d3e:	5902                	lw	s2,32(sp)
60000d40:	49f2                	lw	s3,28(sp)
60000d42:	4a62                	lw	s4,24(sp)
60000d44:	4ad2                	lw	s5,20(sp)
60000d46:	4b42                	lw	s6,16(sp)
60000d48:	4bb2                	lw	s7,12(sp)
60000d4a:	6145                	addi	sp,sp,48
60000d4c:	8082                	ret

60000d4e <betrusted_boot::Gfx::msg>:
    pub fn msg(&mut self, text: &'a str, pos: &mut Point) {
60000d4e:	715d                	addi	sp,sp,-80
60000d50:	c686                	sw	ra,76(sp)
60000d52:	c4a2                	sw	s0,72(sp)
60000d54:	c2a6                	sw	s1,68(sp)
60000d56:	c0ca                	sw	s2,64(sp)
60000d58:	de4e                	sw	s3,60(sp)
60000d5a:	dc52                	sw	s4,56(sp)
60000d5c:	da56                	sw	s5,52(sp)
60000d5e:	d85a                	sw	s6,48(sp)
60000d60:	d65e                	sw	s7,44(sp)
60000d62:	d462                	sw	s8,40(sp)
60000d64:	d266                	sw	s9,36(sp)
60000d66:	d06a                	sw	s10,32(sp)
60000d68:	ce6e                	sw	s11,28(sp)
60000d6a:	cc36                	sw	a3,24(sp)
60000d6c:	ca02                	sw	zero,20(sp)
60000d6e:	c802                	sw	zero,16(sp)
60000d70:	962e                	add	a2,a2,a1
60000d72:	c632                	sw	a2,12(sp)
60000d74:	415c                	lw	a5,4(a0)
60000d76:	c42a                	sw	a0,8(sp)
60000d78:	4110                	lw	a2,0(a0)
60000d7a:	4319                	li	t1,6
60000d7c:	4f29                	li	t5,10
60000d7e:	4f95                	li	t6,5
60000d80:	49b5                	li	s3,13
60000d82:	06000a93          	li	s5,96
60000d86:	44ed                	li	s1,27
60000d88:	6a41                	lui	s4,0x10
60000d8a:	fffa0413          	addi	s0,s4,-1 # ffff <.Lline_table_start0+0xb0f3>
60000d8e:	60003537          	lui	a0,0x60003
60000d92:	fb050b13          	addi	s6,a0,-80 # 60002fb0 <.Lanon.01042f9e07bac0588b13af07786e0e0c.31>
60000d96:	16000b93          	li	s7,352
60000d9a:	4c05                	li	s8,1
60000d9c:	4cad                	li	s9,11
60000d9e:	00058503          	lb	a0,0(a1) # 40102000 <.Lline_table_start0+0x400fd0f4>
60000da2:	0ff57093          	zext.b	ra,a0
60000da6:	00054463          	bltz	a0,60000dae <betrusted_boot::Gfx::msg+0x60>
60000daa:	0585                	addi	a1,a1,1
60000dac:	a08d                	j	60000e0e <betrusted_boot::Gfx::msg+0xc0>
60000dae:	0015c703          	lbu	a4,1(a1)
60000db2:	01f0f513          	andi	a0,ra,31
60000db6:	03f77713          	andi	a4,a4,63
60000dba:	0df00693          	li	a3,223
60000dbe:	0216ff63          	bgeu	a3,ra,60000dfc <betrusted_boot::Gfx::msg+0xae>
60000dc2:	0025c803          	lbu	a6,2(a1)
60000dc6:	00671893          	slli	a7,a4,0x6
60000dca:	03f87713          	andi	a4,a6,63
60000dce:	00e8e733          	or	a4,a7,a4
60000dd2:	0f000693          	li	a3,240
60000dd6:	02d0e863          	bltu	ra,a3,60000e06 <betrusted_boot::Gfx::msg+0xb8>
60000dda:	0035c803          	lbu	a6,3(a1)
60000dde:	0576                	slli	a0,a0,0x1d
60000de0:	00b55893          	srli	a7,a0,0xb
60000de4:	071a                	slli	a4,a4,0x6
60000de6:	03f87513          	andi	a0,a6,63
60000dea:	8d59                	or	a0,a0,a4
60000dec:	011560b3          	or	ra,a0,a7
        for current_char in text.chars() {
60000df0:	00110537          	lui	a0,0x110
60000df4:	1ca08b63          	beq	ra,a0,60000fca <betrusted_boot::Gfx::msg+0x27c>
60000df8:	0591                	addi	a1,a1,4
60000dfa:	a811                	j	60000e0e <betrusted_boot::Gfx::msg+0xc0>
60000dfc:	0589                	addi	a1,a1,2
60000dfe:	051a                	slli	a0,a0,0x6
60000e00:	00e560b3          	or	ra,a0,a4
60000e04:	a029                	j	60000e0e <betrusted_boot::Gfx::msg+0xc0>
60000e06:	058d                	addi	a1,a1,3
60000e08:	0532                	slli	a0,a0,0xc
60000e0a:	00a760b3          	or	ra,a4,a0
60000e0e:	fe008513          	addi	a0,ra,-32
60000e12:	05f00693          	li	a3,95
60000e16:	00d56363          	bltu	a0,a3,60000e1c <betrusted_boot::Gfx::msg+0xce>
60000e1a:	4501                	li	a0,0
60000e1c:	00455713          	srli	a4,a0,0x4
60000e20:	893d                	andi	a0,a0,15
60000e22:	02650533          	mul	a0,a0,t1
60000e26:	48000693          	li	a3,1152
60000e2a:	02d70733          	mul	a4,a4,a3
60000e2e:	00e563b3          	or	t2,a0,a4
                let color = if FONT_IMAGE[bitmap_byte as usize] & (1 << bitmap_bit) != 0 {
60000e32:	0083d513          	srli	a0,t2,0x8
                let bitmap_byte = bitmap_bit_index / 8;
60000e36:	0033d713          	srli	a4,t2,0x3
                let color = if FONT_IMAGE[bitmap_byte as usize] & (1 << bitmap_bit) != 0 {
60000e3a:	46e9                	li	a3,26
60000e3c:	14a6ea63          	bltu	a3,a0,60000f90 <betrusted_boot::Gfx::msg+0x242>
60000e40:	4562                	lw	a0,24(sp)
60000e42:	00255d03          	lhu	s10,2(a0) # 110002 <.Lline_table_start0+0x10b0f6>
60000e46:	00055d83          	lhu	s11,0(a0)
60000e4a:	4281                	li	t0,0
60000e4c:	4e01                	li	t3,0
60000e4e:	4552                	lw	a0,20(sp)
60000e50:	02650eb3          	mul	t4,a0,t1
60000e54:	831e                	mv	t1,t2
60000e56:	0ff0f813          	zext.b	a6,ra
60000e5a:	09e80c63          	beq	a6,t5,60000ef2 <betrusted_boot::Gfx::msg+0x1a4>
                if (current_char as u8 != 0xd) && (current_char as u8 != 0xa) { // don't draw CRLF specials
60000e5e:	09380a63          	beq	a6,s3,60000ef2 <betrusted_boot::Gfx::msg+0x1a4>
                let y = pos.y + char_walk_y as i16;
60000e62:	01cd0533          	add	a0,s10,t3
60000e66:	008578b3          	and	a7,a0,s0
60000e6a:	21700513          	li	a0,535
        if clip_y >= FB_LINES {
60000e6e:	00a8e463          	bltu	a7,a0,60000e76 <betrusted_boot::Gfx::msg+0x128>
60000e72:	21700893          	li	a7,535
60000e76:	005e8533          	add	a0,t4,t0
60000e7a:	956e                	add	a0,a0,s11
60000e7c:	008576b3          	and	a3,a0,s0
60000e80:	14f00913          	li	s2,335
        if clip_x >= FB_WIDTH_PIXELS {
60000e84:	00d96363          	bltu	s2,a3,60000e8a <betrusted_boot::Gfx::msg+0x13c>
60000e88:	8946                	mv	s2,a7
60000e8a:	00eb06b3          	add	a3,s6,a4
60000e8e:	0006c683          	lbu	a3,0(a3) # ff0000 <.Lline_table_start0+0xfeb0f4>
60000e92:	fff34713          	not	a4,t1
60000e96:	8b1d                	andi	a4,a4,7
60000e98:	00e6d6b3          	srl	a3,a3,a4
60000e9c:	8a85                	andi	a3,a3,1
60000e9e:	0542                	slli	a0,a0,0x10
60000ea0:	8541                	srai	a0,a0,0x10
60000ea2:	03790733          	mul	a4,s2,s7
60000ea6:	972a                	add	a4,a4,a0
60000ea8:	8315                	srli	a4,a4,0x5
        if color == Color::Light {
60000eaa:	ca99                	beqz	a3,60000ec0 <betrusted_boot::Gfx::msg+0x172>
            self.fb[(clip_x + clip_y * FB_WIDTH_WORDS * 32) / 32] |= 1 << (clip_x % 32)
60000eac:	0ef77f63          	bgeu	a4,a5,60000faa <betrusted_boot::Gfx::msg+0x25c>
60000eb0:	00271693          	slli	a3,a4,0x2
60000eb4:	96b2                	add	a3,a3,a2
60000eb6:	4298                	lw	a4,0(a3)
60000eb8:	00ac1533          	sll	a0,s8,a0
60000ebc:	8d59                	or	a0,a0,a4
60000ebe:	a821                	j	60000ed6 <betrusted_boot::Gfx::msg+0x188>
            self.fb[(clip_x + clip_y * FB_WIDTH_WORDS * 32) / 32] &= !(1 << (clip_x % 32))
60000ec0:	0ef77a63          	bgeu	a4,a5,60000fb4 <betrusted_boot::Gfx::msg+0x266>
60000ec4:	00271693          	slli	a3,a4,0x2
60000ec8:	96b2                	add	a3,a3,a2
60000eca:	4298                	lw	a4,0(a3)
60000ecc:	00ac1533          	sll	a0,s8,a0
60000ed0:	fff54513          	not	a0,a0
60000ed4:	8d79                	and	a0,a0,a4
60000ed6:	c288                	sw	a0,0(a3)
        self.fb[clip_y * FB_WIDTH_WORDS + (FB_WIDTH_WORDS - 1)] |= 0x1_0000;
60000ed8:	03990533          	mul	a0,s2,s9
60000edc:	00a50713          	addi	a4,a0,10
60000ee0:	0cf77063          	bgeu	a4,a5,60000fa0 <betrusted_boot::Gfx::msg+0x252>
60000ee4:	00271513          	slli	a0,a4,0x2
60000ee8:	9532                	add	a0,a0,a2
60000eea:	4114                	lw	a3,0(a0)
60000eec:	0146e6b3          	or	a3,a3,s4
60000ef0:	c114                	sw	a3,0(a0)
                char_walk_x += 1;
60000ef2:	0285                	addi	t0,t0,1
60000ef4:	005ff763          	bgeu	t6,t0,60000f02 <betrusted_boot::Gfx::msg+0x1b4>
                    char_walk_y += 1;
60000ef8:	0e05                	addi	t3,t3,1
                    if char_walk_y >= CHAR_HEIGHT {
60000efa:	4531                	li	a0,12
60000efc:	02ae7063          	bgeu	t3,a0,60000f1c <betrusted_boot::Gfx::msg+0x1ce>
60000f00:	4281                	li	t0,0
                let bitmap_bit_index = char_x
60000f02:	00538533          	add	a0,t2,t0
                    + (char_walk_y * FONT_IMAGE_WIDTH);
60000f06:	035e06b3          	mul	a3,t3,s5
                let bitmap_bit_index = char_x
60000f0a:	00d50333          	add	t1,a0,a3
                let color = if FONT_IMAGE[bitmap_byte as usize] & (1 << bitmap_bit) != 0 {
60000f0e:	00835513          	srli	a0,t1,0x8
                let bitmap_byte = bitmap_bit_index / 8;
60000f12:	00335713          	srli	a4,t1,0x3
60000f16:	f49560e3          	bltu	a0,s1,60000e56 <betrusted_boot::Gfx::msg+0x108>
60000f1a:	a89d                	j	60000f90 <betrusted_boot::Gfx::msg+0x242>
                        if current_char as u8 == 0xd { // '\n'
60000f1c:	01e80a63          	beq	a6,t5,60000f30 <betrusted_boot::Gfx::msg+0x1e2>
60000f20:	01381e63          	bne	a6,s3,60000f3c <betrusted_boot::Gfx::msg+0x1ee>
                            pos.y += CHAR_HEIGHT as i16;
60000f24:	00cd0513          	addi	a0,s10,12
60000f28:	46e2                	lw	a3,24(sp)
60000f2a:	00a69123          	sh	a0,2(a3)
60000f2e:	a829                	j	60000f48 <betrusted_boot::Gfx::msg+0x1fa>
60000f30:	c802                	sw	zero,16(sp)
60000f32:	4da9                	li	s11,10
                            pos.x = LEFT_MARGIN as i16;
60000f34:	4562                	lw	a0,24(sp)
60000f36:	01b51023          	sh	s11,0(a0)
60000f3a:	a039                	j	60000f48 <betrusted_boot::Gfx::msg+0x1fa>
                            idx += 1;
60000f3c:	4552                	lw	a0,20(sp)
60000f3e:	0505                	addi	a0,a0,1
                            x_update += CHAR_WIDTH as i16;
60000f40:	ca2a                	sw	a0,20(sp)
60000f42:	4542                	lw	a0,16(sp)
60000f44:	0519                	addi	a0,a0,6
60000f46:	c82a                	sw	a0,16(sp)
60000f48:	4319                	li	t1,6
60000f4a:	4532                	lw	a0,12(sp)
60000f4c:	e4a599e3          	bne	a1,a0,60000d9e <betrusted_boot::Gfx::msg+0x50>
60000f50:	4622                	lw	a2,8(sp)
        // prevent re-ordering
        core::sync::atomic::compiler_fence(core::sync::atomic::Ordering::SeqCst);
    }
    /// Write a given field without reading it first
    pub fn wfo(&mut self, field: Field, value: T) {
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
60000f52:	4608                	lw	a0,8(a2)
        pos.x += x_update;
60000f54:	45c2                	lw	a1,16(sp)
60000f56:	95ee                	add	a1,a1,s11
60000f58:	46e2                	lw	a3,24(sp)
60000f5a:	00b69023          	sh	a1,0(a3)
60000f5e:	4585                	li	a1,1
60000f60:	c10c                	sw	a1,0(a0)
60000f62:	0330000f          	fence	rw,rw
60000f66:	0330000f          	fence	rw,rw
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
60000f6a:	4608                	lw	a0,8(a2)
60000f6c:	4148                	lw	a0,4(a0)
        if self.csr.rf(utra::memlcd::BUSY_BUSY) == 1 {
60000f6e:	8905                	andi	a0,a0,1
60000f70:	f97d                	bnez	a0,60000f66 <betrusted_boot::Gfx::msg+0x218>
    }
60000f72:	40b6                	lw	ra,76(sp)
60000f74:	4426                	lw	s0,72(sp)
60000f76:	4496                	lw	s1,68(sp)
60000f78:	4906                	lw	s2,64(sp)
60000f7a:	59f2                	lw	s3,60(sp)
60000f7c:	5a62                	lw	s4,56(sp)
60000f7e:	5ad2                	lw	s5,52(sp)
60000f80:	5b42                	lw	s6,48(sp)
60000f82:	5bb2                	lw	s7,44(sp)
60000f84:	5c22                	lw	s8,40(sp)
60000f86:	5c92                	lw	s9,36(sp)
60000f88:	5d02                	lw	s10,32(sp)
60000f8a:	4df2                	lw	s11,28(sp)
60000f8c:	6161                	addi	sp,sp,80
60000f8e:	8082                	ret
                let color = if FONT_IMAGE[bitmap_byte as usize] & (1 << bitmap_bit) != 0 {
60000f90:	60003537          	lui	a0,0x60003
60000f94:	32c50613          	addi	a2,a0,812 # 6000332c <.Lanon.01042f9e07bac0588b13af07786e0e0c.33>
60000f98:	36000593          	li	a1,864
60000f9c:	853a                	mv	a0,a4
60000f9e:	a00d                	j	60000fc0 <betrusted_boot::Gfx::msg+0x272>
        self.fb[clip_y * FB_WIDTH_WORDS + (FB_WIDTH_WORDS - 1)] |= 0x1_0000;
60000fa0:	60003537          	lui	a0,0x60003
60000fa4:	35c50613          	addi	a2,a0,860 # 6000335c <.Lanon.01042f9e07bac0588b13af07786e0e0c.36>
60000fa8:	a811                	j	60000fbc <betrusted_boot::Gfx::msg+0x26e>
            self.fb[(clip_x + clip_y * FB_WIDTH_WORDS * 32) / 32] |= 1 << (clip_x % 32)
60000faa:	60003537          	lui	a0,0x60003
60000fae:	33c50613          	addi	a2,a0,828 # 6000333c <.Lanon.01042f9e07bac0588b13af07786e0e0c.34>
60000fb2:	a029                	j	60000fbc <betrusted_boot::Gfx::msg+0x26e>
            self.fb[(clip_x + clip_y * FB_WIDTH_WORDS * 32) / 32] &= !(1 << (clip_x % 32))
60000fb4:	60003537          	lui	a0,0x60003
60000fb8:	34c50613          	addi	a2,a0,844 # 6000334c <.Lanon.01042f9e07bac0588b13af07786e0e0c.35>
60000fbc:	853a                	mv	a0,a4
60000fbe:	85be                	mv	a1,a5
60000fc0:	00001097          	auipc	ra,0x1
60000fc4:	4be080e7          	jalr	1214(ra) # 6000247e <core::panicking::panic_bounds_check>
60000fc8:	0000                	unimp
        pos.x += x_update;
60000fca:	4562                	lw	a0,24(sp)
60000fcc:	00055d83          	lhu	s11,0(a0)
60000fd0:	b741                	j	60000f50 <betrusted_boot::Gfx::msg+0x202>

60000fd2 <betrusted_boot::ramtest_all>:
unsafe fn ramtest_all<T>(test_slice: &mut [T], test_index: u32)
60000fd2:	4501                	li	a0,0
60000fd4:	4601                	li	a2,0
60000fd6:	610086b7          	lui	a3,0x61008
60000fda:	40068593          	addi	a1,a3,1024 # 61008400 <_estack+0x4400>
60000fde:	00468713          	addi	a4,a3,4
60000fe2:	c290                	sw	a2,0(a3)
60000fe4:	00160693          	addi	a3,a2,1
        sum += TryInto::<u32>::try_into(index).unwrap();
60000fe8:	9532                	add	a0,a0,a2
60000fea:	8636                	mv	a2,a3
60000fec:	86ba                	mv	a3,a4
60000fee:	feb718e3          	bne	a4,a1,60000fde <betrusted_boot::ramtest_all+0xc>
60000ff2:	4581                	li	a1,0
60000ff4:	610086b7          	lui	a3,0x61008
60000ff8:	40068613          	addi	a2,a3,1024 # 61008400 <_estack+0x4400>
60000ffc:	4298                	lw	a4,0(a3)
60000ffe:	00468793          	addi	a5,a3,4
        checksum += a;
60001002:	95ba                	add	a1,a1,a4
60001004:	86be                	mv	a3,a5
60001006:	fec79be3          	bne	a5,a2,60000ffc <betrusted_boot::ramtest_all+0x2a>
    if sum == checksum {
6000100a:	00b51563          	bne	a0,a1,60001014 <betrusted_boot::ramtest_all+0x42>
6000100e:	600d05b7          	lui	a1,0x600d0
60001012:	a801                	j	60001022 <betrusted_boot::ramtest_all+0x50>
60001014:	40108637          	lui	a2,0x40108
60001018:	c20c                	sw	a1,0(a2)
6000101a:	0330000f          	fence	rw,rw
6000101e:	0bad05b7          	lui	a1,0xbad0
60001022:	0591                	addi	a1,a1,4 # bad0004 <.Lline_table_start0+0xbacb0f8>
60001024:	40108637          	lui	a2,0x40108
60001028:	c208                	sw	a0,0(a2)
6000102a:	0330000f          	fence	rw,rw
6000102e:	c20c                	sw	a1,0(a2)
60001030:	0330000f          	fence	rw,rw
}
60001034:	8082                	ret

60001036 <betrusted_boot::ramtest_fast_specialcase1>:
unsafe fn ramtest_fast_specialcase1<T>(test_slice: &mut [T], test_index: u32)
60001036:	4581                	li	a1,0
60001038:	4881                	li	a7,0
6000103a:	4681                	li	a3,0
6000103c:	61008737          	lui	a4,0x61008
60001040:	6609                	lui	a2,0x2
60001042:	80060613          	addi	a2,a2,-2048 # 1800 <_hart_stack_size+0x1000>
60001046:	4821                	li	a6,8
60001048:	87b2                	mv	a5,a2
6000104a:	01066363          	bltu	a2,a6,60001050 <betrusted_boot::ramtest_fast_specialcase1+0x1a>
6000104e:	47a1                	li	a5,8
60001050:	8e1d                	sub	a2,a2,a5
60001052:	078a                	slli	a5,a5,0x2
60001054:	c314                	sw	a3,0(a4)
60001056:	c354                	sw	a3,4(a4)
60001058:	973e                	add	a4,a4,a5
6000105a:	0685                	addi	a3,a3,1
        sum += TryInto::<u32>::try_into(idxp1).unwrap();
6000105c:	98ae                	add	a7,a7,a1
6000105e:	0589                	addi	a1,a1,2
60001060:	f665                	bnez	a2,60001048 <betrusted_boot::ramtest_fast_specialcase1+0x12>
60001062:	4581                	li	a1,0
60001064:	610086b7          	lui	a3,0x61008
60001068:	6609                	lui	a2,0x2
6000106a:	80060613          	addi	a2,a2,-2048 # 1800 <_hart_stack_size+0x1000>
6000106e:	47a1                	li	a5,8
60001070:	8732                	mv	a4,a2
60001072:	00f66363          	bltu	a2,a5,60001078 <betrusted_boot::ramtest_fast_specialcase1+0x42>
60001076:	4721                	li	a4,8
60001078:	00271813          	slli	a6,a4,0x2
6000107c:	4288                	lw	a0,0(a3)
6000107e:	42dc                	lw	a5,4(a3)
60001080:	96c2                	add	a3,a3,a6
60001082:	8e19                	sub	a2,a2,a4
        checksum += (d.as_ptr() as *const T)
60001084:	952e                	add	a0,a0,a1
        checksum += (d.as_ptr().add(1) as *const T)
60001086:	00f505b3          	add	a1,a0,a5
6000108a:	f275                	bnez	a2,6000106e <betrusted_boot::ramtest_fast_specialcase1+0x38>
    if sum == checksum {
6000108c:	00b89663          	bne	a7,a1,60001098 <betrusted_boot::ramtest_fast_specialcase1+0x62>
60001090:	600d05b7          	lui	a1,0x600d0
60001094:	05a1                	addi	a1,a1,8 # 600d0008 <_etext+0xcc870>
60001096:	a811                	j	600010aa <betrusted_boot::ramtest_fast_specialcase1+0x74>
60001098:	40108537          	lui	a0,0x40108
6000109c:	c10c                	sw	a1,0(a0)
6000109e:	0330000f          	fence	rw,rw
600010a2:	0bad0537          	lui	a0,0xbad0
600010a6:	00850593          	addi	a1,a0,8 # bad0008 <.Lline_table_start0+0xbacb0fc>
600010aa:	40108537          	lui	a0,0x40108
600010ae:	01152023          	sw	a7,0(a0) # 40108000 <.Lline_table_start0+0x401030f4>
600010b2:	0330000f          	fence	rw,rw
600010b6:	c10c                	sw	a1,0(a0)
600010b8:	0330000f          	fence	rw,rw
}
600010bc:	8082                	ret

600010be <betrusted_boot::ramtest_fast>:
unsafe fn ramtest_fast<T>(test_slice: &mut [T], test_index: u32)
600010be:	4801                	li	a6,0
600010c0:	610086b7          	lui	a3,0x61008
600010c4:	4585                	li	a1,1
600010c6:	6609                	lui	a2,0x2
600010c8:	80060613          	addi	a2,a2,-2048 # 1800 <_hart_stack_size+0x1000>
600010cc:	47a1                	li	a5,8
600010ce:	8732                	mv	a4,a2
600010d0:	00f66363          	bltu	a2,a5,600010d6 <betrusted_boot::ramtest_fast+0x18>
600010d4:	4721                	li	a4,8
600010d6:	fff58793          	addi	a5,a1,-1
600010da:	8e19                	sub	a2,a2,a4
600010dc:	070a                	slli	a4,a4,0x2
600010de:	c29c                	sw	a5,0(a3)
600010e0:	c2cc                	sw	a1,4(a3)
600010e2:	96ba                	add	a3,a3,a4
        sum += TryInto::<u32>::try_into(index).unwrap();
600010e4:	00f80533          	add	a0,a6,a5
        sum += TryInto::<u32>::try_into(idxp1).unwrap();
600010e8:	00b50833          	add	a6,a0,a1
600010ec:	0585                	addi	a1,a1,1
600010ee:	fe79                	bnez	a2,600010cc <betrusted_boot::ramtest_fast+0xe>
600010f0:	4581                	li	a1,0
600010f2:	610086b7          	lui	a3,0x61008
600010f6:	6609                	lui	a2,0x2
600010f8:	80060613          	addi	a2,a2,-2048 # 1800 <_hart_stack_size+0x1000>
600010fc:	47a1                	li	a5,8
600010fe:	8732                	mv	a4,a2
60001100:	00f66363          	bltu	a2,a5,60001106 <betrusted_boot::ramtest_fast+0x48>
60001104:	4721                	li	a4,8
60001106:	00271893          	slli	a7,a4,0x2
6000110a:	4288                	lw	a0,0(a3)
6000110c:	42dc                	lw	a5,4(a3)
6000110e:	96c6                	add	a3,a3,a7
60001110:	8e19                	sub	a2,a2,a4
        checksum = checksum + a + b;
60001112:	952e                	add	a0,a0,a1
60001114:	00f505b3          	add	a1,a0,a5
60001118:	f275                	bnez	a2,600010fc <betrusted_boot::ramtest_fast+0x3e>
    if sum == checksum {
6000111a:	00b81663          	bne	a6,a1,60001126 <betrusted_boot::ramtest_fast+0x68>
6000111e:	600d05b7          	lui	a1,0x600d0
60001122:	059d                	addi	a1,a1,7 # 600d0007 <_etext+0xcc86f>
60001124:	a811                	j	60001138 <betrusted_boot::ramtest_fast+0x7a>
60001126:	40108537          	lui	a0,0x40108
6000112a:	c10c                	sw	a1,0(a0)
6000112c:	0330000f          	fence	rw,rw
60001130:	0bad0537          	lui	a0,0xbad0
60001134:	00750593          	addi	a1,a0,7 # bad0007 <.Lline_table_start0+0xbacb0fb>
60001138:	40108537          	lui	a0,0x40108
6000113c:	01052023          	sw	a6,0(a0) # 40108000 <.Lline_table_start0+0x401030f4>
60001140:	0330000f          	fence	rw,rw
60001144:	c10c                	sw	a1,0(a0)
60001146:	0330000f          	fence	rw,rw
}
6000114a:	8082                	ret

6000114c <betrusted_boot::ramtest_fast>:
unsafe fn ramtest_fast<T>(test_slice: &mut [T], test_index: u32)
6000114c:	4581                	li	a1,0
6000114e:	610086b7          	lui	a3,0x61008
60001152:	20000513          	li	a0,512
60001156:	02000813          	li	a6,32
6000115a:	47c1                	li	a5,16
6000115c:	872a                	mv	a4,a0
6000115e:	00f56363          	bltu	a0,a5,60001164 <betrusted_boot::ramtest_fast+0x18>
60001162:	4741                	li	a4,16
60001164:	00171793          	slli	a5,a4,0x1
60001168:	00158613          	addi	a2,a1,1
6000116c:	00b69023          	sh	a1,0(a3) # 61008000 <_estack+0x4000>
60001170:	00c69123          	sh	a2,2(a3)
60001174:	96be                	add	a3,a3,a5
60001176:	8d19                	sub	a0,a0,a4
60001178:	85b2                	mv	a1,a2
6000117a:	ff0610e3          	bne	a2,a6,6000115a <betrusted_boot::ramtest_fast+0xe>
6000117e:	4501                	li	a0,0
60001180:	61008637          	lui	a2,0x61008
60001184:	20000593          	li	a1,512
60001188:	4741                	li	a4,16
6000118a:	86ae                	mv	a3,a1
6000118c:	00e5e363          	bltu	a1,a4,60001192 <betrusted_boot::ramtest_fast+0x46>
60001190:	46c1                	li	a3,16
60001192:	00169813          	slli	a6,a3,0x1
60001196:	00065783          	lhu	a5,0(a2) # 61008000 <_estack+0x4000>
6000119a:	00265703          	lhu	a4,2(a2)
6000119e:	9642                	add	a2,a2,a6
600011a0:	8d95                	sub	a1,a1,a3
        checksum = checksum + a + b;
600011a2:	953e                	add	a0,a0,a5
600011a4:	953a                	add	a0,a0,a4
600011a6:	f1ed                	bnez	a1,60001188 <betrusted_boot::ramtest_fast+0x3c>
600011a8:	40000593          	li	a1,1024
    if sum == checksum {
600011ac:	00b51563          	bne	a0,a1,600011b6 <betrusted_boot::ramtest_fast+0x6a>
600011b0:	600d0537          	lui	a0,0x600d0
600011b4:	a801                	j	600011c4 <betrusted_boot::ramtest_fast+0x78>
600011b6:	40108637          	lui	a2,0x40108
600011ba:	c208                	sw	a0,0(a2)
600011bc:	0330000f          	fence	rw,rw
600011c0:	0bad0537          	lui	a0,0xbad0
600011c4:	0519                	addi	a0,a0,6 # bad0006 <.Lline_table_start0+0xbacb0fa>
600011c6:	40108637          	lui	a2,0x40108
600011ca:	c20c                	sw	a1,0(a2)
600011cc:	0330000f          	fence	rw,rw
600011d0:	c208                	sw	a0,0(a2)
600011d2:	0330000f          	fence	rw,rw
}
600011d6:	8082                	ret

600011d8 <betrusted_boot::ramtest_fast>:
unsafe fn ramtest_fast<T>(test_slice: &mut [T], test_index: u32)
600011d8:	4601                	li	a2,0
600011da:	610086b7          	lui	a3,0x61008
600011de:	10000513          	li	a0,256
600011e2:	45a1                	li	a1,8
600011e4:	02000793          	li	a5,32
600011e8:	872a                	mv	a4,a0
600011ea:	00f56463          	bltu	a0,a5,600011f2 <betrusted_boot::ramtest_fast+0x1a>
600011ee:	02000713          	li	a4,32
600011f2:	00160793          	addi	a5,a2,1 # 40108001 <.Lline_table_start0+0x401030f5>
600011f6:	00c68023          	sb	a2,0(a3) # 61008000 <_estack+0x4000>
600011fa:	00f680a3          	sb	a5,1(a3)
600011fe:	96ba                	add	a3,a3,a4
60001200:	8d19                	sub	a0,a0,a4
60001202:	863e                	mv	a2,a5
60001204:	feb790e3          	bne	a5,a1,600011e4 <betrusted_boot::ramtest_fast+0xc>
60001208:	4501                	li	a0,0
6000120a:	61008637          	lui	a2,0x61008
6000120e:	10000593          	li	a1,256
60001212:	02000713          	li	a4,32
60001216:	86ae                	mv	a3,a1
60001218:	00e5e463          	bltu	a1,a4,60001220 <betrusted_boot::ramtest_fast+0x48>
6000121c:	02000693          	li	a3,32
60001220:	00064703          	lbu	a4,0(a2) # 61008000 <_estack+0x4000>
60001224:	00164783          	lbu	a5,1(a2)
60001228:	9636                	add	a2,a2,a3
6000122a:	8d95                	sub	a1,a1,a3
        checksum = checksum + a + b;
6000122c:	953a                	add	a0,a0,a4
6000122e:	953e                	add	a0,a0,a5
60001230:	f1ed                	bnez	a1,60001212 <betrusted_boot::ramtest_fast+0x3a>
60001232:	04000593          	li	a1,64
    if sum == checksum {
60001236:	00b51563          	bne	a0,a1,60001240 <betrusted_boot::ramtest_fast+0x68>
6000123a:	600d0537          	lui	a0,0x600d0
6000123e:	a801                	j	6000124e <betrusted_boot::ramtest_fast+0x76>
60001240:	40108637          	lui	a2,0x40108
60001244:	c208                	sw	a0,0(a2)
60001246:	0330000f          	fence	rw,rw
6000124a:	0bad0537          	lui	a0,0xbad0
6000124e:	0515                	addi	a0,a0,5 # bad0005 <.Lline_table_start0+0xbacb0f9>
60001250:	40108637          	lui	a2,0x40108
60001254:	c20c                	sw	a1,0(a2)
60001256:	0330000f          	fence	rw,rw
6000125a:	c208                	sw	a0,0(a2)
6000125c:	0330000f          	fence	rw,rw
}
60001260:	8082                	ret

60001262 <betrusted_boot::ramtest_fast>:
unsafe fn ramtest_fast<T>(test_slice: &mut [T], test_index: u32)
60001262:	4881                	li	a7,0
60001264:	610086b7          	lui	a3,0x61008
60001268:	4585                	li	a1,1
6000126a:	6505                	lui	a0,0x1
6000126c:	c0050613          	addi	a2,a0,-1024 # c00 <_hart_stack_size+0x400>
60001270:	4711                	li	a4,4
60001272:	8532                	mv	a0,a2
60001274:	00e66363          	bltu	a2,a4,6000127a <betrusted_boot::ramtest_fast+0x18>
60001278:	4511                	li	a0,4
6000127a:	fff58713          	addi	a4,a1,-1
6000127e:	8e09                	sub	a2,a2,a0
60001280:	050e                	slli	a0,a0,0x3
60001282:	0006a223          	sw	zero,4(a3) # 61008004 <_estack+0x4004>
60001286:	c298                	sw	a4,0(a3)
60001288:	0006a623          	sw	zero,12(a3)
6000128c:	c68c                	sw	a1,8(a3)
6000128e:	96aa                	add	a3,a3,a0
        sum += TryInto::<u32>::try_into(index).unwrap();
60001290:	00e88533          	add	a0,a7,a4
        sum += TryInto::<u32>::try_into(idxp1).unwrap();
60001294:	00b508b3          	add	a7,a0,a1
60001298:	0585                	addi	a1,a1,1
6000129a:	fa79                	bnez	a2,60001270 <betrusted_boot::ramtest_fast+0xe>
6000129c:	4301                	li	t1,0
6000129e:	61008637          	lui	a2,0x61008
600012a2:	6505                	lui	a0,0x1
600012a4:	c0050693          	addi	a3,a0,-1024 # c00 <_hart_stack_size+0x400>
600012a8:	4805                	li	a6,1
600012aa:	4511                	li	a0,4
600012ac:	87b6                	mv	a5,a3
600012ae:	00a6e363          	bltu	a3,a0,600012b4 <betrusted_boot::ramtest_fast+0x52>
600012b2:	4791                	li	a5,4
600012b4:	4248                	lw	a0,4(a2)
600012b6:	420c                	lw	a1,0(a2)
600012b8:	4658                	lw	a4,12(a2)
600012ba:	00862283          	lw	t0,8(a2) # 61008008 <_estack+0x4008>
600012be:	c509                	beqz	a0,600012c8 <betrusted_boot::ramtest_fast+0x66>
600012c0:	859a                	mv	a1,t1
        checksum = checksum + a + b;
600012c2:	01051663          	bne	a0,a6,600012ce <betrusted_boot::ramtest_fast+0x6c>
600012c6:	a029                	j	600012d0 <betrusted_boot::ramtest_fast+0x6e>
600012c8:	959a                	add	a1,a1,t1
600012ca:	01050363          	beq	a0,a6,600012d0 <betrusted_boot::ramtest_fast+0x6e>
600012ce:	832e                	mv	t1,a1
600012d0:	c709                	beqz	a4,600012da <betrusted_boot::ramtest_fast+0x78>
600012d2:	851a                	mv	a0,t1
600012d4:	01071763          	bne	a4,a6,600012e2 <betrusted_boot::ramtest_fast+0x80>
600012d8:	a031                	j	600012e4 <betrusted_boot::ramtest_fast+0x82>
600012da:	00530533          	add	a0,t1,t0
600012de:	01070363          	beq	a4,a6,600012e4 <betrusted_boot::ramtest_fast+0x82>
600012e2:	832a                	mv	t1,a0
600012e4:	00379513          	slli	a0,a5,0x3
600012e8:	8e9d                	sub	a3,a3,a5
600012ea:	962a                	add	a2,a2,a0
600012ec:	fedd                	bnez	a3,600012aa <betrusted_boot::ramtest_fast+0x48>
    if sum == checksum {
600012ee:	00689563          	bne	a7,t1,600012f8 <betrusted_boot::ramtest_fast+0x96>
600012f2:	600d0537          	lui	a0,0x600d0
600012f6:	a809                	j	60001308 <betrusted_boot::ramtest_fast+0xa6>
600012f8:	40108537          	lui	a0,0x40108
600012fc:	00652023          	sw	t1,0(a0) # 40108000 <.Lline_table_start0+0x401030f4>
60001300:	0330000f          	fence	rw,rw
60001304:	0bad0537          	lui	a0,0xbad0
60001308:	0525                	addi	a0,a0,9 # bad0009 <.Lline_table_start0+0xbacb0fd>
6000130a:	401085b7          	lui	a1,0x40108
6000130e:	0115a023          	sw	a7,0(a1) # 40108000 <.Lline_table_start0+0x401030f4>
60001312:	0330000f          	fence	rw,rw
60001316:	c188                	sw	a0,0(a1)
60001318:	0330000f          	fence	rw,rw
}
6000131c:	8082                	ret

6000131e <betrusted_boot::ramtest_lfsr>:

/// uses an LFSR to cycle through "random" locations. The slice length
/// should equal the (LFSR period+1), so that we guarantee that each entry
/// is visited once.
#[cfg(feature="sim")]
unsafe fn ramtest_lfsr<T>(test_slice: &mut [T], test_index: u32)
6000131e:	4501                	li	a0,0
60001320:	610085b7          	lui	a1,0x61008
60001324:	0005a023          	sw	zero,0(a1) # 61008000 <_estack+0x4000>
60001328:	4685                	li	a3,1
6000132a:	5fd00613          	li	a2,1533
    (&mut test_slice[0] as *mut T).write_volatile(
        0.try_into().unwrap_or_default()
    ); // the 0 index is never written to by this, initialize it to 0
    for i in 0..MAX_STATES {
        let wr_val = i * 3;
        (&mut test_slice[state as usize] as *mut T).write_volatile(wr_val.try_into().unwrap_or_default());
6000132e:	01069713          	slli	a4,a3,0x10
60001332:	8341                	srli	a4,a4,0x10
60001334:	00271793          	slli	a5,a4,0x2
60001338:	97ae                	add	a5,a5,a1
6000133a:	c388                	sw	a0,0(a5)
    let bit = ((state >> 8) ^
6000133c:	00875793          	srli	a5,a4,0x8
               (state >>  4)) & 1;
60001340:	8311                	srli	a4,a4,0x4
    let bit = ((state >> 8) ^
60001342:	8f3d                	xor	a4,a4,a5
60001344:	8b05                	andi	a4,a4,1
    ((state << 1) + bit) & 0x1_FF
60001346:	06e2                	slli	a3,a3,0x18
60001348:	82dd                	srli	a3,a3,0x17
6000134a:	050d                	addi	a0,a0,3
6000134c:	8ed9                	or	a3,a3,a4
6000134e:	fec510e3          	bne	a0,a2,6000132e <betrusted_boot::ramtest_lfsr+0x10>
60001352:	4581                	li	a1,0
60001354:	4501                	li	a0,0
60001356:	ff010637          	lui	a2,0xff010
6000135a:	f0060613          	addi	a2,a2,-256 # ff00ff00 <_lcdfb+0x4f00ff00>
6000135e:	401086b7          	lui	a3,0x40108
60001362:	c290                	sw	a2,0(a3)
60001364:	0330000f          	fence	rw,rw
        state = lfsr_next(state);
    }

    // flush cache
    report.wfo(utra::main::REPORT_REPORT, 0xff00_ff00);
    core::arch::asm!(
60001368:	0000500f          	.4byte	0x500f
6000136c:	0f0f1637          	lui	a2,0xf0f1
60001370:	f0f60613          	addi	a2,a2,-241 # f0f0f0f <.Lline_table_start0+0xf0ec003>
60001374:	c290                	sw	a2,0(a3)
60001376:	0330000f          	fence	rw,rw
6000137a:	61008637          	lui	a2,0x61008
6000137e:	6685                	lui	a3,0x1
60001380:	80068693          	addi	a3,a3,-2048 # 800 <_hart_stack_size>
60001384:	00c58733          	add	a4,a1,a2
60001388:	4318                	lw	a4,0(a4)
6000138a:	0591                	addi	a1,a1,4
    for d in test_slice.iter() {
        let a = (d as *const T)
            .read_volatile()
            .try_into()
            .unwrap_or_default();
        checksum += a;
6000138c:	953a                	add	a0,a0,a4
6000138e:	fed59be3          	bne	a1,a3,60001384 <betrusted_boot::ramtest_lfsr+0x66>
60001392:	0005f5b7          	lui	a1,0x5f
60001396:	70358593          	addi	a1,a1,1795 # 5f703 <.Lline_table_start0+0x5a7f7>
        // report.wfo(utra::main::REPORT_REPORT, a);
    }

    if sum == checksum {
6000139a:	00b51563          	bne	a0,a1,600013a4 <betrusted_boot::ramtest_lfsr+0x86>
6000139e:	600d0537          	lui	a0,0x600d0
600013a2:	a801                	j	600013b2 <betrusted_boot::ramtest_lfsr+0x94>
600013a4:	40108637          	lui	a2,0x40108
600013a8:	c208                	sw	a0,0(a2)
600013aa:	0330000f          	fence	rw,rw
600013ae:	0bad0537          	lui	a0,0xbad0
600013b2:	050d                	addi	a0,a0,3 # bad0003 <.Lline_table_start0+0xbacb0f7>
600013b4:	40108637          	lui	a2,0x40108
600013b8:	c20c                	sw	a1,0(a2)
600013ba:	0330000f          	fence	rw,rw
600013be:	c208                	sw	a0,0(a2)
600013c0:	0330000f          	fence	rw,rw
    } else {
        report.wfo(utra::main::REPORT_REPORT, checksum as u32);
        report.wfo(utra::main::REPORT_REPORT, sum as u32);
        report.wfo(utra::main::REPORT_REPORT, 0x0bad_0000 + test_index);
    }
}
600013c4:	8082                	ret

600013c6 <rust_entry>:
        duart.puts("DUART up!\n");
    }
}

#[export_name = "rust_entry"]
pub unsafe extern "C" fn rust_entry(_unused1: *const usize, _unused2: u32) -> ! {
600013c6:	ce010113          	addi	sp,sp,-800
600013ca:	30112e23          	sw	ra,796(sp)
600013ce:	30812c23          	sw	s0,792(sp)
600013d2:	30912a23          	sw	s1,788(sp)
600013d6:	31212823          	sw	s2,784(sp)
600013da:	31312623          	sw	s3,780(sp)
600013de:	31412423          	sw	s4,776(sp)
600013e2:	31512223          	sw	s5,772(sp)
600013e6:	31612023          	sw	s6,768(sp)
600013ea:	2f712e23          	sw	s7,764(sp)
600013ee:	2f812c23          	sw	s8,760(sp)
600013f2:	2f912a23          	sw	s9,756(sp)
600013f6:	2fa12823          	sw	s10,752(sp)
600013fa:	2fb12623          	sw	s11,748(sp)
600013fe:	600dc537          	lui	a0,0x600dc
60001402:	0de50513          	addi	a0,a0,222 # 600dc0de <_etext+0xd8946>
60001406:	40108437          	lui	s0,0x40108
6000140a:	c008                	sw	a0,0(s0)
6000140c:	0330000f          	fence	rw,rw
60001410:	5801a537          	lui	a0,0x5801a
60001414:	4108                	lw	a0,0(a0)
60001416:	c008                	sw	a0,0(s0)
60001418:	0330000f          	fence	rw,rw
6000141c:	0d100537          	lui	a0,0xd100
60001420:	5d150513          	addi	a0,a0,1489 # d1005d1 <.Lline_table_start0+0xd0fb6c5>
60001424:	c008                	sw	a0,0(s0)
60001426:	0330000f          	fence	rw,rw
6000142a:	6541                	lui	a0,0x10
6000142c:	d82a                	sw	a0,48(sp)
6000142e:	657d                	lui	a0,0x1f
60001430:	da2a                	sw	a0,52(sp)
60001432:	420c0537          	lui	a0,0x420c0
60001436:	dc2a                	sw	a0,56(sp)
60001438:	de02                	sw	zero,60(sp)
6000143a:	40202537          	lui	a0,0x40202
6000143e:	c0aa                	sw	a0,64(sp)
60001440:	c282                	sw	zero,68(sp)
60001442:	4505                	li	a0,1
60001444:	c4aa                	sw	a0,72(sp)
60001446:	510165b7          	lui	a1,0x51016
6000144a:	10158593          	addi	a1,a1,257 # 51016101 <.Lline_table_start0+0x510111f5>
        ".side_set 1",
        "out x, 1    side 0", // Stall here on empty (keep SCK deasserted)
        "mov pins, x side 1 [1]", // Output data, assert SCK (mov pins uses OUT mapping)
        "in pins, 1  side 0" // Input data, deassert SCK
    );
    let prog_cpha0 = LoadedProg::load(spi_cpha0_prog.program, &mut pio_sm).unwrap();
6000144e:	c52e                	sw	a1,136(sp)
60001450:	4489                	li	s1,2
60001452:	c5a6                	sw	s1,200(sp)
60001454:	10100c13          	li	s8,257
60001458:	c7e2                	sw	s8,204(sp)
6000145a:	0ca11823          	sh	a0,208(sp)
6000145e:	0c010923          	sb	zero,210(sp)
60001462:	1388                	addi	a0,sp,480
60001464:	012c                	addi	a1,sp,136
60001466:	1810                	addi	a2,sp,48
60001468:	fffff097          	auipc	ra,0xfffff
6000146c:	fb6080e7          	jalr	-74(ra) # 6000041e <betrusted_boot::pio::LoadedProg::load>
60001470:	22a14b03          	lbu	s6,554(sp)
60001474:	009b1f63          	bne	s6,s1,60001492 <rust_entry+0xcc>
60001478:	1e010503          	lb	a0,480(sp)
6000147c:	08a10423          	sb	a0,136(sp)
60001480:	60003537          	lui	a0,0x60003
60001484:	e1c50593          	addi	a1,a0,-484 # 60002e1c <.Lanon.01042f9e07bac0588b13af07786e0e0c.3>
60001488:	60003537          	lui	a0,0x60003
6000148c:	f7c50613          	addi	a2,a0,-132 # 60002f7c <.Lanon.01042f9e07bac0588b13af07786e0e0c.28>
60001490:	a051                	j	60001514 <rust_entry+0x14e>
60001492:	1e012a03          	lw	s4,480(sp)
60001496:	22814903          	lbu	s2,552(sp)
6000149a:	22b14983          	lbu	s3,555(sp)
6000149e:	22c14a83          	lbu	s5,556(sp)
600014a2:	22d14b83          	lbu	s7,557(sp)
600014a6:	05d10cb7          	lui	s9,0x5d10
600014aa:	01942023          	sw	s9,0(s0) # 40108000 <.Lline_table_start0+0x401030f4>
600014ae:	0330000f          	fence	rw,rw
600014b2:	b1016537          	lui	a0,0xb1016
600014b6:	02150513          	addi	a0,a0,33 # b1016021 <_lcdfb+0x1016021>
    report.wfo(utra::main::REPORT_REPORT, 0x05D1_0000);
    let prog_cpha1 = LoadedProg::load(spi_cpha1_prog.program, &mut pio_sm).unwrap();
600014ba:	c52a                	sw	a0,136(sp)
600014bc:	6511                	lui	a0,0x4
600014be:	0505                	addi	a0,a0,1 # 4001 <_stack_size+0x1>
600014c0:	08a11623          	sh	a0,140(sp)
600014c4:	08e10513          	addi	a0,sp,142
600014c8:	04e10593          	addi	a1,sp,78
600014cc:	03a00613          	li	a2,58
600014d0:	00001097          	auipc	ra,0x1
600014d4:	7d8080e7          	jalr	2008(ra) # 60002ca8 <memcpy>
600014d8:	450d                	li	a0,3
600014da:	c5aa                	sw	a0,200(sp)
600014dc:	c7e2                	sw	s8,204(sp)
600014de:	0c911823          	sh	s1,208(sp)
600014e2:	0c010923          	sb	zero,210(sp)
600014e6:	1388                	addi	a0,sp,480
600014e8:	012c                	addi	a1,sp,136
600014ea:	1810                	addi	a2,sp,48
600014ec:	fffff097          	auipc	ra,0xfffff
600014f0:	f32080e7          	jalr	-206(ra) # 6000041e <betrusted_boot::pio::LoadedProg::load>
600014f4:	22a14c03          	lbu	s8,554(sp)
600014f8:	029c1463          	bne	s8,s1,60001520 <rust_entry+0x15a>
600014fc:	1e010503          	lb	a0,480(sp)
60001500:	08a10423          	sb	a0,136(sp)
60001504:	60003537          	lui	a0,0x60003
60001508:	e1c50593          	addi	a1,a0,-484 # 60002e1c <.Lanon.01042f9e07bac0588b13af07786e0e0c.3>
6000150c:	60003537          	lui	a0,0x60003
60001510:	f8c50613          	addi	a2,a0,-116 # 60002f8c <.Lanon.01042f9e07bac0588b13af07786e0e0c.29>
60001514:	0128                	addi	a0,sp,136
60001516:	00001097          	auipc	ra,0x1
6000151a:	6fc080e7          	jalr	1788(ra) # 60002c12 <core::result::unwrap_failed>
6000151e:	0000                	unimp
60001520:	1e012703          	lw	a4,480(sp)
60001524:	22814603          	lbu	a2,552(sp)
60001528:	22b14683          	lbu	a3,555(sp)
6000152c:	22c14783          	lbu	a5,556(sp)
60001530:	22d14483          	lbu	s1,557(sp)
60001534:	001c8513          	addi	a0,s9,1 # 5d10001 <.Lline_table_start0+0x5d0b0f5>
60001538:	401085b7          	lui	a1,0x40108
6000153c:	c188                	sw	a0,0(a1)
6000153e:	0330000f          	fence	rw,rw
60001542:	002c8513          	addi	a0,s9,2
60001546:	c188                	sw	a0,0(a1)
60001548:	0330000f          	fence	rw,rw
        self.program.wrap.target as usize + self.offset
6000154c:	017a0433          	add	s0,s4,s7
        self.program.wrap.source as usize + self.offset
60001550:	015a0533          	add	a0,s4,s5
            .unwrap_or_default()
    }
    /// Shift & mask a value to its final field position
    pub fn ms(&self, field: Field, value: T) -> T {
        let value_as_usize: usize = value.try_into().unwrap_or_default();
        ((value_as_usize & field.mask) << field.offset)
60001554:	056e                	slli	a0,a0,0x1b
60001556:	813d                	srli	a0,a0,0xf
60001558:	01b41593          	slli	a1,s0,0x1b
6000155c:	81d1                	srli	a1,a1,0x14
        self.config.execctl =
6000155e:	8d4d                	or	a0,a0,a1
60001560:	da2a                	sw	a0,52(sp)
        if self.program.side_set.bits() > 0 {
60001562:	00091d63          	bnez	s2,6000157c <rust_entry+0x1b6>
60001566:	c422                	sw	s0,8(sp)
60001568:	c826                	sw	s1,16(sp)
6000156a:	ca3e                	sw	a5,20(sp)
6000156c:	cc3a                	sw	a4,24(sp)
6000156e:	c036                	sw	a3,0(sp)
60001570:	ce32                	sw	a2,28(sp)
60001572:	00185537          	lui	a0,0x185
60001576:	81050513          	addi	a0,a0,-2032 # 184810 <.Lline_table_start0+0x17f904>
6000157a:	a891                	j	600015ce <rust_entry+0x208>
6000157c:	4595                	li	a1,5
        assert!(bit_count < 5);
6000157e:	02b96063          	bltu	s2,a1,6000159e <rust_entry+0x1d8>
60001582:	60003537          	lui	a0,0x60003
60001586:	f1c50513          	addi	a0,a0,-228 # 60002f1c <.Lanon.01042f9e07bac0588b13af07786e0e0c.16>
6000158a:	600035b7          	lui	a1,0x60003
6000158e:	f3c58613          	addi	a2,a1,-196 # 60002f3c <.Lanon.01042f9e07bac0588b13af07786e0e0c.17>
60001592:	45fd                	li	a1,31
60001594:	00001097          	auipc	ra,0x1
60001598:	63a080e7          	jalr	1594(ra) # 60002bce <core::panicking::panic>
6000159c:	0000                	unimp
            self.pio.zf(rp_pio::SFR_SM0_EXECCTRL_SIDE_PINDIR,
6000159e:	000b0563          	beqz	s6,600015a8 <rust_entry+0x1e2>
600015a2:	400005b7          	lui	a1,0x40000
600015a6:	8d4d                	or	a0,a0,a1
600015a8:	ce32                	sw	a2,28(sp)
600015aa:	01d91593          	slli	a1,s2,0x1d
        self.config.execctl =
600015ae:	00098563          	beqz	s3,600015b8 <rust_entry+0x1f2>
600015b2:	20000637          	lui	a2,0x20000
600015b6:	8d51                	or	a0,a0,a2
600015b8:	c422                	sw	s0,8(sp)
600015ba:	c826                	sw	s1,16(sp)
600015bc:	ca3e                	sw	a5,20(sp)
600015be:	cc3a                	sw	a4,24(sp)
600015c0:	c036                	sw	a3,0(sp)
600015c2:	da2a                	sw	a0,52(sp)
600015c4:	00185537          	lui	a0,0x185
600015c8:	81050513          	addi	a0,a0,-2032 # 184810 <.Lline_table_start0+0x17f904>
        if self.program.side_set.bits() > 0 {
600015cc:	8d4d                	or	a0,a0,a1
        self.config.pinctl =
600015ce:	de2a                	sw	a0,60(sp)
600015d0:	50830537          	lui	a0,0x50830
        self.config.shiftctl =
600015d4:	dc2a                	sw	a0,56(sp)
600015d6:	002f4537          	lui	a0,0x2f4
        self.config.clkdiv =
600015da:	d82a                	sw	a0,48(sp)
        match self.sm {
600015dc:	4526                	lw	a0,72(sp)
600015de:	6585                	lui	a1,0x1
600015e0:	050a                	slli	a0,a0,0x2
600015e2:	60003637          	lui	a2,0x60003
600015e6:	3cc60613          	addi	a2,a2,972 # 600033cc <.Lanon.01042f9e07bac0588b13af07786e0e0c.42+0xc>
600015ea:	9532                	add	a0,a0,a2
600015ec:	ffc52503          	lw	a0,-4(a0) # 2f3ffc <.Lline_table_start0+0x2ef0f0>
            let pinctrl_saved = self.pio.base.add(rp_pio::SFR_SM0_PINCTRL.offset() + sm_offset).read_volatile();
600015f0:	4606                	lw	a2,64(sp)
600015f2:	f8058593          	addi	a1,a1,-128 # f80 <_hart_stack_size+0x780>
600015f6:	c62e                	sw	a1,12(sp)
600015f8:	7581                	lui	a1,0xfffe0
600015fa:	050a                	slli	a0,a0,0x2
600015fc:	c232                	sw	a2,4(sp)
600015fe:	00c50b33          	add	s6,a0,a2
60001602:	0dcb2503          	lw	a0,220(s6)
60001606:	d22a                	sw	a0,36(sp)
60001608:	0ccb2503          	lw	a0,204(s6)
6000160c:	d02a                	sw	a0,32(sp)
6000160e:	0ccb2503          	lw	a0,204(s6)
60001612:	15fd                	addi	a1,a1,-1 # fffdffff <_lcdfb+0x4ffdffff>
60001614:	0dcb0d13          	addi	s10,s6,220
60001618:	0ccb0613          	addi	a2,s6,204
6000161c:	d632                	sw	a2,44(sp)
6000161e:	d42e                	sw	a1,40(sp)
        (value_as_usize & !(field.mask << field.offset))
60001620:	8d6d                	and	a0,a0,a1
60001622:	0cab2623          	sw	a0,204(s6)
60001626:	00050437          	lui	s0,0x50
6000162a:	55555537          	lui	a0,0x55555
6000162e:	55550b93          	addi	s7,a0,1365 # 55555555 <.Lline_table_start0+0x55550649>
60001632:	33333537          	lui	a0,0x33333
60001636:	33350d93          	addi	s11,a0,819 # 33333333 <.Lline_table_start0+0x3332e427>
6000163a:	0f0f1537          	lui	a0,0xf0f1
6000163e:	f0f50c93          	addi	s9,a0,-241 # f0f0f0f <.Lline_table_start0+0xf0ec003>
60001642:	01010537          	lui	a0,0x1010
60001646:	10150913          	addi	s2,a0,257 # 1010101 <.Lline_table_start0+0x100b1f5>
6000164a:	04000ab7          	lui	s5,0x4000
6000164e:	19010993          	addi	s3,sp,400
60001652:	0d8b0a13          	addi	s4,s6,216
60001656:	fff40493          	addi	s1,s0,-1 # 4ffff <.Lline_table_start0+0x4b0f3>
6000165a:	fff44513          	not	a0,s0
6000165e:	8d65                	and	a0,a0,s1
60001660:	00155593          	srli	a1,a0,0x1
60001664:	0175f5b3          	and	a1,a1,s7
60001668:	8d0d                	sub	a0,a0,a1
6000166a:	01b575b3          	and	a1,a0,s11
6000166e:	8109                	srli	a0,a0,0x2
60001670:	01b57533          	and	a0,a0,s11
60001674:	952e                	add	a0,a0,a1
60001676:	00455593          	srli	a1,a0,0x4
6000167a:	952e                	add	a0,a0,a1
6000167c:	01957533          	and	a0,a0,s9
60001680:	03250533          	mul	a0,a0,s2
        ((value_as_usize & field.mask) << field.offset)
60001684:	814d                	srli	a0,a0,0x13
60001686:	01556533          	or	a0,a0,s5
                    self.pio.ms(rp_pio::SFR_SM0_PINCTRL_PINS_SET_COUNT, 1)
6000168a:	9901                	andi	a0,a0,-32
6000168c:	00ad2023          	sw	a0,0(s10)
        Assembler {
60001690:	18012423          	sw	zero,392(sp)
60001694:	18012623          	sw	zero,396(sp)
        $(#[$inner $($args)*])*
        pub fn $name(
            &mut $self
            $(, $( $arg_name : $arg_ty , )*)?
        ) {
            $self.instructions.push(Instruction {
60001698:	0128                	addi	a0,sp,136
6000169a:	080005b7          	lui	a1,0x8000
6000169e:	4601                	li	a2,0
600016a0:	fffff097          	auipc	ra,0xfffff
600016a4:	d30080e7          	jalr	-720(ra) # 600003d0 <arrayvec::arrayvec::ArrayVec<T,_>::push>
                let p= a.assemble_program();
600016a8:	1388                	addi	a0,sp,480
600016aa:	012c                	addi	a1,sp,136
600016ac:	10800613          	li	a2,264
600016b0:	00001097          	auipc	ra,0x1
600016b4:	5f8080e7          	jalr	1528(ra) # 60002ca8 <memcpy>
600016b8:	0b08                	addi	a0,sp,400
600016ba:	138c                	addi	a1,sp,480
600016bc:	fffff097          	auipc	ra,0xfffff
600016c0:	9a0080e7          	jalr	-1632(ra) # 6000005c <pio::Assembler<_>::assemble_program>
                self.sm_exec(p.code[p.origin.unwrap_or(0) as usize]);
600016c4:	1da14583          	lbu	a1,474(sp)
600016c8:	4501                	li	a0,0
600016ca:	c199                	beqz	a1,600016d0 <rust_entry+0x30a>
600016cc:	1db10503          	lb	a0,475(sp)
600016d0:	1d012583          	lw	a1,464(sp)
600016d4:	0ff57513          	zext.b	a0,a0
600016d8:	64b57363          	bgeu	a0,a1,60001d1e <rust_entry+0x958>
600016dc:	0506                	slli	a0,a0,0x1
600016de:	954e                	add	a0,a0,s3
600016e0:	00055503          	lhu	a0,0(a0)
                pin_mask &= pin_mask - 1;
600016e4:	8c65                	and	s0,s0,s1
600016e6:	0cab2c23          	sw	a0,216(s6)
            while pin_mask != 0 {
600016ea:	f435                	bnez	s0,60001656 <rust_entry+0x290>
600016ec:	5512                	lw	a0,36(sp)
600016ee:	00ad2023          	sw	a0,0(s10)
600016f2:	5632                	lw	a2,44(sp)
600016f4:	5502                	lw	a0,32(sp)
600016f6:	c208                	sw	a0,0(a2)
600016f8:	000d2503          	lw	a0,0(s10)
600016fc:	d22a                	sw	a0,36(sp)
600016fe:	4208                	lw	a0,0(a2)
60001700:	d02a                	sw	a0,32(sp)
60001702:	4208                	lw	a0,0(a2)
        (value_as_usize & !(field.mask << field.offset))
60001704:	55a2                	lw	a1,40(sp)
60001706:	8d6d                	and	a0,a0,a1
60001708:	c208                	sw	a0,0(a2)
6000170a:	000509b7          	lui	s3,0x50
6000170e:	55555537          	lui	a0,0x55555
60001712:	55550b13          	addi	s6,a0,1365 # 55555555 <.Lline_table_start0+0x55550649>
60001716:	33333537          	lui	a0,0x33333
6000171a:	33350493          	addi	s1,a0,819 # 33333333 <.Lline_table_start0+0x3332e427>
6000171e:	0f0f1537          	lui	a0,0xf0f1
60001722:	f0f50c93          	addi	s9,a0,-241 # f0f0f0f <.Lline_table_start0+0xf0ec003>
60001726:	01010537          	lui	a0,0x1010
6000172a:	10150413          	addi	s0,a0,257 # 1010101 <.Lline_table_start0+0x100b1f5>
6000172e:	04000937          	lui	s2,0x4000
60001732:	19010d93          	addi	s11,sp,400
60001736:	00050ab7          	lui	s5,0x50
6000173a:	fffa8b93          	addi	s7,s5,-1 # 4ffff <.Lline_table_start0+0x4b0f3>
6000173e:	fffac513          	not	a0,s5
60001742:	01757533          	and	a0,a0,s7
60001746:	00155593          	srli	a1,a0,0x1
6000174a:	0165f5b3          	and	a1,a1,s6
6000174e:	8d0d                	sub	a0,a0,a1
60001750:	009575b3          	and	a1,a0,s1
60001754:	8109                	srli	a0,a0,0x2
60001756:	8d65                	and	a0,a0,s1
60001758:	952e                	add	a0,a0,a1
6000175a:	00455593          	srli	a1,a0,0x4
6000175e:	952e                	add	a0,a0,a1
60001760:	01957533          	and	a0,a0,s9
60001764:	02850533          	mul	a0,a0,s0
60001768:	8161                	srli	a0,a0,0x18
        ((value_as_usize & field.mask) << field.offset)
6000176a:	00551593          	slli	a1,a0,0x5
                    self.pio.ms(rp_pio::SFR_SM0_PINCTRL_PINS_SET_COUNT, 1)
6000176e:	0125e5b3          	or	a1,a1,s2
60001772:	00bd2023          	sw	a1,0(s10)
        Assembler {
60001776:	18012423          	sw	zero,392(sp)
6000177a:	18012623          	sw	zero,396(sp)
                a.set(pio::SetDestination::PINDIRS, ((pindirs >> base) & 1) as u8);
6000177e:	00a9d533          	srl	a0,s3,a0
            $self.instructions.push(Instruction {
60001782:	8905                	andi	a0,a0,1
60001784:	40000593          	li	a1,1024
60001788:	00b56633          	or	a2,a0,a1
6000178c:	0128                	addi	a0,sp,136
6000178e:	080005b7          	lui	a1,0x8000
60001792:	fffff097          	auipc	ra,0xfffff
60001796:	c3e080e7          	jalr	-962(ra) # 600003d0 <arrayvec::arrayvec::ArrayVec<T,_>::push>
                let p= a.assemble_program();
6000179a:	1388                	addi	a0,sp,480
6000179c:	012c                	addi	a1,sp,136
6000179e:	10800613          	li	a2,264
600017a2:	00001097          	auipc	ra,0x1
600017a6:	506080e7          	jalr	1286(ra) # 60002ca8 <memcpy>
600017aa:	0b08                	addi	a0,sp,400
600017ac:	138c                	addi	a1,sp,480
600017ae:	fffff097          	auipc	ra,0xfffff
600017b2:	8ae080e7          	jalr	-1874(ra) # 6000005c <pio::Assembler<_>::assemble_program>
                self.sm_exec(p.code[p.origin.unwrap_or(0) as usize]);
600017b6:	1da14583          	lbu	a1,474(sp)
600017ba:	4501                	li	a0,0
600017bc:	c199                	beqz	a1,600017c2 <rust_entry+0x3fc>
600017be:	1db10503          	lb	a0,475(sp)
600017c2:	1d012583          	lw	a1,464(sp)
600017c6:	0ff57513          	zext.b	a0,a0
600017ca:	56b57363          	bgeu	a0,a1,60001d30 <rust_entry+0x96a>
600017ce:	0506                	slli	a0,a0,0x1
600017d0:	956e                	add	a0,a0,s11
600017d2:	00055503          	lhu	a0,0(a0)
                pin_mask &= pin_mask - 1;
600017d6:	015bfab3          	and	s5,s7,s5
600017da:	00aa2023          	sw	a0,0(s4)
            while pin_mask != 0 {
600017de:	f40a9ee3          	bnez	s5,6000173a <rust_entry+0x374>
600017e2:	5512                	lw	a0,36(sp)
600017e4:	00ad2023          	sw	a0,0(s10)
600017e8:	5532                	lw	a0,44(sp)
600017ea:	5582                	lw	a1,32(sp)
600017ec:	c10c                	sw	a1,0(a0)
600017ee:	6541                	lui	a0,0x10
600017f0:	4592                	lw	a1,4(sp)
600017f2:	dd88                	sw	a0,56(a1)
600017f4:	0330000f          	fence	rw,rw
600017f8:	0330000f          	fence	rw,rw
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
600017fc:	4506                	lw	a0,64(sp)
600017fe:	410c                	lw	a1,0(a0)
                self.pio.rf(rp_pio::SFR_CTRL_EN) & !(self.sm as u32)
60001800:	4626                	lw	a2,72(sp)
60001802:	4114                	lw	a3,0(a0)
60001804:	fff64613          	not	a2,a2
        ((unsafe { usize_base.add(field.register.offset).read_volatile() } >> field.offset)
60001808:	8df1                	and	a1,a1,a2
6000180a:	89bd                	andi	a1,a1,15
            unsafe { usize_base.add(field.register.offset).read_volatile() } & !(field.mask << field.offset);
6000180c:	ff06f613          	andi	a2,a3,-16
60001810:	8dd1                	or	a1,a1,a2
60001812:	c10c                	sw	a1,0(a0)
60001814:	0330000f          	fence	rw,rw
        match self.sm {
60001818:	4526                	lw	a0,72(sp)
6000181a:	00251593          	slli	a1,a0,0x2
6000181e:	60003637          	lui	a2,0x60003
60001822:	3cc60613          	addi	a2,a2,972 # 600033cc <.Lanon.01042f9e07bac0588b13af07786e0e0c.42+0xc>
60001826:	95b2                	add	a1,a1,a2
60001828:	ffc5a583          	lw	a1,-4(a1) # 7fffffc <.Lline_table_start0+0x7ffb0f0>
            self.pio.base.add(rp_pio::SFR_SM0_CLKDIV.offset() + sm_offset).write_volatile(self.config.clkdiv);
6000182c:	4606                	lw	a2,64(sp)
6000182e:	56c2                	lw	a3,48(sp)
60001830:	058a                	slli	a1,a1,0x2
60001832:	95b2                	add	a1,a1,a2
60001834:	0cd5a423          	sw	a3,200(a1)
            self.pio.base.add(rp_pio::SFR_SM0_EXECCTRL.offset() + sm_offset).write_volatile(self.config.execctl);
60001838:	56d2                	lw	a3,52(sp)
6000183a:	0cd5a623          	sw	a3,204(a1)
            self.pio.base.add(rp_pio::SFR_SM0_SHIFTCTRL.offset() + sm_offset).write_volatile(self.config.shiftctl);
6000183e:	56e2                	lw	a3,56(sp)
60001840:	0cd5a823          	sw	a3,208(a1)
            self.pio.base.add(rp_pio::SFR_SM0_PINCTRL.offset() + sm_offset).write_volatile(self.config.pinctl);
60001844:	56f2                	lw	a3,60(sp)
60001846:	0cd5ae23          	sw	a3,220(a1)
6000184a:	0d05a683          	lw	a3,208(a1)
6000184e:	80000737          	lui	a4,0x80000
                baseval ^ bitval
60001852:	8f35                	xor	a4,a4,a3
60001854:	0ce5a823          	sw	a4,208(a1)
60001858:	0cd5a823          	sw	a3,208(a1)
        ((value_as_usize & field.mask) << field.offset)
6000185c:	01851593          	slli	a1,a0,0x18
60001860:	01051693          	slli	a3,a0,0x10
60001864:	00851713          	slli	a4,a0,0x8
            self.pio.ms(rp_pio::SFR_FDEBUG_TXSTALL, self.sm as u32)
60001868:	8d55                	or	a0,a0,a3
6000186a:	8d4d                	or	a0,a0,a1
6000186c:	8d59                	or	a0,a0,a4
6000186e:	c608                	sw	a0,8(a2)
60001870:	0330000f          	fence	rw,rw
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
60001874:	4506                	lw	a0,64(sp)
        self.pio.rmwf(rp_pio::SFR_CTRL_RESTART, self.sm as u32);
60001876:	45a6                	lw	a1,72(sp)
60001878:	4110                	lw	a2,0(a0)
        let value_as_usize: usize = value.try_into().unwrap_or_default() << field.offset;
6000187a:	0592                	slli	a1,a1,0x4
            unsafe { usize_base.add(field.register.offset).read_volatile() } & !(field.mask << field.offset);
6000187c:	f0f67613          	andi	a2,a2,-241
                .write_volatile(previous | value_as_usize)
60001880:	8dd1                	or	a1,a1,a2
60001882:	c10c                	sw	a1,0(a0)
60001884:	0330000f          	fence	rw,rw
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
60001888:	4506                	lw	a0,64(sp)
        self.pio.rmwf(rp_pio::SFR_CTRL_CLKDIV_RESTART, self.sm as u32);
6000188a:	45a6                	lw	a1,72(sp)
6000188c:	4110                	lw	a2,0(a0)
6000188e:	76fd                	lui	a3,0xfffff
60001890:	0ff68693          	addi	a3,a3,255 # fffff0ff <_lcdfb+0x4ffff0ff>
        let value_as_usize: usize = value.try_into().unwrap_or_default() << field.offset;
60001894:	05a2                	slli	a1,a1,0x8
60001896:	d636                	sw	a3,44(sp)
            unsafe { usize_base.add(field.register.offset).read_volatile() } & !(field.mask << field.offset);
60001898:	8e75                	and	a2,a2,a3
                .write_volatile(previous | value_as_usize)
6000189a:	8dd1                	or	a1,a1,a2
6000189c:	c10c                	sw	a1,0(a0)
6000189e:	0330000f          	fence	rw,rw
        Assembler {
600018a2:	18012423          	sw	zero,392(sp)
600018a6:	18012623          	sw	zero,396(sp)
            $self.instructions.push(Instruction {
600018aa:	00814603          	lbu	a2,8(sp)
600018ae:	0128                	addi	a0,sp,136
600018b0:	4581                	li	a1,0
600018b2:	fffff097          	auipc	ra,0xfffff
600018b6:	b1e080e7          	jalr	-1250(ra) # 600003d0 <arrayvec::arrayvec::ArrayVec<T,_>::push>
        let p= a.assemble_program();
600018ba:	1388                	addi	a0,sp,480
600018bc:	012c                	addi	a1,sp,136
600018be:	10800613          	li	a2,264
600018c2:	00001097          	auipc	ra,0x1
600018c6:	3e6080e7          	jalr	998(ra) # 60002ca8 <memcpy>
600018ca:	0b08                	addi	a0,sp,400
600018cc:	138c                	addi	a1,sp,480
600018ce:	ffffe097          	auipc	ra,0xffffe
600018d2:	78e080e7          	jalr	1934(ra) # 6000005c <pio::Assembler<_>::assemble_program>
        self.sm_exec(p.code[p.origin.unwrap_or(0) as usize]);
600018d6:	1da14603          	lbu	a2,474(sp)
600018da:	1d012583          	lw	a1,464(sp)
600018de:	4501                	li	a0,0
600018e0:	c219                	beqz	a2,600018e6 <rust_entry+0x520>
600018e2:	1db10503          	lb	a0,475(sp)
600018e6:	0ff57513          	zext.b	a0,a0
600018ea:	44b57863          	bgeu	a0,a1,60001d3a <rust_entry+0x974>
        match self.sm {
600018ee:	45a6                	lw	a1,72(sp)
        self.sm_exec(p.code[p.origin.unwrap_or(0) as usize]);
600018f0:	0506                	slli	a0,a0,0x1
600018f2:	19010913          	addi	s2,sp,400
600018f6:	954a                	add	a0,a0,s2
        match self.sm {
600018f8:	058a                	slli	a1,a1,0x2
600018fa:	60003637          	lui	a2,0x60003
600018fe:	3cc60993          	addi	s3,a2,972 # 600033cc <.Lanon.01042f9e07bac0588b13af07786e0e0c.42+0xc>
60001902:	95ce                	add	a1,a1,s3
60001904:	ffc5a583          	lw	a1,-4(a1)
            self.pio.base.add(rp_pio::SFR_SM0_INSTR.offset() + sm_offset)
60001908:	4606                	lw	a2,64(sp)
        self.sm_exec(p.code[p.origin.unwrap_or(0) as usize]);
6000190a:	00055503          	lhu	a0,0(a0) # 10000 <.Lline_table_start0+0xb0f4>
            self.pio.base.add(rp_pio::SFR_SM0_INSTR.offset() + sm_offset)
6000190e:	058a                	slli	a1,a1,0x2
60001910:	95b2                	add	a1,a1,a2
60001912:	0ca5ac23          	sw	a0,216(a1)
60001916:	0330000f          	fence	rw,rw
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
6000191a:	4506                	lw	a0,64(sp)
6000191c:	410c                	lw	a1,0(a0)
                self.pio.rf(rp_pio::SFR_CTRL_EN) | (self.sm as u32)
6000191e:	4626                	lw	a2,72(sp)
60001920:	4114                	lw	a3,0(a0)
        ((unsafe { usize_base.add(field.register.offset).read_volatile() } >> field.offset)
60001922:	89bd                	andi	a1,a1,15
60001924:	8dd1                	or	a1,a1,a2
            unsafe { usize_base.add(field.register.offset).read_volatile() } & !(field.mask << field.offset);
60001926:	ff06f613          	andi	a2,a3,-16
6000192a:	8dd1                	or	a1,a1,a2
6000192c:	c10c                	sw	a1,0(a0)
6000192e:	0330000f          	fence	rw,rw
60001932:	05d10437          	lui	s0,0x5d10
60001936:	00340513          	addi	a0,s0,3 # 5d10003 <.Lline_table_start0+0x5d0b0f7>
6000193a:	401084b7          	lui	s1,0x40108
6000193e:	c088                	sw	a0,0(s1)
60001940:	0330000f          	fence	rw,rw
        PIN_SCK,
        PIN_MOSI,
        PIN_MISO
    );
    report.wfo(utra::main::REPORT_REPORT, 0x05D1_0003);
    if spi_test_core(&mut pio_sm) == false {
60001944:	1808                	addi	a0,sp,48
60001946:	fffff097          	auipc	ra,0xfffff
6000194a:	c0e080e7          	jalr	-1010(ra) # 60000554 <betrusted_boot::pio::spi_test_core>
6000194e:	d22a                	sw	a0,36(sp)
60001950:	00440513          	addi	a0,s0,4
60001954:	c088                	sw	a0,0(s1)
60001956:	0330000f          	fence	rw,rw
6000195a:	4562                	lw	a0,24(sp)
        self.program.wrap.target as usize + self.offset
6000195c:	45c2                	lw	a1,16(sp)
6000195e:	00b50633          	add	a2,a0,a1
        self.program.wrap.source as usize + self.offset
60001962:	45d2                	lw	a1,20(sp)
60001964:	952e                	add	a0,a0,a1
        ((value_as_usize & field.mask) << field.offset)
60001966:	056e                	slli	a0,a0,0x1b
60001968:	813d                	srli	a0,a0,0xf
6000196a:	d032                	sw	a2,32(sp)
6000196c:	00761593          	slli	a1,a2,0x7
60001970:	4632                	lw	a2,12(sp)
60001972:	8df1                	and	a1,a1,a2
        self.config.execctl =
60001974:	8d4d                	or	a0,a0,a1
60001976:	da2a                	sw	a0,52(sp)
        if self.program.side_set.bits() > 0 {
60001978:	45f2                	lw	a1,28(sp)
6000197a:	e591                	bnez	a1,60001986 <rust_entry+0x5c0>
6000197c:	00185537          	lui	a0,0x185
60001980:	81050513          	addi	a0,a0,-2032 # 184810 <.Lline_table_start0+0x17f904>
60001984:	a03d                	j	600019b2 <rust_entry+0x5ec>
60001986:	4595                	li	a1,5
        assert!(bit_count < 5);
60001988:	4672                	lw	a2,28(sp)
6000198a:	beb67ce3          	bgeu	a2,a1,60001582 <rust_entry+0x1bc>
            self.pio.zf(rp_pio::SFR_SM0_EXECCTRL_SIDE_PINDIR,
6000198e:	000c0563          	beqz	s8,60001998 <rust_entry+0x5d2>
60001992:	400005b7          	lui	a1,0x40000
60001996:	8d4d                	or	a0,a0,a1
60001998:	45f2                	lw	a1,28(sp)
6000199a:	05f6                	slli	a1,a1,0x1d
        self.config.execctl =
6000199c:	4602                	lw	a2,0(sp)
6000199e:	c601                	beqz	a2,600019a6 <rust_entry+0x5e0>
600019a0:	20000637          	lui	a2,0x20000
600019a4:	8d51                	or	a0,a0,a2
600019a6:	da2a                	sw	a0,52(sp)
600019a8:	00185537          	lui	a0,0x185
600019ac:	81050513          	addi	a0,a0,-2032 # 184810 <.Lline_table_start0+0x17f904>
        if self.program.side_set.bits() > 0 {
600019b0:	8d4d                	or	a0,a0,a1
        self.config.pinctl =
600019b2:	de2a                	sw	a0,60(sp)
600019b4:	50830537          	lui	a0,0x50830
        self.config.shiftctl =
600019b8:	dc2a                	sw	a0,56(sp)
600019ba:	002f4537          	lui	a0,0x2f4
        self.config.clkdiv =
600019be:	d82a                	sw	a0,48(sp)
        match self.sm {
600019c0:	4526                	lw	a0,72(sp)
600019c2:	050a                	slli	a0,a0,0x2
600019c4:	954e                	add	a0,a0,s3
600019c6:	ffc52503          	lw	a0,-4(a0) # 2f3ffc <.Lline_table_start0+0x2ef0f0>
            let pinctrl_saved = self.pio.base.add(rp_pio::SFR_SM0_PINCTRL.offset() + sm_offset).read_volatile();
600019ca:	4a06                	lw	s4,64(sp)
600019cc:	050a                	slli	a0,a0,0x2
600019ce:	01450ab3          	add	s5,a0,s4
600019d2:	0dcaa503          	lw	a0,220(s5)
600019d6:	cc2a                	sw	a0,24(sp)
600019d8:	0ccaa503          	lw	a0,204(s5)
600019dc:	ca2a                	sw	a0,20(sp)
600019de:	0ccaa503          	lw	a0,204(s5)
600019e2:	0dca8d93          	addi	s11,s5,220
600019e6:	0cca8593          	addi	a1,s5,204
        (value_as_usize & !(field.mask << field.offset))
600019ea:	ce2e                	sw	a1,28(sp)
600019ec:	55a2                	lw	a1,40(sp)
600019ee:	8d6d                	and	a0,a0,a1
600019f0:	0caaa623          	sw	a0,204(s5)
600019f4:	00050c37          	lui	s8,0x50
600019f8:	55555537          	lui	a0,0x55555
600019fc:	55550c93          	addi	s9,a0,1365 # 55555555 <.Lline_table_start0+0x55550649>
60001a00:	33333537          	lui	a0,0x33333
60001a04:	33350493          	addi	s1,a0,819 # 33333333 <.Lline_table_start0+0x3332e427>
60001a08:	0f0f1537          	lui	a0,0xf0f1
60001a0c:	f0f50993          	addi	s3,a0,-241 # f0f0f0f <.Lline_table_start0+0xf0ec003>
60001a10:	01010537          	lui	a0,0x1010
60001a14:	10150b13          	addi	s6,a0,257 # 1010101 <.Lline_table_start0+0x100b1f5>
60001a18:	04000d37          	lui	s10,0x4000
60001a1c:	0d8a8b93          	addi	s7,s5,216
60001a20:	fffc0413          	addi	s0,s8,-1 # 4ffff <.Lline_table_start0+0x4b0f3>
60001a24:	fffc4513          	not	a0,s8
60001a28:	8d61                	and	a0,a0,s0
60001a2a:	00155593          	srli	a1,a0,0x1
60001a2e:	0195f5b3          	and	a1,a1,s9
60001a32:	8d0d                	sub	a0,a0,a1
60001a34:	009575b3          	and	a1,a0,s1
60001a38:	8109                	srli	a0,a0,0x2
60001a3a:	8d65                	and	a0,a0,s1
60001a3c:	952e                	add	a0,a0,a1
60001a3e:	00455593          	srli	a1,a0,0x4
60001a42:	952e                	add	a0,a0,a1
60001a44:	01357533          	and	a0,a0,s3
60001a48:	03650533          	mul	a0,a0,s6
        ((value_as_usize & field.mask) << field.offset)
60001a4c:	814d                	srli	a0,a0,0x13
60001a4e:	01a56533          	or	a0,a0,s10
                    self.pio.ms(rp_pio::SFR_SM0_PINCTRL_PINS_SET_COUNT, 1)
60001a52:	9901                	andi	a0,a0,-32
60001a54:	00ada023          	sw	a0,0(s11)
        Assembler {
60001a58:	18012423          	sw	zero,392(sp)
60001a5c:	18012623          	sw	zero,396(sp)
            $self.instructions.push(Instruction {
60001a60:	0128                	addi	a0,sp,136
60001a62:	080005b7          	lui	a1,0x8000
60001a66:	4601                	li	a2,0
60001a68:	fffff097          	auipc	ra,0xfffff
60001a6c:	968080e7          	jalr	-1688(ra) # 600003d0 <arrayvec::arrayvec::ArrayVec<T,_>::push>
                let p= a.assemble_program();
60001a70:	1388                	addi	a0,sp,480
60001a72:	012c                	addi	a1,sp,136
60001a74:	10800613          	li	a2,264
60001a78:	00001097          	auipc	ra,0x1
60001a7c:	230080e7          	jalr	560(ra) # 60002ca8 <memcpy>
60001a80:	0b08                	addi	a0,sp,400
60001a82:	138c                	addi	a1,sp,480
60001a84:	ffffe097          	auipc	ra,0xffffe
60001a88:	5d8080e7          	jalr	1496(ra) # 6000005c <pio::Assembler<_>::assemble_program>
                self.sm_exec(p.code[p.origin.unwrap_or(0) as usize]);
60001a8c:	1da14583          	lbu	a1,474(sp)
60001a90:	4501                	li	a0,0
60001a92:	c199                	beqz	a1,60001a98 <rust_entry+0x6d2>
60001a94:	1db10503          	lb	a0,475(sp)
60001a98:	1d012583          	lw	a1,464(sp)
60001a9c:	0ff57513          	zext.b	a0,a0
60001aa0:	26b57f63          	bgeu	a0,a1,60001d1e <rust_entry+0x958>
60001aa4:	0506                	slli	a0,a0,0x1
60001aa6:	954a                	add	a0,a0,s2
60001aa8:	00055503          	lhu	a0,0(a0)
                pin_mask &= pin_mask - 1;
60001aac:	01847c33          	and	s8,s0,s8
60001ab0:	0caaac23          	sw	a0,216(s5)
            while pin_mask != 0 {
60001ab4:	f60c16e3          	bnez	s8,60001a20 <rust_entry+0x65a>
60001ab8:	4562                	lw	a0,24(sp)
60001aba:	00ada023          	sw	a0,0(s11)
60001abe:	4672                	lw	a2,28(sp)
60001ac0:	4552                	lw	a0,20(sp)
60001ac2:	c208                	sw	a0,0(a2)
60001ac4:	000da503          	lw	a0,0(s11)
60001ac8:	cc2a                	sw	a0,24(sp)
60001aca:	4208                	lw	a0,0(a2)
60001acc:	ca2a                	sw	a0,20(sp)
60001ace:	4208                	lw	a0,0(a2)
        (value_as_usize & !(field.mask << field.offset))
60001ad0:	55a2                	lw	a1,40(sp)
60001ad2:	8d6d                	and	a0,a0,a1
60001ad4:	c208                	sw	a0,0(a2)
60001ad6:	00050d37          	lui	s10,0x50
60001ada:	55555537          	lui	a0,0x55555
60001ade:	55550c13          	addi	s8,a0,1365 # 55555555 <.Lline_table_start0+0x55550649>
60001ae2:	33333537          	lui	a0,0x33333
60001ae6:	33350413          	addi	s0,a0,819 # 33333333 <.Lline_table_start0+0x3332e427>
60001aea:	0f0f1537          	lui	a0,0xf0f1
60001aee:	f0f50993          	addi	s3,a0,-241 # f0f0f0f <.Lline_table_start0+0xf0ec003>
60001af2:	01010537          	lui	a0,0x1010
60001af6:	10150a93          	addi	s5,a0,257 # 1010101 <.Lline_table_start0+0x100b1f5>
60001afa:	04000cb7          	lui	s9,0x4000
60001afe:	19010913          	addi	s2,sp,400
60001b02:	000504b7          	lui	s1,0x50
60001b06:	fff48b13          	addi	s6,s1,-1 # 4ffff <.Lline_table_start0+0x4b0f3>
60001b0a:	fff4c513          	not	a0,s1
60001b0e:	01657533          	and	a0,a0,s6
60001b12:	00155593          	srli	a1,a0,0x1
60001b16:	0185f5b3          	and	a1,a1,s8
60001b1a:	8d0d                	sub	a0,a0,a1
60001b1c:	008575b3          	and	a1,a0,s0
60001b20:	8109                	srli	a0,a0,0x2
60001b22:	8d61                	and	a0,a0,s0
60001b24:	952e                	add	a0,a0,a1
60001b26:	00455593          	srli	a1,a0,0x4
60001b2a:	952e                	add	a0,a0,a1
60001b2c:	01357533          	and	a0,a0,s3
60001b30:	03550533          	mul	a0,a0,s5
60001b34:	8161                	srli	a0,a0,0x18
        ((value_as_usize & field.mask) << field.offset)
60001b36:	00551593          	slli	a1,a0,0x5
                    self.pio.ms(rp_pio::SFR_SM0_PINCTRL_PINS_SET_COUNT, 1)
60001b3a:	0195e5b3          	or	a1,a1,s9
60001b3e:	00bda023          	sw	a1,0(s11)
        Assembler {
60001b42:	18012423          	sw	zero,392(sp)
60001b46:	18012623          	sw	zero,396(sp)
                a.set(pio::SetDestination::PINDIRS, ((pindirs >> base) & 1) as u8);
60001b4a:	00ad5533          	srl	a0,s10,a0
            $self.instructions.push(Instruction {
60001b4e:	8905                	andi	a0,a0,1
60001b50:	40000593          	li	a1,1024
60001b54:	00b56633          	or	a2,a0,a1
60001b58:	0128                	addi	a0,sp,136
60001b5a:	080005b7          	lui	a1,0x8000
60001b5e:	fffff097          	auipc	ra,0xfffff
60001b62:	872080e7          	jalr	-1934(ra) # 600003d0 <arrayvec::arrayvec::ArrayVec<T,_>::push>
                let p= a.assemble_program();
60001b66:	1388                	addi	a0,sp,480
60001b68:	012c                	addi	a1,sp,136
60001b6a:	10800613          	li	a2,264
60001b6e:	00001097          	auipc	ra,0x1
60001b72:	13a080e7          	jalr	314(ra) # 60002ca8 <memcpy>
60001b76:	0b08                	addi	a0,sp,400
60001b78:	138c                	addi	a1,sp,480
60001b7a:	ffffe097          	auipc	ra,0xffffe
60001b7e:	4e2080e7          	jalr	1250(ra) # 6000005c <pio::Assembler<_>::assemble_program>
                self.sm_exec(p.code[p.origin.unwrap_or(0) as usize]);
60001b82:	1da14583          	lbu	a1,474(sp)
60001b86:	4501                	li	a0,0
60001b88:	c199                	beqz	a1,60001b8e <rust_entry+0x7c8>
60001b8a:	1db10503          	lb	a0,475(sp)
60001b8e:	1d012583          	lw	a1,464(sp)
60001b92:	0ff57513          	zext.b	a0,a0
60001b96:	18b57d63          	bgeu	a0,a1,60001d30 <rust_entry+0x96a>
60001b9a:	0506                	slli	a0,a0,0x1
60001b9c:	954a                	add	a0,a0,s2
60001b9e:	00055503          	lhu	a0,0(a0)
                pin_mask &= pin_mask - 1;
60001ba2:	009b74b3          	and	s1,s6,s1
60001ba6:	00aba023          	sw	a0,0(s7)
            while pin_mask != 0 {
60001baa:	fcb1                	bnez	s1,60001b06 <rust_entry+0x740>
60001bac:	4562                	lw	a0,24(sp)
60001bae:	00ada023          	sw	a0,0(s11)
60001bb2:	4572                	lw	a0,28(sp)
60001bb4:	45d2                	lw	a1,20(sp)
60001bb6:	c10c                	sw	a1,0(a0)
60001bb8:	6541                	lui	a0,0x10
60001bba:	02aa2c23          	sw	a0,56(s4)
60001bbe:	0330000f          	fence	rw,rw
60001bc2:	0330000f          	fence	rw,rw
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
60001bc6:	4506                	lw	a0,64(sp)
60001bc8:	410c                	lw	a1,0(a0)
                self.pio.rf(rp_pio::SFR_CTRL_EN) & !(self.sm as u32)
60001bca:	4626                	lw	a2,72(sp)
60001bcc:	4114                	lw	a3,0(a0)
60001bce:	fff64613          	not	a2,a2
        ((unsafe { usize_base.add(field.register.offset).read_volatile() } >> field.offset)
60001bd2:	8df1                	and	a1,a1,a2
60001bd4:	89bd                	andi	a1,a1,15
            unsafe { usize_base.add(field.register.offset).read_volatile() } & !(field.mask << field.offset);
60001bd6:	ff06f613          	andi	a2,a3,-16
60001bda:	8dd1                	or	a1,a1,a2
60001bdc:	c10c                	sw	a1,0(a0)
60001bde:	0330000f          	fence	rw,rw
        match self.sm {
60001be2:	4526                	lw	a0,72(sp)
60001be4:	00251593          	slli	a1,a0,0x2
60001be8:	60003637          	lui	a2,0x60003
60001bec:	3cc60613          	addi	a2,a2,972 # 600033cc <.Lanon.01042f9e07bac0588b13af07786e0e0c.42+0xc>
60001bf0:	95b2                	add	a1,a1,a2
60001bf2:	ffc5a583          	lw	a1,-4(a1) # 7fffffc <.Lline_table_start0+0x7ffb0f0>
            self.pio.base.add(rp_pio::SFR_SM0_CLKDIV.offset() + sm_offset).write_volatile(self.config.clkdiv);
60001bf6:	4606                	lw	a2,64(sp)
60001bf8:	56c2                	lw	a3,48(sp)
60001bfa:	058a                	slli	a1,a1,0x2
60001bfc:	95b2                	add	a1,a1,a2
60001bfe:	0cd5a423          	sw	a3,200(a1)
            self.pio.base.add(rp_pio::SFR_SM0_EXECCTRL.offset() + sm_offset).write_volatile(self.config.execctl);
60001c02:	56d2                	lw	a3,52(sp)
60001c04:	0cd5a623          	sw	a3,204(a1)
            self.pio.base.add(rp_pio::SFR_SM0_SHIFTCTRL.offset() + sm_offset).write_volatile(self.config.shiftctl);
60001c08:	56e2                	lw	a3,56(sp)
60001c0a:	0cd5a823          	sw	a3,208(a1)
            self.pio.base.add(rp_pio::SFR_SM0_PINCTRL.offset() + sm_offset).write_volatile(self.config.pinctl);
60001c0e:	56f2                	lw	a3,60(sp)
60001c10:	0cd5ae23          	sw	a3,220(a1)
60001c14:	0d05a683          	lw	a3,208(a1)
60001c18:	80000737          	lui	a4,0x80000
                baseval ^ bitval
60001c1c:	8f35                	xor	a4,a4,a3
60001c1e:	0ce5a823          	sw	a4,208(a1)
60001c22:	0cd5a823          	sw	a3,208(a1)
        ((value_as_usize & field.mask) << field.offset)
60001c26:	01851593          	slli	a1,a0,0x18
60001c2a:	01051693          	slli	a3,a0,0x10
60001c2e:	00851713          	slli	a4,a0,0x8
            self.pio.ms(rp_pio::SFR_FDEBUG_TXSTALL, self.sm as u32)
60001c32:	8d55                	or	a0,a0,a3
60001c34:	8d4d                	or	a0,a0,a1
60001c36:	8d59                	or	a0,a0,a4
60001c38:	c608                	sw	a0,8(a2)
60001c3a:	0330000f          	fence	rw,rw
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
60001c3e:	4506                	lw	a0,64(sp)
        self.pio.rmwf(rp_pio::SFR_CTRL_RESTART, self.sm as u32);
60001c40:	45a6                	lw	a1,72(sp)
60001c42:	4110                	lw	a2,0(a0)
        let value_as_usize: usize = value.try_into().unwrap_or_default() << field.offset;
60001c44:	0592                	slli	a1,a1,0x4
            unsafe { usize_base.add(field.register.offset).read_volatile() } & !(field.mask << field.offset);
60001c46:	f0f67613          	andi	a2,a2,-241
                .write_volatile(previous | value_as_usize)
60001c4a:	8dd1                	or	a1,a1,a2
60001c4c:	c10c                	sw	a1,0(a0)
60001c4e:	0330000f          	fence	rw,rw
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
60001c52:	4506                	lw	a0,64(sp)
        self.pio.rmwf(rp_pio::SFR_CTRL_CLKDIV_RESTART, self.sm as u32);
60001c54:	45a6                	lw	a1,72(sp)
60001c56:	4110                	lw	a2,0(a0)
        let value_as_usize: usize = value.try_into().unwrap_or_default() << field.offset;
60001c58:	05a2                	slli	a1,a1,0x8
            unsafe { usize_base.add(field.register.offset).read_volatile() } & !(field.mask << field.offset);
60001c5a:	56b2                	lw	a3,44(sp)
60001c5c:	8e75                	and	a2,a2,a3
                .write_volatile(previous | value_as_usize)
60001c5e:	8dd1                	or	a1,a1,a2
60001c60:	c10c                	sw	a1,0(a0)
60001c62:	0330000f          	fence	rw,rw
        Assembler {
60001c66:	18012423          	sw	zero,392(sp)
60001c6a:	18012623          	sw	zero,396(sp)
            $self.instructions.push(Instruction {
60001c6e:	02014603          	lbu	a2,32(sp)
60001c72:	0128                	addi	a0,sp,136
60001c74:	4581                	li	a1,0
60001c76:	ffffe097          	auipc	ra,0xffffe
60001c7a:	75a080e7          	jalr	1882(ra) # 600003d0 <arrayvec::arrayvec::ArrayVec<T,_>::push>
        let p= a.assemble_program();
60001c7e:	1388                	addi	a0,sp,480
60001c80:	012c                	addi	a1,sp,136
60001c82:	10800613          	li	a2,264
60001c86:	00001097          	auipc	ra,0x1
60001c8a:	022080e7          	jalr	34(ra) # 60002ca8 <memcpy>
60001c8e:	0b08                	addi	a0,sp,400
60001c90:	138c                	addi	a1,sp,480
60001c92:	ffffe097          	auipc	ra,0xffffe
60001c96:	3ca080e7          	jalr	970(ra) # 6000005c <pio::Assembler<_>::assemble_program>
        self.sm_exec(p.code[p.origin.unwrap_or(0) as usize]);
60001c9a:	1da14603          	lbu	a2,474(sp)
60001c9e:	1d012583          	lw	a1,464(sp)
60001ca2:	4501                	li	a0,0
60001ca4:	c219                	beqz	a2,60001caa <rust_entry+0x8e4>
60001ca6:	1db10503          	lb	a0,475(sp)
60001caa:	0ff57513          	zext.b	a0,a0
60001cae:	08b57663          	bgeu	a0,a1,60001d3a <rust_entry+0x974>
        match self.sm {
60001cb2:	45a6                	lw	a1,72(sp)
        self.sm_exec(p.code[p.origin.unwrap_or(0) as usize]);
60001cb4:	0506                	slli	a0,a0,0x1
60001cb6:	0b10                	addi	a2,sp,400
60001cb8:	9532                	add	a0,a0,a2
        match self.sm {
60001cba:	058a                	slli	a1,a1,0x2
60001cbc:	60003637          	lui	a2,0x60003
60001cc0:	3cc60613          	addi	a2,a2,972 # 600033cc <.Lanon.01042f9e07bac0588b13af07786e0e0c.42+0xc>
60001cc4:	95b2                	add	a1,a1,a2
60001cc6:	ffc5a583          	lw	a1,-4(a1)
            self.pio.base.add(rp_pio::SFR_SM0_INSTR.offset() + sm_offset)
60001cca:	4606                	lw	a2,64(sp)
        self.sm_exec(p.code[p.origin.unwrap_or(0) as usize]);
60001ccc:	00055503          	lhu	a0,0(a0) # 10000 <.Lline_table_start0+0xb0f4>
            self.pio.base.add(rp_pio::SFR_SM0_INSTR.offset() + sm_offset)
60001cd0:	058a                	slli	a1,a1,0x2
60001cd2:	95b2                	add	a1,a1,a2
60001cd4:	0ca5ac23          	sw	a0,216(a1)
60001cd8:	0330000f          	fence	rw,rw
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
60001cdc:	4506                	lw	a0,64(sp)
60001cde:	410c                	lw	a1,0(a0)
                self.pio.rf(rp_pio::SFR_CTRL_EN) | (self.sm as u32)
60001ce0:	4626                	lw	a2,72(sp)
60001ce2:	4114                	lw	a3,0(a0)
        ((unsafe { usize_base.add(field.register.offset).read_volatile() } >> field.offset)
60001ce4:	89bd                	andi	a1,a1,15
60001ce6:	8dd1                	or	a1,a1,a2
            unsafe { usize_base.add(field.register.offset).read_volatile() } & !(field.mask << field.offset);
60001ce8:	ff06f613          	andi	a2,a3,-16
60001cec:	8dd1                	or	a1,a1,a2
60001cee:	c10c                	sw	a1,0(a0)
60001cf0:	0330000f          	fence	rw,rw
60001cf4:	05d10537          	lui	a0,0x5d10
60001cf8:	0515                	addi	a0,a0,5 # 5d10005 <.Lline_table_start0+0x5d0b0f9>
60001cfa:	40108437          	lui	s0,0x40108
60001cfe:	c008                	sw	a0,0(s0)
60001d00:	0330000f          	fence	rw,rw
        PIN_SCK,
        PIN_MOSI,
        PIN_MISO
    );
    report.wfo(utra::main::REPORT_REPORT, 0x05D1_0005);
    if spi_test_core(&mut pio_sm) == false {
60001d04:	1808                	addi	a0,sp,48
60001d06:	fffff097          	auipc	ra,0xfffff
60001d0a:	84e080e7          	jalr	-1970(ra) # 60000554 <betrusted_boot::pio::spi_test_core>
60001d0e:	5592                	lw	a1,36(sp)
60001d10:	8d6d                	and	a0,a0,a1
        passing = false;
    };

    if passing {
60001d12:	e90d                	bnez	a0,60001d44 <rust_entry+0x97e>
60001d14:	05d1e537          	lui	a0,0x5d1e
60001d18:	ead50513          	addi	a0,a0,-339 # 5d1dead <.Lline_table_start0+0x5d18fa1>
60001d1c:	a03d                	j	60001d4a <rust_entry+0x984>
60001d1e:	60003637          	lui	a2,0x60003
60001d22:	f5c60613          	addi	a2,a2,-164 # 60002f5c <.Lanon.01042f9e07bac0588b13af07786e0e0c.24>
60001d26:	00000097          	auipc	ra,0x0
60001d2a:	758080e7          	jalr	1880(ra) # 6000247e <core::panicking::panic_bounds_check>
60001d2e:	0000                	unimp
60001d30:	60003637          	lui	a2,0x60003
60001d34:	f4c60613          	addi	a2,a2,-180 # 60002f4c <.Lanon.01042f9e07bac0588b13af07786e0e0c.23>
60001d38:	b7fd                	j	60001d26 <rust_entry+0x960>
60001d3a:	60003637          	lui	a2,0x60003
60001d3e:	f6c60613          	addi	a2,a2,-148 # 60002f6c <.Lanon.01042f9e07bac0588b13af07786e0e0c.27>
60001d42:	b7d5                	j	60001d26 <rust_entry+0x960>
60001d44:	05d16537          	lui	a0,0x5d16
60001d48:	0535                	addi	a0,a0,13 # 5d1600d <.Lline_table_start0+0x5d11101>
60001d4a:	c008                	sw	a0,0(s0)
60001d4c:	0330000f          	fence	rw,rw
60001d50:	4505                	li	a0,1
60001d52:	c408                	sw	a0,8(s0)
60001d54:	0330000f          	fence	rw,rw
        ahb_tests();
        #[cfg(feature="pio-test")]
        pio::pio_tests();

        // ---------- vm setup -------------------------
        satp::satp_setup(); // at the conclusion of this, we are running in "supervisor" (kernel) mode, with Sv32 semantics
60001d58:	fffff097          	auipc	ra,0xfffff
60001d5c:	a36080e7          	jalr	-1482(ra) # 6000078e <betrusted_boot::satp::satp_setup>
60001d60:	5a1d6537          	lui	a0,0x5a1d6
60001d64:	06050513          	addi	a0,a0,96 # 5a1d6060 <.Lline_table_start0+0x5a1d1154>
60001d68:	c008                	sw	a0,0(s0)
60001d6a:	0330000f          	fence	rw,rw

60001d6e <.Lpcrel_hi1>:
        core::arch::asm!(
60001d6e:	fffff297          	auipc	t0,0xfffff
60001d72:	c5228293          	addi	t0,t0,-942 # 600009c0 <_start_trap>

60001d76 <.Lpcrel_hi2>:
60001d76:	fffff297          	auipc	t0,0xfffff
60001d7a:	cac28293          	addi	t0,t0,-852 # 60000a22 <_start_trap_aligned>
60001d7e:	10529073          	csrw	stvec,t0
60001d82:	1dcd0537          	lui	a0,0x1dcd0
60001d86:	c008                	sw	a0,0(s0)
60001d88:	0330000f          	fence	rw,rw
60001d8c:	58004537          	lui	a0,0x58004
60001d90:	459d                	li	a1,7
60001d92:	c54c                	sw	a1,12(a0)
60001d94:	0330000f          	fence	rw,rw
60001d98:	58005537          	lui	a0,0x58005
60001d9c:	45bd                	li	a1,15
60001d9e:	c54c                	sw	a1,12(a0)
60001da0:	0330000f          	fence	rw,rw
60001da4:	58010537          	lui	a0,0x58010
60001da8:	54fd                	li	s1,-1
60001daa:	c544                	sw	s1,12(a0)
60001dac:	0330000f          	fence	rw,rw
                    $asm_fn(bits);
60001db0:	4501                	li	a0,0
60001db2:	00001097          	auipc	ra,0x1
60001db6:	ee2080e7          	jalr	-286(ra) # 60002c94 <__write_vsim>
                    $asm_fn()
60001dba:	00001097          	auipc	ra,0x1
60001dbe:	ed4080e7          	jalr	-300(ra) # 60002c8e <__read_vsim>
    sim::write(sim::read() | (1 << irq_no));
60001dc2:	00156513          	ori	a0,a0,1
                    $asm_fn(bits);
60001dc6:	00001097          	auipc	ra,0x1
60001dca:	ece080e7          	jalr	-306(ra) # 60002c94 <__write_vsim>
                    $asm_fn()
60001dce:	00001097          	auipc	ra,0x1
60001dd2:	ec0080e7          	jalr	-320(ra) # 60002c8e <__read_vsim>
60001dd6:	00256513          	ori	a0,a0,2
                    $asm_fn(bits);
60001dda:	00001097          	auipc	ra,0x1
60001dde:	eba080e7          	jalr	-326(ra) # 60002c94 <__write_vsim>
                    $asm_fn()
60001de2:	00001097          	auipc	ra,0x1
60001de6:	eac080e7          	jalr	-340(ra) # 60002c8e <__read_vsim>
60001dea:	00456513          	ori	a0,a0,4
                    $asm_fn(bits);
60001dee:	00001097          	auipc	ra,0x1
60001df2:	ea6080e7          	jalr	-346(ra) # 60002c94 <__write_vsim>
60001df6:	5800f537          	lui	a0,0x5800f
60001dfa:	c544                	sw	s1,12(a0)
60001dfc:	0330000f          	fence	rw,rw
                    $asm_fn()
60001e00:	00001097          	auipc	ra,0x1
60001e04:	e8e080e7          	jalr	-370(ra) # 60002c8e <__read_vsim>
60001e08:	000805b7          	lui	a1,0x80
60001e0c:	8d4d                	or	a0,a0,a1
                    $asm_fn(bits);
60001e0e:	00001097          	auipc	ra,0x1
60001e12:	e86080e7          	jalr	-378(ra) # 60002c94 <__write_vsim>
                    $asm_fn(bits);
60001e16:	20000513          	li	a0,512
60001e1a:	20000493          	li	s1,512
60001e1e:	00001097          	auipc	ra,0x1
60001e22:	e58080e7          	jalr	-424(ra) # 60002c76 <__set_sie>
60001e26:	4501                	li	a0,0
60001e28:	1dcd65b7          	lui	a1,0x1dcd6
60001e2c:	05b5                	addi	a1,a1,13 # 1dcd600d <.Lline_table_start0+0x1dcd1101>
60001e2e:	c00c                	sw	a1,0(s0)
60001e30:	0330000f          	fence	rw,rw
60001e34:	5a1d05b7          	lui	a1,0x5a1d0
60001e38:	c00c                	sw	a1,0(s0)
60001e3a:	0330000f          	fence	rw,rw
60001e3e:	580025b7          	lui	a1,0x58002
60001e42:	00150613          	addi	a2,a0,1 # 5800f001 <.Lline_table_start0+0x5800a0f5>
60001e46:	c188                	sw	a0,0(a1)
60001e48:	0330000f          	fence	rw,rw
60001e4c:	8532                	mv	a0,a2
60001e4e:	fe961ae3          	bne	a2,s1,60001e42 <.Lpcrel_hi2+0xcc>
60001e52:	4501                	li	a0,0
60001e54:	4585                	li	a1,1
        );
    }

    // set some ASIDs to trusted. Values picked to somewhat challenge the decoding
    let trusted_asids = [1, 0x17, 0x18, 0x52, 0x57, 0x5A, 0x5F, 0x60, 0x61, 0x62, 0x116, 0x18F];
    for asid in trusted_asids {
60001e56:	1eb12023          	sw	a1,480(sp)
60001e5a:	45dd                	li	a1,23
60001e5c:	1eb12223          	sw	a1,484(sp)
60001e60:	45e1                	li	a1,24
60001e62:	1eb12423          	sw	a1,488(sp)
60001e66:	05200593          	li	a1,82
60001e6a:	1eb12623          	sw	a1,492(sp)
60001e6e:	05700593          	li	a1,87
60001e72:	1eb12823          	sw	a1,496(sp)
60001e76:	05a00593          	li	a1,90
60001e7a:	1eb12a23          	sw	a1,500(sp)
60001e7e:	05f00593          	li	a1,95
60001e82:	1eb12c23          	sw	a1,504(sp)
60001e86:	06000593          	li	a1,96
60001e8a:	1eb12e23          	sw	a1,508(sp)
60001e8e:	06100593          	li	a1,97
60001e92:	20b12023          	sw	a1,512(sp)
60001e96:	06200593          	li	a1,98
60001e9a:	20b12223          	sw	a1,516(sp)
60001e9e:	11600593          	li	a1,278
60001ea2:	20b12423          	sw	a1,520(sp)
60001ea6:	18f00593          	li	a1,399
60001eaa:	20b12623          	sw	a1,524(sp)
60001eae:	45b1                	li	a1,12
60001eb0:	20b12a23          	sw	a1,532(sp)
60001eb4:	138c                	addi	a1,sp,480
60001eb6:	58002637          	lui	a2,0x58002
60001eba:	00150693          	addi	a3,a0,1
60001ebe:	20d12823          	sw	a3,528(sp)
60001ec2:	050a                	slli	a0,a0,0x2
60001ec4:	952e                	add	a0,a0,a1
60001ec6:	4108                	lw	a0,0(a0)
        ((value_as_usize & field.mask) << field.offset)
60001ec8:	1ff57513          	andi	a0,a0,511
        coreuser.wo(utra::coreuser::SET_ASID,
            coreuser.ms(utra::coreuser::SET_ASID_ASID, asid)
60001ecc:	20056513          	ori	a0,a0,512
60001ed0:	c208                	sw	a0,0(a2)
60001ed2:	0330000f          	fence	rw,rw
60001ed6:	21412683          	lw	a3,532(sp)
60001eda:	21012503          	lw	a0,528(sp)
60001ede:	fca69ee3          	bne	a3,a0,60001eba <.Lpcrel_hi2+0x144>
60001ee2:	4681                	li	a3,0
60001ee4:	58002537          	lui	a0,0x58002
60001ee8:	401085b7          	lui	a1,0x40108
60001eec:	20000613          	li	a2,512
60001ef0:	c154                	sw	a3,4(a0)
60001ef2:	0330000f          	fence	rw,rw
60001ef6:	4518                	lw	a4,8(a0)
60001ef8:	00168793          	addi	a5,a3,1
    }
    // readback of table
    for asid in 0..512 {
        coreuser.wfo(utra::coreuser::GET_ASID_ADDR_ASID, asid);
        report.wfo(utra::main::REPORT_REPORT,
            coreuser.rf(utra::coreuser::GET_ASID_VALUE_VALUE) << 16 | asid
60001efc:	077e                	slli	a4,a4,0x1f
60001efe:	833d                	srli	a4,a4,0xf
60001f00:	8ed9                	or	a3,a3,a4
60001f02:	c194                	sw	a3,0(a1)
60001f04:	0330000f          	fence	rw,rw
60001f08:	86be                	mv	a3,a5
60001f0a:	fec793e3          	bne	a5,a2,60001ef0 <.Lpcrel_hi2+0x17a>
60001f0e:	4581                	li	a1,0
60001f10:	58002537          	lui	a0,0x58002
60001f14:	00061637          	lui	a2,0x61
60001f18:	cd50                	sw	a2,28(a0)
60001f1a:	0330000f          	fence	rw,rw
60001f1e:	cd10                	sw	a2,24(a0)
60001f20:	0330000f          	fence	rw,rw
60001f24:	461d                	li	a2,7
60001f26:	c910                	sw	a2,16(a0)
60001f28:	0330000f          	fence	rw,rw
60001f2c:	4605                	li	a2,1
60001f2e:	c950                	sw	a2,20(a0)
60001f30:	0330000f          	fence	rw,rw
60001f34:	00052a23          	sw	zero,20(a0) # 58002014 <.Lline_table_start0+0x57ffd108>
60001f38:	0330000f          	fence	rw,rw
60001f3c:	20200613          	li	a2,514
60001f40:	c110                	sw	a2,0(a0)
60001f42:	0330000f          	fence	rw,rw
60001f46:	6641                	lui	a2,0x10
60001f48:	ace60613          	addi	a2,a2,-1330 # face <.Lline_table_start0+0xabc2>
60001f4c:	cd50                	sw	a2,28(a0)
60001f4e:	0330000f          	fence	rw,rw
60001f52:	6639                	lui	a2,0xe
60001f54:	ead60613          	addi	a2,a2,-339 # dead <.Lline_table_start0+0x8fa1>
60001f58:	cd10                	sw	a2,24(a0)
60001f5a:	0330000f          	fence	rw,rw
60001f5e:	40108637          	lui	a2,0x40108
60001f62:	4691                	li	a3,4
60001f64:	c14c                	sw	a1,4(a0)
60001f66:	0330000f          	fence	rw,rw
60001f6a:	4518                	lw	a4,8(a0)
60001f6c:	00158793          	addi	a5,a1,1 # 40108001 <.Lline_table_start0+0x401030f5>
    coreuser.wfo(utra::coreuser::WINDOW_AL_PPN, 0xdead as u32);
    // partial readback of table; `2` should not be trusted
    for asid in 0..4 {
        coreuser.wfo(utra::coreuser::GET_ASID_ADDR_ASID, asid);
        report.wfo(utra::main::REPORT_REPORT,
    coreuser.rf(utra::coreuser::GET_ASID_VALUE_VALUE) << 16 | asid
60001f70:	077e                	slli	a4,a4,0x1f
60001f72:	833d                	srli	a4,a4,0xf
60001f74:	8dd9                	or	a1,a1,a4
60001f76:	c20c                	sw	a1,0(a2)
60001f78:	0330000f          	fence	rw,rw
60001f7c:	85be                	mv	a1,a5
60001f7e:	fed793e3          	bne	a5,a3,60001f64 <.Lpcrel_hi2+0x1ee>
60001f82:	4501                	li	a0,0
60001f84:	5a1d05b7          	lui	a1,0x5a1d0
60001f88:	0585                	addi	a1,a1,1 # 5a1d0001 <.Lline_table_start0+0x5a1cb0f5>
60001f8a:	40108637          	lui	a2,0x40108
60001f8e:	c20c                	sw	a1,0(a2)
60001f90:	0330000f          	fence	rw,rw
60001f94:	20000593          	li	a1,512
60001f98:	80061637          	lui	a2,0x80061
60001f9c:	004006b7          	lui	a3,0x400
    // since we are in supervisor mode we can diddle with this at will, normally
    // user processes can't change this
    report.wfo(utra::main::REPORT_REPORT, 0x5a1d_0001);
    for asid in 0..512 {
        let satp: u32 =
        0x8000_0000
60001fa0:	00c56733          	or	a4,a0,a2
        | asid << 22
        | (ROOT_PT_PA as u32 >> 12);
        unsafe {
            core::arch::asm!(
60001fa4:	18071073          	csrw	satp,a4
60001fa8:	12000073          	sfence.vma
60001fac:	15fd                	addi	a1,a1,-1
60001fae:	9536                	add	a0,a0,a3
60001fb0:	f9e5                	bnez	a1,60001fa0 <.Lpcrel_hi2+0x22a>
60001fb2:	80461537          	lui	a0,0x80461
    let satp: u32 =
    0x8000_0000
    | 1 << 22
    | (ROOT_PT_PA as u32 >> 12);
    unsafe {
        core::arch::asm!(
60001fb6:	18051073          	csrw	satp,a0
60001fba:	12000073          	sfence.vma
60001fbe:	5a1d04b7          	lui	s1,0x5a1d0
60001fc2:	00248513          	addi	a0,s1,2 # 5a1d0002 <.Lline_table_start0+0x5a1cb0f6>
60001fc6:	40108437          	lui	s0,0x40108
60001fca:	c008                	sw	a0,0(s0)
60001fcc:	0330000f          	fence	rw,rw
        );
    }

    // switch to user mode
    report.wfo(utra::main::REPORT_REPORT, 0x5a1d_0002);
    to_user_mode();
60001fd0:	fffff097          	auipc	ra,0xfffff
60001fd4:	9e6080e7          	jalr	-1562(ra) # 600009b6 <betrusted_boot::satp::to_user_mode>
60001fd8:	4501                	li	a0,0
60001fda:	00348593          	addi	a1,s1,3
60001fde:	c00c                	sw	a1,0(s0)
60001fe0:	0330000f          	fence	rw,rw
60001fe4:	810615b7          	lui	a1,0x81061
    let satp: u32 =
    0x8000_0000
    | 4 << 22
    | (ROOT_PT_PA as u32 >> 12);
    unsafe {
        core::arch::asm!(
60001fe8:	18059073          	csrw	satp,a1
60001fec:	12000073          	sfence.vma
60001ff0:	0001                	nop
60001ff2:	0001                	nop
60001ff4:	0001                	nop
60001ff6:	00448593          	addi	a1,s1,4
60001ffa:	c00c                	sw	a1,0(s0)
60001ffc:	0330000f          	fence	rw,rw
60002000:	5a1d65b7          	lui	a1,0x5a1d6
60002004:	05b5                	addi	a1,a1,13 # 5a1d600d <.Lline_table_start0+0x5a1d1101>
60002006:	c00c                	sw	a1,0(s0)
60002008:	0330000f          	fence	rw,rw
6000200c:	3dcd06b7          	lui	a3,0x3dcd0
60002010:	c014                	sw	a3,0(s0)
60002012:	0330000f          	fence	rw,rw
60002016:	00168593          	addi	a1,a3,1 # 3dcd0001 <.Lline_table_start0+0x3dccb0f5>
6000201a:	c00c                	sw	a1,0(s0)
6000201c:	0330000f          	fence	rw,rw
60002020:	4591                	li	a1,4
60002022:	cc0c                	sw	a1,24(s0)
60002024:	0330000f          	fence	rw,rw
60002028:	00268613          	addi	a2,a3,2
6000202c:	c010                	sw	a2,0(s0)
6000202e:	0330000f          	fence	rw,rw
60002032:	4605                	li	a2,1
60002034:	cc50                	sw	a2,28(s0)
60002036:	0330000f          	fence	rw,rw
6000203a:	068d                	addi	a3,a3,3
6000203c:	c014                	sw	a3,0(s0)
6000203e:	0330000f          	fence	rw,rw
60002042:	580106b7          	lui	a3,0x58010
60002046:	08000713          	li	a4,128
6000204a:	c298                	sw	a4,0(a3)
6000204c:	0330000f          	fence	rw,rw
60002050:	3dcd66b7          	lui	a3,0x3dcd6
60002054:	06b5                	addi	a3,a3,13 # 3dcd600d <.Lline_table_start0+0x3dcd1101>
60002056:	c014                	sw	a3,0(s0)
60002058:	0330000f          	fence	rw,rw
6000205c:	c52006b7          	lui	a3,0xc5200
60002060:	c014                	sw	a3,0(s0)
60002062:	0330000f          	fence	rw,rw
60002066:	580036b7          	lui	a3,0x58003
6000206a:	10000737          	lui	a4,0x10000
6000206e:	c288                	sw	a0,0(a3)
60002070:	0330000f          	fence	rw,rw
60002074:	42dc                	lw	a5,4(a3)
60002076:	c01c                	sw	a5,0(s0)
60002078:	0330000f          	fence	rw,rw
            csrtest.wfo(utra::csrtest::WTEST_WTEST, i);
            let val = csrtest.rf(utra::csrtest::RTEST_RTEST);
            report.wfo(utra::main::REPORT_REPORT,
                val
            );
            if val != i + 0x1000_0000 {
6000207c:	00e504b3          	add	s1,a0,a4
60002080:	8fa5                	xor	a5,a5,s1
60002082:	0017b793          	seqz	a5,a5
60002086:	0505                	addi	a0,a0,1 # 80461001 <_lcdfb+0xd0461001>
60002088:	8e7d                	and	a2,a2,a5
6000208a:	feb512e3          	bne	a0,a1,6000206e <.Lpcrel_hi2+0x2f8>
                passing = false;
            }
        }
        if passing {
6000208e:	e611                	bnez	a2,6000209a <.Lpcrel_hi2+0x324>
60002090:	c520e537          	lui	a0,0xc520e
60002094:	ead50593          	addi	a1,a0,-339 # c520dead <_lcdfb+0x1520dead>
60002098:	a029                	j	600020a2 <.Lpcrel_hi2+0x32c>
6000209a:	c5206537          	lui	a0,0xc5206
6000209e:	00d50593          	addi	a1,a0,13 # c520600d <_lcdfb+0x1520600d>
600020a2:	40108537          	lui	a0,0x40108
600020a6:	c10c                	sw	a1,0(a0)
600020a8:	0330000f          	fence	rw,rw
600020ac:	03f105b7          	lui	a1,0x3f10
600020b0:	c10c                	sw	a1,0(a0)
600020b2:	0330000f          	fence	rw,rw
    unsafe { core::arch::asm!(
600020b6:	10500073          	wfi
600020ba:	03f165b7          	lui	a1,0x3f16
600020be:	05b5                	addi	a1,a1,13 # 3f1600d <.Lline_table_start0+0x3f11101>
600020c0:	c10c                	sw	a1,0(a0)
600020c2:	0330000f          	fence	rw,rw
600020c6:	000cb5b7          	lui	a1,0xcb
600020ca:	c7e58593          	addi	a1,a1,-898 # cac7e <.Lline_table_start0+0xc5d72>
600020ce:	c10c                	sw	a1,0(a0)
600020d0:	0330000f          	fence	rw,rw
600020d4:	4591                	li	a1,4
600020d6:	61000637          	lui	a2,0x61000
600020da:	001116b7          	lui	a3,0x111
600020de:	11168493          	addi	s1,a3,273 # 111111 <.Lline_table_start0+0x10c205>
600020e2:	6705                	lui	a4,0x1
600020e4:	610007b7          	lui	a5,0x61000
600020e8:	86a6                	mv	a3,s1
600020ea:	c110                	sw	a2,0(a0)
600020ec:	0330000f          	fence	rw,rw
600020f0:	c394                	sw	a3,0(a5)
600020f2:	15fd                	addi	a1,a1,-1
600020f4:	96a6                	add	a3,a3,s1
600020f6:	97ba                	add	a5,a5,a4
600020f8:	963a                	add	a2,a2,a4
600020fa:	f9e5                	bnez	a1,600020ea <.Lpcrel_hi2+0x374>
600020fc:	4511                	li	a0,4
600020fe:	110025b7          	lui	a1,0x11002
60002102:	22258493          	addi	s1,a1,546 # 11002222 <.Lline_table_start0+0x10ffd316>
60002106:	610015b7          	lui	a1,0x61001
6000210a:	ffc58613          	addi	a2,a1,-4 # 61000ffc <_ebss+0xffc>
6000210e:	401086b7          	lui	a3,0x40108
60002112:	6705                	lui	a4,0x1
60002114:	87b2                	mv	a5,a2
60002116:	85a6                	mv	a1,s1
60002118:	c290                	sw	a2,0(a3)
6000211a:	0330000f          	fence	rw,rw
6000211e:	c38c                	sw	a1,0(a5)
60002120:	157d                	addi	a0,a0,-1 # 40107fff <.Lline_table_start0+0x401030f3>
60002122:	95a6                	add	a1,a1,s1
60002124:	97ba                	add	a5,a5,a4
60002126:	963a                	add	a2,a2,a4
60002128:	f965                	bnez	a0,60002118 <.Lpcrel_hi2+0x3a2>
6000212a:	4505                	li	a0,1
6000212c:	b1d006b7          	lui	a3,0xb1d00
60002130:	00168713          	addi	a4,a3,1 # b1d00001 <_lcdfb+0x1d00001>
60002134:	401085b7          	lui	a1,0x40108
60002138:	6605                	lui	a2,0x1
6000213a:	0689                	addi	a3,a3,2
6000213c:	c198                	sw	a4,0(a1)
6000213e:	0330000f          	fence	rw,rw
60002142:	4711                	li	a4,4
60002144:	610007b7          	lui	a5,0x61000
60002148:	4384                	lw	s1,0(a5)
6000214a:	7ff78413          	addi	s0,a5,2047 # 610007ff <_ebss+0x7ff>
6000214e:	c184                	sw	s1,0(a1)
60002150:	0330000f          	fence	rw,rw
60002154:	7fd42483          	lw	s1,2045(s0) # 401087fd <.Lline_table_start0+0x401038f1>
60002158:	c184                	sw	s1,0(a1)
6000215a:	0330000f          	fence	rw,rw
6000215e:	177d                	addi	a4,a4,-1 # fff <_hart_stack_size+0x7ff>
60002160:	97b2                	add	a5,a5,a2
60002162:	f37d                	bnez	a4,60002148 <.Lpcrel_hi2+0x3d2>
60002164:	00157793          	andi	a5,a0,1
60002168:	8736                	mv	a4,a3
6000216a:	4501                	li	a0,0
6000216c:	fbe1                	bnez	a5,6000213c <.Lpcrel_hi2+0x3c6>
6000216e:	ff010537          	lui	a0,0xff010
60002172:	f0050593          	addi	a1,a0,-256 # ff00ff00 <_lcdfb+0x4f00ff00>
60002176:	40108537          	lui	a0,0x40108
6000217a:	c10c                	sw	a1,0(a0)
6000217c:	0330000f          	fence	rw,rw
                report.wfo(utra::main::REPORT_REPORT, b);
            }
        }
        // flush cache
        report.wfo(utra::main::REPORT_REPORT, 0xff00_ff00);
        core::arch::asm!(
60002180:	0000500f          	.4byte	0x500f
60002184:	0f0f15b7          	lui	a1,0xf0f1
60002188:	f0f58593          	addi	a1,a1,-241 # f0f0f0f <.Lline_table_start0+0xf0ec003>
6000218c:	c10c                	sw	a1,0(a0)
6000218e:	0330000f          	fence	rw,rw
60002192:	4585                	li	a1,1
60002194:	b2d006b7          	lui	a3,0xb2d00
60002198:	00168713          	addi	a4,a3,1 # b2d00001 <_lcdfb+0x2d00001>
6000219c:	6605                	lui	a2,0x1
6000219e:	0689                	addi	a3,a3,2
600021a0:	c118                	sw	a4,0(a0)
600021a2:	0330000f          	fence	rw,rw
600021a6:	4711                	li	a4,4
600021a8:	610007b7          	lui	a5,0x61000
600021ac:	4384                	lw	s1,0(a5)
600021ae:	7ff78413          	addi	s0,a5,2047 # 610007ff <_ebss+0x7ff>
600021b2:	c104                	sw	s1,0(a0)
600021b4:	0330000f          	fence	rw,rw
600021b8:	7fd42483          	lw	s1,2045(s0)
600021bc:	c104                	sw	s1,0(a0)
600021be:	0330000f          	fence	rw,rw
600021c2:	177d                	addi	a4,a4,-1
600021c4:	97b2                	add	a5,a5,a2
600021c6:	f37d                	bnez	a4,600021ac <.Lpcrel_hi2+0x436>
600021c8:	0015f793          	andi	a5,a1,1
600021cc:	8736                	mv	a4,a3
600021ce:	4581                	li	a1,0
600021d0:	fbe1                	bnez	a5,600021a0 <.Lpcrel_hi2+0x42a>
600021d2:	600cb537          	lui	a0,0x600cb
600021d6:	c7e50593          	addi	a1,a0,-898 # 600cac7e <_etext+0xc74e6>
600021da:	40108537          	lui	a0,0x40108
600021de:	c10c                	sw	a1,0(a0)
600021e0:	0330000f          	fence	rw,rw
600021e4:	123405b7          	lui	a1,0x12340
600021e8:	c54c                	sw	a1,12(a0)
600021ea:	0330000f          	fence	rw,rw
600021ee:	06400613          	li	a2,100
600021f2:	0330000f          	fence	rw,rw
600021f6:	490c                	lw	a1,16(a0)
600021f8:	c54c                	sw	a1,12(a0)
600021fa:	167d                	addi	a2,a2,-1 # fff <_hart_stack_size+0x7ff>
600021fc:	0330000f          	fence	rw,rw
60002200:	fa6d                	bnez	a2,600021f2 <.Lpcrel_hi2+0x47c>
60002202:	12340537          	lui	a0,0x12340
60002206:	1f450613          	addi	a2,a0,500 # 123401f4 <.Lline_table_start0+0x1233b2e8>
6000220a:	40108537          	lui	a0,0x40108
6000220e:	c110                	sw	a2,0(a0)
60002210:	0330000f          	fence	rw,rw
            checkdata = report.rf(utra::main::RDATA_RDATA); // RDATA = WDATA + 5, computed in hardware
            report.wfo(utra::main::WDATA_WDATA, checkdata);
            // report.wfo(utra::main::REPORT_REPORT, checkdata);
            checkstate += 5;
        }
        if checkdata == checkstate {
60002214:	00c59563          	bne	a1,a2,6000221e <.Lpcrel_hi2+0x4a8>
60002218:	600d05b7          	lui	a1,0x600d0
6000221c:	a031                	j	60002228 <.Lpcrel_hi2+0x4b2>
6000221e:	c10c                	sw	a1,0(a0)
60002220:	0330000f          	fence	rw,rw
60002224:	0bad05b7          	lui	a1,0xbad0
60002228:	00158613          	addi	a2,a1,1 # bad0001 <.Lline_table_start0+0xbacb0f5>
6000222c:	4581                	li	a1,0
6000222e:	c110                	sw	a2,0(a0)
60002230:	0330000f          	fence	rw,rw
60002234:	4651                	li	a2,20
60002236:	0330000f          	fence	rw,rw
6000223a:	4954                	lw	a3,20(a0)
6000223c:	167d                	addi	a2,a2,-1
        let mut checkdata = 0; // tracked value via simulation
        let mut computed = 0; // computed value by reading the hardare block
        let mut devstate = 0; // what the state should be
        for _ in 0..20 {
            let readout = report.rf(utra::main::RINC_RINC);
            computed += readout;
6000223e:	95b6                	add	a1,a1,a3
60002240:	fa7d                	bnez	a2,60002236 <.Lpcrel_hi2+0x4c0>
60002242:	40108437          	lui	s0,0x40108
60002246:	23a00513          	li	a0,570
6000224a:	c008                	sw	a0,0(s0)
6000224c:	0330000f          	fence	rw,rw
            // report.wfo(utra::main::REPORT_REPORT, readout);
            checkdata += devstate;
            devstate += 3;
        }
        if checkdata == computed {
60002250:	00a59563          	bne	a1,a0,6000225a <.Lpcrel_hi2+0x4e4>
60002254:	600d0537          	lui	a0,0x600d0
60002258:	a031                	j	60002264 <.Lpcrel_hi2+0x4ee>
6000225a:	c00c                	sw	a1,0(s0)
6000225c:	0330000f          	fence	rw,rw
60002260:	0bad0537          	lui	a0,0xbad0
60002264:	0509                	addi	a0,a0,2 # bad0002 <.Lline_table_start0+0xbacb0f6>
60002266:	c008                	sw	a0,0(s0)
60002268:	0330000f          	fence	rw,rw

        // ----------- bus tests -------------
        const BASE_ADDR: u32 = satp::PT_LIMIT as u32; // don't overwrite our PT data
        // 'random' access test
        let mut test_slice = core::slice::from_raw_parts_mut(BASE_ADDR as *mut u32, 512);
        ramtest_lfsr(&mut test_slice, 3);
6000226c:	fffff097          	auipc	ra,0xfffff
60002270:	0b2080e7          	jalr	178(ra) # 6000131e <betrusted_boot::ramtest_lfsr>

        // now some basic memory read/write tests
        // entirely within cache access test
        // 256-entry by 32-bit slice at start of RAM
        let mut test_slice = core::slice::from_raw_parts_mut(BASE_ADDR as *mut u32, 256);
        ramtest_all(&mut test_slice, 4);
60002274:	fffff097          	auipc	ra,0xfffff
60002278:	d5e080e7          	jalr	-674(ra) # 60000fd2 <betrusted_boot::ramtest_all>
        // byte access test
        let mut test_slice = core::slice::from_raw_parts_mut(BASE_ADDR as *mut u8, 256);
        ramtest_fast(&mut test_slice, 5);
6000227c:	fffff097          	auipc	ra,0xfffff
60002280:	f5c080e7          	jalr	-164(ra) # 600011d8 <betrusted_boot::ramtest_fast>
        // word access test
        let mut test_slice = core::slice::from_raw_parts_mut(BASE_ADDR as *mut u16, 512);
        ramtest_fast(&mut test_slice, 6); // 1ff00
60002284:	fffff097          	auipc	ra,0xfffff
60002288:	ec8080e7          	jalr	-312(ra) # 6000114c <betrusted_boot::ramtest_fast>

        // outside cache test
        // 6144-entry by 32-bit slice at start of RAM - should cross outside cache boundary
        let mut test_slice = core::slice::from_raw_parts_mut(BASE_ADDR as *mut u32, 0x1800);
        ramtest_fast(&mut test_slice, 7);  // c7f600
6000228c:	fffff097          	auipc	ra,0xfffff
60002290:	e32080e7          	jalr	-462(ra) # 600010be <betrusted_boot::ramtest_fast>

        // this passed, now that the AXI state machine is fixed.
        let mut test_slice = core::slice::from_raw_parts_mut(BASE_ADDR as *mut u32, 0x1800);
        ramtest_fast_specialcase1(&mut test_slice, 8);  // c7f600
60002294:	fffff097          	auipc	ra,0xfffff
60002298:	da2080e7          	jalr	-606(ra) # 60001036 <betrusted_boot::ramtest_fast_specialcase1>

        // u64 access test
        let mut test_slice = core::slice::from_raw_parts_mut(BASE_ADDR as *mut u64, 0xC00);
        ramtest_fast(&mut test_slice, 9);
6000229c:	fffff097          	auipc	ra,0xfffff
600022a0:	fc6080e7          	jalr	-58(ra) # 60001262 <betrusted_boot::ramtest_fast>
600022a4:	4505                	li	a0,1
600022a6:	c408                	sw	a0,8(s0)
600022a8:	0330000f          	fence	rw,rw
600022ac:	000a0537          	lui	a0,0xa0
600022b0:	0529                	addi	a0,a0,10 # a000a <.Lline_table_start0+0x9b0fe>

        // conjure the signature struct directly out of memory. super unsafe.
        let sig_ptr = LOADER_SIG_OFFSET as *const SignatureInFlash;
        let sig: &SignatureInFlash = sig_ptr.as_ref().unwrap();
    }
    let mut cursor = Point {x: LEFT_MARGIN, y: 10};
600022b2:	c52a                	sw	a0,136(sp)
600022b4:	60003537          	lui	a0,0x60003
600022b8:	36c50513          	addi	a0,a0,876 # 6000336c <.Lanon.01042f9e07bac0588b13af07786e0e0c.37>
600022bc:	401025b7          	lui	a1,0x40102
600022c0:	00250613          	addi	a2,a0,2
600022c4:	00054683          	lbu	a3,0(a0)
600022c8:	0330000f          	fence	rw,rw
600022cc:	41d8                	lw	a4,4(a1)
600022ce:	ff6d                	bnez	a4,600022c8 <.Lpcrel_hi2+0x552>
600022d0:	0505                	addi	a0,a0,1
600022d2:	c194                	sw	a3,0(a1)
600022d4:	0330000f          	fence	rw,rw
600022d8:	fec516e3          	bne	a0,a2,600022c4 <.Lpcrel_hi2+0x54e>
600022dc:	40107537          	lui	a0,0x40107
    // initial banner
    let mut uart = debug::Uart {};
    uart.tiny_write_str("  ");

    // clear screen to all black
    let mut gfx = Gfx {
600022e0:	1ea12423          	sw	a0,488(sp)
600022e4:	420005b7          	lui	a1,0x42000
600022e8:	1eb12023          	sw	a1,480(sp)
600022ec:	6585                	lui	a1,0x1
600022ee:	70858593          	addi	a1,a1,1800 # 1708 <_hart_stack_size+0xf08>
600022f2:	1eb12223          	sw	a1,484(sp)
600022f6:	03100593          	li	a1,49
600022fa:	c50c                	sw	a1,8(a0)
600022fc:	0330000f          	fence	rw,rw
        csr: CSR::new(utra::memlcd::HW_MEMLCD_BASE as *mut u32),
        fb: core::slice::from_raw_parts_mut(utralib::HW_MEMLCD_MEM as *mut u32, FB_SIZE), // unsafe but inside an unsafe already
    };
    gfx.init(100_000_000);

    for word in gfx.fb.iter_mut() {
60002300:	1e412583          	lw	a1,484(sp)
60002304:	c991                	beqz	a1,60002318 <.Lpcrel_hi2+0x5a2>
60002306:	1e012503          	lw	a0,480(sp)
6000230a:	00259613          	slli	a2,a1,0x2
        *word = 0x0; // set to all black
6000230e:	4581                	li	a1,0
60002310:	00001097          	auipc	ra,0x1
60002314:	990080e7          	jalr	-1648(ra) # 60002ca0 <memset>
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
60002318:	1e812503          	lw	a0,488(sp)
6000231c:	4589                	li	a1,2
6000231e:	c10c                	sw	a1,0(a0)
60002320:	0330000f          	fence	rw,rw
60002324:	0330000f          	fence	rw,rw
        let usize_base: *mut usize = unsafe { core::mem::transmute(self.base) };
60002328:	1e812503          	lw	a0,488(sp)
6000232c:	4148                	lw	a0,4(a0)
        if self.csr.rf(utra::memlcd::BUSY_BUSY) == 1 {
6000232e:	8905                	andi	a0,a0,1
    }
    gfx.update_all();
    while gfx.busy() { }
60002330:	f975                	bnez	a0,60002324 <.Lpcrel_hi2+0x5ae>
60002332:	60003537          	lui	a0,0x60003
60002336:	36e50513          	addi	a0,a0,878 # 6000336e <.Lanon.01042f9e07bac0588b13af07786e0e0c.38>
6000233a:	401025b7          	lui	a1,0x40102
6000233e:	02750613          	addi	a2,a0,39
60002342:	00054683          	lbu	a3,0(a0)
60002346:	0330000f          	fence	rw,rw
6000234a:	41d8                	lw	a4,4(a1)
6000234c:	ff6d                	bnez	a4,60002346 <.Lpcrel_hi2+0x5d0>
6000234e:	0505                	addi	a0,a0,1
60002350:	c194                	sw	a3,0(a1)
60002352:	0330000f          	fence	rw,rw
60002356:	fec516e3          	bne	a0,a2,60002342 <.Lpcrel_hi2+0x5cc>
    // power on the curve engine -- give it >16 cycles to sync up
    engine.wfo(utra::engine::POWER_ON, 1);

    // now characters should actually be able to print
    uart.tiny_write_str(VERSION_STR);
    gfx.msg(VERSION_STR, &mut cursor);
6000235a:	60003537          	lui	a0,0x60003
6000235e:	36e50593          	addi	a1,a0,878 # 6000336e <.Lanon.01042f9e07bac0588b13af07786e0e0c.38>
60002362:	1388                	addi	a0,sp,480
60002364:	02700613          	li	a2,39
60002368:	0134                	addi	a3,sp,136
6000236a:	fffff097          	auipc	ra,0xfffff
6000236e:	9e4080e7          	jalr	-1564(ra) # 60000d4e <betrusted_boot::Gfx::msg>
60002372:	4481                	li	s1,0
60002374:	40ffe537          	lui	a0,0x40ffe
60002378:	0571                	addi	a0,a0,28 # 40ffe01c <.Lline_table_start0+0x40ff9110>
6000237a:	deadc5b7          	lui	a1,0xdeadc
6000237e:	0de58593          	addi	a1,a1,222 # deadc0de <_lcdfb+0x2eadc0de>
60002382:	41000637          	lui	a2,0x41000
    }

    // check the stack usage
    let stack: &[u32] = core::slice::from_raw_parts(STACK_TOP as *const u32, (STACK_LEN as usize / core::mem::size_of::<u32>()) as usize);
    let mut unused_stack_words = 0;
    for &word in stack.iter() {
60002386:	4114                	lw	a3,0(a0)
        if word != 0xDEAD_C0DE {
60002388:	00b69663          	bne	a3,a1,60002394 <.Lpcrel_hi2+0x61e>
6000238c:	0511                	addi	a0,a0,4
            break;
        }
        unused_stack_words += 1;
6000238e:	0485                	addi	s1,s1,1
60002390:	fec51be3          	bne	a0,a2,60002386 <.Lpcrel_hi2+0x610>
    }
    uart.tiny_write_str("Free stack: 0x");
60002394:	60003537          	lui	a0,0x60003
60002398:	39550413          	addi	s0,a0,917 # 60003395 <.Lanon.01042f9e07bac0588b13af07786e0e0c.39>
6000239c:	45b9                	li	a1,14
6000239e:	8522                	mv	a0,s0
600023a0:	ffffe097          	auipc	ra,0xffffe
600023a4:	3ce080e7          	jalr	974(ra) # 6000076e <betrusted_boot::debug::Uart::tiny_write_str>
    uart.print_hex_word(unused_stack_words * 4);
600023a8:	048a                	slli	s1,s1,0x2
600023aa:	8526                	mv	a0,s1
600023ac:	ffffe097          	auipc	ra,0xffffe
600023b0:	32a080e7          	jalr	810(ra) # 600006d6 <betrusted_boot::debug::Uart::print_hex_word>
    gfx.msg("Free stack: 0x", &mut cursor);
600023b4:	1388                	addi	a0,sp,480
600023b6:	4639                	li	a2,14
600023b8:	0134                	addi	a3,sp,136
600023ba:	85a2                	mv	a1,s0
600023bc:	fffff097          	auipc	ra,0xfffff
600023c0:	992080e7          	jalr	-1646(ra) # 60000d4e <betrusted_boot::Gfx::msg>
    gfx.hex_word(unused_stack_words * 4, &mut cursor);
600023c4:	1388                	addi	a0,sp,480
600023c6:	0130                	addi	a2,sp,136
600023c8:	85a6                	mv	a1,s1
600023ca:	fffff097          	auipc	ra,0xfffff
600023ce:	8c8080e7          	jalr	-1848(ra) # 60000c92 <betrusted_boot::Gfx::hex_word>
    uart.newline();
600023d2:	ffffe097          	auipc	ra,0xffffe
600023d6:	2d6080e7          	jalr	726(ra) # 600006a8 <betrusted_boot::debug::Uart::newline>
                }
                last_char = c;
            }
        }
    }
    gfx.msg("\n\r\n\rJumping to loader...\n\r", &mut cursor);
600023da:	60003537          	lui	a0,0x60003
600023de:	3a350413          	addi	s0,a0,931 # 600033a3 <.Lanon.01042f9e07bac0588b13af07786e0e0c.40>
600023e2:	1388                	addi	a0,sp,480
600023e4:	4669                	li	a2,26
600023e6:	0134                	addi	a3,sp,136
600023e8:	85a2                	mv	a1,s0
600023ea:	fffff097          	auipc	ra,0xfffff
600023ee:	964080e7          	jalr	-1692(ra) # 60000d4e <betrusted_boot::Gfx::msg>
    uart.tiny_write_str("\n\r\n\rJumping to loader...\n\r");
600023f2:	45e9                	li	a1,26
600023f4:	8522                	mv	a0,s0
600023f6:	ffffe097          	auipc	ra,0xffffe
600023fa:	378080e7          	jalr	888(ra) # 6000076e <betrusted_boot::debug::Uart::tiny_write_str>
        // note that removing power does *not* clear the RF or microcode state -- data can leak from the bootloader
        // into other areas because of this! (but I think it's OK because we just mess around with public keys here)
    }

    // now jump to the loader once everything checks out.
    start_loader(
600023fe:	fffff097          	auipc	ra,0xfffff
60002402:	81c080e7          	jalr	-2020(ra) # 60000c1a <start_loader>
	...

60002408 <<betrusted_boot::pio::PioError as core::fmt::Debug>::fmt>:
#[derive(Debug)]
60002408:	00054503          	lbu	a0,0(a0)
6000240c:	c519                	beqz	a0,6000241a <<betrusted_boot::pio::PioError as core::fmt::Debug>::fmt+0x12>
6000240e:	460d                	li	a2,3
60002410:	60003537          	lui	a0,0x60003
60002414:	3bd50693          	addi	a3,a0,957 # 600033bd <.Lanon.01042f9e07bac0588b13af07786e0e0c.41>
60002418:	a031                	j	60002424 <<betrusted_boot::pio::PioError as core::fmt::Debug>::fmt+0x1c>
6000241a:	4625                	li	a2,9
6000241c:	60003537          	lui	a0,0x60003
60002420:	3c050693          	addi	a3,a0,960 # 600033c0 <.Lanon.01042f9e07bac0588b13af07786e0e0c.42>
60002424:	41d8                	lw	a4,4(a1)
60002426:	4188                	lw	a0,0(a1)
60002428:	475c                	lw	a5,12(a4)
6000242a:	85b6                	mv	a1,a3
6000242c:	8782                	jr	a5

6000242e <arrayvec::arrayvec::extend_panic>:
    panic!("ArrayVec: capacity exceeded in extend/from_iter");
6000242e:	60003537          	lui	a0,0x60003
60002432:	42c50513          	addi	a0,a0,1068 # 6000342c <.Lanon.0b5387455a7f645a1ce2665442eced5a.0>
60002436:	600035b7          	lui	a1,0x60003
6000243a:	4b858613          	addi	a2,a1,1208 # 600034b8 <.Lanon.0b5387455a7f645a1ce2665442eced5a.2>
6000243e:	02f00593          	li	a1,47
60002442:	00000097          	auipc	ra,0x0
60002446:	78c080e7          	jalr	1932(ra) # 60002bce <core::panicking::panic>
	...

6000244c <core::panicking::panic_fmt>:
6000244c:	1141                	addi	sp,sp,-16
6000244e:	c606                	sw	ra,12(sp)
60002450:	60003537          	lui	a0,0x60003
60002454:	4c850513          	addi	a0,a0,1224 # 600034c8 <.Lanon.2158d0578dda08147993e5787a6dfcb6.207>
60002458:	600035b7          	lui	a1,0x60003
6000245c:	4ec58593          	addi	a1,a1,1260 # 600034ec <.Lanon.2158d0578dda08147993e5787a6dfcb6.271>
60002460:	ffffe097          	auipc	ra,0xffffe
60002464:	7be080e7          	jalr	1982(ra) # 60000c1e <rust_begin_unwind>
	...

6000246a <core::ptr::drop_in_place<&core::iter::adapters::copied::Copied<core::slice::iter::Iter<u8>>>>:
6000246a:	8082                	ret

6000246c <<T as core::any::Any>::type_id>:
6000246c:	e7caf537          	lui	a0,0xe7caf
60002470:	a6d50513          	addi	a0,a0,-1427 # e7caea6d <_lcdfb+0x37caea6d>
60002474:	31c065b7          	lui	a1,0x31c06
60002478:	9bc58593          	addi	a1,a1,-1604 # 31c059bc <.Lline_table_start0+0x31c00ab0>
6000247c:	8082                	ret

6000247e <core::panicking::panic_bounds_check>:
6000247e:	7139                	addi	sp,sp,-64
60002480:	de06                	sw	ra,60(sp)
60002482:	c42a                	sw	a0,8(sp)
60002484:	c62e                	sw	a1,12(sp)
60002486:	0068                	addi	a0,sp,12
60002488:	d42a                	sw	a0,40(sp)
6000248a:	60002537          	lui	a0,0x60002
6000248e:	4be50513          	addi	a0,a0,1214 # 600024be <core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt>
60002492:	d62a                	sw	a0,44(sp)
60002494:	002c                	addi	a1,sp,8
60002496:	d82e                	sw	a1,48(sp)
60002498:	da2a                	sw	a0,52(sp)
6000249a:	60003537          	lui	a0,0x60003
6000249e:	4dc50513          	addi	a0,a0,1244 # 600034dc <.Lanon.2158d0578dda08147993e5787a6dfcb6.208>
600024a2:	cc2a                	sw	a0,24(sp)
600024a4:	4509                	li	a0,2
600024a6:	ce2a                	sw	a0,28(sp)
600024a8:	c802                	sw	zero,16(sp)
600024aa:	102c                	addi	a1,sp,40
600024ac:	d02e                	sw	a1,32(sp)
600024ae:	d22a                	sw	a0,36(sp)
600024b0:	0808                	addi	a0,sp,16
600024b2:	85b2                	mv	a1,a2
600024b4:	00000097          	auipc	ra,0x0
600024b8:	f98080e7          	jalr	-104(ra) # 6000244c <core::panicking::panic_fmt>
	...

600024be <core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt>:
600024be:	4108                	lw	a0,0(a0)
600024c0:	00000317          	auipc	t1,0x0
600024c4:	00830067          	jr	8(t1) # 600024c8 <core::fmt::num::imp::fmt_u32>

600024c8 <core::fmt::num::imp::fmt_u32>:
600024c8:	711d                	addi	sp,sp,-96
600024ca:	ce86                	sw	ra,92(sp)
600024cc:	cca2                	sw	s0,88(sp)
600024ce:	caa6                	sw	s1,84(sp)
600024d0:	c8ca                	sw	s2,80(sp)
600024d2:	c6ce                	sw	s3,76(sp)
600024d4:	c4d2                	sw	s4,72(sp)
600024d6:	c2d6                	sw	s5,68(sp)
600024d8:	c0da                	sw	s6,64(sp)
600024da:	de5e                	sw	s7,60(sp)
600024dc:	dc62                	sw	s8,56(sp)
600024de:	da66                	sw	s9,52(sp)
600024e0:	d86a                	sw	s10,48(sp)
600024e2:	d66e                	sw	s11,44(sp)
600024e4:	8bae                	mv	s7,a1
600024e6:	00455613          	srli	a2,a0,0x4
600024ea:	27100693          	li	a3,625
600024ee:	02700593          	li	a1,39
600024f2:	02d67363          	bgeu	a2,a3,60002518 <core::fmt::num::imp::fmt_u32+0x50>
600024f6:	06300613          	li	a2,99
600024fa:	0aa66963          	bltu	a2,a0,600025ac <core::fmt::num::imp::fmt_u32+0xe4>
600024fe:	4629                	li	a2,10
60002500:	0ec57b63          	bgeu	a0,a2,600025f6 <core::fmt::num::imp::fmt_u32+0x12e>
60002504:	fff58413          	addi	s0,a1,-1
60002508:	00510593          	addi	a1,sp,5
6000250c:	95a2                	add	a1,a1,s0
6000250e:	03050513          	addi	a0,a0,48
60002512:	00a58023          	sb	a0,0(a1)
60002516:	a219                	j	6000261c <core::fmt::num::imp::fmt_u32+0x154>
60002518:	4581                	li	a1,0
6000251a:	d1b71637          	lui	a2,0xd1b71
6000251e:	75960293          	addi	t0,a2,1881 # d1b71759 <_lcdfb+0x21b71759>
60002522:	66b9                	lui	a3,0xe
60002524:	8f068313          	addi	t1,a3,-1808 # d8f0 <.Lline_table_start0+0x89e4>
60002528:	6705                	lui	a4,0x1
6000252a:	47b70393          	addi	t2,a4,1147 # 147b <_hart_stack_size+0xc7b>
6000252e:	f9c00813          	li	a6,-100
60002532:	600037b7          	lui	a5,0x60003
60002536:	51078e93          	addi	t4,a5,1296 # 60003510 <.Lanon.2158d0578dda08147993e5787a6dfcb6.324>
6000253a:	00510893          	addi	a7,sp,5
6000253e:	05f5e7b7          	lui	a5,0x5f5e
60002542:	0ff78e13          	addi	t3,a5,255 # 5f5e0ff <.Lline_table_start0+0x5f591f3>
60002546:	842a                	mv	s0,a0
60002548:	02553533          	mulhu	a0,a0,t0
6000254c:	8135                	srli	a0,a0,0xd
6000254e:	02650633          	mul	a2,a0,t1
60002552:	9622                	add	a2,a2,s0
60002554:	01061693          	slli	a3,a2,0x10
60002558:	82c9                	srli	a3,a3,0x12
6000255a:	027686b3          	mul	a3,a3,t2
6000255e:	0116d713          	srli	a4,a3,0x11
60002562:	82c1                	srli	a3,a3,0x10
60002564:	7fe6f693          	andi	a3,a3,2046
60002568:	03070733          	mul	a4,a4,a6
6000256c:	963a                	add	a2,a2,a4
6000256e:	0646                	slli	a2,a2,0x11
60002570:	8241                	srli	a2,a2,0x10
60002572:	96f6                	add	a3,a3,t4
60002574:	00b88733          	add	a4,a7,a1
60002578:	0006c783          	lbu	a5,0(a3)
6000257c:	00168683          	lb	a3,1(a3)
60002580:	9676                	add	a2,a2,t4
60002582:	00160483          	lb	s1,1(a2)
60002586:	00064603          	lbu	a2,0(a2)
6000258a:	02d70223          	sb	a3,36(a4)
6000258e:	02f701a3          	sb	a5,35(a4)
60002592:	02970323          	sb	s1,38(a4)
60002596:	02c702a3          	sb	a2,37(a4)
6000259a:	15f1                	addi	a1,a1,-4
6000259c:	fa8e65e3          	bltu	t3,s0,60002546 <core::fmt::num::imp::fmt_u32+0x7e>
600025a0:	02758593          	addi	a1,a1,39
600025a4:	06300613          	li	a2,99
600025a8:	f4a67be3          	bgeu	a2,a0,600024fe <core::fmt::num::imp::fmt_u32+0x36>
600025ac:	01051613          	slli	a2,a0,0x10
600025b0:	8249                	srli	a2,a2,0x12
600025b2:	6685                	lui	a3,0x1
600025b4:	47b68693          	addi	a3,a3,1147 # 147b <_hart_stack_size+0xc7b>
600025b8:	02d60633          	mul	a2,a2,a3
600025bc:	8245                	srli	a2,a2,0x11
600025be:	f9c00693          	li	a3,-100
600025c2:	02d606b3          	mul	a3,a2,a3
600025c6:	9536                	add	a0,a0,a3
600025c8:	0546                	slli	a0,a0,0x11
600025ca:	8141                	srli	a0,a0,0x10
600025cc:	15f9                	addi	a1,a1,-2
600025ce:	600036b7          	lui	a3,0x60003
600025d2:	51068693          	addi	a3,a3,1296 # 60003510 <.Lanon.2158d0578dda08147993e5787a6dfcb6.324>
600025d6:	9536                	add	a0,a0,a3
600025d8:	00150683          	lb	a3,1(a0)
600025dc:	00054503          	lbu	a0,0(a0)
600025e0:	00510713          	addi	a4,sp,5
600025e4:	972e                	add	a4,a4,a1
600025e6:	00d700a3          	sb	a3,1(a4)
600025ea:	00a70023          	sb	a0,0(a4)
600025ee:	8532                	mv	a0,a2
600025f0:	4629                	li	a2,10
600025f2:	f0c569e3          	bltu	a0,a2,60002504 <core::fmt::num::imp::fmt_u32+0x3c>
600025f6:	0506                	slli	a0,a0,0x1
600025f8:	ffe58413          	addi	s0,a1,-2
600025fc:	600035b7          	lui	a1,0x60003
60002600:	51058593          	addi	a1,a1,1296 # 60003510 <.Lanon.2158d0578dda08147993e5787a6dfcb6.324>
60002604:	952e                	add	a0,a0,a1
60002606:	00150583          	lb	a1,1(a0)
6000260a:	00054503          	lbu	a0,0(a0)
6000260e:	00510613          	addi	a2,sp,5
60002612:	9622                	add	a2,a2,s0
60002614:	00b600a3          	sb	a1,1(a2)
60002618:	00a60023          	sb	a0,0(a2)
6000261c:	018ba503          	lw	a0,24(s7)
60002620:	00510593          	addi	a1,sp,5
60002624:	02700613          	li	a2,39
60002628:	00157493          	andi	s1,a0,1
6000262c:	00110a37          	lui	s4,0x110
60002630:	c099                	beqz	s1,60002636 <core::fmt::num::imp::fmt_u32+0x16e>
60002632:	02b00a13          	li	s4,43
60002636:	408609b3          	sub	s3,a2,s0
6000263a:	00858933          	add	s2,a1,s0
6000263e:	01d51593          	slli	a1,a0,0x1d
60002642:	008ba603          	lw	a2,8(s7)
60002646:	85fd                	srai	a1,a1,0x1f
60002648:	600036b7          	lui	a3,0x60003
6000264c:	4c868693          	addi	a3,a3,1224 # 600034c8 <.Lanon.2158d0578dda08147993e5787a6dfcb6.207>
60002650:	00d5fab3          	and	s5,a1,a3
60002654:	ca15                	beqz	a2,60002688 <core::fmt::num::imp::fmt_u32+0x1c0>
60002656:	00cbac83          	lw	s9,12(s7)
6000265a:	009985b3          	add	a1,s3,s1
6000265e:	0395f563          	bgeu	a1,s9,60002688 <core::fmt::num::imp::fmt_u32+0x1c0>
60002662:	8921                	andi	a0,a0,8
60002664:	e535                	bnez	a0,600026d0 <core::fmt::num::imp::fmt_u32+0x208>
60002666:	020bc603          	lbu	a2,32(s7)
6000266a:	468d                	li	a3,3
6000266c:	4505                	li	a0,1
6000266e:	00d60363          	beq	a2,a3,60002674 <core::fmt::num::imp::fmt_u32+0x1ac>
60002672:	8532                	mv	a0,a2
60002674:	00357613          	andi	a2,a0,3
60002678:	40bc8533          	sub	a0,s9,a1
6000267c:	c255                	beqz	a2,60002720 <core::fmt::num::imp::fmt_u32+0x258>
6000267e:	4585                	li	a1,1
60002680:	0ab61363          	bne	a2,a1,60002726 <core::fmt::num::imp::fmt_u32+0x25e>
60002684:	4c81                	li	s9,0
60002686:	a06d                	j	60002730 <core::fmt::num::imp::fmt_u32+0x268>
60002688:	000ba403          	lw	s0,0(s7)
6000268c:	004ba483          	lw	s1,4(s7)
60002690:	8522                	mv	a0,s0
60002692:	85a6                	mv	a1,s1
60002694:	8652                	mv	a2,s4
60002696:	86d6                	mv	a3,s5
60002698:	00000097          	auipc	ra,0x0
6000269c:	124080e7          	jalr	292(ra) # 600027bc <core::fmt::Formatter::pad_integral::write_prefix>
600026a0:	4b05                	li	s6,1
600026a2:	e519                	bnez	a0,600026b0 <core::fmt::num::imp::fmt_u32+0x1e8>
600026a4:	44d4                	lw	a3,12(s1)
600026a6:	8522                	mv	a0,s0
600026a8:	85ca                	mv	a1,s2
600026aa:	864e                	mv	a2,s3
600026ac:	9682                	jalr	a3
600026ae:	8b2a                	mv	s6,a0
600026b0:	855a                	mv	a0,s6
600026b2:	40f6                	lw	ra,92(sp)
600026b4:	4466                	lw	s0,88(sp)
600026b6:	44d6                	lw	s1,84(sp)
600026b8:	4946                	lw	s2,80(sp)
600026ba:	49b6                	lw	s3,76(sp)
600026bc:	4a26                	lw	s4,72(sp)
600026be:	4a96                	lw	s5,68(sp)
600026c0:	4b06                	lw	s6,64(sp)
600026c2:	5bf2                	lw	s7,60(sp)
600026c4:	5c62                	lw	s8,56(sp)
600026c6:	5cd2                	lw	s9,52(sp)
600026c8:	5d42                	lw	s10,48(sp)
600026ca:	5db2                	lw	s11,44(sp)
600026cc:	6125                	addi	sp,sp,96
600026ce:	8082                	ret
600026d0:	01cba503          	lw	a0,28(s7)
600026d4:	c02a                	sw	a0,0(sp)
600026d6:	03000513          	li	a0,48
600026da:	020bcd03          	lbu	s10,32(s7)
600026de:	000bac03          	lw	s8,0(s7)
600026e2:	004bad83          	lw	s11,4(s7)
600026e6:	00abae23          	sw	a0,28(s7)
600026ea:	4b05                	li	s6,1
600026ec:	036b8023          	sb	s6,32(s7)
600026f0:	8562                	mv	a0,s8
600026f2:	85ee                	mv	a1,s11
600026f4:	8652                	mv	a2,s4
600026f6:	86d6                	mv	a3,s5
600026f8:	00000097          	auipc	ra,0x0
600026fc:	0c4080e7          	jalr	196(ra) # 600027bc <core::fmt::Formatter::pad_integral::write_prefix>
60002700:	f945                	bnez	a0,600026b0 <core::fmt::num::imp::fmt_u32+0x1e8>
60002702:	01940533          	add	a0,s0,s9
60002706:	8d05                	sub	a0,a0,s1
60002708:	fda50413          	addi	s0,a0,-38
6000270c:	147d                	addi	s0,s0,-1 # 40107fff <.Lline_table_start0+0x401030f3>
6000270e:	c449                	beqz	s0,60002798 <core::fmt::num::imp::fmt_u32+0x2d0>
60002710:	010da603          	lw	a2,16(s11)
60002714:	03000593          	li	a1,48
60002718:	8562                	mv	a0,s8
6000271a:	9602                	jalr	a2
6000271c:	d965                	beqz	a0,6000270c <core::fmt::num::imp::fmt_u32+0x244>
6000271e:	bf49                	j	600026b0 <core::fmt::num::imp::fmt_u32+0x1e8>
60002720:	8caa                	mv	s9,a0
60002722:	8532                	mv	a0,a2
60002724:	a031                	j	60002730 <core::fmt::num::imp::fmt_u32+0x268>
60002726:	00150593          	addi	a1,a0,1
6000272a:	8105                	srli	a0,a0,0x1
6000272c:	0015dc93          	srli	s9,a1,0x1
60002730:	000bac03          	lw	s8,0(s7)
60002734:	004bad03          	lw	s10,4(s7)
60002738:	01cba483          	lw	s1,28(s7)
6000273c:	00150413          	addi	s0,a0,1
60002740:	147d                	addi	s0,s0,-1
60002742:	c809                	beqz	s0,60002754 <core::fmt::num::imp::fmt_u32+0x28c>
60002744:	010d2603          	lw	a2,16(s10) # 50010 <.Lline_table_start0+0x4b104>
60002748:	8562                	mv	a0,s8
6000274a:	85a6                	mv	a1,s1
6000274c:	9602                	jalr	a2
6000274e:	d96d                	beqz	a0,60002740 <core::fmt::num::imp::fmt_u32+0x278>
60002750:	4b05                	li	s6,1
60002752:	bfb9                	j	600026b0 <core::fmt::num::imp::fmt_u32+0x1e8>
60002754:	00110537          	lui	a0,0x110
60002758:	4b05                	li	s6,1
6000275a:	f4a48be3          	beq	s1,a0,600026b0 <core::fmt::num::imp::fmt_u32+0x1e8>
6000275e:	8562                	mv	a0,s8
60002760:	85ea                	mv	a1,s10
60002762:	8652                	mv	a2,s4
60002764:	86d6                	mv	a3,s5
60002766:	00000097          	auipc	ra,0x0
6000276a:	056080e7          	jalr	86(ra) # 600027bc <core::fmt::Formatter::pad_integral::write_prefix>
6000276e:	f129                	bnez	a0,600026b0 <core::fmt::num::imp::fmt_u32+0x1e8>
60002770:	00cd2683          	lw	a3,12(s10)
60002774:	8562                	mv	a0,s8
60002776:	85ca                	mv	a1,s2
60002778:	864e                	mv	a2,s3
6000277a:	9682                	jalr	a3
6000277c:	f915                	bnez	a0,600026b0 <core::fmt::num::imp::fmt_u32+0x1e8>
6000277e:	4401                	li	s0,0
60002780:	028c8a63          	beq	s9,s0,600027b4 <core::fmt::num::imp::fmt_u32+0x2ec>
60002784:	010d2603          	lw	a2,16(s10)
60002788:	0405                	addi	s0,s0,1
6000278a:	8562                	mv	a0,s8
6000278c:	85a6                	mv	a1,s1
6000278e:	9602                	jalr	a2
60002790:	d965                	beqz	a0,60002780 <core::fmt::num::imp::fmt_u32+0x2b8>
60002792:	fff40513          	addi	a0,s0,-1
60002796:	a005                	j	600027b6 <core::fmt::num::imp::fmt_u32+0x2ee>
60002798:	00cda683          	lw	a3,12(s11)
6000279c:	8562                	mv	a0,s8
6000279e:	85ca                	mv	a1,s2
600027a0:	864e                	mv	a2,s3
600027a2:	9682                	jalr	a3
600027a4:	f511                	bnez	a0,600026b0 <core::fmt::num::imp::fmt_u32+0x1e8>
600027a6:	4b01                	li	s6,0
600027a8:	4502                	lw	a0,0(sp)
600027aa:	00abae23          	sw	a0,28(s7)
600027ae:	03ab8023          	sb	s10,32(s7)
600027b2:	bdfd                	j	600026b0 <core::fmt::num::imp::fmt_u32+0x1e8>
600027b4:	8566                	mv	a0,s9
600027b6:	01953b33          	sltu	s6,a0,s9
600027ba:	bddd                	j	600026b0 <core::fmt::num::imp::fmt_u32+0x1e8>

600027bc <core::fmt::Formatter::pad_integral::write_prefix>:
600027bc:	1141                	addi	sp,sp,-16
600027be:	c606                	sw	ra,12(sp)
600027c0:	c422                	sw	s0,8(sp)
600027c2:	c226                	sw	s1,4(sp)
600027c4:	c04a                	sw	s2,0(sp)
600027c6:	00110737          	lui	a4,0x110
600027ca:	8436                	mv	s0,a3
600027cc:	84ae                	mv	s1,a1
600027ce:	892a                	mv	s2,a0
600027d0:	00e60963          	beq	a2,a4,600027e2 <core::fmt::Formatter::pad_integral::write_prefix+0x26>
600027d4:	4894                	lw	a3,16(s1)
600027d6:	854a                	mv	a0,s2
600027d8:	85b2                	mv	a1,a2
600027da:	9682                	jalr	a3
600027dc:	85aa                	mv	a1,a0
600027de:	4505                	li	a0,1
600027e0:	ed89                	bnez	a1,600027fa <core::fmt::Formatter::pad_integral::write_prefix+0x3e>
600027e2:	c819                	beqz	s0,600027f8 <core::fmt::Formatter::pad_integral::write_prefix+0x3c>
600027e4:	44dc                	lw	a5,12(s1)
600027e6:	854a                	mv	a0,s2
600027e8:	85a2                	mv	a1,s0
600027ea:	4601                	li	a2,0
600027ec:	40b2                	lw	ra,12(sp)
600027ee:	4422                	lw	s0,8(sp)
600027f0:	4492                	lw	s1,4(sp)
600027f2:	4902                	lw	s2,0(sp)
600027f4:	0141                	addi	sp,sp,16
600027f6:	8782                	jr	a5
600027f8:	4501                	li	a0,0
600027fa:	40b2                	lw	ra,12(sp)
600027fc:	4422                	lw	s0,8(sp)
600027fe:	4492                	lw	s1,4(sp)
60002800:	4902                	lw	s2,0(sp)
60002802:	0141                	addi	sp,sp,16
60002804:	8082                	ret

60002806 <core::fmt::Formatter::pad>:
60002806:	7179                	addi	sp,sp,-48
60002808:	d606                	sw	ra,44(sp)
6000280a:	d422                	sw	s0,40(sp)
6000280c:	d226                	sw	s1,36(sp)
6000280e:	d04a                	sw	s2,32(sp)
60002810:	ce4e                	sw	s3,28(sp)
60002812:	cc52                	sw	s4,24(sp)
60002814:	ca56                	sw	s5,20(sp)
60002816:	c85a                	sw	s6,16(sp)
60002818:	c65e                	sw	s7,12(sp)
6000281a:	00852283          	lw	t0,8(a0) # 110008 <.Lline_table_start0+0x10b0fc>
6000281e:	4914                	lw	a3,16(a0)
60002820:	fff28713          	addi	a4,t0,-1
60002824:	00e03733          	snez	a4,a4
60002828:	fff68793          	addi	a5,a3,-1
6000282c:	00f037b3          	snez	a5,a5
60002830:	8f7d                	and	a4,a4,a5
60002832:	8932                	mv	s2,a2
60002834:	89ae                	mv	s3,a1
60002836:	1a071663          	bnez	a4,600029e2 <core::fmt::Formatter::pad+0x1dc>
6000283a:	4585                	li	a1,1
6000283c:	10b69b63          	bne	a3,a1,60002952 <core::fmt::Formatter::pad+0x14c>
60002840:	4950                	lw	a2,20(a0)
60002842:	4581                	li	a1,0
60002844:	01298e33          	add	t3,s3,s2
60002848:	00160793          	addi	a5,a2,1
6000284c:	00110337          	lui	t1,0x110
60002850:	0df00893          	li	a7,223
60002854:	0f000813          	li	a6,240
60002858:	864e                	mv	a2,s3
6000285a:	a801                	j	6000286a <core::fmt::Formatter::pad+0x64>
6000285c:	00160693          	addi	a3,a2,1
60002860:	8d91                	sub	a1,a1,a2
60002862:	95b6                	add	a1,a1,a3
60002864:	8636                	mv	a2,a3
60002866:	0e640663          	beq	s0,t1,60002952 <core::fmt::Formatter::pad+0x14c>
6000286a:	17fd                	addi	a5,a5,-1
6000286c:	cba5                	beqz	a5,600028dc <core::fmt::Formatter::pad+0xd6>
6000286e:	0fc60263          	beq	a2,t3,60002952 <core::fmt::Formatter::pad+0x14c>
60002872:	00060683          	lb	a3,0(a2)
60002876:	0ff6f413          	zext.b	s0,a3
6000287a:	fe06d1e3          	bgez	a3,6000285c <core::fmt::Formatter::pad+0x56>
6000287e:	00164683          	lbu	a3,1(a2)
60002882:	01f47493          	andi	s1,s0,31
60002886:	03f6f713          	andi	a4,a3,63
6000288a:	0288fc63          	bgeu	a7,s0,600028c2 <core::fmt::Formatter::pad+0xbc>
6000288e:	00264683          	lbu	a3,2(a2)
60002892:	071a                	slli	a4,a4,0x6
60002894:	03f6f693          	andi	a3,a3,63
60002898:	00d763b3          	or	t2,a4,a3
6000289c:	03046963          	bltu	s0,a6,600028ce <core::fmt::Formatter::pad+0xc8>
600028a0:	00364683          	lbu	a3,3(a2)
600028a4:	01d49713          	slli	a4,s1,0x1d
600028a8:	832d                	srli	a4,a4,0xb
600028aa:	00639493          	slli	s1,t2,0x6
600028ae:	03f6f693          	andi	a3,a3,63
600028b2:	8ec5                	or	a3,a3,s1
600028b4:	00e6e433          	or	s0,a3,a4
600028b8:	08640d63          	beq	s0,t1,60002952 <core::fmt::Formatter::pad+0x14c>
600028bc:	00460693          	addi	a3,a2,4
600028c0:	b745                	j	60002860 <core::fmt::Formatter::pad+0x5a>
600028c2:	00260693          	addi	a3,a2,2
600028c6:	049a                	slli	s1,s1,0x6
600028c8:	00e4e433          	or	s0,s1,a4
600028cc:	bf51                	j	60002860 <core::fmt::Formatter::pad+0x5a>
600028ce:	00360693          	addi	a3,a2,3
600028d2:	00c49713          	slli	a4,s1,0xc
600028d6:	00e3e433          	or	s0,t2,a4
600028da:	b759                	j	60002860 <core::fmt::Formatter::pad+0x5a>
600028dc:	07c60b63          	beq	a2,t3,60002952 <core::fmt::Formatter::pad+0x14c>
600028e0:	00060683          	lb	a3,0(a2)
600028e4:	0406d363          	bgez	a3,6000292a <core::fmt::Formatter::pad+0x124>
600028e8:	0ff6f693          	zext.b	a3,a3
600028ec:	0e000713          	li	a4,224
600028f0:	02e6ed63          	bltu	a3,a4,6000292a <core::fmt::Formatter::pad+0x124>
600028f4:	0f000713          	li	a4,240
600028f8:	02e6e963          	bltu	a3,a4,6000292a <core::fmt::Formatter::pad+0x124>
600028fc:	00164703          	lbu	a4,1(a2)
60002900:	00264783          	lbu	a5,2(a2)
60002904:	03f77713          	andi	a4,a4,63
60002908:	03f7f793          	andi	a5,a5,63
6000290c:	00364603          	lbu	a2,3(a2)
60002910:	06f6                	slli	a3,a3,0x1d
60002912:	82ad                	srli	a3,a3,0xb
60002914:	0732                	slli	a4,a4,0xc
60002916:	079a                	slli	a5,a5,0x6
60002918:	8f5d                	or	a4,a4,a5
6000291a:	03f67613          	andi	a2,a2,63
6000291e:	8e59                	or	a2,a2,a4
60002920:	8e55                	or	a2,a2,a3
60002922:	001106b7          	lui	a3,0x110
60002926:	02d60663          	beq	a2,a3,60002952 <core::fmt::Formatter::pad+0x14c>
6000292a:	c185                	beqz	a1,6000294a <core::fmt::Formatter::pad+0x144>
6000292c:	0125fd63          	bgeu	a1,s2,60002946 <core::fmt::Formatter::pad+0x140>
60002930:	00b98633          	add	a2,s3,a1
60002934:	00060603          	lb	a2,0(a2)
60002938:	fc000693          	li	a3,-64
6000293c:	00d65763          	bge	a2,a3,6000294a <core::fmt::Formatter::pad+0x144>
60002940:	4601                	li	a2,0
60002942:	e611                	bnez	a2,6000294e <core::fmt::Formatter::pad+0x148>
60002944:	a039                	j	60002952 <core::fmt::Formatter::pad+0x14c>
60002946:	ff259de3          	bne	a1,s2,60002940 <core::fmt::Formatter::pad+0x13a>
6000294a:	864e                	mv	a2,s3
6000294c:	c219                	beqz	a2,60002952 <core::fmt::Formatter::pad+0x14c>
6000294e:	892e                	mv	s2,a1
60002950:	89b2                	mv	s3,a2
60002952:	08028863          	beqz	t0,600029e2 <core::fmt::Formatter::pad+0x1dc>
60002956:	00c52803          	lw	a6,12(a0)
6000295a:	45c1                	li	a1,16
6000295c:	02b97263          	bgeu	s2,a1,60002980 <core::fmt::Formatter::pad+0x17a>
60002960:	4601                	li	a2,0
60002962:	04090e63          	beqz	s2,600029be <core::fmt::Formatter::pad+0x1b8>
60002966:	85ca                	mv	a1,s2
60002968:	86ce                	mv	a3,s3
6000296a:	00068703          	lb	a4,0(a3) # 110000 <.Lline_table_start0+0x10b0f4>
6000296e:	0685                	addi	a3,a3,1
60002970:	fc072713          	slti	a4,a4,-64
60002974:	00174713          	xori	a4,a4,1
60002978:	15fd                	addi	a1,a1,-1
6000297a:	963a                	add	a2,a2,a4
6000297c:	f5fd                	bnez	a1,6000296a <core::fmt::Formatter::pad+0x164>
6000297e:	a081                	j	600029be <core::fmt::Formatter::pad+0x1b8>
60002980:	00398593          	addi	a1,s3,3 # 50003 <.Lline_table_start0+0x4b0f7>
60002984:	ffc5f793          	andi	a5,a1,-4
60002988:	413786b3          	sub	a3,a5,s3
6000298c:	00d96c63          	bltu	s2,a3,600029a4 <core::fmt::Formatter::pad+0x19e>
60002990:	40d905b3          	sub	a1,s2,a3
60002994:	0045b613          	sltiu	a2,a1,4
60002998:	0056b713          	sltiu	a4,a3,5
6000299c:	00174713          	xori	a4,a4,1
600029a0:	8e59                	or	a2,a2,a4
600029a2:	c279                	beqz	a2,60002a68 <core::fmt::Formatter::pad+0x262>
600029a4:	4601                	li	a2,0
600029a6:	85ca                	mv	a1,s2
600029a8:	86ce                	mv	a3,s3
600029aa:	00068703          	lb	a4,0(a3)
600029ae:	0685                	addi	a3,a3,1
600029b0:	fc072713          	slti	a4,a4,-64
600029b4:	00174713          	xori	a4,a4,1
600029b8:	15fd                	addi	a1,a1,-1
600029ba:	963a                	add	a2,a2,a4
600029bc:	f5fd                	bnez	a1,600029aa <core::fmt::Formatter::pad+0x1a4>
600029be:	03067263          	bgeu	a2,a6,600029e2 <core::fmt::Formatter::pad+0x1dc>
600029c2:	02054583          	lbu	a1,32(a0)
600029c6:	470d                	li	a4,3
600029c8:	4681                	li	a3,0
600029ca:	00e58363          	beq	a1,a4,600029d0 <core::fmt::Formatter::pad+0x1ca>
600029ce:	86ae                	mv	a3,a1
600029d0:	8a8d                	andi	a3,a3,3
600029d2:	40c805b3          	sub	a1,a6,a2
600029d6:	c695                	beqz	a3,60002a02 <core::fmt::Formatter::pad+0x1fc>
600029d8:	4605                	li	a2,1
600029da:	02c69763          	bne	a3,a2,60002a08 <core::fmt::Formatter::pad+0x202>
600029de:	4a81                	li	s5,0
600029e0:	a80d                	j	60002a12 <core::fmt::Formatter::pad+0x20c>
600029e2:	414c                	lw	a1,4(a0)
600029e4:	4108                	lw	a0,0(a0)
600029e6:	45dc                	lw	a5,12(a1)
600029e8:	85ce                	mv	a1,s3
600029ea:	864a                	mv	a2,s2
600029ec:	50b2                	lw	ra,44(sp)
600029ee:	5422                	lw	s0,40(sp)
600029f0:	5492                	lw	s1,36(sp)
600029f2:	5902                	lw	s2,32(sp)
600029f4:	49f2                	lw	s3,28(sp)
600029f6:	4a62                	lw	s4,24(sp)
600029f8:	4ad2                	lw	s5,20(sp)
600029fa:	4b42                	lw	s6,16(sp)
600029fc:	4bb2                	lw	s7,12(sp)
600029fe:	6145                	addi	sp,sp,48
60002a00:	8782                	jr	a5
60002a02:	8aae                	mv	s5,a1
60002a04:	85b6                	mv	a1,a3
60002a06:	a031                	j	60002a12 <core::fmt::Formatter::pad+0x20c>
60002a08:	00158613          	addi	a2,a1,1
60002a0c:	8185                	srli	a1,a1,0x1
60002a0e:	00165a93          	srli	s5,a2,0x1
60002a12:	00052b03          	lw	s6,0(a0)
60002a16:	00452b83          	lw	s7,4(a0)
60002a1a:	4d44                	lw	s1,28(a0)
60002a1c:	00158413          	addi	s0,a1,1
60002a20:	147d                	addi	s0,s0,-1
60002a22:	c809                	beqz	s0,60002a34 <core::fmt::Formatter::pad+0x22e>
60002a24:	010ba603          	lw	a2,16(s7)
60002a28:	855a                	mv	a0,s6
60002a2a:	85a6                	mv	a1,s1
60002a2c:	9602                	jalr	a2
60002a2e:	d96d                	beqz	a0,60002a20 <core::fmt::Formatter::pad+0x21a>
60002a30:	4a05                	li	s4,1
60002a32:	a2b5                	j	60002b9e <core::fmt::Formatter::pad+0x398>
60002a34:	00110537          	lui	a0,0x110
60002a38:	4a05                	li	s4,1
60002a3a:	16a48263          	beq	s1,a0,60002b9e <core::fmt::Formatter::pad+0x398>
60002a3e:	00cba683          	lw	a3,12(s7)
60002a42:	855a                	mv	a0,s6
60002a44:	85ce                	mv	a1,s3
60002a46:	864a                	mv	a2,s2
60002a48:	9682                	jalr	a3
60002a4a:	14051a63          	bnez	a0,60002b9e <core::fmt::Formatter::pad+0x398>
60002a4e:	4401                	li	s0,0
60002a50:	148a8463          	beq	s5,s0,60002b98 <core::fmt::Formatter::pad+0x392>
60002a54:	010ba603          	lw	a2,16(s7)
60002a58:	0405                	addi	s0,s0,1
60002a5a:	855a                	mv	a0,s6
60002a5c:	85a6                	mv	a1,s1
60002a5e:	9602                	jalr	a2
60002a60:	d965                	beqz	a0,60002a50 <core::fmt::Formatter::pad+0x24a>
60002a62:	fff40513          	addi	a0,s0,-1
60002a66:	aa15                	j	60002b9a <core::fmt::Formatter::pad+0x394>
60002a68:	0035f713          	andi	a4,a1,3
60002a6c:	4601                	li	a2,0
60002a6e:	01378f63          	beq	a5,s3,60002a8c <core::fmt::Formatter::pad+0x286>
60002a72:	40f987b3          	sub	a5,s3,a5
60002a76:	84ce                	mv	s1,s3
60002a78:	00048403          	lb	s0,0(s1)
60002a7c:	0485                	addi	s1,s1,1
60002a7e:	fc042413          	slti	s0,s0,-64
60002a82:	00144413          	xori	s0,s0,1
60002a86:	0785                	addi	a5,a5,1
60002a88:	9622                	add	a2,a2,s0
60002a8a:	f7fd                	bnez	a5,60002a78 <core::fmt::Formatter::pad+0x272>
60002a8c:	96ce                	add	a3,a3,s3
60002a8e:	4481                	li	s1,0
60002a90:	cf11                	beqz	a4,60002aac <core::fmt::Formatter::pad+0x2a6>
60002a92:	ffc5f793          	andi	a5,a1,-4
60002a96:	97b6                	add	a5,a5,a3
60002a98:	00078403          	lb	s0,0(a5)
60002a9c:	0785                	addi	a5,a5,1
60002a9e:	fc042413          	slti	s0,s0,-64
60002aa2:	00144413          	xori	s0,s0,1
60002aa6:	177d                	addi	a4,a4,-1 # 10ffff <.Lline_table_start0+0x10b0f3>
60002aa8:	94a2                	add	s1,s1,s0
60002aaa:	f77d                	bnez	a4,60002a98 <core::fmt::Formatter::pad+0x292>
60002aac:	0025d713          	srli	a4,a1,0x2
60002ab0:	010105b7          	lui	a1,0x1010
60002ab4:	10158793          	addi	a5,a1,257 # 1010101 <.Lline_table_start0+0x100b1f5>
60002ab8:	00ff05b7          	lui	a1,0xff0
60002abc:	0ff58293          	addi	t0,a1,255 # ff00ff <.Lline_table_start0+0xfeb1f3>
60002ac0:	65c1                	lui	a1,0x10
60002ac2:	00158893          	addi	a7,a1,1 # 10001 <.Lline_table_start0+0xb0f5>
60002ac6:	9626                	add	a2,a2,s1
60002ac8:	a01d                	j	60002aee <core::fmt::Formatter::pad+0x2e8>
60002aca:	002e1693          	slli	a3,t3,0x2
60002ace:	969a                	add	a3,a3,t1
60002ad0:	41c38733          	sub	a4,t2,t3
60002ad4:	003e7493          	andi	s1,t3,3
60002ad8:	0055f433          	and	s0,a1,t0
60002adc:	81a1                	srli	a1,a1,0x8
60002ade:	0055f5b3          	and	a1,a1,t0
60002ae2:	95a2                	add	a1,a1,s0
60002ae4:	031585b3          	mul	a1,a1,a7
60002ae8:	81c1                	srli	a1,a1,0x10
60002aea:	962e                	add	a2,a2,a1
60002aec:	ecad                	bnez	s1,60002b66 <core::fmt::Formatter::pad+0x360>
60002aee:	ec0708e3          	beqz	a4,600029be <core::fmt::Formatter::pad+0x1b8>
60002af2:	83ba                	mv	t2,a4
60002af4:	8336                	mv	t1,a3
60002af6:	0c000593          	li	a1,192
60002afa:	8e3a                	mv	t3,a4
60002afc:	00b76463          	bltu	a4,a1,60002b04 <core::fmt::Formatter::pad+0x2fe>
60002b00:	0c000e13          	li	t3,192
60002b04:	0fce7593          	andi	a1,t3,252
60002b08:	00259693          	slli	a3,a1,0x2
60002b0c:	00d30eb3          	add	t4,t1,a3
60002b10:	ddcd                	beqz	a1,60002aca <core::fmt::Formatter::pad+0x2c4>
60002b12:	4581                	li	a1,0
60002b14:	869a                	mv	a3,t1
60002b16:	dad5                	beqz	a3,60002aca <core::fmt::Formatter::pad+0x2c4>
60002b18:	4298                	lw	a4,0(a3)
60002b1a:	fff74493          	not	s1,a4
60002b1e:	809d                	srli	s1,s1,0x7
60002b20:	8319                	srli	a4,a4,0x6
60002b22:	42c0                	lw	s0,4(a3)
60002b24:	8f45                	or	a4,a4,s1
60002b26:	8f7d                	and	a4,a4,a5
60002b28:	95ba                	add	a1,a1,a4
60002b2a:	fff44713          	not	a4,s0
60002b2e:	831d                	srli	a4,a4,0x7
60002b30:	00645493          	srli	s1,s0,0x6
60002b34:	4680                	lw	s0,8(a3)
60002b36:	8f45                	or	a4,a4,s1
60002b38:	8f7d                	and	a4,a4,a5
60002b3a:	95ba                	add	a1,a1,a4
60002b3c:	fff44713          	not	a4,s0
60002b40:	831d                	srli	a4,a4,0x7
60002b42:	00645493          	srli	s1,s0,0x6
60002b46:	46c0                	lw	s0,12(a3)
60002b48:	8f45                	or	a4,a4,s1
60002b4a:	8f7d                	and	a4,a4,a5
60002b4c:	95ba                	add	a1,a1,a4
60002b4e:	fff44713          	not	a4,s0
60002b52:	831d                	srli	a4,a4,0x7
60002b54:	00645493          	srli	s1,s0,0x6
60002b58:	8f45                	or	a4,a4,s1
60002b5a:	8f7d                	and	a4,a4,a5
60002b5c:	06c1                	addi	a3,a3,16
60002b5e:	95ba                	add	a1,a1,a4
60002b60:	fbd69be3          	bne	a3,t4,60002b16 <core::fmt::Formatter::pad+0x310>
60002b64:	b79d                	j	60002aca <core::fmt::Formatter::pad+0x2c4>
60002b66:	04030863          	beqz	t1,60002bb6 <core::fmt::Formatter::pad+0x3b0>
60002b6a:	0c000593          	li	a1,192
60002b6e:	00b3e463          	bltu	t2,a1,60002b76 <core::fmt::Formatter::pad+0x370>
60002b72:	0c000393          	li	t2,192
60002b76:	4581                	li	a1,0
60002b78:	0033f693          	andi	a3,t2,3
60002b7c:	068a                	slli	a3,a3,0x2
60002b7e:	000ea703          	lw	a4,0(t4)
60002b82:	0e91                	addi	t4,t4,4
60002b84:	fff74493          	not	s1,a4
60002b88:	809d                	srli	s1,s1,0x7
60002b8a:	8319                	srli	a4,a4,0x6
60002b8c:	8f45                	or	a4,a4,s1
60002b8e:	8f7d                	and	a4,a4,a5
60002b90:	16f1                	addi	a3,a3,-4
60002b92:	95ba                	add	a1,a1,a4
60002b94:	f6ed                	bnez	a3,60002b7e <core::fmt::Formatter::pad+0x378>
60002b96:	a00d                	j	60002bb8 <core::fmt::Formatter::pad+0x3b2>
60002b98:	8556                	mv	a0,s5
60002b9a:	01553a33          	sltu	s4,a0,s5
60002b9e:	8552                	mv	a0,s4
60002ba0:	50b2                	lw	ra,44(sp)
60002ba2:	5422                	lw	s0,40(sp)
60002ba4:	5492                	lw	s1,36(sp)
60002ba6:	5902                	lw	s2,32(sp)
60002ba8:	49f2                	lw	s3,28(sp)
60002baa:	4a62                	lw	s4,24(sp)
60002bac:	4ad2                	lw	s5,20(sp)
60002bae:	4b42                	lw	s6,16(sp)
60002bb0:	4bb2                	lw	s7,12(sp)
60002bb2:	6145                	addi	sp,sp,48
60002bb4:	8082                	ret
60002bb6:	4581                	li	a1,0
60002bb8:	0055f6b3          	and	a3,a1,t0
60002bbc:	81a1                	srli	a1,a1,0x8
60002bbe:	0055f5b3          	and	a1,a1,t0
60002bc2:	95b6                	add	a1,a1,a3
60002bc4:	031585b3          	mul	a1,a1,a7
60002bc8:	81c1                	srli	a1,a1,0x10
60002bca:	962e                	add	a2,a2,a1
60002bcc:	bbcd                	j	600029be <core::fmt::Formatter::pad+0x1b8>

60002bce <core::panicking::panic>:
60002bce:	7179                	addi	sp,sp,-48
60002bd0:	d606                	sw	ra,44(sp)
60002bd2:	d02a                	sw	a0,32(sp)
60002bd4:	d22e                	sw	a1,36(sp)
60002bd6:	1008                	addi	a0,sp,32
60002bd8:	c82a                	sw	a0,16(sp)
60002bda:	4505                	li	a0,1
60002bdc:	ca2a                	sw	a0,20(sp)
60002bde:	c402                	sw	zero,8(sp)
60002be0:	60003537          	lui	a0,0x60003
60002be4:	4c850513          	addi	a0,a0,1224 # 600034c8 <.Lanon.2158d0578dda08147993e5787a6dfcb6.207>
60002be8:	cc2a                	sw	a0,24(sp)
60002bea:	ce02                	sw	zero,28(sp)
60002bec:	0028                	addi	a0,sp,8
60002bee:	85b2                	mv	a1,a2
60002bf0:	00000097          	auipc	ra,0x0
60002bf4:	85c080e7          	jalr	-1956(ra) # 6000244c <core::panicking::panic_fmt>
	...

60002bfa <<&T as core::fmt::Display>::fmt>:
60002bfa:	4114                	lw	a3,0(a0)
60002bfc:	4150                	lw	a2,4(a0)
60002bfe:	852e                	mv	a0,a1
60002c00:	85b6                	mv	a1,a3
60002c02:	00000317          	auipc	t1,0x0
60002c06:	c0430067          	jr	-1020(t1) # 60002806 <core::fmt::Formatter::pad>

60002c0a <<&T as core::fmt::Debug>::fmt>:
60002c0a:	4150                	lw	a2,4(a0)
60002c0c:	4108                	lw	a0,0(a0)
60002c0e:	465c                	lw	a5,12(a2)
60002c10:	8782                	jr	a5

60002c12 <core::result::unwrap_failed>:
60002c12:	7139                	addi	sp,sp,-64
60002c14:	de06                	sw	ra,60(sp)
60002c16:	600036b7          	lui	a3,0x60003
60002c1a:	de068693          	addi	a3,a3,-544 # 60002de0 <.Lanon.01042f9e07bac0588b13af07786e0e0c.1>
60002c1e:	c036                	sw	a3,0(sp)
60002c20:	02b00693          	li	a3,43
60002c24:	c236                	sw	a3,4(sp)
60002c26:	c42a                	sw	a0,8(sp)
60002c28:	c62e                	sw	a1,12(sp)
60002c2a:	850a                	mv	a0,sp
60002c2c:	d42a                	sw	a0,40(sp)
60002c2e:	60003537          	lui	a0,0x60003
60002c32:	bfa50513          	addi	a0,a0,-1030 # 60002bfa <<&T as core::fmt::Display>::fmt>
60002c36:	d62a                	sw	a0,44(sp)
60002c38:	0028                	addi	a0,sp,8
60002c3a:	d82a                	sw	a0,48(sp)
60002c3c:	60003537          	lui	a0,0x60003
60002c40:	c0a50513          	addi	a0,a0,-1014 # 60002c0a <<&T as core::fmt::Debug>::fmt>
60002c44:	da2a                	sw	a0,52(sp)
60002c46:	60003537          	lui	a0,0x60003
60002c4a:	50050513          	addi	a0,a0,1280 # 60003500 <.Lanon.2158d0578dda08147993e5787a6dfcb6.288>
60002c4e:	cc2a                	sw	a0,24(sp)
60002c50:	4509                	li	a0,2
60002c52:	ce2a                	sw	a0,28(sp)
60002c54:	c802                	sw	zero,16(sp)
60002c56:	102c                	addi	a1,sp,40
60002c58:	d02e                	sw	a1,32(sp)
60002c5a:	d22a                	sw	a0,36(sp)
60002c5c:	0808                	addi	a0,sp,16
60002c5e:	85b2                	mv	a1,a2
60002c60:	fffff097          	auipc	ra,0xfffff
60002c64:	7ec080e7          	jalr	2028(ra) # 6000244c <core::panicking::panic_fmt>
	...

60002c6a <core::fmt::num::imp::<impl core::fmt::Display for u8>::fmt>:
60002c6a:	00054503          	lbu	a0,0(a0)
60002c6e:	00000317          	auipc	t1,0x0
60002c72:	85a30067          	jr	-1958(t1) # 600024c8 <core::fmt::num::imp::fmt_u32>

60002c76 <__set_sie>:
60002c76:	10452073          	csrs	sie,a0
60002c7a:	8082                	ret

60002c7c <__read_sepc>:
60002c7c:	14102573          	csrr	a0,sepc
60002c80:	8082                	ret

60002c82 <__read_scause>:
60002c82:	14202573          	csrr	a0,scause
60002c86:	8082                	ret

60002c88 <__read_stval>:
60002c88:	14302573          	csrr	a0,stval
60002c8c:	8082                	ret

60002c8e <__read_vsim>:
60002c8e:	9c002573          	csrr	a0,0x9c0
60002c92:	8082                	ret

60002c94 <__write_vsim>:
60002c94:	9c051073          	csrw	0x9c0,a0
60002c98:	8082                	ret

60002c9a <__read_vsip>:
60002c9a:	dc002573          	csrr	a0,0xdc0
60002c9e:	8082                	ret

60002ca0 <memset>:
60002ca0:	00000317          	auipc	t1,0x0
60002ca4:	0be30067          	jr	190(t1) # 60002d5e <compiler_builtins::mem::memset>

60002ca8 <memcpy>:
60002ca8:	00000317          	auipc	t1,0x0
60002cac:	00830067          	jr	8(t1) # 60002cb0 <compiler_builtins::mem::memcpy>

60002cb0 <compiler_builtins::mem::memcpy>:
60002cb0:	46bd                	li	a3,15
60002cb2:	06c6fa63          	bgeu	a3,a2,60002d26 <compiler_builtins::mem::memcpy+0x76>
60002cb6:	40a006b3          	neg	a3,a0
60002cba:	0036f813          	andi	a6,a3,3
60002cbe:	010503b3          	add	t2,a0,a6
60002cc2:	00080c63          	beqz	a6,60002cda <compiler_builtins::mem::memcpy+0x2a>
60002cc6:	87aa                	mv	a5,a0
60002cc8:	86ae                	mv	a3,a1
60002cca:	00068703          	lb	a4,0(a3)
60002cce:	00e78023          	sb	a4,0(a5)
60002cd2:	0785                	addi	a5,a5,1
60002cd4:	0685                	addi	a3,a3,1
60002cd6:	fe77eae3          	bltu	a5,t2,60002cca <compiler_builtins::mem::memcpy+0x1a>
60002cda:	010588b3          	add	a7,a1,a6
60002cde:	41060833          	sub	a6,a2,a6
60002ce2:	ffc87293          	andi	t0,a6,-4
60002ce6:	0038f593          	andi	a1,a7,3
60002cea:	005386b3          	add	a3,t2,t0
60002cee:	cd9d                	beqz	a1,60002d2c <compiler_builtins::mem::memcpy+0x7c>
60002cf0:	04505863          	blez	t0,60002d40 <compiler_builtins::mem::memcpy+0x90>
60002cf4:	00359313          	slli	t1,a1,0x3
60002cf8:	ffc8f713          	andi	a4,a7,-4
60002cfc:	4310                	lw	a2,0(a4)
60002cfe:	406005b3          	neg	a1,t1
60002d02:	0185fe13          	andi	t3,a1,24
60002d06:	00470793          	addi	a5,a4,4
60002d0a:	4398                	lw	a4,0(a5)
60002d0c:	00665633          	srl	a2,a2,t1
60002d10:	01c715b3          	sll	a1,a4,t3
60002d14:	8dd1                	or	a1,a1,a2
60002d16:	00b3a023          	sw	a1,0(t2)
60002d1a:	0391                	addi	t2,t2,4
60002d1c:	0791                	addi	a5,a5,4
60002d1e:	863a                	mv	a2,a4
60002d20:	fed3e5e3          	bltu	t2,a3,60002d0a <compiler_builtins::mem::memcpy+0x5a>
60002d24:	a831                	j	60002d40 <compiler_builtins::mem::memcpy+0x90>
60002d26:	86aa                	mv	a3,a0
60002d28:	e20d                	bnez	a2,60002d4a <compiler_builtins::mem::memcpy+0x9a>
60002d2a:	a80d                	j	60002d5c <compiler_builtins::mem::memcpy+0xac>
60002d2c:	00505a63          	blez	t0,60002d40 <compiler_builtins::mem::memcpy+0x90>
60002d30:	85c6                	mv	a1,a7
60002d32:	4190                	lw	a2,0(a1)
60002d34:	00c3a023          	sw	a2,0(t2)
60002d38:	0391                	addi	t2,t2,4
60002d3a:	0591                	addi	a1,a1,4
60002d3c:	fed3ebe3          	bltu	t2,a3,60002d32 <compiler_builtins::mem::memcpy+0x82>
60002d40:	005885b3          	add	a1,a7,t0
60002d44:	00387613          	andi	a2,a6,3
60002d48:	ca11                	beqz	a2,60002d5c <compiler_builtins::mem::memcpy+0xac>
60002d4a:	9636                	add	a2,a2,a3
60002d4c:	00058703          	lb	a4,0(a1)
60002d50:	00e68023          	sb	a4,0(a3)
60002d54:	0685                	addi	a3,a3,1
60002d56:	0585                	addi	a1,a1,1
60002d58:	fec6eae3          	bltu	a3,a2,60002d4c <compiler_builtins::mem::memcpy+0x9c>
60002d5c:	8082                	ret

60002d5e <compiler_builtins::mem::memset>:
60002d5e:	46bd                	li	a3,15
60002d60:	04c6f463          	bgeu	a3,a2,60002da8 <compiler_builtins::mem::memset+0x4a>
60002d64:	40a006b3          	neg	a3,a0
60002d68:	8a8d                	andi	a3,a3,3
60002d6a:	00d50733          	add	a4,a0,a3
60002d6e:	c699                	beqz	a3,60002d7c <compiler_builtins::mem::memset+0x1e>
60002d70:	87aa                	mv	a5,a0
60002d72:	00b78023          	sb	a1,0(a5)
60002d76:	0785                	addi	a5,a5,1
60002d78:	fee7ede3          	bltu	a5,a4,60002d72 <compiler_builtins::mem::memset+0x14>
60002d7c:	8e15                	sub	a2,a2,a3
60002d7e:	ffc67793          	andi	a5,a2,-4
60002d82:	00f706b3          	add	a3,a4,a5
60002d86:	00f05e63          	blez	a5,60002da2 <compiler_builtins::mem::memset+0x44>
60002d8a:	0ff5f813          	zext.b	a6,a1
60002d8e:	010107b7          	lui	a5,0x1010
60002d92:	10178793          	addi	a5,a5,257 # 1010101 <.Lline_table_start0+0x100b1f5>
60002d96:	02f807b3          	mul	a5,a6,a5
60002d9a:	c31c                	sw	a5,0(a4)
60002d9c:	0711                	addi	a4,a4,4
60002d9e:	fed76ee3          	bltu	a4,a3,60002d9a <compiler_builtins::mem::memset+0x3c>
60002da2:	8a0d                	andi	a2,a2,3
60002da4:	e601                	bnez	a2,60002dac <compiler_builtins::mem::memset+0x4e>
60002da6:	a809                	j	60002db8 <compiler_builtins::mem::memset+0x5a>
60002da8:	86aa                	mv	a3,a0
60002daa:	c619                	beqz	a2,60002db8 <compiler_builtins::mem::memset+0x5a>
60002dac:	9636                	add	a2,a2,a3
60002dae:	00b68023          	sb	a1,0(a3)
60002db2:	0685                	addi	a3,a3,1
60002db4:	fec6ede3          	bltu	a3,a2,60002dae <compiler_builtins::mem::memset+0x50>
60002db8:	8082                	ret
