<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v</a>
defines: 
time_elapsed: 1.005s
ram usage: 34956 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp2un8d6i_/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>: No timescale set for &#34;up3down5&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>: Compile module &#34;work@up3down5&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>: Top level module &#34;work@up3down5&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp2un8d6i_/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_up3down5
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp2un8d6i_/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp2un8d6i_/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_up3down5&#39;.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_up3down5

2.2. Analyzing design hierarchy..
Top module:  \work_up3down5
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>$1 in module work_up3down5.
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>$1 in module work_up3down5.
Removed a total of 1 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 7 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_up3down5.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>$1&#39;.
     1/1: $1\count_nxt[8:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_up3down5.\cnt_up&#39; using process `\work_up3down5.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>$1&#39;.
  created $dff cell `$procdff$12&#39; with positive edge clock.
Creating register for signal `\work_up3down5.\cnt_dn&#39; using process `\work_up3down5.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>$1&#39;.
  created $dff cell `$procdff$13&#39; with positive edge clock.
Creating register for signal `\work_up3down5.\count_nxt&#39; using process `\work_up3down5.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>$1&#39;.
  created $dff cell `$procdff$14&#39; with positive edge clock.
Creating register for signal `\work_up3down5.\carry_out&#39; using process `\work_up3down5.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>$1&#39;.
  created $dff cell `$procdff$15&#39; with positive edge clock.
Creating register for signal `\work_up3down5.\borrow_out&#39; using process `\work_up3down5.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>$1&#39;.
  created $dff cell `$procdff$16&#39; with positive edge clock.
Creating register for signal `\work_up3down5.\count_out&#39; using process `\work_up3down5.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>$1&#39;.
  created $dff cell `$procdff$17&#39; with positive edge clock.
Creating register for signal `\work_up3down5.\parity_out&#39; using process `\work_up3down5.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>$1&#39;.
  created $dff cell `$procdff$18&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_up3down5.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>$1&#39;.
Removing empty process `work_up3down5.$proc$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>$1&#39;.
Cleaned up 1 empty switch.

4. Executing CHECK pass (checking for obvious problems).
checking module work_up3down5..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_up3down5 ===

   Number of wires:                 29
   Number of wire bits:            139
   Number of public wires:          11
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $add                            1
     $and                            2
     $dff                            7
     $eq                             4
     $pmux                           1
     $reduce_xor                     1
     $sub                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_up3down5..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_up3down5&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34;
      },
      &#34;ports&#34;: {
        &#34;clock&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;data_in&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10, 11 ]
        },
        &#34;up&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 12 ]
        },
        &#34;down&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 13 ]
        },
        &#34;carry_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 14 ]
        },
        &#34;borrow_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 15 ]
        },
        &#34;count_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 16, 17, 18, 19, 20, 21, 22, 23, 24 ]
        },
        &#34;parity_out&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 25 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:17</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000001001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000001010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:17</a>.0-17.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:28</a>$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:28</a>.0-28.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12 ],
            &#34;B&#34;: [ 35 ],
            &#34;Y&#34;: [ 36 ]
          }
        },
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:29</a>$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:29</a>.0-29.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 13 ],
            &#34;B&#34;: [ 37 ],
            &#34;Y&#34;: [ 38 ]
          }
        },
        &#34;$procdff$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            &#34;Q&#34;: [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ]
          }
        },
        &#34;$procdff$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 49, 50, 51, 52, 53, 54, 55, 56, 57, 37 ],
            &#34;Q&#34;: [ 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
          }
        },
        &#34;$procdff$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 68, 69, 70, 71, 72, 73, 74, 75, 76 ],
            &#34;Q&#34;: [ 77, 78, 79, 80, 81, 82, 83, 84, 85 ]
          }
        },
        &#34;$procdff$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 36 ],
            &#34;Q&#34;: [ 14 ]
          }
        },
        &#34;$procdff$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 38 ],
            &#34;Q&#34;: [ 15 ]
          }
        },
        &#34;$procdff$17&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 68, 69, 70, 71, 72, 73, 74, 75, 76 ],
            &#34;Q&#34;: [ 16, 17, 18, 19, 20, 21, 22, 23, 24 ]
          }
        },
        &#34;$procdff$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 86 ],
            &#34;Q&#34;: [ 25 ]
          }
        },
        &#34;$procmux$10_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:21</a>.0-21.0|<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:19</a>.0-19.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 13, 12 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 87 ]
          }
        },
        &#34;$procmux$11_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:20</a>.0-20.0|<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:19</a>.0-19.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 13, 12 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 88 ]
          }
        },
        &#34;$procmux$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000001001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:23</a>.0-23.0|<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:19</a>.0-19.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;B&#34;: [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 49, 50, 51, 52, 53, 54, 55, 56, 57, 3, 4, 5, 6, 7, 8, 9, 10, 11 ],
            &#34;S&#34;: [ 89, 90, 87, 88 ],
            &#34;Y&#34;: [ 68, 69, 70, 71, 72, 73, 74, 75, 76 ]
          }
        },
        &#34;$procmux$8_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:23</a>.0-23.0|<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:19</a>.0-19.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 13, 12 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 89 ]
          }
        },
        &#34;$procmux$9_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:22</a>.0-22.0|<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:19</a>.0-19.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 13, 12 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 90 ]
          }
        },
        &#34;$reduce_xor$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:27</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_xor&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000001001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:27</a>.0-27.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 68, 69, 70, 71, 72, 73, 74, 75, 76 ],
            &#34;Y&#34;: [ 86 ]
          }
        },
        &#34;$sub$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:16</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$sub&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000001001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000001010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 49, 50, 51, 52, 53, 54, 55, 56, 57, 37 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\borrow_out[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 38 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          }
        },
        &#34;$0\\carry_out[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 36 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          }
        },
        &#34;$0\\cnt_dn[9:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 49, 50, 51, 52, 53, 54, 55, 56, 57, 37 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          }
        },
        &#34;$0\\cnt_up[9:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          }
        },
        &#34;$0\\count_nxt[8:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 68, 69, 70, 71, 72, 73, 74, 75, 76 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          }
        },
        &#34;$0\\count_out[8:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 68, 69, 70, 71, 72, 73, 74, 75, 76 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          }
        },
        &#34;$0\\parity_out[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 86 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          }
        },
        &#34;$1\\count_nxt[8:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 68, 69, 70, 71, 72, 73, 74, 75, 76 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34;
          }
        },
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:17</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:17</a>.0-17.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:28</a>$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 36 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:28</a>.0-28.0&#34;
          }
        },
        &#34;$and$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:29</a>$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 38 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:29</a>.0-29.0&#34;
          }
        },
        &#34;$procmux$10_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 87 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$11_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 88 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 68, 69, 70, 71, 72, 73, 74, 75, 76 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$8_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 89 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$9_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 90 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$reduce_xor$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:27</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 86 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:27</a>.0-27.0&#34;
          }
        },
        &#34;$sub$<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:16</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 49, 50, 51, 52, 53, 54, 55, 56, 57, 37 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:16</a>.0-16.0&#34;
          }
        },
        &#34;borrow_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34;
          }
        },
        &#34;carry_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34;
          }
        },
        &#34;clock&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34;
          }
        },
        &#34;cnt_dn&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:11</a>.0-11.0&#34;
          }
        },
        &#34;cnt_up&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:11</a>.0-11.0&#34;
          }
        },
        &#34;count_nxt&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 77, 78, 79, 80, 81, 82, 83, 84, 85 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:12</a>.0-12.0&#34;
          }
        },
        &#34;count_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34;
          }
        },
        &#34;data_in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3, 4, 5, 6, 7, 8, 9, 10, 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34;
          }
        },
        &#34;down&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34;
          }
        },
        &#34;parity_out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 25 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34;
          }
        },
        &#34;up&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_up3down5&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34; *)
module work_up3down5(clock, data_in, up, down, carry_out, borrow_out, count_out, parity_out);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34; *)
  wire _01_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34; *)
  wire [9:0] _02_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34; *)
  wire [9:0] _03_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34; *)
  wire [8:0] _04_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34; *)
  wire [8:0] _05_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:14</a>.0-14.0&#34; *)
  wire [8:0] _07_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:17</a>.0-17.0&#34; *)
  wire [9:0] _08_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:28</a>.0-28.0&#34; *)
  wire _09_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:29</a>.0-29.0&#34; *)
  wire _10_;
  wire _11_;
  wire _12_;
  wire [8:0] _13_;
  wire _14_;
  wire _15_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:27</a>.0-27.0&#34; *)
  wire _16_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:16</a>.0-16.0&#34; *)
  wire [9:0] _17_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34; *)
  output borrow_out;
  reg borrow_out;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34; *)
  output carry_out;
  reg carry_out;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34; *)
  input clock;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:11</a>.0-11.0&#34; *)
  reg [9:0] cnt_dn;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:11</a>.0-11.0&#34; *)
  reg [9:0] cnt_up;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:12</a>.0-12.0&#34; *)
  reg [8:0] count_nxt;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34; *)
  output [8:0] count_out;
  reg [8:0] count_out;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34; *)
  input [8:0] data_in;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34; *)
  input down;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34; *)
  output parity_out;
  reg parity_out;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:3</a>.0-3.0&#34; *)
  input up;
  assign _08_ = count_out + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:17</a>.0-17.0&#34; *) 9&#39;h3;
  assign _09_ = up &amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:28</a>.0-28.0&#34; *) _08_[9];
  assign _10_ = down &amp; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:29</a>.0-29.0&#34; *) _17_[9];
  always @(posedge clock)
      cnt_up &lt;= _08_;
  always @(posedge clock)
      cnt_dn &lt;= _17_;
  always @(posedge clock)
      count_nxt &lt;= _13_;
  always @(posedge clock)
      carry_out &lt;= _09_;
  always @(posedge clock)
      borrow_out &lt;= _10_;
  always @(posedge clock)
      count_out &lt;= _13_;
  always @(posedge clock)
      parity_out &lt;= _16_;
  assign _11_ = { up, down } == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:21</a>.0-21.0|<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:19</a>.0-19.0&#34; *) 2&#39;h1;
  assign _12_ = { up, down } == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:20</a>.0-20.0|<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:19</a>.0-19.0&#34; *) 2&#39;h0;
  function [8:0] _30_;
    input [8:0] a;
    input [35:0] b;
    input [3:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:23</a>.0-23.0|<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:19</a>.0-19.0&#34; *)
    (* parallel_case *)
    case (s)
      4&#39;b0001:
        _30_ = b[8:0];
      4&#39;b0010:
        _30_ = b[17:9];
      4&#39;b0100:
        _30_ = b[26:18];
      4&#39;b1000:
        _30_ = b[35:27];
      default:
        _30_ = a;
    endcase
  endfunction
  assign _13_ = _30_(9&#39;hxxx, { data_in, _17_[8:0], _08_[8:0], count_out }, { _12_, _11_, _15_, _14_ });
  assign _14_ = { up, down } == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:23</a>.0-23.0|<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:19</a>.0-19.0&#34; *) 2&#39;h3;
  assign _15_ = { up, down } == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:22</a>.0-22.0|<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:19</a>.0-19.0&#34; *) 2&#39;h2;
  assign _16_ = ^ (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:27</a>.0-27.0&#34; *) _07_;
  assign _17_ = count_out - (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/fiedler-cooley.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/fiedler-cooley.v:16</a>.0-16.0&#34; *) 9&#39;h5;
  assign _05_ = _07_;
  assign _00_ = _10_;
  assign _01_ = _09_;
  assign _06_ = _16_;
  assign _04_ = _07_;
  assign _03_ = _08_;
  assign _02_ = _17_;
  assign _07_ = _13_;
endmodule

End of script. Logfile hash: 9f30821c62, CPU: user 0.02s system 0.00s, MEM: 16.26 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 31% 2x write_verilog (0 sec), 29% 2x read_uhdm (0 sec), ...

</pre>
</body>