---
title: "verilog-indent-level-module"
layout: doc
---
<strong>verilog-indent-level-module</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>3</pre></br>
<ul><li>  This variable is safe as a file local variable if its value</br>
  satisfies the predicate `integerp'.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Indentation of Module level Verilog statements (eg always, initial).</br>
Set to 0 to get initial and always statements lined up on the left side of</br>
your screen.</br>
</br>
You can customize this variable.
