
hw5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a50  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002108c  08005c20  08005c20  00006c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08026cac  08026cac  000290d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08026cac  08026cac  00027cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08026cb4  08026cb4  000290d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08026cb4  08026cb4  00027cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08026cb8  08026cb8  00027cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000010d0  20000000  08026cbc  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000524  200010d0  08027d8c  000290d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015f4  08027d8c  000295f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000290d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000070d6  00000000  00000000  00029100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000197a  00000000  00000000  000301d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000638  00000000  00000000  00031b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003df  00000000  00000000  00032188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000224ae  00000000  00000000  00032567  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000094e9  00000000  00000000  00054a15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca248  00000000  00000000  0005defe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  00128146  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000234c  00000000  00000000  001281fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0012a548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00002a79  00000000  00000000  0012a5a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000060  00000000  00000000  0012d022  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200010d0 	.word	0x200010d0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005c08 	.word	0x08005c08

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200010d4 	.word	0x200010d4
 800020c:	08005c08 	.word	0x08005c08

08000210 <arm_bitreversal_32>:
 8000210:	1c4b      	adds	r3, r1, #1
 8000212:	2b01      	cmp	r3, #1
 8000214:	bf98      	it	ls
 8000216:	4770      	bxls	lr
 8000218:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800021c:	1c91      	adds	r1, r2, #2
 800021e:	089b      	lsrs	r3, r3, #2

08000220 <arm_bitreversal_32_0>:
 8000220:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000224:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000228:	880a      	ldrh	r2, [r1, #0]
 800022a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800022e:	4480      	add	r8, r0
 8000230:	4481      	add	r9, r0
 8000232:	4402      	add	r2, r0
 8000234:	4484      	add	ip, r0
 8000236:	f8d9 7000 	ldr.w	r7, [r9]
 800023a:	f8d8 6000 	ldr.w	r6, [r8]
 800023e:	6815      	ldr	r5, [r2, #0]
 8000240:	f8dc 4000 	ldr.w	r4, [ip]
 8000244:	f8c9 6000 	str.w	r6, [r9]
 8000248:	f8c8 7000 	str.w	r7, [r8]
 800024c:	f8cc 5000 	str.w	r5, [ip]
 8000250:	6014      	str	r4, [r2, #0]
 8000252:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000256:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800025a:	6855      	ldr	r5, [r2, #4]
 800025c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000260:	f8c9 6004 	str.w	r6, [r9, #4]
 8000264:	f8c8 7004 	str.w	r7, [r8, #4]
 8000268:	f8cc 5004 	str.w	r5, [ip, #4]
 800026c:	6054      	str	r4, [r2, #4]
 800026e:	3108      	adds	r1, #8
 8000270:	3b01      	subs	r3, #1
 8000272:	d1d5      	bne.n	8000220 <arm_bitreversal_32_0>
 8000274:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000278:	4770      	bx	lr

0800027a <arm_bitreversal_16>:
 800027a:	1c4b      	adds	r3, r1, #1
 800027c:	2b01      	cmp	r3, #1
 800027e:	bf98      	it	ls
 8000280:	4770      	bxls	lr
 8000282:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000286:	1c91      	adds	r1, r2, #2
 8000288:	089b      	lsrs	r3, r3, #2

0800028a <arm_bitreversal_16_0>:
 800028a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800028e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000292:	880a      	ldrh	r2, [r1, #0]
 8000294:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000298:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800029c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80002a0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80002a4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80002a8:	f8d9 7000 	ldr.w	r7, [r9]
 80002ac:	f8d8 6000 	ldr.w	r6, [r8]
 80002b0:	6815      	ldr	r5, [r2, #0]
 80002b2:	f8dc 4000 	ldr.w	r4, [ip]
 80002b6:	f8c9 6000 	str.w	r6, [r9]
 80002ba:	f8c8 7000 	str.w	r7, [r8]
 80002be:	f8cc 5000 	str.w	r5, [ip]
 80002c2:	6014      	str	r4, [r2, #0]
 80002c4:	3108      	adds	r1, #8
 80002c6:	3b01      	subs	r3, #1
 80002c8:	d1df      	bne.n	800028a <arm_bitreversal_16_0>
 80002ca:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ce:	4770      	bx	lr

080002d0 <memchr>:
 80002d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002d4:	2a10      	cmp	r2, #16
 80002d6:	db2b      	blt.n	8000330 <memchr+0x60>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	d008      	beq.n	80002f0 <memchr+0x20>
 80002de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e2:	3a01      	subs	r2, #1
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d02d      	beq.n	8000344 <memchr+0x74>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	b342      	cbz	r2, 8000340 <memchr+0x70>
 80002ee:	d1f6      	bne.n	80002de <memchr+0xe>
 80002f0:	b4f0      	push	{r4, r5, r6, r7}
 80002f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002fa:	f022 0407 	bic.w	r4, r2, #7
 80002fe:	f07f 0700 	mvns.w	r7, #0
 8000302:	2300      	movs	r3, #0
 8000304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000308:	3c08      	subs	r4, #8
 800030a:	ea85 0501 	eor.w	r5, r5, r1
 800030e:	ea86 0601 	eor.w	r6, r6, r1
 8000312:	fa85 f547 	uadd8	r5, r5, r7
 8000316:	faa3 f587 	sel	r5, r3, r7
 800031a:	fa86 f647 	uadd8	r6, r6, r7
 800031e:	faa5 f687 	sel	r6, r5, r7
 8000322:	b98e      	cbnz	r6, 8000348 <memchr+0x78>
 8000324:	d1ee      	bne.n	8000304 <memchr+0x34>
 8000326:	bcf0      	pop	{r4, r5, r6, r7}
 8000328:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800032c:	f002 0207 	and.w	r2, r2, #7
 8000330:	b132      	cbz	r2, 8000340 <memchr+0x70>
 8000332:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000336:	3a01      	subs	r2, #1
 8000338:	ea83 0301 	eor.w	r3, r3, r1
 800033c:	b113      	cbz	r3, 8000344 <memchr+0x74>
 800033e:	d1f8      	bne.n	8000332 <memchr+0x62>
 8000340:	2000      	movs	r0, #0
 8000342:	4770      	bx	lr
 8000344:	3801      	subs	r0, #1
 8000346:	4770      	bx	lr
 8000348:	2d00      	cmp	r5, #0
 800034a:	bf06      	itte	eq
 800034c:	4635      	moveq	r5, r6
 800034e:	3803      	subeq	r0, #3
 8000350:	3807      	subne	r0, #7
 8000352:	f015 0f01 	tst.w	r5, #1
 8000356:	d107      	bne.n	8000368 <memchr+0x98>
 8000358:	3001      	adds	r0, #1
 800035a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800035e:	bf02      	ittt	eq
 8000360:	3001      	addeq	r0, #1
 8000362:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000366:	3001      	addeq	r0, #1
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	3801      	subs	r0, #1
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <__aeabi_drsub>:
 8000370:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000374:	e002      	b.n	800037c <__adddf3>
 8000376:	bf00      	nop

08000378 <__aeabi_dsub>:
 8000378:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800037c <__adddf3>:
 800037c:	b530      	push	{r4, r5, lr}
 800037e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000382:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	bf1f      	itttt	ne
 8000392:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000396:	ea55 0c02 	orrsne.w	ip, r5, r2
 800039a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800039e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003a2:	f000 80e2 	beq.w	800056a <__adddf3+0x1ee>
 80003a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ae:	bfb8      	it	lt
 80003b0:	426d      	neglt	r5, r5
 80003b2:	dd0c      	ble.n	80003ce <__adddf3+0x52>
 80003b4:	442c      	add	r4, r5
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	ea82 0000 	eor.w	r0, r2, r0
 80003c2:	ea83 0101 	eor.w	r1, r3, r1
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	2d36      	cmp	r5, #54	@ 0x36
 80003d0:	bf88      	it	hi
 80003d2:	bd30      	pophi	{r4, r5, pc}
 80003d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003e4:	d002      	beq.n	80003ec <__adddf3+0x70>
 80003e6:	4240      	negs	r0, r0
 80003e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003f8:	d002      	beq.n	8000400 <__adddf3+0x84>
 80003fa:	4252      	negs	r2, r2
 80003fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000400:	ea94 0f05 	teq	r4, r5
 8000404:	f000 80a7 	beq.w	8000556 <__adddf3+0x1da>
 8000408:	f1a4 0401 	sub.w	r4, r4, #1
 800040c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000410:	db0d      	blt.n	800042e <__adddf3+0xb2>
 8000412:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000416:	fa22 f205 	lsr.w	r2, r2, r5
 800041a:	1880      	adds	r0, r0, r2
 800041c:	f141 0100 	adc.w	r1, r1, #0
 8000420:	fa03 f20e 	lsl.w	r2, r3, lr
 8000424:	1880      	adds	r0, r0, r2
 8000426:	fa43 f305 	asr.w	r3, r3, r5
 800042a:	4159      	adcs	r1, r3
 800042c:	e00e      	b.n	800044c <__adddf3+0xd0>
 800042e:	f1a5 0520 	sub.w	r5, r5, #32
 8000432:	f10e 0e20 	add.w	lr, lr, #32
 8000436:	2a01      	cmp	r2, #1
 8000438:	fa03 fc0e 	lsl.w	ip, r3, lr
 800043c:	bf28      	it	cs
 800043e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000442:	fa43 f305 	asr.w	r3, r3, r5
 8000446:	18c0      	adds	r0, r0, r3
 8000448:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000450:	d507      	bpl.n	8000462 <__adddf3+0xe6>
 8000452:	f04f 0e00 	mov.w	lr, #0
 8000456:	f1dc 0c00 	rsbs	ip, ip, #0
 800045a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800045e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000462:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000466:	d31b      	bcc.n	80004a0 <__adddf3+0x124>
 8000468:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800046c:	d30c      	bcc.n	8000488 <__adddf3+0x10c>
 800046e:	0849      	lsrs	r1, r1, #1
 8000470:	ea5f 0030 	movs.w	r0, r0, rrx
 8000474:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000478:	f104 0401 	add.w	r4, r4, #1
 800047c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000480:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000484:	f080 809a 	bcs.w	80005bc <__adddf3+0x240>
 8000488:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800048c:	bf08      	it	eq
 800048e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000492:	f150 0000 	adcs.w	r0, r0, #0
 8000496:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800049a:	ea41 0105 	orr.w	r1, r1, r5
 800049e:	bd30      	pop	{r4, r5, pc}
 80004a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004a4:	4140      	adcs	r0, r0
 80004a6:	eb41 0101 	adc.w	r1, r1, r1
 80004aa:	3c01      	subs	r4, #1
 80004ac:	bf28      	it	cs
 80004ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004b2:	d2e9      	bcs.n	8000488 <__adddf3+0x10c>
 80004b4:	f091 0f00 	teq	r1, #0
 80004b8:	bf04      	itt	eq
 80004ba:	4601      	moveq	r1, r0
 80004bc:	2000      	moveq	r0, #0
 80004be:	fab1 f381 	clz	r3, r1
 80004c2:	bf08      	it	eq
 80004c4:	3320      	addeq	r3, #32
 80004c6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ca:	f1b3 0220 	subs.w	r2, r3, #32
 80004ce:	da0c      	bge.n	80004ea <__adddf3+0x16e>
 80004d0:	320c      	adds	r2, #12
 80004d2:	dd08      	ble.n	80004e6 <__adddf3+0x16a>
 80004d4:	f102 0c14 	add.w	ip, r2, #20
 80004d8:	f1c2 020c 	rsb	r2, r2, #12
 80004dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004e0:	fa21 f102 	lsr.w	r1, r1, r2
 80004e4:	e00c      	b.n	8000500 <__adddf3+0x184>
 80004e6:	f102 0214 	add.w	r2, r2, #20
 80004ea:	bfd8      	it	le
 80004ec:	f1c2 0c20 	rsble	ip, r2, #32
 80004f0:	fa01 f102 	lsl.w	r1, r1, r2
 80004f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004f8:	bfdc      	itt	le
 80004fa:	ea41 010c 	orrle.w	r1, r1, ip
 80004fe:	4090      	lslle	r0, r2
 8000500:	1ae4      	subs	r4, r4, r3
 8000502:	bfa2      	ittt	ge
 8000504:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000508:	4329      	orrge	r1, r5
 800050a:	bd30      	popge	{r4, r5, pc}
 800050c:	ea6f 0404 	mvn.w	r4, r4
 8000510:	3c1f      	subs	r4, #31
 8000512:	da1c      	bge.n	800054e <__adddf3+0x1d2>
 8000514:	340c      	adds	r4, #12
 8000516:	dc0e      	bgt.n	8000536 <__adddf3+0x1ba>
 8000518:	f104 0414 	add.w	r4, r4, #20
 800051c:	f1c4 0220 	rsb	r2, r4, #32
 8000520:	fa20 f004 	lsr.w	r0, r0, r4
 8000524:	fa01 f302 	lsl.w	r3, r1, r2
 8000528:	ea40 0003 	orr.w	r0, r0, r3
 800052c:	fa21 f304 	lsr.w	r3, r1, r4
 8000530:	ea45 0103 	orr.w	r1, r5, r3
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	f1c4 040c 	rsb	r4, r4, #12
 800053a:	f1c4 0220 	rsb	r2, r4, #32
 800053e:	fa20 f002 	lsr.w	r0, r0, r2
 8000542:	fa01 f304 	lsl.w	r3, r1, r4
 8000546:	ea40 0003 	orr.w	r0, r0, r3
 800054a:	4629      	mov	r1, r5
 800054c:	bd30      	pop	{r4, r5, pc}
 800054e:	fa21 f004 	lsr.w	r0, r1, r4
 8000552:	4629      	mov	r1, r5
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f094 0f00 	teq	r4, #0
 800055a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800055e:	bf06      	itte	eq
 8000560:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000564:	3401      	addeq	r4, #1
 8000566:	3d01      	subne	r5, #1
 8000568:	e74e      	b.n	8000408 <__adddf3+0x8c>
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf18      	it	ne
 8000570:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000574:	d029      	beq.n	80005ca <__adddf3+0x24e>
 8000576:	ea94 0f05 	teq	r4, r5
 800057a:	bf08      	it	eq
 800057c:	ea90 0f02 	teqeq	r0, r2
 8000580:	d005      	beq.n	800058e <__adddf3+0x212>
 8000582:	ea54 0c00 	orrs.w	ip, r4, r0
 8000586:	bf04      	itt	eq
 8000588:	4619      	moveq	r1, r3
 800058a:	4610      	moveq	r0, r2
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	ea91 0f03 	teq	r1, r3
 8000592:	bf1e      	ittt	ne
 8000594:	2100      	movne	r1, #0
 8000596:	2000      	movne	r0, #0
 8000598:	bd30      	popne	{r4, r5, pc}
 800059a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800059e:	d105      	bne.n	80005ac <__adddf3+0x230>
 80005a0:	0040      	lsls	r0, r0, #1
 80005a2:	4149      	adcs	r1, r1
 80005a4:	bf28      	it	cs
 80005a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005aa:	bd30      	pop	{r4, r5, pc}
 80005ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005b0:	bf3c      	itt	cc
 80005b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005b6:	bd30      	popcc	{r4, r5, pc}
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005c4:	f04f 0000 	mov.w	r0, #0
 80005c8:	bd30      	pop	{r4, r5, pc}
 80005ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ce:	bf1a      	itte	ne
 80005d0:	4619      	movne	r1, r3
 80005d2:	4610      	movne	r0, r2
 80005d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005d8:	bf1c      	itt	ne
 80005da:	460b      	movne	r3, r1
 80005dc:	4602      	movne	r2, r0
 80005de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005e2:	bf06      	itte	eq
 80005e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005e8:	ea91 0f03 	teqeq	r1, r3
 80005ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	bf00      	nop

080005f4 <__aeabi_ui2d>:
 80005f4:	f090 0f00 	teq	r0, #0
 80005f8:	bf04      	itt	eq
 80005fa:	2100      	moveq	r1, #0
 80005fc:	4770      	bxeq	lr
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000604:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000608:	f04f 0500 	mov.w	r5, #0
 800060c:	f04f 0100 	mov.w	r1, #0
 8000610:	e750      	b.n	80004b4 <__adddf3+0x138>
 8000612:	bf00      	nop

08000614 <__aeabi_i2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800062c:	bf48      	it	mi
 800062e:	4240      	negmi	r0, r0
 8000630:	f04f 0100 	mov.w	r1, #0
 8000634:	e73e      	b.n	80004b4 <__adddf3+0x138>
 8000636:	bf00      	nop

08000638 <__aeabi_f2d>:
 8000638:	0042      	lsls	r2, r0, #1
 800063a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800063e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000642:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000646:	bf1f      	itttt	ne
 8000648:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800064c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000650:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000654:	4770      	bxne	lr
 8000656:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800065a:	bf08      	it	eq
 800065c:	4770      	bxeq	lr
 800065e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000662:	bf04      	itt	eq
 8000664:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000668:	4770      	bxeq	lr
 800066a:	b530      	push	{r4, r5, lr}
 800066c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000670:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000678:	e71c      	b.n	80004b4 <__adddf3+0x138>
 800067a:	bf00      	nop

0800067c <__aeabi_ul2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	e00a      	b.n	80006a2 <__aeabi_l2d+0x16>

0800068c <__aeabi_l2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800069a:	d502      	bpl.n	80006a2 <__aeabi_l2d+0x16>
 800069c:	4240      	negs	r0, r0
 800069e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ae:	f43f aed8 	beq.w	8000462 <__adddf3+0xe6>
 80006b2:	f04f 0203 	mov.w	r2, #3
 80006b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ba:	bf18      	it	ne
 80006bc:	3203      	addne	r2, #3
 80006be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006c2:	bf18      	it	ne
 80006c4:	3203      	addne	r2, #3
 80006c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ca:	f1c2 0320 	rsb	r3, r2, #32
 80006ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006da:	ea40 000e 	orr.w	r0, r0, lr
 80006de:	fa21 f102 	lsr.w	r1, r1, r2
 80006e2:	4414      	add	r4, r2
 80006e4:	e6bd      	b.n	8000462 <__adddf3+0xe6>
 80006e6:	bf00      	nop

080006e8 <__aeabi_dmul>:
 80006e8:	b570      	push	{r4, r5, r6, lr}
 80006ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006f6:	bf1d      	ittte	ne
 80006f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006fc:	ea94 0f0c 	teqne	r4, ip
 8000700:	ea95 0f0c 	teqne	r5, ip
 8000704:	f000 f8de 	bleq	80008c4 <__aeabi_dmul+0x1dc>
 8000708:	442c      	add	r4, r5
 800070a:	ea81 0603 	eor.w	r6, r1, r3
 800070e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000712:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000716:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800071a:	bf18      	it	ne
 800071c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000720:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000724:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000728:	d038      	beq.n	800079c <__aeabi_dmul+0xb4>
 800072a:	fba0 ce02 	umull	ip, lr, r0, r2
 800072e:	f04f 0500 	mov.w	r5, #0
 8000732:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000736:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800073a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800073e:	f04f 0600 	mov.w	r6, #0
 8000742:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000746:	f09c 0f00 	teq	ip, #0
 800074a:	bf18      	it	ne
 800074c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000750:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000754:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000758:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800075c:	d204      	bcs.n	8000768 <__aeabi_dmul+0x80>
 800075e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000762:	416d      	adcs	r5, r5
 8000764:	eb46 0606 	adc.w	r6, r6, r6
 8000768:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800076c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000770:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000774:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000778:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800077c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000780:	bf88      	it	hi
 8000782:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000786:	d81e      	bhi.n	80007c6 <__aeabi_dmul+0xde>
 8000788:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800078c:	bf08      	it	eq
 800078e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000792:	f150 0000 	adcs.w	r0, r0, #0
 8000796:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007a0:	ea46 0101 	orr.w	r1, r6, r1
 80007a4:	ea40 0002 	orr.w	r0, r0, r2
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007b0:	bfc2      	ittt	gt
 80007b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ba:	bd70      	popgt	{r4, r5, r6, pc}
 80007bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007c0:	f04f 0e00 	mov.w	lr, #0
 80007c4:	3c01      	subs	r4, #1
 80007c6:	f300 80ab 	bgt.w	8000920 <__aeabi_dmul+0x238>
 80007ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007ce:	bfde      	ittt	le
 80007d0:	2000      	movle	r0, #0
 80007d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007d6:	bd70      	pople	{r4, r5, r6, pc}
 80007d8:	f1c4 0400 	rsb	r4, r4, #0
 80007dc:	3c20      	subs	r4, #32
 80007de:	da35      	bge.n	800084c <__aeabi_dmul+0x164>
 80007e0:	340c      	adds	r4, #12
 80007e2:	dc1b      	bgt.n	800081c <__aeabi_dmul+0x134>
 80007e4:	f104 0414 	add.w	r4, r4, #20
 80007e8:	f1c4 0520 	rsb	r5, r4, #32
 80007ec:	fa00 f305 	lsl.w	r3, r0, r5
 80007f0:	fa20 f004 	lsr.w	r0, r0, r4
 80007f4:	fa01 f205 	lsl.w	r2, r1, r5
 80007f8:	ea40 0002 	orr.w	r0, r0, r2
 80007fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000800:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000804:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000808:	fa21 f604 	lsr.w	r6, r1, r4
 800080c:	eb42 0106 	adc.w	r1, r2, r6
 8000810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000814:	bf08      	it	eq
 8000816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800081a:	bd70      	pop	{r4, r5, r6, pc}
 800081c:	f1c4 040c 	rsb	r4, r4, #12
 8000820:	f1c4 0520 	rsb	r5, r4, #32
 8000824:	fa00 f304 	lsl.w	r3, r0, r4
 8000828:	fa20 f005 	lsr.w	r0, r0, r5
 800082c:	fa01 f204 	lsl.w	r2, r1, r4
 8000830:	ea40 0002 	orr.w	r0, r0, r2
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800083c:	f141 0100 	adc.w	r1, r1, #0
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f1c4 0520 	rsb	r5, r4, #32
 8000850:	fa00 f205 	lsl.w	r2, r0, r5
 8000854:	ea4e 0e02 	orr.w	lr, lr, r2
 8000858:	fa20 f304 	lsr.w	r3, r0, r4
 800085c:	fa01 f205 	lsl.w	r2, r1, r5
 8000860:	ea43 0302 	orr.w	r3, r3, r2
 8000864:	fa21 f004 	lsr.w	r0, r1, r4
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800086c:	fa21 f204 	lsr.w	r2, r1, r4
 8000870:	ea20 0002 	bic.w	r0, r0, r2
 8000874:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000878:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800087c:	bf08      	it	eq
 800087e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f094 0f00 	teq	r4, #0
 8000888:	d10f      	bne.n	80008aa <__aeabi_dmul+0x1c2>
 800088a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800088e:	0040      	lsls	r0, r0, #1
 8000890:	eb41 0101 	adc.w	r1, r1, r1
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	bf08      	it	eq
 800089a:	3c01      	subeq	r4, #1
 800089c:	d0f7      	beq.n	800088e <__aeabi_dmul+0x1a6>
 800089e:	ea41 0106 	orr.w	r1, r1, r6
 80008a2:	f095 0f00 	teq	r5, #0
 80008a6:	bf18      	it	ne
 80008a8:	4770      	bxne	lr
 80008aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008ae:	0052      	lsls	r2, r2, #1
 80008b0:	eb43 0303 	adc.w	r3, r3, r3
 80008b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008b8:	bf08      	it	eq
 80008ba:	3d01      	subeq	r5, #1
 80008bc:	d0f7      	beq.n	80008ae <__aeabi_dmul+0x1c6>
 80008be:	ea43 0306 	orr.w	r3, r3, r6
 80008c2:	4770      	bx	lr
 80008c4:	ea94 0f0c 	teq	r4, ip
 80008c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008cc:	bf18      	it	ne
 80008ce:	ea95 0f0c 	teqne	r5, ip
 80008d2:	d00c      	beq.n	80008ee <__aeabi_dmul+0x206>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	d1d1      	bne.n	8000884 <__aeabi_dmul+0x19c>
 80008e0:	ea81 0103 	eor.w	r1, r1, r3
 80008e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008e8:	f04f 0000 	mov.w	r0, #0
 80008ec:	bd70      	pop	{r4, r5, r6, pc}
 80008ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f2:	bf06      	itte	eq
 80008f4:	4610      	moveq	r0, r2
 80008f6:	4619      	moveq	r1, r3
 80008f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fc:	d019      	beq.n	8000932 <__aeabi_dmul+0x24a>
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	d102      	bne.n	800090a <__aeabi_dmul+0x222>
 8000904:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000908:	d113      	bne.n	8000932 <__aeabi_dmul+0x24a>
 800090a:	ea95 0f0c 	teq	r5, ip
 800090e:	d105      	bne.n	800091c <__aeabi_dmul+0x234>
 8000910:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000914:	bf1c      	itt	ne
 8000916:	4610      	movne	r0, r2
 8000918:	4619      	movne	r1, r3
 800091a:	d10a      	bne.n	8000932 <__aeabi_dmul+0x24a>
 800091c:	ea81 0103 	eor.w	r1, r1, r3
 8000920:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000924:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000928:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	bd70      	pop	{r4, r5, r6, pc}
 8000932:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000936:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800093a:	bd70      	pop	{r4, r5, r6, pc}

0800093c <__aeabi_ddiv>:
 800093c:	b570      	push	{r4, r5, r6, lr}
 800093e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000942:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000946:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800094a:	bf1d      	ittte	ne
 800094c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000950:	ea94 0f0c 	teqne	r4, ip
 8000954:	ea95 0f0c 	teqne	r5, ip
 8000958:	f000 f8a7 	bleq	8000aaa <__aeabi_ddiv+0x16e>
 800095c:	eba4 0405 	sub.w	r4, r4, r5
 8000960:	ea81 0e03 	eor.w	lr, r1, r3
 8000964:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000968:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800096c:	f000 8088 	beq.w	8000a80 <__aeabi_ddiv+0x144>
 8000970:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000974:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000978:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800097c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000980:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000984:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000988:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800098c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000990:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000994:	429d      	cmp	r5, r3
 8000996:	bf08      	it	eq
 8000998:	4296      	cmpeq	r6, r2
 800099a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800099e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009a2:	d202      	bcs.n	80009aa <__aeabi_ddiv+0x6e>
 80009a4:	085b      	lsrs	r3, r3, #1
 80009a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009aa:	1ab6      	subs	r6, r6, r2
 80009ac:	eb65 0503 	sbc.w	r5, r5, r3
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009be:	ebb6 0e02 	subs.w	lr, r6, r2
 80009c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009c6:	bf22      	ittt	cs
 80009c8:	1ab6      	subcs	r6, r6, r2
 80009ca:	4675      	movcs	r5, lr
 80009cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009de:	bf22      	ittt	cs
 80009e0:	1ab6      	subcs	r6, r6, r2
 80009e2:	4675      	movcs	r5, lr
 80009e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009e8:	085b      	lsrs	r3, r3, #1
 80009ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009f6:	bf22      	ittt	cs
 80009f8:	1ab6      	subcs	r6, r6, r2
 80009fa:	4675      	movcs	r5, lr
 80009fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a00:	085b      	lsrs	r3, r3, #1
 8000a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0e:	bf22      	ittt	cs
 8000a10:	1ab6      	subcs	r6, r6, r2
 8000a12:	4675      	movcs	r5, lr
 8000a14:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a18:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a1c:	d018      	beq.n	8000a50 <__aeabi_ddiv+0x114>
 8000a1e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a22:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a26:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a2e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a32:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a36:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a3a:	d1c0      	bne.n	80009be <__aeabi_ddiv+0x82>
 8000a3c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a40:	d10b      	bne.n	8000a5a <__aeabi_ddiv+0x11e>
 8000a42:	ea41 0100 	orr.w	r1, r1, r0
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a4e:	e7b6      	b.n	80009be <__aeabi_ddiv+0x82>
 8000a50:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a54:	bf04      	itt	eq
 8000a56:	4301      	orreq	r1, r0
 8000a58:	2000      	moveq	r0, #0
 8000a5a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a5e:	bf88      	it	hi
 8000a60:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a64:	f63f aeaf 	bhi.w	80007c6 <__aeabi_dmul+0xde>
 8000a68:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a6c:	bf04      	itt	eq
 8000a6e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a72:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a76:	f150 0000 	adcs.w	r0, r0, #0
 8000a7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a7e:	bd70      	pop	{r4, r5, r6, pc}
 8000a80:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a84:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a88:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a8c:	bfc2      	ittt	gt
 8000a8e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a96:	bd70      	popgt	{r4, r5, r6, pc}
 8000a98:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a9c:	f04f 0e00 	mov.w	lr, #0
 8000aa0:	3c01      	subs	r4, #1
 8000aa2:	e690      	b.n	80007c6 <__aeabi_dmul+0xde>
 8000aa4:	ea45 0e06 	orr.w	lr, r5, r6
 8000aa8:	e68d      	b.n	80007c6 <__aeabi_dmul+0xde>
 8000aaa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000aae:	ea94 0f0c 	teq	r4, ip
 8000ab2:	bf08      	it	eq
 8000ab4:	ea95 0f0c 	teqeq	r5, ip
 8000ab8:	f43f af3b 	beq.w	8000932 <__aeabi_dmul+0x24a>
 8000abc:	ea94 0f0c 	teq	r4, ip
 8000ac0:	d10a      	bne.n	8000ad8 <__aeabi_ddiv+0x19c>
 8000ac2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ac6:	f47f af34 	bne.w	8000932 <__aeabi_dmul+0x24a>
 8000aca:	ea95 0f0c 	teq	r5, ip
 8000ace:	f47f af25 	bne.w	800091c <__aeabi_dmul+0x234>
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	e72c      	b.n	8000932 <__aeabi_dmul+0x24a>
 8000ad8:	ea95 0f0c 	teq	r5, ip
 8000adc:	d106      	bne.n	8000aec <__aeabi_ddiv+0x1b0>
 8000ade:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ae2:	f43f aefd 	beq.w	80008e0 <__aeabi_dmul+0x1f8>
 8000ae6:	4610      	mov	r0, r2
 8000ae8:	4619      	mov	r1, r3
 8000aea:	e722      	b.n	8000932 <__aeabi_dmul+0x24a>
 8000aec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000af0:	bf18      	it	ne
 8000af2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000af6:	f47f aec5 	bne.w	8000884 <__aeabi_dmul+0x19c>
 8000afa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000afe:	f47f af0d 	bne.w	800091c <__aeabi_dmul+0x234>
 8000b02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b06:	f47f aeeb 	bne.w	80008e0 <__aeabi_dmul+0x1f8>
 8000b0a:	e712      	b.n	8000932 <__aeabi_dmul+0x24a>

08000b0c <__aeabi_d2f>:
 8000b0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b14:	bf24      	itt	cs
 8000b16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b1e:	d90d      	bls.n	8000b3c <__aeabi_d2f+0x30>
 8000b20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b34:	bf08      	it	eq
 8000b36:	f020 0001 	biceq.w	r0, r0, #1
 8000b3a:	4770      	bx	lr
 8000b3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b40:	d121      	bne.n	8000b86 <__aeabi_d2f+0x7a>
 8000b42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b46:	bfbc      	itt	lt
 8000b48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b4c:	4770      	bxlt	lr
 8000b4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b56:	f1c2 0218 	rsb	r2, r2, #24
 8000b5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b62:	fa20 f002 	lsr.w	r0, r0, r2
 8000b66:	bf18      	it	ne
 8000b68:	f040 0001 	orrne.w	r0, r0, #1
 8000b6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b78:	ea40 000c 	orr.w	r0, r0, ip
 8000b7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b84:	e7cc      	b.n	8000b20 <__aeabi_d2f+0x14>
 8000b86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8a:	d107      	bne.n	8000b9c <__aeabi_d2f+0x90>
 8000b8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b90:	bf1e      	ittt	ne
 8000b92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b9a:	4770      	bxne	lr
 8000b9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ba4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_uldivmod>:
 8000bac:	b953      	cbnz	r3, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bae:	b94a      	cbnz	r2, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bb0:	2900      	cmp	r1, #0
 8000bb2:	bf08      	it	eq
 8000bb4:	2800      	cmpeq	r0, #0
 8000bb6:	bf1c      	itt	ne
 8000bb8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bbc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc0:	f000 b988 	b.w	8000ed4 <__aeabi_idiv0>
 8000bc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bcc:	f000 f806 	bl	8000bdc <__udivmoddi4>
 8000bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd8:	b004      	add	sp, #16
 8000bda:	4770      	bx	lr

08000bdc <__udivmoddi4>:
 8000bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be0:	9d08      	ldr	r5, [sp, #32]
 8000be2:	468e      	mov	lr, r1
 8000be4:	4604      	mov	r4, r0
 8000be6:	4688      	mov	r8, r1
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d14a      	bne.n	8000c82 <__udivmoddi4+0xa6>
 8000bec:	428a      	cmp	r2, r1
 8000bee:	4617      	mov	r7, r2
 8000bf0:	d962      	bls.n	8000cb8 <__udivmoddi4+0xdc>
 8000bf2:	fab2 f682 	clz	r6, r2
 8000bf6:	b14e      	cbz	r6, 8000c0c <__udivmoddi4+0x30>
 8000bf8:	f1c6 0320 	rsb	r3, r6, #32
 8000bfc:	fa01 f806 	lsl.w	r8, r1, r6
 8000c00:	fa20 f303 	lsr.w	r3, r0, r3
 8000c04:	40b7      	lsls	r7, r6
 8000c06:	ea43 0808 	orr.w	r8, r3, r8
 8000c0a:	40b4      	lsls	r4, r6
 8000c0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c10:	fa1f fc87 	uxth.w	ip, r7
 8000c14:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c18:	0c23      	lsrs	r3, r4, #16
 8000c1a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c22:	fb01 f20c 	mul.w	r2, r1, ip
 8000c26:	429a      	cmp	r2, r3
 8000c28:	d909      	bls.n	8000c3e <__udivmoddi4+0x62>
 8000c2a:	18fb      	adds	r3, r7, r3
 8000c2c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c30:	f080 80ea 	bcs.w	8000e08 <__udivmoddi4+0x22c>
 8000c34:	429a      	cmp	r2, r3
 8000c36:	f240 80e7 	bls.w	8000e08 <__udivmoddi4+0x22c>
 8000c3a:	3902      	subs	r1, #2
 8000c3c:	443b      	add	r3, r7
 8000c3e:	1a9a      	subs	r2, r3, r2
 8000c40:	b2a3      	uxth	r3, r4
 8000c42:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c46:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c52:	459c      	cmp	ip, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x8e>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	f080 80d6 	bcs.w	8000e0c <__udivmoddi4+0x230>
 8000c60:	459c      	cmp	ip, r3
 8000c62:	f240 80d3 	bls.w	8000e0c <__udivmoddi4+0x230>
 8000c66:	443b      	add	r3, r7
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6e:	eba3 030c 	sub.w	r3, r3, ip
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa2>
 8000c76:	40f3      	lsrs	r3, r6
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xb6>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb0>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa2>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x14c>
 8000c9a:	4573      	cmp	r3, lr
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xc8>
 8000c9e:	4282      	cmp	r2, r0
 8000ca0:	f200 8105 	bhi.w	8000eae <__udivmoddi4+0x2d2>
 8000ca4:	1a84      	subs	r4, r0, r2
 8000ca6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	4690      	mov	r8, r2
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	d0e5      	beq.n	8000c7e <__udivmoddi4+0xa2>
 8000cb2:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb6:	e7e2      	b.n	8000c7e <__udivmoddi4+0xa2>
 8000cb8:	2a00      	cmp	r2, #0
 8000cba:	f000 8090 	beq.w	8000dde <__udivmoddi4+0x202>
 8000cbe:	fab2 f682 	clz	r6, r2
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f040 80a4 	bne.w	8000e10 <__udivmoddi4+0x234>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	0c03      	lsrs	r3, r0, #16
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	b280      	uxth	r0, r0
 8000cd2:	b2bc      	uxth	r4, r7
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cda:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ce2:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d907      	bls.n	8000cfa <__udivmoddi4+0x11e>
 8000cea:	18fb      	adds	r3, r7, r3
 8000cec:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cf0:	d202      	bcs.n	8000cf8 <__udivmoddi4+0x11c>
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	f200 80e0 	bhi.w	8000eb8 <__udivmoddi4+0x2dc>
 8000cf8:	46c4      	mov	ip, r8
 8000cfa:	1a9b      	subs	r3, r3, r2
 8000cfc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d00:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d04:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d08:	fb02 f404 	mul.w	r4, r2, r4
 8000d0c:	429c      	cmp	r4, r3
 8000d0e:	d907      	bls.n	8000d20 <__udivmoddi4+0x144>
 8000d10:	18fb      	adds	r3, r7, r3
 8000d12:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x142>
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	f200 80ca 	bhi.w	8000eb2 <__udivmoddi4+0x2d6>
 8000d1e:	4602      	mov	r2, r0
 8000d20:	1b1b      	subs	r3, r3, r4
 8000d22:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x98>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa0e f401 	lsl.w	r4, lr, r1
 8000d38:	fa20 f306 	lsr.w	r3, r0, r6
 8000d3c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d40:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d44:	4323      	orrs	r3, r4
 8000d46:	fa00 f801 	lsl.w	r8, r0, r1
 8000d4a:	fa1f fc87 	uxth.w	ip, r7
 8000d4e:	fbbe f0f9 	udiv	r0, lr, r9
 8000d52:	0c1c      	lsrs	r4, r3, #16
 8000d54:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d58:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d5c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d909      	bls.n	8000d7c <__udivmoddi4+0x1a0>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6e:	f080 809c 	bcs.w	8000eaa <__udivmoddi4+0x2ce>
 8000d72:	45a6      	cmp	lr, r4
 8000d74:	f240 8099 	bls.w	8000eaa <__udivmoddi4+0x2ce>
 8000d78:	3802      	subs	r0, #2
 8000d7a:	443c      	add	r4, r7
 8000d7c:	eba4 040e 	sub.w	r4, r4, lr
 8000d80:	fa1f fe83 	uxth.w	lr, r3
 8000d84:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d88:	fb09 4413 	mls	r4, r9, r3, r4
 8000d8c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d90:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d94:	45a4      	cmp	ip, r4
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x1ce>
 8000d98:	193c      	adds	r4, r7, r4
 8000d9a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9e:	f080 8082 	bcs.w	8000ea6 <__udivmoddi4+0x2ca>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d97f      	bls.n	8000ea6 <__udivmoddi4+0x2ca>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dae:	eba4 040c 	sub.w	r4, r4, ip
 8000db2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db6:	4564      	cmp	r4, ip
 8000db8:	4673      	mov	r3, lr
 8000dba:	46e1      	mov	r9, ip
 8000dbc:	d362      	bcc.n	8000e84 <__udivmoddi4+0x2a8>
 8000dbe:	d05f      	beq.n	8000e80 <__udivmoddi4+0x2a4>
 8000dc0:	b15d      	cbz	r5, 8000dda <__udivmoddi4+0x1fe>
 8000dc2:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc6:	eb64 0409 	sbc.w	r4, r4, r9
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	fa22 f301 	lsr.w	r3, r2, r1
 8000dd2:	431e      	orrs	r6, r3
 8000dd4:	40cc      	lsrs	r4, r1
 8000dd6:	e9c5 6400 	strd	r6, r4, [r5]
 8000dda:	2100      	movs	r1, #0
 8000ddc:	e74f      	b.n	8000c7e <__udivmoddi4+0xa2>
 8000dde:	fbb1 fcf2 	udiv	ip, r1, r2
 8000de2:	0c01      	lsrs	r1, r0, #16
 8000de4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de8:	b280      	uxth	r0, r0
 8000dea:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dee:	463b      	mov	r3, r7
 8000df0:	4638      	mov	r0, r7
 8000df2:	463c      	mov	r4, r7
 8000df4:	46b8      	mov	r8, r7
 8000df6:	46be      	mov	lr, r7
 8000df8:	2620      	movs	r6, #32
 8000dfa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfe:	eba2 0208 	sub.w	r2, r2, r8
 8000e02:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e06:	e766      	b.n	8000cd6 <__udivmoddi4+0xfa>
 8000e08:	4601      	mov	r1, r0
 8000e0a:	e718      	b.n	8000c3e <__udivmoddi4+0x62>
 8000e0c:	4610      	mov	r0, r2
 8000e0e:	e72c      	b.n	8000c6a <__udivmoddi4+0x8e>
 8000e10:	f1c6 0220 	rsb	r2, r6, #32
 8000e14:	fa2e f302 	lsr.w	r3, lr, r2
 8000e18:	40b7      	lsls	r7, r6
 8000e1a:	40b1      	lsls	r1, r6
 8000e1c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e24:	430a      	orrs	r2, r1
 8000e26:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e30:	0c11      	lsrs	r1, r2, #16
 8000e32:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e36:	fb08 f904 	mul.w	r9, r8, r4
 8000e3a:	40b0      	lsls	r0, r6
 8000e3c:	4589      	cmp	r9, r1
 8000e3e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e42:	b280      	uxth	r0, r0
 8000e44:	d93e      	bls.n	8000ec4 <__udivmoddi4+0x2e8>
 8000e46:	1879      	adds	r1, r7, r1
 8000e48:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e4c:	d201      	bcs.n	8000e52 <__udivmoddi4+0x276>
 8000e4e:	4589      	cmp	r9, r1
 8000e50:	d81f      	bhi.n	8000e92 <__udivmoddi4+0x2b6>
 8000e52:	eba1 0109 	sub.w	r1, r1, r9
 8000e56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e5a:	fb09 f804 	mul.w	r8, r9, r4
 8000e5e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e62:	b292      	uxth	r2, r2
 8000e64:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e68:	4542      	cmp	r2, r8
 8000e6a:	d229      	bcs.n	8000ec0 <__udivmoddi4+0x2e4>
 8000e6c:	18ba      	adds	r2, r7, r2
 8000e6e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e72:	d2c4      	bcs.n	8000dfe <__udivmoddi4+0x222>
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d2c2      	bcs.n	8000dfe <__udivmoddi4+0x222>
 8000e78:	f1a9 0102 	sub.w	r1, r9, #2
 8000e7c:	443a      	add	r2, r7
 8000e7e:	e7be      	b.n	8000dfe <__udivmoddi4+0x222>
 8000e80:	45f0      	cmp	r8, lr
 8000e82:	d29d      	bcs.n	8000dc0 <__udivmoddi4+0x1e4>
 8000e84:	ebbe 0302 	subs.w	r3, lr, r2
 8000e88:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e8c:	3801      	subs	r0, #1
 8000e8e:	46e1      	mov	r9, ip
 8000e90:	e796      	b.n	8000dc0 <__udivmoddi4+0x1e4>
 8000e92:	eba7 0909 	sub.w	r9, r7, r9
 8000e96:	4449      	add	r1, r9
 8000e98:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e9c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea0:	fb09 f804 	mul.w	r8, r9, r4
 8000ea4:	e7db      	b.n	8000e5e <__udivmoddi4+0x282>
 8000ea6:	4673      	mov	r3, lr
 8000ea8:	e77f      	b.n	8000daa <__udivmoddi4+0x1ce>
 8000eaa:	4650      	mov	r0, sl
 8000eac:	e766      	b.n	8000d7c <__udivmoddi4+0x1a0>
 8000eae:	4608      	mov	r0, r1
 8000eb0:	e6fd      	b.n	8000cae <__udivmoddi4+0xd2>
 8000eb2:	443b      	add	r3, r7
 8000eb4:	3a02      	subs	r2, #2
 8000eb6:	e733      	b.n	8000d20 <__udivmoddi4+0x144>
 8000eb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ebc:	443b      	add	r3, r7
 8000ebe:	e71c      	b.n	8000cfa <__udivmoddi4+0x11e>
 8000ec0:	4649      	mov	r1, r9
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x222>
 8000ec4:	eba1 0109 	sub.w	r1, r1, r9
 8000ec8:	46c4      	mov	ip, r8
 8000eca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ece:	fb09 f804 	mul.w	r8, r9, r4
 8000ed2:	e7c4      	b.n	8000e5e <__udivmoddi4+0x282>

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b09e      	sub	sp, #120	@ 0x78
 8000edc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ede:	f001 f85b 	bl	8001f98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee2:	f000 f859 	bl	8000f98 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
    printf("Starting Keyword Spotting Inference...\r\n");
 8000ee6:	4826      	ldr	r0, [pc, #152]	@ (8000f80 <main+0xa8>)
 8000ee8:	f003 f8c6 	bl	8004078 <puts>

    // 1. Initialize MFCC (Keep this to show you did it)
    init_mfcc_instance(&mfcc_inst, 1024, 20, 13);
 8000eec:	230d      	movs	r3, #13
 8000eee:	2214      	movs	r2, #20
 8000ef0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ef4:	4823      	ldr	r0, [pc, #140]	@ (8000f84 <main+0xac>)
 8000ef6:	f000 faf7 	bl	80014e8 <init_mfcc_instance>
    mfcc_compute(&mfcc_inst, test_audio_data, 1024, mfcc_base);
 8000efa:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <main+0xb0>)
 8000efc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f00:	4922      	ldr	r1, [pc, #136]	@ (8000f8c <main+0xb4>)
 8000f02:	4820      	ldr	r0, [pc, #128]	@ (8000f84 <main+0xac>)
 8000f04:	f000 fb84 	bl	8001610 <mfcc_compute>

    // 2. Prepare Inputs
    float nn_input[26];
    for(int i=0; i<13; i++) {
 8000f08:	2300      	movs	r3, #0
 8000f0a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000f0c:	e016      	b.n	8000f3c <main+0x64>
        nn_input[i] = mfcc_base[i];
 8000f0e:	4a1e      	ldr	r2, [pc, #120]	@ (8000f88 <main+0xb0>)
 8000f10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	4413      	add	r3, r2
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	3378      	adds	r3, #120	@ 0x78
 8000f1e:	443b      	add	r3, r7
 8000f20:	3b74      	subs	r3, #116	@ 0x74
 8000f22:	601a      	str	r2, [r3, #0]
        nn_input[i+13] = 0.0f;
 8000f24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f26:	330d      	adds	r3, #13
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	3378      	adds	r3, #120	@ 0x78
 8000f2c:	443b      	add	r3, r7
 8000f2e:	3b74      	subs	r3, #116	@ 0x74
 8000f30:	f04f 0200 	mov.w	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
    for(int i=0; i<13; i++) {
 8000f36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f38:	3301      	adds	r3, #1
 8000f3a:	677b      	str	r3, [r7, #116]	@ 0x74
 8000f3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000f3e:	2b0c      	cmp	r3, #12
 8000f40:	dde5      	ble.n	8000f0e <main+0x36>
    }

    // --- DEBUG TEST ---
    // Overwrite nn_input with the PERFECT values from Python
    // This proves if the Neural Network weights/logic are correct.
    for(int i=0; i<26; i++) {
 8000f42:	2300      	movs	r3, #0
 8000f44:	673b      	str	r3, [r7, #112]	@ 0x70
 8000f46:	e00d      	b.n	8000f64 <main+0x8c>
        nn_input[i] = golden_input[i];
 8000f48:	4a11      	ldr	r2, [pc, #68]	@ (8000f90 <main+0xb8>)
 8000f4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	4413      	add	r3, r2
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	3378      	adds	r3, #120	@ 0x78
 8000f58:	443b      	add	r3, r7
 8000f5a:	3b74      	subs	r3, #116	@ 0x74
 8000f5c:	601a      	str	r2, [r3, #0]
    for(int i=0; i<26; i++) {
 8000f5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000f60:	3301      	adds	r3, #1
 8000f62:	673b      	str	r3, [r7, #112]	@ 0x70
 8000f64:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000f66:	2b19      	cmp	r3, #25
 8000f68:	ddee      	ble.n	8000f48 <main+0x70>
    }
    // ------------------

    // 3. Run Inference
    int prediction = neural_network_inference(nn_input);
 8000f6a:	1d3b      	adds	r3, r7, #4
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f000 fded 	bl	8001b4c <neural_network_inference>
 8000f72:	66f8      	str	r0, [r7, #108]	@ 0x6c

    // 4. Output Result
    printf("Predicted Class: %d\r\n", prediction);
 8000f74:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000f76:	4807      	ldr	r0, [pc, #28]	@ (8000f94 <main+0xbc>)
 8000f78:	f003 f816 	bl	8003fa8 <iprintf>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <main+0xa4>
 8000f80:	08005c20 	.word	0x08005c20
 8000f84:	200010ec 	.word	0x200010ec
 8000f88:	20001120 	.word	0x20001120
 8000f8c:	20000000 	.word	0x20000000
 8000f90:	20001000 	.word	0x20001000
 8000f94:	08005c48 	.word	0x08005c48

08000f98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b094      	sub	sp, #80	@ 0x50
 8000f9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f9e:	f107 031c 	add.w	r3, r7, #28
 8000fa2:	2234      	movs	r2, #52	@ 0x34
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f003 f946 	bl	8004238 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fac:	f107 0308 	add.w	r3, r7, #8
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	4b23      	ldr	r3, [pc, #140]	@ (8001050 <SystemClock_Config+0xb8>)
 8000fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc4:	4a22      	ldr	r2, [pc, #136]	@ (8001050 <SystemClock_Config+0xb8>)
 8000fc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fca:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fcc:	4b20      	ldr	r3, [pc, #128]	@ (8001050 <SystemClock_Config+0xb8>)
 8000fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fd4:	607b      	str	r3, [r7, #4]
 8000fd6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000fd8:	2300      	movs	r3, #0
 8000fda:	603b      	str	r3, [r7, #0]
 8000fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8001054 <SystemClock_Config+0xbc>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000fe4:	4a1b      	ldr	r2, [pc, #108]	@ (8001054 <SystemClock_Config+0xbc>)
 8000fe6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fea:	6013      	str	r3, [r2, #0]
 8000fec:	4b19      	ldr	r3, [pc, #100]	@ (8001054 <SystemClock_Config+0xbc>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ff4:	603b      	str	r3, [r7, #0]
 8000ff6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001000:	2310      	movs	r3, #16
 8001002:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001004:	2300      	movs	r3, #0
 8001006:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001008:	f107 031c 	add.w	r3, r7, #28
 800100c:	4618      	mov	r0, r3
 800100e:	f001 fbab 	bl	8002768 <HAL_RCC_OscConfig>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001018:	f000 f81e 	bl	8001058 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800101c:	230f      	movs	r3, #15
 800101e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001024:	2300      	movs	r3, #0
 8001026:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800102c:	2300      	movs	r3, #0
 800102e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001030:	f107 0308 	add.w	r3, r7, #8
 8001034:	2100      	movs	r1, #0
 8001036:	4618      	mov	r0, r3
 8001038:	f001 f906 	bl	8002248 <HAL_RCC_ClockConfig>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001042:	f000 f809 	bl	8001058 <Error_Handler>
  }
}
 8001046:	bf00      	nop
 8001048:	3750      	adds	r7, #80	@ 0x50
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40023800 	.word	0x40023800
 8001054:	40007000 	.word	0x40007000

08001058 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800105c:	b672      	cpsid	i
}
 800105e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001060:	bf00      	nop
 8001062:	e7fd      	b.n	8001060 <Error_Handler+0x8>

08001064 <create_dct_matrix>:
/* mfcc.c */
#include "mfcc.h"

// Helper function to create the DCT matrix
float* create_dct_matrix(const int numOfDctOutputs, const int numOfMelFilters) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
    float *dct_matrix = malloc(sizeof(float) * numOfDctOutputs * numOfMelFilters);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	683a      	ldr	r2, [r7, #0]
 8001072:	fb02 f303 	mul.w	r3, r2, r3
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	4618      	mov	r0, r3
 800107a:	f002 fde7 	bl	8003c4c <malloc>
 800107e:	4603      	mov	r3, r0
 8001080:	617b      	str	r3, [r7, #20]
    float norm_mels = sqrtf(2.0f / numOfMelFilters); // sqrtf for float
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	ee07 3a90 	vmov	s15, r3
 8001088:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800108c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001090:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001094:	eeb0 0a47 	vmov.f32	s0, s14
 8001098:	f003 fe1c 	bl	8004cd4 <sqrtf>
 800109c:	ed87 0a04 	vstr	s0, [r7, #16]
    for (int mel_idx = 0; mel_idx < numOfMelFilters; mel_idx++) {
 80010a0:	2300      	movs	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]
 80010a4:	e040      	b.n	8001128 <create_dct_matrix+0xc4>
        for (int dct_idx = 0; dct_idx < numOfDctOutputs; dct_idx++) {
 80010a6:	2300      	movs	r3, #0
 80010a8:	61bb      	str	r3, [r7, #24]
 80010aa:	e036      	b.n	800111a <create_dct_matrix+0xb6>
            float s = (mel_idx + 0.5f) / numOfMelFilters;
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	ee07 3a90 	vmov	s15, r3
 80010b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80010ba:	ee77 6a87 	vadd.f32	s13, s15, s14
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	ee07 3a90 	vmov	s15, r3
 80010c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010cc:	edc7 7a03 	vstr	s15, [r7, #12]
            dct_matrix[dct_idx * numOfMelFilters + mel_idx] = (cosf(dct_idx * PI * s) * norm_mels);
 80010d0:	69bb      	ldr	r3, [r7, #24]
 80010d2:	ee07 3a90 	vmov	s15, r3
 80010d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010da:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800113c <create_dct_matrix+0xd8>
 80010de:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80010e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ea:	eeb0 0a67 	vmov.f32	s0, s15
 80010ee:	f003 fe0f 	bl	8004d10 <cosf>
 80010f2:	eeb0 7a40 	vmov.f32	s14, s0
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	683a      	ldr	r2, [r7, #0]
 80010fa:	fb03 f202 	mul.w	r2, r3, r2
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	4413      	add	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	697a      	ldr	r2, [r7, #20]
 8001106:	4413      	add	r3, r2
 8001108:	edd7 7a04 	vldr	s15, [r7, #16]
 800110c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001110:	edc3 7a00 	vstr	s15, [r3]
        for (int dct_idx = 0; dct_idx < numOfDctOutputs; dct_idx++) {
 8001114:	69bb      	ldr	r3, [r7, #24]
 8001116:	3301      	adds	r3, #1
 8001118:	61bb      	str	r3, [r7, #24]
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	429a      	cmp	r2, r3
 8001120:	dbc4      	blt.n	80010ac <create_dct_matrix+0x48>
    for (int mel_idx = 0; mel_idx < numOfMelFilters; mel_idx++) {
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	3301      	adds	r3, #1
 8001126:	61fb      	str	r3, [r7, #28]
 8001128:	69fa      	ldr	r2, [r7, #28]
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	429a      	cmp	r2, r3
 800112e:	dbba      	blt.n	80010a6 <create_dct_matrix+0x42>
        }
    }
    return dct_matrix;
 8001130:	697b      	ldr	r3, [r7, #20]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3720      	adds	r7, #32
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40490fdb 	.word	0x40490fdb

08001140 <frequencyToMelSpace>:

float frequencyToMelSpace(float freq) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	ed87 0a01 	vstr	s0, [r7, #4]
    return 1127.0f * logf(1.0f + freq / 700.0f);
 800114a:	ed97 7a01 	vldr	s14, [r7, #4]
 800114e:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 800117c <frequencyToMelSpace+0x3c>
 8001152:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001156:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800115a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800115e:	eeb0 0a67 	vmov.f32	s0, s15
 8001162:	f003 fd89 	bl	8004c78 <logf>
 8001166:	eef0 7a40 	vmov.f32	s15, s0
 800116a:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001180 <frequencyToMelSpace+0x40>
 800116e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001172:	eeb0 0a67 	vmov.f32	s0, s15
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	442f0000 	.word	0x442f0000
 8001180:	448ce000 	.word	0x448ce000

08001184 <create_mel_fbank>:

float melSpaceToFrequency(float mel) {
    return 700.0f * (expf(mel / 1127.0f) - 1.0f);
}

int create_mel_fbank(int FFTSize, int n_mels, uint32_t **filtPos, uint32_t **filtLen, float **packedFilters) {
 8001184:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001188:	b09f      	sub	sp, #124	@ 0x7c
 800118a:	af00      	add	r7, sp, #0
 800118c:	60f8      	str	r0, [r7, #12]
 800118e:	60b9      	str	r1, [r7, #8]
 8001190:	607a      	str	r2, [r7, #4]
 8001192:	603b      	str	r3, [r7, #0]
 8001194:	466b      	mov	r3, sp
 8001196:	461e      	mov	r6, r3
    int half_fft_size = FFTSize / 2;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	0fda      	lsrs	r2, r3, #31
 800119c:	4413      	add	r3, r2
 800119e:	105b      	asrs	r3, r3, #1
 80011a0:	657b      	str	r3, [r7, #84]	@ 0x54
    // VLA (Variable Length Arrays) are risky in embedded, but used in book example.
    // Ideally, malloc these, but sticking to book logic for now.
    float spectrogram_mel[half_fft_size];
 80011a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80011a4:	1e4b      	subs	r3, r1, #1
 80011a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80011a8:	460a      	mov	r2, r1
 80011aa:	2300      	movs	r3, #0
 80011ac:	4690      	mov	r8, r2
 80011ae:	4699      	mov	r9, r3
 80011b0:	f04f 0200 	mov.w	r2, #0
 80011b4:	f04f 0300 	mov.w	r3, #0
 80011b8:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80011bc:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 80011c0:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80011c4:	460a      	mov	r2, r1
 80011c6:	2300      	movs	r3, #0
 80011c8:	4614      	mov	r4, r2
 80011ca:	461d      	mov	r5, r3
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	f04f 0300 	mov.w	r3, #0
 80011d4:	016b      	lsls	r3, r5, #5
 80011d6:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80011da:	0162      	lsls	r2, r4, #5
 80011dc:	460b      	mov	r3, r1
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	3307      	adds	r3, #7
 80011e2:	08db      	lsrs	r3, r3, #3
 80011e4:	00db      	lsls	r3, r3, #3
 80011e6:	ebad 0d03 	sub.w	sp, sp, r3
 80011ea:	466b      	mov	r3, sp
 80011ec:	3303      	adds	r3, #3
 80011ee:	089b      	lsrs	r3, r3, #2
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    float fmin_mel = frequencyToMelSpace(MEL_LOW_FREQ);
 80011f4:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 80011f8:	f7ff ffa2 	bl	8001140 <frequencyToMelSpace>
 80011fc:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
    float fmax_mel = frequencyToMelSpace(MEL_HIGH_FREQ);
 8001200:	ed9f 0ab5 	vldr	s0, [pc, #724]	@ 80014d8 <create_mel_fbank+0x354>
 8001204:	f7ff ff9c 	bl	8001140 <frequencyToMelSpace>
 8001208:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
    float freq_step = (float)SAMP_FREQ / FFTSize;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	ee07 3a90 	vmov	s15, r3
 8001212:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001216:	eddf 6ab1 	vldr	s13, [pc, #708]	@ 80014dc <create_mel_fbank+0x358>
 800121a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800121e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

    for (int freq_idx = 1; freq_idx < half_fft_size + 1; freq_idx++) {
 8001222:	2301      	movs	r3, #1
 8001224:	677b      	str	r3, [r7, #116]	@ 0x74
 8001226:	e01a      	b.n	800125e <create_mel_fbank+0xda>
        float linear_freq = freq_idx * freq_step;
 8001228:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800122a:	ee07 3a90 	vmov	s15, r3
 800122e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001232:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001236:	ee67 7a27 	vmul.f32	s15, s14, s15
 800123a:	edc7 7a04 	vstr	s15, [r7, #16]
        spectrogram_mel[freq_idx - 1] = frequencyToMelSpace(linear_freq);
 800123e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001240:	1e5c      	subs	r4, r3, #1
 8001242:	ed97 0a04 	vldr	s0, [r7, #16]
 8001246:	f7ff ff7b 	bl	8001140 <frequencyToMelSpace>
 800124a:	eef0 7a40 	vmov.f32	s15, s0
 800124e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001250:	00a3      	lsls	r3, r4, #2
 8001252:	4413      	add	r3, r2
 8001254:	edc3 7a00 	vstr	s15, [r3]
    for (int freq_idx = 1; freq_idx < half_fft_size + 1; freq_idx++) {
 8001258:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800125a:	3301      	adds	r3, #1
 800125c:	677b      	str	r3, [r7, #116]	@ 0x74
 800125e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001260:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001262:	429a      	cmp	r2, r3
 8001264:	dae0      	bge.n	8001228 <create_mel_fbank+0xa4>
    }

    float mel_step = (fmax_mel - fmin_mel) / (n_mels + 1);
 8001266:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800126a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800126e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	3301      	adds	r3, #1
 8001276:	ee07 3a90 	vmov	s15, r3
 800127a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800127e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001282:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    int totalLen = 0;
 8001286:	2300      	movs	r3, #0
 8001288:	673b      	str	r3, [r7, #112]	@ 0x70
    
    // Allocate temporary arrays for filter creation
    *filtPos = malloc(n_mels * sizeof(uint32_t));
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	4618      	mov	r0, r3
 8001290:	f002 fcdc 	bl	8003c4c <malloc>
 8001294:	4603      	mov	r3, r0
 8001296:	461a      	mov	r2, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	601a      	str	r2, [r3, #0]
    *filtLen = malloc(n_mels * sizeof(uint32_t));
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	4618      	mov	r0, r3
 80012a2:	f002 fcd3 	bl	8003c4c <malloc>
 80012a6:	4603      	mov	r3, r0
 80012a8:	461a      	mov	r2, r3
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	601a      	str	r2, [r3, #0]
    *packedFilters = NULL; // Will use realloc
 80012ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]

    for (int mel_idx = 0; mel_idx < n_mels; mel_idx++) {
 80012b6:	2300      	movs	r3, #0
 80012b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80012ba:	e101      	b.n	80014c0 <create_mel_fbank+0x33c>
        float mel = fmin_mel + mel_step * (mel_idx + 1); // Fixed book logic slightly for start/end
 80012bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80012be:	3301      	adds	r3, #1
 80012c0:	ee07 3a90 	vmov	s15, r3
 80012c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012c8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80012cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012d0:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80012d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012d8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
        bool startFound = false;
 80012dc:	2300      	movs	r3, #0
 80012de:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        int startPos = 0, endPos = -1; // Initialize endPos
 80012e2:	2300      	movs	r3, #0
 80012e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80012e6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ea:	663b      	str	r3, [r7, #96]	@ 0x60
        
        // Find filter points
        for (int freq_idx = 0; freq_idx < half_fft_size; freq_idx++) {
 80012ec:	2300      	movs	r3, #0
 80012ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80012f0:	e063      	b.n	80013ba <create_mel_fbank+0x236>
            // Logic matching book exactly:
            float upper = (spectrogram_mel[freq_idx] - (mel - mel_step)) / mel_step; // Left slope
 80012f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80012f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4413      	add	r3, r2
 80012fa:	ed93 7a00 	vldr	s14, [r3]
 80012fe:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8001302:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001306:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800130a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800130e:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001312:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001316:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
            float lower = ((mel + mel_step) - spectrogram_mel[freq_idx]) / mel_step; // Right slope
 800131a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800131e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001322:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001326:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001328:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	4413      	add	r3, r2
 800132e:	edd3 7a00 	vldr	s15, [r3]
 8001332:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001336:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800133a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800133e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
            float filter_val = fmaxf(0.0f, fminf(upper, lower)); // Triangle shape
 8001342:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 8001346:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 800134a:	f003 fd52 	bl	8004df2 <fminf>
 800134e:	eef0 7a40 	vmov.f32	s15, s0
 8001352:	eddf 0a63 	vldr	s1, [pc, #396]	@ 80014e0 <create_mel_fbank+0x35c>
 8001356:	eeb0 0a67 	vmov.f32	s0, s15
 800135a:	f003 fd2d 	bl	8004db8 <fmaxf>
 800135e:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c

            if (!startFound && filter_val > 0.0f) {
 8001362:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001366:	f083 0301 	eor.w	r3, r3, #1
 800136a:	b2db      	uxtb	r3, r3
 800136c:	2b00      	cmp	r3, #0
 800136e:	d00d      	beq.n	800138c <create_mel_fbank+0x208>
 8001370:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001374:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137c:	dd06      	ble.n	800138c <create_mel_fbank+0x208>
                startFound = true;
 800137e:	2301      	movs	r3, #1
 8001380:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                startPos = freq_idx + 1; // 1-based index for FFT bins usually
 8001384:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001386:	3301      	adds	r3, #1
 8001388:	667b      	str	r3, [r7, #100]	@ 0x64
 800138a:	e00d      	b.n	80013a8 <create_mel_fbank+0x224>
            } else if (startFound && filter_val == 0.0f) {
 800138c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001390:	2b00      	cmp	r3, #0
 8001392:	d009      	beq.n	80013a8 <create_mel_fbank+0x224>
 8001394:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001398:	eef5 7a40 	vcmp.f32	s15, #0.0
 800139c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a0:	d102      	bne.n	80013a8 <create_mel_fbank+0x224>
                endPos = freq_idx;
 80013a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013a4:	663b      	str	r3, [r7, #96]	@ 0x60
                break;
 80013a6:	e00c      	b.n	80013c2 <create_mel_fbank+0x23e>
            }
            // If we reach the end and still valid
             if (startFound) endPos = freq_idx;
 80013a8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <create_mel_fbank+0x230>
 80013b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013b2:	663b      	str	r3, [r7, #96]	@ 0x60
        for (int freq_idx = 0; freq_idx < half_fft_size; freq_idx++) {
 80013b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013b6:	3301      	adds	r3, #1
 80013b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80013ba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80013bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013be:	429a      	cmp	r2, r3
 80013c0:	db97      	blt.n	80012f2 <create_mel_fbank+0x16e>
        }

        int curLen = endPos - startPos + 1;
 80013c2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80013c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	3301      	adds	r3, #1
 80013ca:	62bb      	str	r3, [r7, #40]	@ 0x28
        (*filtLen)[mel_idx] = curLen;
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	4413      	add	r3, r2
 80013d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80013d8:	601a      	str	r2, [r3, #0]
        (*filtPos)[mel_idx] = startPos;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	4413      	add	r3, r2
 80013e4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80013e6:	601a      	str	r2, [r3, #0]

        // Realloc packed filters
        float* new_packed = realloc(*packedFilters, (totalLen + curLen) * sizeof(float));
 80013e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80013ec:	6818      	ldr	r0, [r3, #0]
 80013ee:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80013f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013f2:	4413      	add	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4619      	mov	r1, r3
 80013f8:	f002 fcde 	bl	8003db8 <realloc>
 80013fc:	6278      	str	r0, [r7, #36]	@ 0x24
        if (new_packed == NULL) {
 80013fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001400:	2b00      	cmp	r3, #0
 8001402:	d101      	bne.n	8001408 <create_mel_fbank+0x284>
             return 1; // Fail
 8001404:	2301      	movs	r3, #1
 8001406:	e061      	b.n	80014cc <create_mel_fbank+0x348>
        }
        *packedFilters = new_packed;
 8001408:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800140c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800140e:	601a      	str	r2, [r3, #0]

        // Fill packed filters
        // Recalculate filter vals to store them
         for (int i = 0; i < curLen; i++) {
 8001410:	2300      	movs	r3, #0
 8001412:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001414:	e049      	b.n	80014aa <create_mel_fbank+0x326>
             int freq_idx = startPos + i - 1;
 8001416:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001418:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800141a:	4413      	add	r3, r2
 800141c:	3b01      	subs	r3, #1
 800141e:	623b      	str	r3, [r7, #32]
             float upper = (spectrogram_mel[freq_idx] - (mel - mel_step)) / mel_step;
 8001420:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001422:	6a3b      	ldr	r3, [r7, #32]
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	ed93 7a00 	vldr	s14, [r3]
 800142c:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8001430:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001434:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001438:	ee77 6a67 	vsub.f32	s13, s14, s15
 800143c:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001440:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001444:	edc7 7a07 	vstr	s15, [r7, #28]
             float lower = ((mel + mel_step) - spectrogram_mel[freq_idx]) / mel_step;
 8001448:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800144c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001450:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001454:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001456:	6a3b      	ldr	r3, [r7, #32]
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	4413      	add	r3, r2
 800145c:	edd3 7a00 	vldr	s15, [r3]
 8001460:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001464:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001468:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800146c:	edc7 7a06 	vstr	s15, [r7, #24]
             float filter_val = fmaxf(0.0f, fminf(upper, lower));
 8001470:	edd7 0a06 	vldr	s1, [r7, #24]
 8001474:	ed97 0a07 	vldr	s0, [r7, #28]
 8001478:	f003 fcbb 	bl	8004df2 <fminf>
 800147c:	eef0 7a40 	vmov.f32	s15, s0
 8001480:	eddf 0a17 	vldr	s1, [pc, #92]	@ 80014e0 <create_mel_fbank+0x35c>
 8001484:	eeb0 0a67 	vmov.f32	s0, s15
 8001488:	f003 fc96 	bl	8004db8 <fmaxf>
 800148c:	ed87 0a05 	vstr	s0, [r7, #20]
             (*packedFilters)[totalLen + i] = filter_val;
 8001490:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8001498:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800149a:	440b      	add	r3, r1
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4413      	add	r3, r2
 80014a0:	697a      	ldr	r2, [r7, #20]
 80014a2:	601a      	str	r2, [r3, #0]
         for (int i = 0; i < curLen; i++) {
 80014a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80014a6:	3301      	adds	r3, #1
 80014a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80014aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80014ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014ae:	429a      	cmp	r2, r3
 80014b0:	dbb1      	blt.n	8001416 <create_mel_fbank+0x292>
         }

        totalLen += curLen;
 80014b2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80014b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014b6:	4413      	add	r3, r2
 80014b8:	673b      	str	r3, [r7, #112]	@ 0x70
    for (int mel_idx = 0; mel_idx < n_mels; mel_idx++) {
 80014ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80014bc:	3301      	adds	r3, #1
 80014be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80014c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	f6ff aef9 	blt.w	80012bc <create_mel_fbank+0x138>
    }
    return 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	46b5      	mov	sp, r6
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	377c      	adds	r7, #124	@ 0x7c
 80014d2:	46bd      	mov	sp, r7
 80014d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80014d8:	457a0000 	.word	0x457a0000
 80014dc:	45fa0000 	.word	0x45fa0000
	...

080014e8 <init_mfcc_instance>:

void init_mfcc_instance(mfcc_instance *S, uint32_t fftLen, uint32_t nbMelFilters, uint32_t nbDctOutputs) {
 80014e8:	b5b0      	push	{r4, r5, r7, lr}
 80014ea:	b08a      	sub	sp, #40	@ 0x28
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
 80014f4:	603b      	str	r3, [r7, #0]
    // Create window function
    float *window_func = malloc(sizeof(float) * fftLen);
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	4618      	mov	r0, r3
 80014fc:	f002 fba6 	bl	8003c4c <malloc>
 8001500:	4603      	mov	r3, r0
 8001502:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < fftLen; i++)
 8001504:	2300      	movs	r3, #0
 8001506:	61fb      	str	r3, [r7, #28]
 8001508:	e038      	b.n	800157c <init_mfcc_instance+0x94>
        window_func[i] = 0.5f - 0.5f * cosf(M_2PI * ((float)i) / (fftLen)); // Hamming/Hanning style
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	ee07 3a90 	vmov	s15, r3
 8001510:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001514:	ee17 0a90 	vmov	r0, s15
 8001518:	f7ff f88e 	bl	8000638 <__aeabi_f2d>
 800151c:	a33a      	add	r3, pc, #232	@ (adr r3, 8001608 <init_mfcc_instance+0x120>)
 800151e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001522:	f7ff f8e1 	bl	80006e8 <__aeabi_dmul>
 8001526:	4602      	mov	r2, r0
 8001528:	460b      	mov	r3, r1
 800152a:	4614      	mov	r4, r2
 800152c:	461d      	mov	r5, r3
 800152e:	68b8      	ldr	r0, [r7, #8]
 8001530:	f7ff f860 	bl	80005f4 <__aeabi_ui2d>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	4620      	mov	r0, r4
 800153a:	4629      	mov	r1, r5
 800153c:	f7ff f9fe 	bl	800093c <__aeabi_ddiv>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	4610      	mov	r0, r2
 8001546:	4619      	mov	r1, r3
 8001548:	f7ff fae0 	bl	8000b0c <__aeabi_d2f>
 800154c:	4603      	mov	r3, r0
 800154e:	ee00 3a10 	vmov	s0, r3
 8001552:	f003 fbdd 	bl	8004d10 <cosf>
 8001556:	eef0 7a40 	vmov.f32	s15, s0
 800155a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800155e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	4413      	add	r3, r2
 800156a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800156e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001572:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < fftLen; i++)
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	3301      	adds	r3, #1
 800157a:	61fb      	str	r3, [r7, #28]
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	429a      	cmp	r2, r3
 8001582:	d8c2      	bhi.n	800150a <init_mfcc_instance+0x22>

    // Create mel filterbank
    S->nbMelFilters = nbMelFilters;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	615a      	str	r2, [r3, #20]
    S->nbDctOutputs = nbDctOutputs;
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	619a      	str	r2, [r3, #24]
    S->windowCoefs = window_func;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	605a      	str	r2, [r3, #4]
    S->fftLen = fftLen;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	68ba      	ldr	r2, [r7, #8]
 800159a:	611a      	str	r2, [r3, #16]

    create_mel_fbank(fftLen, nbMelFilters, &S->filterPos, &S->filterLengths, (float**)&S->windowCoefs); 
 800159c:	68b8      	ldr	r0, [r7, #8]
 800159e:	6879      	ldr	r1, [r7, #4]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f103 0208 	add.w	r2, r3, #8
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	f103 040c 	add.w	r4, r3, #12
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	3304      	adds	r3, #4
 80015b0:	9300      	str	r3, [sp, #0]
 80015b2:	4623      	mov	r3, r4
 80015b4:	f7ff fde6 	bl	8001184 <create_mel_fbank>
    // I will fix it by using a separate member if possible, but let's stick to the book logic:
    // Actually, looking closely at 5.14, `windowCoefs` seems to hold the Mel Filter Packed weights in the struct?
    // Let's assume S->windowCoefs holds the Hamming window.
    
    // Let's fix the logic for safety:
    float* packedFilters_ptr = NULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
    create_mel_fbank(fftLen, nbMelFilters, &S->filterPos, &S->filterLengths, &packedFilters_ptr);
 80015bc:	68b8      	ldr	r0, [r7, #8]
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f103 0208 	add.w	r2, r3, #8
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	f103 040c 	add.w	r4, r3, #12
 80015cc:	f107 0314 	add.w	r3, r7, #20
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	4623      	mov	r3, r4
 80015d4:	f7ff fdd6 	bl	8001184 <create_mel_fbank>
    // To make this work without crashing:
    // We will store Mel Filters in `S->windowCoefs` as the book does for the second loop.
    // We will hardcode the Hamming window inside `mfcc_compute` or re-generate it, 
    // OR we modify the struct. 
    // *Recommendation*: Let's stick to the book's `create_mel_fbank` outputting to `S->windowCoefs`.
    S->windowCoefs = packedFilters_ptr; 
 80015d8:	697a      	ldr	r2, [r7, #20]
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	605a      	str	r2, [r3, #4]

    // Create DCT matrix
    S->dct_matrix = create_dct_matrix(nbDctOutputs, nbMelFilters);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	4611      	mov	r1, r2
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff fd3d 	bl	8001064 <create_dct_matrix>
 80015ea:	4602      	mov	r2, r0
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	601a      	str	r2, [r3, #0]

    // Initialize FFT
    arm_rfft_fast_init_f32(&S->rfft, fftLen);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	331c      	adds	r3, #28
 80015f4:	68ba      	ldr	r2, [r7, #8]
 80015f6:	b292      	uxth	r2, r2
 80015f8:	4611      	mov	r1, r2
 80015fa:	4618      	mov	r0, r3
 80015fc:	f001 fb52 	bl	8002ca4 <arm_rfft_fast_init_f32>
}
 8001600:	bf00      	nop
 8001602:	3720      	adds	r7, #32
 8001604:	46bd      	mov	sp, r7
 8001606:	bdb0      	pop	{r4, r5, r7, pc}
 8001608:	54442d18 	.word	0x54442d18
 800160c:	401921fb 	.word	0x401921fb

08001610 <mfcc_compute>:

void mfcc_compute(mfcc_instance *S, const float *audio_data, int frame_len, float *mfcc_out)
{
 8001610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001614:	b0a1      	sub	sp, #132	@ 0x84
 8001616:	af00      	add	r7, sp, #0
 8001618:	6278      	str	r0, [r7, #36]	@ 0x24
 800161a:	6239      	str	r1, [r7, #32]
 800161c:	61fa      	str	r2, [r7, #28]
 800161e:	61bb      	str	r3, [r7, #24]
 8001620:	466b      	mov	r3, sp
 8001622:	461e      	mov	r6, r3
    int32_t i, j, bin;
    float frame[frame_len]; 
 8001624:	69f9      	ldr	r1, [r7, #28]
 8001626:	1e4b      	subs	r3, r1, #1
 8001628:	66bb      	str	r3, [r7, #104]	@ 0x68
 800162a:	460a      	mov	r2, r1
 800162c:	2300      	movs	r3, #0
 800162e:	4614      	mov	r4, r2
 8001630:	461d      	mov	r5, r3
 8001632:	f04f 0200 	mov.w	r2, #0
 8001636:	f04f 0300 	mov.w	r3, #0
 800163a:	016b      	lsls	r3, r5, #5
 800163c:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8001640:	0162      	lsls	r2, r4, #5
 8001642:	460a      	mov	r2, r1
 8001644:	2300      	movs	r3, #0
 8001646:	613a      	str	r2, [r7, #16]
 8001648:	617b      	str	r3, [r7, #20]
 800164a:	f04f 0200 	mov.w	r2, #0
 800164e:	f04f 0300 	mov.w	r3, #0
 8001652:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001656:	4628      	mov	r0, r5
 8001658:	0143      	lsls	r3, r0, #5
 800165a:	4620      	mov	r0, r4
 800165c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001660:	4620      	mov	r0, r4
 8001662:	0142      	lsls	r2, r0, #5
 8001664:	460b      	mov	r3, r1
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	3307      	adds	r3, #7
 800166a:	08db      	lsrs	r3, r3, #3
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	ebad 0d03 	sub.w	sp, sp, r3
 8001672:	466b      	mov	r3, sp
 8001674:	3303      	adds	r3, #3
 8001676:	089b      	lsrs	r3, r3, #2
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	667b      	str	r3, [r7, #100]	@ 0x64
    float buffer[frame_len];
 800167c:	69f9      	ldr	r1, [r7, #28]
 800167e:	1e4b      	subs	r3, r1, #1
 8001680:	663b      	str	r3, [r7, #96]	@ 0x60
 8001682:	460a      	mov	r2, r1
 8001684:	2300      	movs	r3, #0
 8001686:	60ba      	str	r2, [r7, #8]
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	f04f 0200 	mov.w	r2, #0
 800168e:	f04f 0300 	mov.w	r3, #0
 8001692:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001696:	4628      	mov	r0, r5
 8001698:	0143      	lsls	r3, r0, #5
 800169a:	4620      	mov	r0, r4
 800169c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80016a0:	4620      	mov	r0, r4
 80016a2:	0142      	lsls	r2, r0, #5
 80016a4:	460a      	mov	r2, r1
 80016a6:	2300      	movs	r3, #0
 80016a8:	603a      	str	r2, [r7, #0]
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	f04f 0300 	mov.w	r3, #0
 80016b4:	e9d7 4500 	ldrd	r4, r5, [r7]
 80016b8:	4628      	mov	r0, r5
 80016ba:	0143      	lsls	r3, r0, #5
 80016bc:	4620      	mov	r0, r4
 80016be:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80016c2:	4620      	mov	r0, r4
 80016c4:	0142      	lsls	r2, r0, #5
 80016c6:	460b      	mov	r3, r1
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	3307      	adds	r3, #7
 80016cc:	08db      	lsrs	r3, r3, #3
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	ebad 0d03 	sub.w	sp, sp, r3
 80016d4:	466b      	mov	r3, sp
 80016d6:	3303      	adds	r3, #3
 80016d8:	089b      	lsrs	r3, r3, #2
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    float mel_energies[S->nbMelFilters];
 80016de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e0:	6959      	ldr	r1, [r3, #20]
 80016e2:	460b      	mov	r3, r1
 80016e4:	3b01      	subs	r3, #1
 80016e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80016e8:	2300      	movs	r3, #0
 80016ea:	468a      	mov	sl, r1
 80016ec:	469b      	mov	fp, r3
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	f04f 0300 	mov.w	r3, #0
 80016f6:	ea4f 134b 	mov.w	r3, fp, lsl #5
 80016fa:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 80016fe:	ea4f 124a 	mov.w	r2, sl, lsl #5
 8001702:	2300      	movs	r3, #0
 8001704:	4688      	mov	r8, r1
 8001706:	4699      	mov	r9, r3
 8001708:	f04f 0200 	mov.w	r2, #0
 800170c:	f04f 0300 	mov.w	r3, #0
 8001710:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8001714:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8001718:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800171c:	008b      	lsls	r3, r1, #2
 800171e:	3307      	adds	r3, #7
 8001720:	08db      	lsrs	r3, r3, #3
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	ebad 0d03 	sub.w	sp, sp, r3
 8001728:	466b      	mov	r3, sp
 800172a:	3303      	adds	r3, #3
 800172c:	089b      	lsrs	r3, r3, #2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	657b      	str	r3, [r7, #84]	@ 0x54

    // 1. Apply Window (Hamming)
    // CHANGE IS HERE: Input 'audio_data' is already normalized float.
    // We only need to multiply by the window function. Do NOT divide by 32768.
    for (i = 0; i < frame_len; i++) {
 8001732:	2300      	movs	r3, #0
 8001734:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001736:	e040      	b.n	80017ba <mfcc_compute+0x1aa>
        float win_coef = 0.54f - 0.46f * cosf(2 * M_PI * i / (frame_len - 1));
 8001738:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800173a:	f7fe ff6b 	bl	8000614 <__aeabi_i2d>
 800173e:	a3b3      	add	r3, pc, #716	@ (adr r3, 8001a0c <mfcc_compute+0x3fc>)
 8001740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001744:	f7fe ffd0 	bl	80006e8 <__aeabi_dmul>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4614      	mov	r4, r2
 800174e:	461d      	mov	r5, r3
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	3b01      	subs	r3, #1
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe ff5d 	bl	8000614 <__aeabi_i2d>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4620      	mov	r0, r4
 8001760:	4629      	mov	r1, r5
 8001762:	f7ff f8eb 	bl	800093c <__aeabi_ddiv>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4610      	mov	r0, r2
 800176c:	4619      	mov	r1, r3
 800176e:	f7ff f9cd 	bl	8000b0c <__aeabi_d2f>
 8001772:	4603      	mov	r3, r0
 8001774:	ee00 3a10 	vmov	s0, r3
 8001778:	f003 faca 	bl	8004d10 <cosf>
 800177c:	eef0 7a40 	vmov.f32	s15, s0
 8001780:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 80019f8 <mfcc_compute+0x3e8>
 8001784:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001788:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 80019fc <mfcc_compute+0x3ec>
 800178c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001790:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
        frame[i] = audio_data[i] * win_coef; 
 8001794:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	6a3a      	ldr	r2, [r7, #32]
 800179a:	4413      	add	r3, r2
 800179c:	ed93 7a00 	vldr	s14, [r3]
 80017a0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80017a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017a8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80017aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	4413      	add	r3, r2
 80017b0:	edc3 7a00 	vstr	s15, [r3]
    for (i = 0; i < frame_len; i++) {
 80017b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80017b6:	3301      	adds	r3, #1
 80017b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80017ba:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	429a      	cmp	r2, r3
 80017c0:	dbba      	blt.n	8001738 <mfcc_compute+0x128>
    }

    // 2. Compute FFT
    // The arm_rfft_fast_f32 computes Real-to-Complex FFT
    arm_rfft_fast_f32(&S->rfft, frame, buffer, 0);
 80017c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c4:	f103 001c 	add.w	r0, r3, #28
 80017c8:	2300      	movs	r3, #0
 80017ca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80017cc:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80017ce:	f001 faed 	bl	8002dac <arm_rfft_fast_f32>

    // 3. Convert to Power Spectrum
    // CMSIS RFFT Output format: {R0, R_Nyquist, R1, I1, R2, I2, ...}
    float first_energy = buffer[0] * buffer[0];
 80017d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017d4:	ed93 7a00 	vldr	s14, [r3]
 80017d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017da:	edd3 7a00 	vldr	s15, [r3]
 80017de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017e2:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float last_energy = buffer[1] * buffer[1];
 80017e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017e8:	ed93 7a01 	vldr	s14, [r3, #4]
 80017ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80017ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80017f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017f6:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    
    int32_t half_dim = frame_len / 2;
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	0fda      	lsrs	r2, r3, #31
 80017fe:	4413      	add	r3, r2
 8001800:	105b      	asrs	r3, r3, #1
 8001802:	64bb      	str	r3, [r7, #72]	@ 0x48
    
    for (i = 1; i < half_dim; i++) {
 8001804:	2301      	movs	r3, #1
 8001806:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001808:	e021      	b.n	800184e <mfcc_compute+0x23e>
        float real = buffer[2 * i];
 800180a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	4413      	add	r3, r2
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	633b      	str	r3, [r7, #48]	@ 0x30
        float im = buffer[2 * i + 1];
 8001818:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	3301      	adds	r3, #1
 800181e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	62fb      	str	r3, [r7, #44]	@ 0x2c
        buffer[i] = real * real + im * im;
 8001828:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800182c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001830:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001834:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001838:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800183e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	4413      	add	r3, r2
 8001844:	edc3 7a00 	vstr	s15, [r3]
    for (i = 1; i < half_dim; i++) {
 8001848:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800184a:	3301      	adds	r3, #1
 800184c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800184e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001850:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001852:	429a      	cmp	r2, r3
 8001854:	dbd9      	blt.n	800180a <mfcc_compute+0x1fa>
    }
    buffer[0] = first_energy;
 8001856:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001858:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800185a:	601a      	str	r2, [r3, #0]
    buffer[half_dim] = last_energy;
 800185c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800185e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	4413      	add	r3, r2
 8001864:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001866:	601a      	str	r2, [r3, #0]

    // 4. Apply Mel Filterbanks
    static int current_filter_offset = 0; // Static to remember position across calls is risky if called multiple times in loop, but okay for single-shot.
                                          // BETTER: Reset it every time function enters.
    current_filter_offset = 0;            // RESET OFFSET HERE
 8001868:	4b65      	ldr	r3, [pc, #404]	@ (8001a00 <mfcc_compute+0x3f0>)
 800186a:	2200      	movs	r2, #0
 800186c:	601a      	str	r2, [r3, #0]

    for (bin = 0; bin < S->nbMelFilters; bin++) {
 800186e:	2300      	movs	r3, #0
 8001870:	677b      	str	r3, [r7, #116]	@ 0x74
 8001872:	e054      	b.n	800191e <mfcc_compute+0x30e>
        float mel_energy = 0;
 8001874:	f04f 0300 	mov.w	r3, #0
 8001878:	673b      	str	r3, [r7, #112]	@ 0x70
        int32_t first_index = S->filterPos[bin];
 800187a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800187c:	689a      	ldr	r2, [r3, #8]
 800187e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4413      	add	r3, r2
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	643b      	str	r3, [r7, #64]	@ 0x40
        int32_t length = S->filterLengths[bin];
 8001888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188a:	68da      	ldr	r2, [r3, #12]
 800188c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4413      	add	r3, r2
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	63fb      	str	r3, [r7, #60]	@ 0x3c
        
        for (i = 0; i < length; i++) {
 8001896:	2300      	movs	r3, #0
 8001898:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800189a:	e020      	b.n	80018de <mfcc_compute+0x2ce>
             float power_val = buffer[first_index + i];
 800189c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800189e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80018a0:	4413      	add	r3, r2
 80018a2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	4413      	add	r3, r2
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	63bb      	str	r3, [r7, #56]	@ 0x38
             float filter_val = S->windowCoefs[current_filter_offset + i];
 80018ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ae:	685a      	ldr	r2, [r3, #4]
 80018b0:	4b53      	ldr	r3, [pc, #332]	@ (8001a00 <mfcc_compute+0x3f0>)
 80018b2:	6819      	ldr	r1, [r3, #0]
 80018b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80018b6:	440b      	add	r3, r1
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	4413      	add	r3, r2
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	637b      	str	r3, [r7, #52]	@ 0x34
             mel_energy += power_val * filter_val;
 80018c0:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80018c4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018cc:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 80018d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018d4:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
        for (i = 0; i < length; i++) {
 80018d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80018da:	3301      	adds	r3, #1
 80018dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80018de:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80018e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80018e2:	429a      	cmp	r2, r3
 80018e4:	dbda      	blt.n	800189c <mfcc_compute+0x28c>
        }
        current_filter_offset += length;
 80018e6:	4b46      	ldr	r3, [pc, #280]	@ (8001a00 <mfcc_compute+0x3f0>)
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80018ec:	4413      	add	r3, r2
 80018ee:	4a44      	ldr	r2, [pc, #272]	@ (8001a00 <mfcc_compute+0x3f0>)
 80018f0:	6013      	str	r3, [r2, #0]

        mel_energies[bin] = mel_energy;
 80018f2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80018f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	4413      	add	r3, r2
 80018fa:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80018fc:	601a      	str	r2, [r3, #0]
        if (mel_energy <= 0.0f) mel_energies[bin] = 1e-7f;
 80018fe:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001902:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190a:	d805      	bhi.n	8001918 <mfcc_compute+0x308>
 800190c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800190e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4413      	add	r3, r2
 8001914:	4a3b      	ldr	r2, [pc, #236]	@ (8001a04 <mfcc_compute+0x3f4>)
 8001916:	601a      	str	r2, [r3, #0]
    for (bin = 0; bin < S->nbMelFilters; bin++) {
 8001918:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800191a:	3301      	adds	r3, #1
 800191c:	677b      	str	r3, [r7, #116]	@ 0x74
 800191e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001920:	695a      	ldr	r2, [r3, #20]
 8001922:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001924:	429a      	cmp	r2, r3
 8001926:	d8a5      	bhi.n	8001874 <mfcc_compute+0x264>
    }

    // 5. Take Log
    for (bin = 0; bin < S->nbMelFilters; bin++)
 8001928:	2300      	movs	r3, #0
 800192a:	677b      	str	r3, [r7, #116]	@ 0x74
 800192c:	e014      	b.n	8001958 <mfcc_compute+0x348>
        mel_energies[bin] = logf(mel_energies[bin]);
 800192e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001930:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	4413      	add	r3, r2
 8001936:	edd3 7a00 	vldr	s15, [r3]
 800193a:	eeb0 0a67 	vmov.f32	s0, s15
 800193e:	f003 f99b 	bl	8004c78 <logf>
 8001942:	eef0 7a40 	vmov.f32	s15, s0
 8001946:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001948:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	4413      	add	r3, r2
 800194e:	edc3 7a00 	vstr	s15, [r3]
    for (bin = 0; bin < S->nbMelFilters; bin++)
 8001952:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001954:	3301      	adds	r3, #1
 8001956:	677b      	str	r3, [r7, #116]	@ 0x74
 8001958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800195a:	695a      	ldr	r2, [r3, #20]
 800195c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800195e:	429a      	cmp	r2, r3
 8001960:	d8e5      	bhi.n	800192e <mfcc_compute+0x31e>

    // 6. Take DCT
    float dct_normalization = 0.316227766f;
 8001962:	4b29      	ldr	r3, [pc, #164]	@ (8001a08 <mfcc_compute+0x3f8>)
 8001964:	647b      	str	r3, [r7, #68]	@ 0x44
    for (i = 0; i < S->nbDctOutputs; i++) {
 8001966:	2300      	movs	r3, #0
 8001968:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800196a:	e037      	b.n	80019dc <mfcc_compute+0x3cc>
        float sum = 0.0f;
 800196c:	f04f 0300 	mov.w	r3, #0
 8001970:	66fb      	str	r3, [r7, #108]	@ 0x6c
        for (j = 0; j < S->nbMelFilters; j++) {
 8001972:	2300      	movs	r3, #0
 8001974:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001976:	e01d      	b.n	80019b4 <mfcc_compute+0x3a4>
            sum += S->dct_matrix[i * S->nbMelFilters + j] * mel_energies[j];
 8001978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800197e:	695b      	ldr	r3, [r3, #20]
 8001980:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001982:	fb03 f101 	mul.w	r1, r3, r1
 8001986:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001988:	440b      	add	r3, r1
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	4413      	add	r3, r2
 800198e:	ed93 7a00 	vldr	s14, [r3]
 8001992:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001994:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	4413      	add	r3, r2
 800199a:	edd3 7a00 	vldr	s15, [r3]
 800199e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a2:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80019a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019aa:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
        for (j = 0; j < S->nbMelFilters; j++) {
 80019ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80019b0:	3301      	adds	r3, #1
 80019b2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80019b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b6:	695a      	ldr	r2, [r3, #20]
 80019b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d8dc      	bhi.n	8001978 <mfcc_compute+0x368>
        }
        mfcc_out[i] = sum * dct_normalization;
 80019be:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4413      	add	r3, r2
 80019c6:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80019ca:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80019ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019d2:	edc3 7a00 	vstr	s15, [r3]
    for (i = 0; i < S->nbDctOutputs; i++) {
 80019d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80019d8:	3301      	adds	r3, #1
 80019da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80019dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019de:	699a      	ldr	r2, [r3, #24]
 80019e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d8c2      	bhi.n	800196c <mfcc_compute+0x35c>
 80019e6:	46b5      	mov	sp, r6
    }
}
 80019e8:	bf00      	nop
 80019ea:	3784      	adds	r7, #132	@ 0x84
 80019ec:	46bd      	mov	sp, r7
 80019ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80019f2:	bf00      	nop
 80019f4:	f3af 8000 	nop.w
 80019f8:	3eeb851f 	.word	0x3eeb851f
 80019fc:	3f0a3d71 	.word	0x3f0a3d71
 8001a00:	20001154 	.word	0x20001154
 8001a04:	33d6bf95 	.word	0x33d6bf95
 8001a08:	3ea1e89b 	.word	0x3ea1e89b
 8001a0c:	54442d18 	.word	0x54442d18
 8001a10:	401921fb 	.word	0x401921fb

08001a14 <relu>:
static float l1_output[L1_SIZE];
static float l2_output[L2_SIZE];
static float final_output[OUTPUT_SIZE];

// Helper: ReLU Activation Function
static void relu(float* data, int size) {
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < size; i++) {
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60fb      	str	r3, [r7, #12]
 8001a22:	e014      	b.n	8001a4e <relu+0x3a>
        if (data[i] < 0.0f) {
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	edd3 7a00 	vldr	s15, [r3]
 8001a30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a38:	d506      	bpl.n	8001a48 <relu+0x34>
            data[i] = 0.0f;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	4413      	add	r3, r2
 8001a42:	f04f 0200 	mov.w	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	dbe6      	blt.n	8001a24 <relu+0x10>
        }
    }
}
 8001a56:	bf00      	nop
 8001a58:	bf00      	nop
 8001a5a:	3714      	adds	r7, #20
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr

08001a64 <softmax>:

// Helper: Softmax Activation Function
static void softmax(float* data, int size) {
 8001a64:	b590      	push	{r4, r7, lr}
 8001a66:	b089      	sub	sp, #36	@ 0x24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
    float max_val = -100000.0f;
 8001a6e:	4b36      	ldr	r3, [pc, #216]	@ (8001b48 <softmax+0xe4>)
 8001a70:	61fb      	str	r3, [r7, #28]
    float sum = 0.0f;
 8001a72:	f04f 0300 	mov.w	r3, #0
 8001a76:	61bb      	str	r3, [r7, #24]

    // Find max for numerical stability
    for (int i = 0; i < size; i++) {
 8001a78:	2300      	movs	r3, #0
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	e015      	b.n	8001aaa <softmax+0x46>
        if (data[i] > max_val) max_val = data[i];
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	edd3 7a00 	vldr	s15, [r3]
 8001a8a:	ed97 7a07 	vldr	s14, [r7, #28]
 8001a8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a96:	d505      	bpl.n	8001aa4 <softmax+0x40>
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	4413      	add	r3, r2
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < size; i++) {
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	697a      	ldr	r2, [r7, #20]
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	dbe5      	blt.n	8001a7e <softmax+0x1a>
    }

    // Compute exp and sum
    for (int i = 0; i < size; i++) {
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	e024      	b.n	8001b02 <softmax+0x9e>
        data[i] = expf(data[i] - max_val);
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	4413      	add	r3, r2
 8001ac0:	ed93 7a00 	vldr	s14, [r3]
 8001ac4:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ac8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	18d4      	adds	r4, r2, r3
 8001ad4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad8:	f003 f898 	bl	8004c0c <expf>
 8001adc:	eef0 7a40 	vmov.f32	s15, s0
 8001ae0:	edc4 7a00 	vstr	s15, [r4]
        sum += data[i];
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	4413      	add	r3, r2
 8001aec:	edd3 7a00 	vldr	s15, [r3]
 8001af0:	ed97 7a06 	vldr	s14, [r7, #24]
 8001af4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001af8:	edc7 7a06 	vstr	s15, [r7, #24]
    for (int i = 0; i < size; i++) {
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	3301      	adds	r3, #1
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	dbd6      	blt.n	8001ab8 <softmax+0x54>
    }

    // Normalize
    for (int i = 0; i < size; i++) {
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	e012      	b.n	8001b36 <softmax+0xd2>
        data[i] /= sum;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	687a      	ldr	r2, [r7, #4]
 8001b16:	4413      	add	r3, r2
 8001b18:	edd3 6a00 	vldr	s13, [r3]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	4413      	add	r3, r2
 8001b24:	ed97 7a06 	vldr	s14, [r7, #24]
 8001b28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b2c:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < size; i++) {
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	3301      	adds	r3, #1
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	dbe8      	blt.n	8001b10 <softmax+0xac>
    }
}
 8001b3e:	bf00      	nop
 8001b40:	bf00      	nop
 8001b42:	3724      	adds	r7, #36	@ 0x24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd90      	pop	{r4, r7, pc}
 8001b48:	c7c35000 	.word	0xc7c35000

08001b4c <neural_network_inference>:

// Main Inference Function
int neural_network_inference(float* input_features) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08e      	sub	sp, #56	@ 0x38
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
    
    // --- Layer 1: Dense (26 -> 100) ---
    // Using exported weights: w1 (Output x Input)
    for (int j = 0; j < L1_SIZE; j++) {
 8001b54:	2300      	movs	r3, #0
 8001b56:	637b      	str	r3, [r7, #52]	@ 0x34
 8001b58:	e030      	b.n	8001bbc <neural_network_inference+0x70>
        float sum = b1[j]; // Use 'b1', not 'layer1_biases'
 8001b5a:	4a6b      	ldr	r2, [pc, #428]	@ (8001d08 <neural_network_inference+0x1bc>)
 8001b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	4413      	add	r3, r2
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	633b      	str	r3, [r7, #48]	@ 0x30
        for (int i = 0; i < INPUT_SIZE; i++) {
 8001b66:	2300      	movs	r3, #0
 8001b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b6a:	e01b      	b.n	8001ba4 <neural_network_inference+0x58>
            // Use 'w1', not 'layer1_weights'
            sum += input_features[i] * w1[j * INPUT_SIZE + i];
 8001b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	4413      	add	r3, r2
 8001b74:	ed93 7a00 	vldr	s14, [r3]
 8001b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b7a:	221a      	movs	r2, #26
 8001b7c:	fb03 f202 	mul.w	r2, r3, r2
 8001b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b82:	4413      	add	r3, r2
 8001b84:	4a61      	ldr	r2, [pc, #388]	@ (8001d0c <neural_network_inference+0x1c0>)
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	4413      	add	r3, r2
 8001b8a:	edd3 7a00 	vldr	s15, [r3]
 8001b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b92:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001b96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b9a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
        for (int i = 0; i < INPUT_SIZE; i++) {
 8001b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ba6:	2b19      	cmp	r3, #25
 8001ba8:	dde0      	ble.n	8001b6c <neural_network_inference+0x20>
        }
        l1_output[j] = sum;
 8001baa:	4a59      	ldr	r2, [pc, #356]	@ (8001d10 <neural_network_inference+0x1c4>)
 8001bac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	4413      	add	r3, r2
 8001bb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001bb4:	601a      	str	r2, [r3, #0]
    for (int j = 0; j < L1_SIZE; j++) {
 8001bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bb8:	3301      	adds	r3, #1
 8001bba:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bbe:	2b63      	cmp	r3, #99	@ 0x63
 8001bc0:	ddcb      	ble.n	8001b5a <neural_network_inference+0xe>
    }
    relu(l1_output, L1_SIZE);
 8001bc2:	2164      	movs	r1, #100	@ 0x64
 8001bc4:	4852      	ldr	r0, [pc, #328]	@ (8001d10 <neural_network_inference+0x1c4>)
 8001bc6:	f7ff ff25 	bl	8001a14 <relu>

    // --- Layer 2: Dense (100 -> 100) ---
    for (int j = 0; j < L2_SIZE; j++) {
 8001bca:	2300      	movs	r3, #0
 8001bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001bce:	e030      	b.n	8001c32 <neural_network_inference+0xe6>
        float sum = b2[j]; // Use 'b2'
 8001bd0:	4a50      	ldr	r2, [pc, #320]	@ (8001d14 <neural_network_inference+0x1c8>)
 8001bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	4413      	add	r3, r2
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	627b      	str	r3, [r7, #36]	@ 0x24
        for (int i = 0; i < L1_SIZE; i++) {
 8001bdc:	2300      	movs	r3, #0
 8001bde:	623b      	str	r3, [r7, #32]
 8001be0:	e01b      	b.n	8001c1a <neural_network_inference+0xce>
            sum += l1_output[i] * w2[j * L1_SIZE + i]; // Use 'w2'
 8001be2:	4a4b      	ldr	r2, [pc, #300]	@ (8001d10 <neural_network_inference+0x1c4>)
 8001be4:	6a3b      	ldr	r3, [r7, #32]
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	4413      	add	r3, r2
 8001bea:	ed93 7a00 	vldr	s14, [r3]
 8001bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bf0:	2264      	movs	r2, #100	@ 0x64
 8001bf2:	fb03 f202 	mul.w	r2, r3, r2
 8001bf6:	6a3b      	ldr	r3, [r7, #32]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	4a47      	ldr	r2, [pc, #284]	@ (8001d18 <neural_network_inference+0x1cc>)
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	edd3 7a00 	vldr	s15, [r3]
 8001c04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c08:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001c0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c10:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        for (int i = 0; i < L1_SIZE; i++) {
 8001c14:	6a3b      	ldr	r3, [r7, #32]
 8001c16:	3301      	adds	r3, #1
 8001c18:	623b      	str	r3, [r7, #32]
 8001c1a:	6a3b      	ldr	r3, [r7, #32]
 8001c1c:	2b63      	cmp	r3, #99	@ 0x63
 8001c1e:	dde0      	ble.n	8001be2 <neural_network_inference+0x96>
        }
        l2_output[j] = sum;
 8001c20:	4a3e      	ldr	r2, [pc, #248]	@ (8001d1c <neural_network_inference+0x1d0>)
 8001c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	4413      	add	r3, r2
 8001c28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c2a:	601a      	str	r2, [r3, #0]
    for (int j = 0; j < L2_SIZE; j++) {
 8001c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c2e:	3301      	adds	r3, #1
 8001c30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c34:	2b63      	cmp	r3, #99	@ 0x63
 8001c36:	ddcb      	ble.n	8001bd0 <neural_network_inference+0x84>
    }
    relu(l2_output, L2_SIZE);
 8001c38:	2164      	movs	r1, #100	@ 0x64
 8001c3a:	4838      	ldr	r0, [pc, #224]	@ (8001d1c <neural_network_inference+0x1d0>)
 8001c3c:	f7ff feea 	bl	8001a14 <relu>

    // --- Layer 3: Output (100 -> 10) ---
    for (int j = 0; j < OUTPUT_SIZE; j++) {
 8001c40:	2300      	movs	r3, #0
 8001c42:	61fb      	str	r3, [r7, #28]
 8001c44:	e030      	b.n	8001ca8 <neural_network_inference+0x15c>
        float sum = b3[j]; // Use 'b3'
 8001c46:	4a36      	ldr	r2, [pc, #216]	@ (8001d20 <neural_network_inference+0x1d4>)
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	4413      	add	r3, r2
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	61bb      	str	r3, [r7, #24]
        for (int i = 0; i < L2_SIZE; i++) {
 8001c52:	2300      	movs	r3, #0
 8001c54:	617b      	str	r3, [r7, #20]
 8001c56:	e01b      	b.n	8001c90 <neural_network_inference+0x144>
            sum += l2_output[i] * w3[j * L2_SIZE + i]; // Use 'w3'
 8001c58:	4a30      	ldr	r2, [pc, #192]	@ (8001d1c <neural_network_inference+0x1d0>)
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	4413      	add	r3, r2
 8001c60:	ed93 7a00 	vldr	s14, [r3]
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	2264      	movs	r2, #100	@ 0x64
 8001c68:	fb03 f202 	mul.w	r2, r3, r2
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	4413      	add	r3, r2
 8001c70:	4a2c      	ldr	r2, [pc, #176]	@ (8001d24 <neural_network_inference+0x1d8>)
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	4413      	add	r3, r2
 8001c76:	edd3 7a00 	vldr	s15, [r3]
 8001c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c7e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001c82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c86:	edc7 7a06 	vstr	s15, [r7, #24]
        for (int i = 0; i < L2_SIZE; i++) {
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	617b      	str	r3, [r7, #20]
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	2b63      	cmp	r3, #99	@ 0x63
 8001c94:	dde0      	ble.n	8001c58 <neural_network_inference+0x10c>
        }
        final_output[j] = sum;
 8001c96:	4a24      	ldr	r2, [pc, #144]	@ (8001d28 <neural_network_inference+0x1dc>)
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	4413      	add	r3, r2
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	601a      	str	r2, [r3, #0]
    for (int j = 0; j < OUTPUT_SIZE; j++) {
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	61fb      	str	r3, [r7, #28]
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	2b09      	cmp	r3, #9
 8001cac:	ddcb      	ble.n	8001c46 <neural_network_inference+0xfa>
    }
    
    // Softmax
    softmax(final_output, OUTPUT_SIZE);
 8001cae:	210a      	movs	r1, #10
 8001cb0:	481d      	ldr	r0, [pc, #116]	@ (8001d28 <neural_network_inference+0x1dc>)
 8001cb2:	f7ff fed7 	bl	8001a64 <softmax>

    // Argmax: Find class with highest probability
    int predicted_class = 0;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	613b      	str	r3, [r7, #16]
    float max_prob = final_output[0];
 8001cba:	4b1b      	ldr	r3, [pc, #108]	@ (8001d28 <neural_network_inference+0x1dc>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	60fb      	str	r3, [r7, #12]
    for (int i = 1; i < OUTPUT_SIZE; i++) {
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	60bb      	str	r3, [r7, #8]
 8001cc4:	e017      	b.n	8001cf6 <neural_network_inference+0x1aa>
        if (final_output[i] > max_prob) {
 8001cc6:	4a18      	ldr	r2, [pc, #96]	@ (8001d28 <neural_network_inference+0x1dc>)
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	4413      	add	r3, r2
 8001cce:	edd3 7a00 	vldr	s15, [r3]
 8001cd2:	ed97 7a03 	vldr	s14, [r7, #12]
 8001cd6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cde:	d507      	bpl.n	8001cf0 <neural_network_inference+0x1a4>
            max_prob = final_output[i];
 8001ce0:	4a11      	ldr	r2, [pc, #68]	@ (8001d28 <neural_network_inference+0x1dc>)
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4413      	add	r3, r2
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	60fb      	str	r3, [r7, #12]
            predicted_class = i;
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	613b      	str	r3, [r7, #16]
    for (int i = 1; i < OUTPUT_SIZE; i++) {
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	60bb      	str	r3, [r7, #8]
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	2b09      	cmp	r3, #9
 8001cfa:	dde4      	ble.n	8001cc6 <neural_network_inference+0x17a>
        }
    }

    return predicted_class;
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3738      	adds	r7, #56	@ 0x38
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	08008500 	.word	0x08008500
 8001d0c:	08005c60 	.word	0x08005c60
 8001d10:	20001158 	.word	0x20001158
 8001d14:	080122d0 	.word	0x080122d0
 8001d18:	08008690 	.word	0x08008690
 8001d1c:	200012e8 	.word	0x200012e8
 8001d20:	08013400 	.word	0x08013400
 8001d24:	08012460 	.word	0x08012460
 8001d28:	20001478 	.word	0x20001478

08001d2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	607b      	str	r3, [r7, #4]
 8001d36:	4b10      	ldr	r3, [pc, #64]	@ (8001d78 <HAL_MspInit+0x4c>)
 8001d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d3a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d78 <HAL_MspInit+0x4c>)
 8001d3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d40:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d42:	4b0d      	ldr	r3, [pc, #52]	@ (8001d78 <HAL_MspInit+0x4c>)
 8001d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d4a:	607b      	str	r3, [r7, #4]
 8001d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	603b      	str	r3, [r7, #0]
 8001d52:	4b09      	ldr	r3, [pc, #36]	@ (8001d78 <HAL_MspInit+0x4c>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d56:	4a08      	ldr	r2, [pc, #32]	@ (8001d78 <HAL_MspInit+0x4c>)
 8001d58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d5e:	4b06      	ldr	r3, [pc, #24]	@ (8001d78 <HAL_MspInit+0x4c>)
 8001d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d66:	603b      	str	r3, [r7, #0]
 8001d68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	40023800 	.word	0x40023800

08001d7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <NMI_Handler+0x4>

08001d84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d88:	bf00      	nop
 8001d8a:	e7fd      	b.n	8001d88 <HardFault_Handler+0x4>

08001d8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <MemManage_Handler+0x4>

08001d94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <BusFault_Handler+0x4>

08001d9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001da0:	bf00      	nop
 8001da2:	e7fd      	b.n	8001da0 <UsageFault_Handler+0x4>

08001da4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001db2:	b480      	push	{r7}
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dd2:	f000 f933 	bl	800203c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b086      	sub	sp, #24
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	60f8      	str	r0, [r7, #12]
 8001de2:	60b9      	str	r1, [r7, #8]
 8001de4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de6:	2300      	movs	r3, #0
 8001de8:	617b      	str	r3, [r7, #20]
 8001dea:	e00a      	b.n	8001e02 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dec:	f3af 8000 	nop.w
 8001df0:	4601      	mov	r1, r0
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	1c5a      	adds	r2, r3, #1
 8001df6:	60ba      	str	r2, [r7, #8]
 8001df8:	b2ca      	uxtb	r2, r1
 8001dfa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	697a      	ldr	r2, [r7, #20]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	429a      	cmp	r2, r3
 8001e08:	dbf0      	blt.n	8001dec <_read+0x12>
  }

  return len;
 8001e0a:	687b      	ldr	r3, [r7, #4]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]
 8001e24:	e009      	b.n	8001e3a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	1c5a      	adds	r2, r3, #1
 8001e2a:	60ba      	str	r2, [r7, #8]
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	3301      	adds	r3, #1
 8001e38:	617b      	str	r3, [r7, #20]
 8001e3a:	697a      	ldr	r2, [r7, #20]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	dbf1      	blt.n	8001e26 <_write+0x12>
  }
  return len;
 8001e42:	687b      	ldr	r3, [r7, #4]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3718      	adds	r7, #24
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <_close>:

int _close(int file)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e74:	605a      	str	r2, [r3, #4]
  return 0;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <_isatty>:

int _isatty(int file)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e8c:	2301      	movs	r3, #1
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr

08001e9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e9a:	b480      	push	{r7}
 8001e9c:	b085      	sub	sp, #20
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	60f8      	str	r0, [r7, #12]
 8001ea2:	60b9      	str	r1, [r7, #8]
 8001ea4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3714      	adds	r7, #20
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ebc:	4a14      	ldr	r2, [pc, #80]	@ (8001f10 <_sbrk+0x5c>)
 8001ebe:	4b15      	ldr	r3, [pc, #84]	@ (8001f14 <_sbrk+0x60>)
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ec8:	4b13      	ldr	r3, [pc, #76]	@ (8001f18 <_sbrk+0x64>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d102      	bne.n	8001ed6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ed0:	4b11      	ldr	r3, [pc, #68]	@ (8001f18 <_sbrk+0x64>)
 8001ed2:	4a12      	ldr	r2, [pc, #72]	@ (8001f1c <_sbrk+0x68>)
 8001ed4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ed6:	4b10      	ldr	r3, [pc, #64]	@ (8001f18 <_sbrk+0x64>)
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4413      	add	r3, r2
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d207      	bcs.n	8001ef4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ee4:	f002 fa06 	bl	80042f4 <__errno>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	220c      	movs	r2, #12
 8001eec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eee:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef2:	e009      	b.n	8001f08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ef4:	4b08      	ldr	r3, [pc, #32]	@ (8001f18 <_sbrk+0x64>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001efa:	4b07      	ldr	r3, [pc, #28]	@ (8001f18 <_sbrk+0x64>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4413      	add	r3, r2
 8001f02:	4a05      	ldr	r2, [pc, #20]	@ (8001f18 <_sbrk+0x64>)
 8001f04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f06:	68fb      	ldr	r3, [r7, #12]
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3718      	adds	r7, #24
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	20020000 	.word	0x20020000
 8001f14:	00000400 	.word	0x00000400
 8001f18:	200014a0 	.word	0x200014a0
 8001f1c:	200015f8 	.word	0x200015f8

08001f20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f24:	4b06      	ldr	r3, [pc, #24]	@ (8001f40 <SystemInit+0x20>)
 8001f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f2a:	4a05      	ldr	r2, [pc, #20]	@ (8001f40 <SystemInit+0x20>)
 8001f2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	e000ed00 	.word	0xe000ed00

08001f44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f7c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f48:	f7ff ffea 	bl	8001f20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f4c:	480c      	ldr	r0, [pc, #48]	@ (8001f80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f4e:	490d      	ldr	r1, [pc, #52]	@ (8001f84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f50:	4a0d      	ldr	r2, [pc, #52]	@ (8001f88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f54:	e002      	b.n	8001f5c <LoopCopyDataInit>

08001f56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f5a:	3304      	adds	r3, #4

08001f5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f60:	d3f9      	bcc.n	8001f56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f62:	4a0a      	ldr	r2, [pc, #40]	@ (8001f8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f64:	4c0a      	ldr	r4, [pc, #40]	@ (8001f90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f68:	e001      	b.n	8001f6e <LoopFillZerobss>

08001f6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f6c:	3204      	adds	r2, #4

08001f6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f70:	d3fb      	bcc.n	8001f6a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001f72:	f002 f9c5 	bl	8004300 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f76:	f7fe ffaf 	bl	8000ed8 <main>
  bx  lr    
 8001f7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f84:	200010d0 	.word	0x200010d0
  ldr r2, =_sidata
 8001f88:	08026cbc 	.word	0x08026cbc
  ldr r2, =_sbss
 8001f8c:	200010d0 	.word	0x200010d0
  ldr r4, =_ebss
 8001f90:	200015f4 	.word	0x200015f4

08001f94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f94:	e7fe      	b.n	8001f94 <ADC_IRQHandler>
	...

08001f98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd8 <HAL_Init+0x40>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd8 <HAL_Init+0x40>)
 8001fa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd8 <HAL_Init+0x40>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd8 <HAL_Init+0x40>)
 8001fae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001fb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fb4:	4b08      	ldr	r3, [pc, #32]	@ (8001fd8 <HAL_Init+0x40>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a07      	ldr	r2, [pc, #28]	@ (8001fd8 <HAL_Init+0x40>)
 8001fba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc0:	2003      	movs	r0, #3
 8001fc2:	f000 f90d 	bl	80021e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fc6:	200f      	movs	r0, #15
 8001fc8:	f000 f808 	bl	8001fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fcc:	f7ff feae 	bl	8001d2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	40023c00 	.word	0x40023c00

08001fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fe4:	4b12      	ldr	r3, [pc, #72]	@ (8002030 <HAL_InitTick+0x54>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	4b12      	ldr	r3, [pc, #72]	@ (8002034 <HAL_InitTick+0x58>)
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	4619      	mov	r1, r3
 8001fee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f000 f917 	bl	800222e <HAL_SYSTICK_Config>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e00e      	b.n	8002028 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2b0f      	cmp	r3, #15
 800200e:	d80a      	bhi.n	8002026 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002010:	2200      	movs	r2, #0
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	f04f 30ff 	mov.w	r0, #4294967295
 8002018:	f000 f8ed 	bl	80021f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800201c:	4a06      	ldr	r2, [pc, #24]	@ (8002038 <HAL_InitTick+0x5c>)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002022:	2300      	movs	r3, #0
 8002024:	e000      	b.n	8002028 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
}
 8002028:	4618      	mov	r0, r3
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	20001068 	.word	0x20001068
 8002034:	20001070 	.word	0x20001070
 8002038:	2000106c 	.word	0x2000106c

0800203c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002040:	4b06      	ldr	r3, [pc, #24]	@ (800205c <HAL_IncTick+0x20>)
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	461a      	mov	r2, r3
 8002046:	4b06      	ldr	r3, [pc, #24]	@ (8002060 <HAL_IncTick+0x24>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4413      	add	r3, r2
 800204c:	4a04      	ldr	r2, [pc, #16]	@ (8002060 <HAL_IncTick+0x24>)
 800204e:	6013      	str	r3, [r2, #0]
}
 8002050:	bf00      	nop
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	20001070 	.word	0x20001070
 8002060:	200014a4 	.word	0x200014a4

08002064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  return uwTick;
 8002068:	4b03      	ldr	r3, [pc, #12]	@ (8002078 <HAL_GetTick+0x14>)
 800206a:	681b      	ldr	r3, [r3, #0]
}
 800206c:	4618      	mov	r0, r3
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	200014a4 	.word	0x200014a4

0800207c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800208c:	4b0c      	ldr	r3, [pc, #48]	@ (80020c0 <__NVIC_SetPriorityGrouping+0x44>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002092:	68ba      	ldr	r2, [r7, #8]
 8002094:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002098:	4013      	ands	r3, r2
 800209a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ae:	4a04      	ldr	r2, [pc, #16]	@ (80020c0 <__NVIC_SetPriorityGrouping+0x44>)
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	60d3      	str	r3, [r2, #12]
}
 80020b4:	bf00      	nop
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020c8:	4b04      	ldr	r3, [pc, #16]	@ (80020dc <__NVIC_GetPriorityGrouping+0x18>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	0a1b      	lsrs	r3, r3, #8
 80020ce:	f003 0307 	and.w	r3, r3, #7
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	6039      	str	r1, [r7, #0]
 80020ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	db0a      	blt.n	800210a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	b2da      	uxtb	r2, r3
 80020f8:	490c      	ldr	r1, [pc, #48]	@ (800212c <__NVIC_SetPriority+0x4c>)
 80020fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fe:	0112      	lsls	r2, r2, #4
 8002100:	b2d2      	uxtb	r2, r2
 8002102:	440b      	add	r3, r1
 8002104:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002108:	e00a      	b.n	8002120 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	b2da      	uxtb	r2, r3
 800210e:	4908      	ldr	r1, [pc, #32]	@ (8002130 <__NVIC_SetPriority+0x50>)
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	3b04      	subs	r3, #4
 8002118:	0112      	lsls	r2, r2, #4
 800211a:	b2d2      	uxtb	r2, r2
 800211c:	440b      	add	r3, r1
 800211e:	761a      	strb	r2, [r3, #24]
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	e000e100 	.word	0xe000e100
 8002130:	e000ed00 	.word	0xe000ed00

08002134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002134:	b480      	push	{r7}
 8002136:	b089      	sub	sp, #36	@ 0x24
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	f1c3 0307 	rsb	r3, r3, #7
 800214e:	2b04      	cmp	r3, #4
 8002150:	bf28      	it	cs
 8002152:	2304      	movcs	r3, #4
 8002154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	3304      	adds	r3, #4
 800215a:	2b06      	cmp	r3, #6
 800215c:	d902      	bls.n	8002164 <NVIC_EncodePriority+0x30>
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	3b03      	subs	r3, #3
 8002162:	e000      	b.n	8002166 <NVIC_EncodePriority+0x32>
 8002164:	2300      	movs	r3, #0
 8002166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002168:	f04f 32ff 	mov.w	r2, #4294967295
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43da      	mvns	r2, r3
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	401a      	ands	r2, r3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800217c:	f04f 31ff 	mov.w	r1, #4294967295
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	fa01 f303 	lsl.w	r3, r1, r3
 8002186:	43d9      	mvns	r1, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800218c:	4313      	orrs	r3, r2
         );
}
 800218e:	4618      	mov	r0, r3
 8002190:	3724      	adds	r7, #36	@ 0x24
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
	...

0800219c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021ac:	d301      	bcc.n	80021b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ae:	2301      	movs	r3, #1
 80021b0:	e00f      	b.n	80021d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021b2:	4a0a      	ldr	r2, [pc, #40]	@ (80021dc <SysTick_Config+0x40>)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3b01      	subs	r3, #1
 80021b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ba:	210f      	movs	r1, #15
 80021bc:	f04f 30ff 	mov.w	r0, #4294967295
 80021c0:	f7ff ff8e 	bl	80020e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021c4:	4b05      	ldr	r3, [pc, #20]	@ (80021dc <SysTick_Config+0x40>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ca:	4b04      	ldr	r3, [pc, #16]	@ (80021dc <SysTick_Config+0x40>)
 80021cc:	2207      	movs	r2, #7
 80021ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	e000e010 	.word	0xe000e010

080021e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f7ff ff47 	bl	800207c <__NVIC_SetPriorityGrouping>
}
 80021ee:	bf00      	nop
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b086      	sub	sp, #24
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	4603      	mov	r3, r0
 80021fe:	60b9      	str	r1, [r7, #8]
 8002200:	607a      	str	r2, [r7, #4]
 8002202:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002208:	f7ff ff5c 	bl	80020c4 <__NVIC_GetPriorityGrouping>
 800220c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	68b9      	ldr	r1, [r7, #8]
 8002212:	6978      	ldr	r0, [r7, #20]
 8002214:	f7ff ff8e 	bl	8002134 <NVIC_EncodePriority>
 8002218:	4602      	mov	r2, r0
 800221a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800221e:	4611      	mov	r1, r2
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff ff5d 	bl	80020e0 <__NVIC_SetPriority>
}
 8002226:	bf00      	nop
 8002228:	3718      	adds	r7, #24
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b082      	sub	sp, #8
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7ff ffb0 	bl	800219c <SysTick_Config>
 800223c:	4603      	mov	r3, r0
}
 800223e:	4618      	mov	r0, r3
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
	...

08002248 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
 8002250:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d101      	bne.n	800225c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e0cc      	b.n	80023f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800225c:	4b68      	ldr	r3, [pc, #416]	@ (8002400 <HAL_RCC_ClockConfig+0x1b8>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 030f 	and.w	r3, r3, #15
 8002264:	683a      	ldr	r2, [r7, #0]
 8002266:	429a      	cmp	r2, r3
 8002268:	d90c      	bls.n	8002284 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800226a:	4b65      	ldr	r3, [pc, #404]	@ (8002400 <HAL_RCC_ClockConfig+0x1b8>)
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	b2d2      	uxtb	r2, r2
 8002270:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002272:	4b63      	ldr	r3, [pc, #396]	@ (8002400 <HAL_RCC_ClockConfig+0x1b8>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 030f 	and.w	r3, r3, #15
 800227a:	683a      	ldr	r2, [r7, #0]
 800227c:	429a      	cmp	r2, r3
 800227e:	d001      	beq.n	8002284 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e0b8      	b.n	80023f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	2b00      	cmp	r3, #0
 800228e:	d020      	beq.n	80022d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	2b00      	cmp	r3, #0
 800229a:	d005      	beq.n	80022a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800229c:	4b59      	ldr	r3, [pc, #356]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	4a58      	ldr	r2, [pc, #352]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 80022a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80022a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0308 	and.w	r3, r3, #8
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d005      	beq.n	80022c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022b4:	4b53      	ldr	r3, [pc, #332]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	4a52      	ldr	r2, [pc, #328]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 80022ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80022be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022c0:	4b50      	ldr	r3, [pc, #320]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	494d      	ldr	r1, [pc, #308]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 80022ce:	4313      	orrs	r3, r2
 80022d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0301 	and.w	r3, r3, #1
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d044      	beq.n	8002368 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d107      	bne.n	80022f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e6:	4b47      	ldr	r3, [pc, #284]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d119      	bne.n	8002326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e07f      	b.n	80023f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d003      	beq.n	8002306 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002302:	2b03      	cmp	r3, #3
 8002304:	d107      	bne.n	8002316 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002306:	4b3f      	ldr	r3, [pc, #252]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d109      	bne.n	8002326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e06f      	b.n	80023f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002316:	4b3b      	ldr	r3, [pc, #236]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d101      	bne.n	8002326 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e067      	b.n	80023f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002326:	4b37      	ldr	r3, [pc, #220]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f023 0203 	bic.w	r2, r3, #3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	4934      	ldr	r1, [pc, #208]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 8002334:	4313      	orrs	r3, r2
 8002336:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002338:	f7ff fe94 	bl	8002064 <HAL_GetTick>
 800233c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800233e:	e00a      	b.n	8002356 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002340:	f7ff fe90 	bl	8002064 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800234e:	4293      	cmp	r3, r2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e04f      	b.n	80023f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002356:	4b2b      	ldr	r3, [pc, #172]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 020c 	and.w	r2, r3, #12
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	429a      	cmp	r2, r3
 8002366:	d1eb      	bne.n	8002340 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002368:	4b25      	ldr	r3, [pc, #148]	@ (8002400 <HAL_RCC_ClockConfig+0x1b8>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 030f 	and.w	r3, r3, #15
 8002370:	683a      	ldr	r2, [r7, #0]
 8002372:	429a      	cmp	r2, r3
 8002374:	d20c      	bcs.n	8002390 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002376:	4b22      	ldr	r3, [pc, #136]	@ (8002400 <HAL_RCC_ClockConfig+0x1b8>)
 8002378:	683a      	ldr	r2, [r7, #0]
 800237a:	b2d2      	uxtb	r2, r2
 800237c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800237e:	4b20      	ldr	r3, [pc, #128]	@ (8002400 <HAL_RCC_ClockConfig+0x1b8>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	429a      	cmp	r2, r3
 800238a:	d001      	beq.n	8002390 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e032      	b.n	80023f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 0304 	and.w	r3, r3, #4
 8002398:	2b00      	cmp	r3, #0
 800239a:	d008      	beq.n	80023ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800239c:	4b19      	ldr	r3, [pc, #100]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	4916      	ldr	r1, [pc, #88]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0308 	and.w	r3, r3, #8
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d009      	beq.n	80023ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023ba:	4b12      	ldr	r3, [pc, #72]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	490e      	ldr	r1, [pc, #56]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 80023ca:	4313      	orrs	r3, r2
 80023cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023ce:	f000 f821 	bl	8002414 <HAL_RCC_GetSysClockFreq>
 80023d2:	4602      	mov	r2, r0
 80023d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <HAL_RCC_ClockConfig+0x1bc>)
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	091b      	lsrs	r3, r3, #4
 80023da:	f003 030f 	and.w	r3, r3, #15
 80023de:	490a      	ldr	r1, [pc, #40]	@ (8002408 <HAL_RCC_ClockConfig+0x1c0>)
 80023e0:	5ccb      	ldrb	r3, [r1, r3]
 80023e2:	fa22 f303 	lsr.w	r3, r2, r3
 80023e6:	4a09      	ldr	r2, [pc, #36]	@ (800240c <HAL_RCC_ClockConfig+0x1c4>)
 80023e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80023ea:	4b09      	ldr	r3, [pc, #36]	@ (8002410 <HAL_RCC_ClockConfig+0x1c8>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7ff fdf4 	bl	8001fdc <HAL_InitTick>

  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	40023c00 	.word	0x40023c00
 8002404:	40023800 	.word	0x40023800
 8002408:	08013428 	.word	0x08013428
 800240c:	20001068 	.word	0x20001068
 8002410:	2000106c 	.word	0x2000106c

08002414 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002418:	b0a6      	sub	sp, #152	@ 0x98
 800241a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800241c:	2300      	movs	r3, #0
 800241e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8002422:	2300      	movs	r3, #0
 8002424:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8002428:	2300      	movs	r3, #0
 800242a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800242e:	2300      	movs	r3, #0
 8002430:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002434:	2300      	movs	r3, #0
 8002436:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800243a:	4bc8      	ldr	r3, [pc, #800]	@ (800275c <HAL_RCC_GetSysClockFreq+0x348>)
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f003 030c 	and.w	r3, r3, #12
 8002442:	2b0c      	cmp	r3, #12
 8002444:	f200 817e 	bhi.w	8002744 <HAL_RCC_GetSysClockFreq+0x330>
 8002448:	a201      	add	r2, pc, #4	@ (adr r2, 8002450 <HAL_RCC_GetSysClockFreq+0x3c>)
 800244a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800244e:	bf00      	nop
 8002450:	08002485 	.word	0x08002485
 8002454:	08002745 	.word	0x08002745
 8002458:	08002745 	.word	0x08002745
 800245c:	08002745 	.word	0x08002745
 8002460:	0800248d 	.word	0x0800248d
 8002464:	08002745 	.word	0x08002745
 8002468:	08002745 	.word	0x08002745
 800246c:	08002745 	.word	0x08002745
 8002470:	08002495 	.word	0x08002495
 8002474:	08002745 	.word	0x08002745
 8002478:	08002745 	.word	0x08002745
 800247c:	08002745 	.word	0x08002745
 8002480:	080025ff 	.word	0x080025ff
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002484:	4bb6      	ldr	r3, [pc, #728]	@ (8002760 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002486:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800248a:	e15f      	b.n	800274c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800248c:	4bb5      	ldr	r3, [pc, #724]	@ (8002764 <HAL_RCC_GetSysClockFreq+0x350>)
 800248e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002492:	e15b      	b.n	800274c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002494:	4bb1      	ldr	r3, [pc, #708]	@ (800275c <HAL_RCC_GetSysClockFreq+0x348>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800249c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024a0:	4bae      	ldr	r3, [pc, #696]	@ (800275c <HAL_RCC_GetSysClockFreq+0x348>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d031      	beq.n	8002510 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ac:	4bab      	ldr	r3, [pc, #684]	@ (800275c <HAL_RCC_GetSysClockFreq+0x348>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	099b      	lsrs	r3, r3, #6
 80024b2:	2200      	movs	r2, #0
 80024b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80024b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80024b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80024ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024be:	663b      	str	r3, [r7, #96]	@ 0x60
 80024c0:	2300      	movs	r3, #0
 80024c2:	667b      	str	r3, [r7, #100]	@ 0x64
 80024c4:	4ba7      	ldr	r3, [pc, #668]	@ (8002764 <HAL_RCC_GetSysClockFreq+0x350>)
 80024c6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80024ca:	462a      	mov	r2, r5
 80024cc:	fb03 f202 	mul.w	r2, r3, r2
 80024d0:	2300      	movs	r3, #0
 80024d2:	4621      	mov	r1, r4
 80024d4:	fb01 f303 	mul.w	r3, r1, r3
 80024d8:	4413      	add	r3, r2
 80024da:	4aa2      	ldr	r2, [pc, #648]	@ (8002764 <HAL_RCC_GetSysClockFreq+0x350>)
 80024dc:	4621      	mov	r1, r4
 80024de:	fba1 1202 	umull	r1, r2, r1, r2
 80024e2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80024e4:	460a      	mov	r2, r1
 80024e6:	67ba      	str	r2, [r7, #120]	@ 0x78
 80024e8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80024ea:	4413      	add	r3, r2
 80024ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80024ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024f2:	2200      	movs	r2, #0
 80024f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80024f6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80024f8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80024fc:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002500:	f7fe fb54 	bl	8000bac <__aeabi_uldivmod>
 8002504:	4602      	mov	r2, r0
 8002506:	460b      	mov	r3, r1
 8002508:	4613      	mov	r3, r2
 800250a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800250e:	e064      	b.n	80025da <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002510:	4b92      	ldr	r3, [pc, #584]	@ (800275c <HAL_RCC_GetSysClockFreq+0x348>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	099b      	lsrs	r3, r3, #6
 8002516:	2200      	movs	r2, #0
 8002518:	653b      	str	r3, [r7, #80]	@ 0x50
 800251a:	657a      	str	r2, [r7, #84]	@ 0x54
 800251c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800251e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002522:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002524:	2300      	movs	r3, #0
 8002526:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002528:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800252c:	4622      	mov	r2, r4
 800252e:	462b      	mov	r3, r5
 8002530:	f04f 0000 	mov.w	r0, #0
 8002534:	f04f 0100 	mov.w	r1, #0
 8002538:	0159      	lsls	r1, r3, #5
 800253a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800253e:	0150      	lsls	r0, r2, #5
 8002540:	4602      	mov	r2, r0
 8002542:	460b      	mov	r3, r1
 8002544:	4621      	mov	r1, r4
 8002546:	1a51      	subs	r1, r2, r1
 8002548:	6139      	str	r1, [r7, #16]
 800254a:	4629      	mov	r1, r5
 800254c:	eb63 0301 	sbc.w	r3, r3, r1
 8002550:	617b      	str	r3, [r7, #20]
 8002552:	f04f 0200 	mov.w	r2, #0
 8002556:	f04f 0300 	mov.w	r3, #0
 800255a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800255e:	4659      	mov	r1, fp
 8002560:	018b      	lsls	r3, r1, #6
 8002562:	4651      	mov	r1, sl
 8002564:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002568:	4651      	mov	r1, sl
 800256a:	018a      	lsls	r2, r1, #6
 800256c:	4651      	mov	r1, sl
 800256e:	ebb2 0801 	subs.w	r8, r2, r1
 8002572:	4659      	mov	r1, fp
 8002574:	eb63 0901 	sbc.w	r9, r3, r1
 8002578:	f04f 0200 	mov.w	r2, #0
 800257c:	f04f 0300 	mov.w	r3, #0
 8002580:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002584:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002588:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800258c:	4690      	mov	r8, r2
 800258e:	4699      	mov	r9, r3
 8002590:	4623      	mov	r3, r4
 8002592:	eb18 0303 	adds.w	r3, r8, r3
 8002596:	60bb      	str	r3, [r7, #8]
 8002598:	462b      	mov	r3, r5
 800259a:	eb49 0303 	adc.w	r3, r9, r3
 800259e:	60fb      	str	r3, [r7, #12]
 80025a0:	f04f 0200 	mov.w	r2, #0
 80025a4:	f04f 0300 	mov.w	r3, #0
 80025a8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80025ac:	4629      	mov	r1, r5
 80025ae:	028b      	lsls	r3, r1, #10
 80025b0:	4621      	mov	r1, r4
 80025b2:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80025b6:	4621      	mov	r1, r4
 80025b8:	028a      	lsls	r2, r1, #10
 80025ba:	4610      	mov	r0, r2
 80025bc:	4619      	mov	r1, r3
 80025be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025c2:	2200      	movs	r2, #0
 80025c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80025c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80025c8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80025cc:	f7fe faee 	bl	8000bac <__aeabi_uldivmod>
 80025d0:	4602      	mov	r2, r0
 80025d2:	460b      	mov	r3, r1
 80025d4:	4613      	mov	r3, r2
 80025d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80025da:	4b60      	ldr	r3, [pc, #384]	@ (800275c <HAL_RCC_GetSysClockFreq+0x348>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	0c1b      	lsrs	r3, r3, #16
 80025e0:	f003 0303 	and.w	r3, r3, #3
 80025e4:	3301      	adds	r3, #1
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80025ec:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80025f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80025f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80025fc:	e0a6      	b.n	800274c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025fe:	4b57      	ldr	r3, [pc, #348]	@ (800275c <HAL_RCC_GetSysClockFreq+0x348>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002606:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800260a:	4b54      	ldr	r3, [pc, #336]	@ (800275c <HAL_RCC_GetSysClockFreq+0x348>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d02a      	beq.n	800266c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002616:	4b51      	ldr	r3, [pc, #324]	@ (800275c <HAL_RCC_GetSysClockFreq+0x348>)
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	099b      	lsrs	r3, r3, #6
 800261c:	2200      	movs	r2, #0
 800261e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002620:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002624:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002628:	2100      	movs	r1, #0
 800262a:	4b4e      	ldr	r3, [pc, #312]	@ (8002764 <HAL_RCC_GetSysClockFreq+0x350>)
 800262c:	fb03 f201 	mul.w	r2, r3, r1
 8002630:	2300      	movs	r3, #0
 8002632:	fb00 f303 	mul.w	r3, r0, r3
 8002636:	4413      	add	r3, r2
 8002638:	4a4a      	ldr	r2, [pc, #296]	@ (8002764 <HAL_RCC_GetSysClockFreq+0x350>)
 800263a:	fba0 1202 	umull	r1, r2, r0, r2
 800263e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002640:	460a      	mov	r2, r1
 8002642:	673a      	str	r2, [r7, #112]	@ 0x70
 8002644:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002646:	4413      	add	r3, r2
 8002648:	677b      	str	r3, [r7, #116]	@ 0x74
 800264a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800264e:	2200      	movs	r2, #0
 8002650:	633b      	str	r3, [r7, #48]	@ 0x30
 8002652:	637a      	str	r2, [r7, #52]	@ 0x34
 8002654:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002658:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800265c:	f7fe faa6 	bl	8000bac <__aeabi_uldivmod>
 8002660:	4602      	mov	r2, r0
 8002662:	460b      	mov	r3, r1
 8002664:	4613      	mov	r3, r2
 8002666:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800266a:	e05b      	b.n	8002724 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800266c:	4b3b      	ldr	r3, [pc, #236]	@ (800275c <HAL_RCC_GetSysClockFreq+0x348>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	099b      	lsrs	r3, r3, #6
 8002672:	2200      	movs	r2, #0
 8002674:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002676:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800267a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800267e:	623b      	str	r3, [r7, #32]
 8002680:	2300      	movs	r3, #0
 8002682:	627b      	str	r3, [r7, #36]	@ 0x24
 8002684:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002688:	4642      	mov	r2, r8
 800268a:	464b      	mov	r3, r9
 800268c:	f04f 0000 	mov.w	r0, #0
 8002690:	f04f 0100 	mov.w	r1, #0
 8002694:	0159      	lsls	r1, r3, #5
 8002696:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800269a:	0150      	lsls	r0, r2, #5
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4641      	mov	r1, r8
 80026a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80026a6:	4649      	mov	r1, r9
 80026a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80026ac:	f04f 0200 	mov.w	r2, #0
 80026b0:	f04f 0300 	mov.w	r3, #0
 80026b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80026b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80026bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80026c0:	ebb2 040a 	subs.w	r4, r2, sl
 80026c4:	eb63 050b 	sbc.w	r5, r3, fp
 80026c8:	f04f 0200 	mov.w	r2, #0
 80026cc:	f04f 0300 	mov.w	r3, #0
 80026d0:	00eb      	lsls	r3, r5, #3
 80026d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026d6:	00e2      	lsls	r2, r4, #3
 80026d8:	4614      	mov	r4, r2
 80026da:	461d      	mov	r5, r3
 80026dc:	4643      	mov	r3, r8
 80026de:	18e3      	adds	r3, r4, r3
 80026e0:	603b      	str	r3, [r7, #0]
 80026e2:	464b      	mov	r3, r9
 80026e4:	eb45 0303 	adc.w	r3, r5, r3
 80026e8:	607b      	str	r3, [r7, #4]
 80026ea:	f04f 0200 	mov.w	r2, #0
 80026ee:	f04f 0300 	mov.w	r3, #0
 80026f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026f6:	4629      	mov	r1, r5
 80026f8:	028b      	lsls	r3, r1, #10
 80026fa:	4621      	mov	r1, r4
 80026fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002700:	4621      	mov	r1, r4
 8002702:	028a      	lsls	r2, r1, #10
 8002704:	4610      	mov	r0, r2
 8002706:	4619      	mov	r1, r3
 8002708:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800270c:	2200      	movs	r2, #0
 800270e:	61bb      	str	r3, [r7, #24]
 8002710:	61fa      	str	r2, [r7, #28]
 8002712:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002716:	f7fe fa49 	bl	8000bac <__aeabi_uldivmod>
 800271a:	4602      	mov	r2, r0
 800271c:	460b      	mov	r3, r1
 800271e:	4613      	mov	r3, r2
 8002720:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002724:	4b0d      	ldr	r3, [pc, #52]	@ (800275c <HAL_RCC_GetSysClockFreq+0x348>)
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	0f1b      	lsrs	r3, r3, #28
 800272a:	f003 0307 	and.w	r3, r3, #7
 800272e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002732:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002736:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800273a:	fbb2 f3f3 	udiv	r3, r2, r3
 800273e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002742:	e003      	b.n	800274c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002744:	4b06      	ldr	r3, [pc, #24]	@ (8002760 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002746:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800274a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800274c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002750:	4618      	mov	r0, r3
 8002752:	3798      	adds	r7, #152	@ 0x98
 8002754:	46bd      	mov	sp, r7
 8002756:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800275a:	bf00      	nop
 800275c:	40023800 	.word	0x40023800
 8002760:	00f42400 	.word	0x00f42400
 8002764:	017d7840 	.word	0x017d7840

08002768 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e28d      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	2b00      	cmp	r3, #0
 8002784:	f000 8083 	beq.w	800288e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002788:	4b94      	ldr	r3, [pc, #592]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f003 030c 	and.w	r3, r3, #12
 8002790:	2b04      	cmp	r3, #4
 8002792:	d019      	beq.n	80027c8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002794:	4b91      	ldr	r3, [pc, #580]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f003 030c 	and.w	r3, r3, #12
        || \
 800279c:	2b08      	cmp	r3, #8
 800279e:	d106      	bne.n	80027ae <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80027a0:	4b8e      	ldr	r3, [pc, #568]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027ac:	d00c      	beq.n	80027c8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027ae:	4b8b      	ldr	r3, [pc, #556]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80027b6:	2b0c      	cmp	r3, #12
 80027b8:	d112      	bne.n	80027e0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027ba:	4b88      	ldr	r3, [pc, #544]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027c6:	d10b      	bne.n	80027e0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027c8:	4b84      	ldr	r3, [pc, #528]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d05b      	beq.n	800288c <HAL_RCC_OscConfig+0x124>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d157      	bne.n	800288c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e25a      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e8:	d106      	bne.n	80027f8 <HAL_RCC_OscConfig+0x90>
 80027ea:	4b7c      	ldr	r3, [pc, #496]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a7b      	ldr	r2, [pc, #492]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80027f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027f4:	6013      	str	r3, [r2, #0]
 80027f6:	e01d      	b.n	8002834 <HAL_RCC_OscConfig+0xcc>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002800:	d10c      	bne.n	800281c <HAL_RCC_OscConfig+0xb4>
 8002802:	4b76      	ldr	r3, [pc, #472]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a75      	ldr	r2, [pc, #468]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 8002808:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800280c:	6013      	str	r3, [r2, #0]
 800280e:	4b73      	ldr	r3, [pc, #460]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a72      	ldr	r2, [pc, #456]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 8002814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002818:	6013      	str	r3, [r2, #0]
 800281a:	e00b      	b.n	8002834 <HAL_RCC_OscConfig+0xcc>
 800281c:	4b6f      	ldr	r3, [pc, #444]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a6e      	ldr	r2, [pc, #440]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 8002822:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002826:	6013      	str	r3, [r2, #0]
 8002828:	4b6c      	ldr	r3, [pc, #432]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a6b      	ldr	r2, [pc, #428]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 800282e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002832:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d013      	beq.n	8002864 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800283c:	f7ff fc12 	bl	8002064 <HAL_GetTick>
 8002840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002842:	e008      	b.n	8002856 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002844:	f7ff fc0e 	bl	8002064 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b64      	cmp	r3, #100	@ 0x64
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e21f      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002856:	4b61      	ldr	r3, [pc, #388]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d0f0      	beq.n	8002844 <HAL_RCC_OscConfig+0xdc>
 8002862:	e014      	b.n	800288e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002864:	f7ff fbfe 	bl	8002064 <HAL_GetTick>
 8002868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800286c:	f7ff fbfa 	bl	8002064 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b64      	cmp	r3, #100	@ 0x64
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e20b      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800287e:	4b57      	ldr	r3, [pc, #348]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d1f0      	bne.n	800286c <HAL_RCC_OscConfig+0x104>
 800288a:	e000      	b.n	800288e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800288c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	2b00      	cmp	r3, #0
 8002898:	d06f      	beq.n	800297a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800289a:	4b50      	ldr	r3, [pc, #320]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f003 030c 	and.w	r3, r3, #12
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d017      	beq.n	80028d6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028a6:	4b4d      	ldr	r3, [pc, #308]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 030c 	and.w	r3, r3, #12
        || \
 80028ae:	2b08      	cmp	r3, #8
 80028b0:	d105      	bne.n	80028be <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028b2:	4b4a      	ldr	r3, [pc, #296]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00b      	beq.n	80028d6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028be:	4b47      	ldr	r3, [pc, #284]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028c6:	2b0c      	cmp	r3, #12
 80028c8:	d11c      	bne.n	8002904 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028ca:	4b44      	ldr	r3, [pc, #272]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d116      	bne.n	8002904 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028d6:	4b41      	ldr	r3, [pc, #260]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d005      	beq.n	80028ee <HAL_RCC_OscConfig+0x186>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d001      	beq.n	80028ee <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e1d3      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ee:	4b3b      	ldr	r3, [pc, #236]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	4937      	ldr	r1, [pc, #220]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002902:	e03a      	b.n	800297a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d020      	beq.n	800294e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800290c:	4b34      	ldr	r3, [pc, #208]	@ (80029e0 <HAL_RCC_OscConfig+0x278>)
 800290e:	2201      	movs	r2, #1
 8002910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002912:	f7ff fba7 	bl	8002064 <HAL_GetTick>
 8002916:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002918:	e008      	b.n	800292c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800291a:	f7ff fba3 	bl	8002064 <HAL_GetTick>
 800291e:	4602      	mov	r2, r0
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	2b02      	cmp	r3, #2
 8002926:	d901      	bls.n	800292c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e1b4      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800292c:	4b2b      	ldr	r3, [pc, #172]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d0f0      	beq.n	800291a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002938:	4b28      	ldr	r3, [pc, #160]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	00db      	lsls	r3, r3, #3
 8002946:	4925      	ldr	r1, [pc, #148]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 8002948:	4313      	orrs	r3, r2
 800294a:	600b      	str	r3, [r1, #0]
 800294c:	e015      	b.n	800297a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800294e:	4b24      	ldr	r3, [pc, #144]	@ (80029e0 <HAL_RCC_OscConfig+0x278>)
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002954:	f7ff fb86 	bl	8002064 <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800295c:	f7ff fb82 	bl	8002064 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e193      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800296e:	4b1b      	ldr	r3, [pc, #108]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1f0      	bne.n	800295c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0308 	and.w	r3, r3, #8
 8002982:	2b00      	cmp	r3, #0
 8002984:	d036      	beq.n	80029f4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d016      	beq.n	80029bc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800298e:	4b15      	ldr	r3, [pc, #84]	@ (80029e4 <HAL_RCC_OscConfig+0x27c>)
 8002990:	2201      	movs	r2, #1
 8002992:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002994:	f7ff fb66 	bl	8002064 <HAL_GetTick>
 8002998:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800299a:	e008      	b.n	80029ae <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800299c:	f7ff fb62 	bl	8002064 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e173      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ae:	4b0b      	ldr	r3, [pc, #44]	@ (80029dc <HAL_RCC_OscConfig+0x274>)
 80029b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d0f0      	beq.n	800299c <HAL_RCC_OscConfig+0x234>
 80029ba:	e01b      	b.n	80029f4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029bc:	4b09      	ldr	r3, [pc, #36]	@ (80029e4 <HAL_RCC_OscConfig+0x27c>)
 80029be:	2200      	movs	r2, #0
 80029c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c2:	f7ff fb4f 	bl	8002064 <HAL_GetTick>
 80029c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029c8:	e00e      	b.n	80029e8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ca:	f7ff fb4b 	bl	8002064 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	2b02      	cmp	r3, #2
 80029d6:	d907      	bls.n	80029e8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	e15c      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
 80029dc:	40023800 	.word	0x40023800
 80029e0:	42470000 	.word	0x42470000
 80029e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029e8:	4b8a      	ldr	r3, [pc, #552]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 80029ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029ec:	f003 0302 	and.w	r3, r3, #2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d1ea      	bne.n	80029ca <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0304 	and.w	r3, r3, #4
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	f000 8097 	beq.w	8002b30 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a02:	2300      	movs	r3, #0
 8002a04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a06:	4b83      	ldr	r3, [pc, #524]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d10f      	bne.n	8002a32 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a12:	2300      	movs	r3, #0
 8002a14:	60bb      	str	r3, [r7, #8]
 8002a16:	4b7f      	ldr	r3, [pc, #508]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1a:	4a7e      	ldr	r2, [pc, #504]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a22:	4b7c      	ldr	r3, [pc, #496]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a2a:	60bb      	str	r3, [r7, #8]
 8002a2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a32:	4b79      	ldr	r3, [pc, #484]	@ (8002c18 <HAL_RCC_OscConfig+0x4b0>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d118      	bne.n	8002a70 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a3e:	4b76      	ldr	r3, [pc, #472]	@ (8002c18 <HAL_RCC_OscConfig+0x4b0>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a75      	ldr	r2, [pc, #468]	@ (8002c18 <HAL_RCC_OscConfig+0x4b0>)
 8002a44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a4a:	f7ff fb0b 	bl	8002064 <HAL_GetTick>
 8002a4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a50:	e008      	b.n	8002a64 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a52:	f7ff fb07 	bl	8002064 <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d901      	bls.n	8002a64 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002a60:	2303      	movs	r3, #3
 8002a62:	e118      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a64:	4b6c      	ldr	r3, [pc, #432]	@ (8002c18 <HAL_RCC_OscConfig+0x4b0>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d0f0      	beq.n	8002a52 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d106      	bne.n	8002a86 <HAL_RCC_OscConfig+0x31e>
 8002a78:	4b66      	ldr	r3, [pc, #408]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002a7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a7c:	4a65      	ldr	r2, [pc, #404]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002a7e:	f043 0301 	orr.w	r3, r3, #1
 8002a82:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a84:	e01c      	b.n	8002ac0 <HAL_RCC_OscConfig+0x358>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	2b05      	cmp	r3, #5
 8002a8c:	d10c      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x340>
 8002a8e:	4b61      	ldr	r3, [pc, #388]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a92:	4a60      	ldr	r2, [pc, #384]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002a94:	f043 0304 	orr.w	r3, r3, #4
 8002a98:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a9a:	4b5e      	ldr	r3, [pc, #376]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a9e:	4a5d      	ldr	r2, [pc, #372]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002aa0:	f043 0301 	orr.w	r3, r3, #1
 8002aa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aa6:	e00b      	b.n	8002ac0 <HAL_RCC_OscConfig+0x358>
 8002aa8:	4b5a      	ldr	r3, [pc, #360]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aac:	4a59      	ldr	r2, [pc, #356]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002aae:	f023 0301 	bic.w	r3, r3, #1
 8002ab2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ab4:	4b57      	ldr	r3, [pc, #348]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002ab6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab8:	4a56      	ldr	r2, [pc, #344]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002aba:	f023 0304 	bic.w	r3, r3, #4
 8002abe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d015      	beq.n	8002af4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac8:	f7ff facc 	bl	8002064 <HAL_GetTick>
 8002acc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ace:	e00a      	b.n	8002ae6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad0:	f7ff fac8 	bl	8002064 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e0d7      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ae6:	4b4b      	ldr	r3, [pc, #300]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aea:	f003 0302 	and.w	r3, r3, #2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d0ee      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x368>
 8002af2:	e014      	b.n	8002b1e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af4:	f7ff fab6 	bl	8002064 <HAL_GetTick>
 8002af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002afa:	e00a      	b.n	8002b12 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002afc:	f7ff fab2 	bl	8002064 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e0c1      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b12:	4b40      	ldr	r3, [pc, #256]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1ee      	bne.n	8002afc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b1e:	7dfb      	ldrb	r3, [r7, #23]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d105      	bne.n	8002b30 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b24:	4b3b      	ldr	r3, [pc, #236]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b28:	4a3a      	ldr	r2, [pc, #232]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002b2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b2e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	f000 80ad 	beq.w	8002c94 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b3a:	4b36      	ldr	r3, [pc, #216]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f003 030c 	and.w	r3, r3, #12
 8002b42:	2b08      	cmp	r3, #8
 8002b44:	d060      	beq.n	8002c08 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d145      	bne.n	8002bda <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b4e:	4b33      	ldr	r3, [pc, #204]	@ (8002c1c <HAL_RCC_OscConfig+0x4b4>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b54:	f7ff fa86 	bl	8002064 <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b5a:	e008      	b.n	8002b6e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b5c:	f7ff fa82 	bl	8002064 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e093      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b6e:	4b29      	ldr	r3, [pc, #164]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f0      	bne.n	8002b5c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	69da      	ldr	r2, [r3, #28]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a1b      	ldr	r3, [r3, #32]
 8002b82:	431a      	orrs	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b88:	019b      	lsls	r3, r3, #6
 8002b8a:	431a      	orrs	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b90:	085b      	lsrs	r3, r3, #1
 8002b92:	3b01      	subs	r3, #1
 8002b94:	041b      	lsls	r3, r3, #16
 8002b96:	431a      	orrs	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b9c:	061b      	lsls	r3, r3, #24
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba4:	071b      	lsls	r3, r3, #28
 8002ba6:	491b      	ldr	r1, [pc, #108]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bac:	4b1b      	ldr	r3, [pc, #108]	@ (8002c1c <HAL_RCC_OscConfig+0x4b4>)
 8002bae:	2201      	movs	r2, #1
 8002bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb2:	f7ff fa57 	bl	8002064 <HAL_GetTick>
 8002bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bb8:	e008      	b.n	8002bcc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bba:	f7ff fa53 	bl	8002064 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d901      	bls.n	8002bcc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e064      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bcc:	4b11      	ldr	r3, [pc, #68]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d0f0      	beq.n	8002bba <HAL_RCC_OscConfig+0x452>
 8002bd8:	e05c      	b.n	8002c94 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bda:	4b10      	ldr	r3, [pc, #64]	@ (8002c1c <HAL_RCC_OscConfig+0x4b4>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be0:	f7ff fa40 	bl	8002064 <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002be8:	f7ff fa3c 	bl	8002064 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e04d      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bfa:	4b06      	ldr	r3, [pc, #24]	@ (8002c14 <HAL_RCC_OscConfig+0x4ac>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1f0      	bne.n	8002be8 <HAL_RCC_OscConfig+0x480>
 8002c06:	e045      	b.n	8002c94 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d107      	bne.n	8002c20 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e040      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
 8002c14:	40023800 	.word	0x40023800
 8002c18:	40007000 	.word	0x40007000
 8002c1c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c20:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca0 <HAL_RCC_OscConfig+0x538>)
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d030      	beq.n	8002c90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d129      	bne.n	8002c90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d122      	bne.n	8002c90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c50:	4013      	ands	r3, r2
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c56:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d119      	bne.n	8002c90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c66:	085b      	lsrs	r3, r3, #1
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d10f      	bne.n	8002c90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d107      	bne.n	8002c90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d001      	beq.n	8002c94 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e000      	b.n	8002c96 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3718      	adds	r7, #24
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	40023800 	.word	0x40023800

08002ca4 <arm_rfft_fast_init_f32>:
 8002ca4:	084b      	lsrs	r3, r1, #1
 8002ca6:	2b80      	cmp	r3, #128	@ 0x80
 8002ca8:	b410      	push	{r4}
 8002caa:	8201      	strh	r1, [r0, #16]
 8002cac:	8003      	strh	r3, [r0, #0]
 8002cae:	d047      	beq.n	8002d40 <arm_rfft_fast_init_f32+0x9c>
 8002cb0:	d917      	bls.n	8002ce2 <arm_rfft_fast_init_f32+0x3e>
 8002cb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cb6:	d03d      	beq.n	8002d34 <arm_rfft_fast_init_f32+0x90>
 8002cb8:	d929      	bls.n	8002d0e <arm_rfft_fast_init_f32+0x6a>
 8002cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cbe:	d020      	beq.n	8002d02 <arm_rfft_fast_init_f32+0x5e>
 8002cc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cc4:	d113      	bne.n	8002cee <arm_rfft_fast_init_f32+0x4a>
 8002cc6:	4921      	ldr	r1, [pc, #132]	@ (8002d4c <arm_rfft_fast_init_f32+0xa8>)
 8002cc8:	4a21      	ldr	r2, [pc, #132]	@ (8002d50 <arm_rfft_fast_init_f32+0xac>)
 8002cca:	4b22      	ldr	r3, [pc, #136]	@ (8002d54 <arm_rfft_fast_init_f32+0xb0>)
 8002ccc:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 8002cd0:	8184      	strh	r4, [r0, #12]
 8002cd2:	6081      	str	r1, [r0, #8]
 8002cd4:	6042      	str	r2, [r0, #4]
 8002cd6:	6143      	str	r3, [r0, #20]
 8002cd8:	2000      	movs	r0, #0
 8002cda:	b240      	sxtb	r0, r0
 8002cdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	2b20      	cmp	r3, #32
 8002ce4:	d01c      	beq.n	8002d20 <arm_rfft_fast_init_f32+0x7c>
 8002ce6:	2b40      	cmp	r3, #64	@ 0x40
 8002ce8:	d006      	beq.n	8002cf8 <arm_rfft_fast_init_f32+0x54>
 8002cea:	2b10      	cmp	r3, #16
 8002cec:	d01d      	beq.n	8002d2a <arm_rfft_fast_init_f32+0x86>
 8002cee:	20ff      	movs	r0, #255	@ 0xff
 8002cf0:	b240      	sxtb	r0, r0
 8002cf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	2438      	movs	r4, #56	@ 0x38
 8002cfa:	4917      	ldr	r1, [pc, #92]	@ (8002d58 <arm_rfft_fast_init_f32+0xb4>)
 8002cfc:	4a17      	ldr	r2, [pc, #92]	@ (8002d5c <arm_rfft_fast_init_f32+0xb8>)
 8002cfe:	4b18      	ldr	r3, [pc, #96]	@ (8002d60 <arm_rfft_fast_init_f32+0xbc>)
 8002d00:	e7e6      	b.n	8002cd0 <arm_rfft_fast_init_f32+0x2c>
 8002d02:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 8002d06:	4917      	ldr	r1, [pc, #92]	@ (8002d64 <arm_rfft_fast_init_f32+0xc0>)
 8002d08:	4a17      	ldr	r2, [pc, #92]	@ (8002d68 <arm_rfft_fast_init_f32+0xc4>)
 8002d0a:	4b18      	ldr	r3, [pc, #96]	@ (8002d6c <arm_rfft_fast_init_f32+0xc8>)
 8002d0c:	e7e0      	b.n	8002cd0 <arm_rfft_fast_init_f32+0x2c>
 8002d0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d12:	d1ec      	bne.n	8002cee <arm_rfft_fast_init_f32+0x4a>
 8002d14:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 8002d18:	4915      	ldr	r1, [pc, #84]	@ (8002d70 <arm_rfft_fast_init_f32+0xcc>)
 8002d1a:	4a16      	ldr	r2, [pc, #88]	@ (8002d74 <arm_rfft_fast_init_f32+0xd0>)
 8002d1c:	4b16      	ldr	r3, [pc, #88]	@ (8002d78 <arm_rfft_fast_init_f32+0xd4>)
 8002d1e:	e7d7      	b.n	8002cd0 <arm_rfft_fast_init_f32+0x2c>
 8002d20:	2430      	movs	r4, #48	@ 0x30
 8002d22:	4916      	ldr	r1, [pc, #88]	@ (8002d7c <arm_rfft_fast_init_f32+0xd8>)
 8002d24:	4a16      	ldr	r2, [pc, #88]	@ (8002d80 <arm_rfft_fast_init_f32+0xdc>)
 8002d26:	4b17      	ldr	r3, [pc, #92]	@ (8002d84 <arm_rfft_fast_init_f32+0xe0>)
 8002d28:	e7d2      	b.n	8002cd0 <arm_rfft_fast_init_f32+0x2c>
 8002d2a:	2414      	movs	r4, #20
 8002d2c:	4916      	ldr	r1, [pc, #88]	@ (8002d88 <arm_rfft_fast_init_f32+0xe4>)
 8002d2e:	4a17      	ldr	r2, [pc, #92]	@ (8002d8c <arm_rfft_fast_init_f32+0xe8>)
 8002d30:	4b17      	ldr	r3, [pc, #92]	@ (8002d90 <arm_rfft_fast_init_f32+0xec>)
 8002d32:	e7cd      	b.n	8002cd0 <arm_rfft_fast_init_f32+0x2c>
 8002d34:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 8002d38:	4916      	ldr	r1, [pc, #88]	@ (8002d94 <arm_rfft_fast_init_f32+0xf0>)
 8002d3a:	4a17      	ldr	r2, [pc, #92]	@ (8002d98 <arm_rfft_fast_init_f32+0xf4>)
 8002d3c:	4b17      	ldr	r3, [pc, #92]	@ (8002d9c <arm_rfft_fast_init_f32+0xf8>)
 8002d3e:	e7c7      	b.n	8002cd0 <arm_rfft_fast_init_f32+0x2c>
 8002d40:	24d0      	movs	r4, #208	@ 0xd0
 8002d42:	4917      	ldr	r1, [pc, #92]	@ (8002da0 <arm_rfft_fast_init_f32+0xfc>)
 8002d44:	4a17      	ldr	r2, [pc, #92]	@ (8002da4 <arm_rfft_fast_init_f32+0x100>)
 8002d46:	4b18      	ldr	r3, [pc, #96]	@ (8002da8 <arm_rfft_fast_init_f32+0x104>)
 8002d48:	e7c2      	b.n	8002cd0 <arm_rfft_fast_init_f32+0x2c>
 8002d4a:	bf00      	nop
 8002d4c:	08022240 	.word	0x08022240
 8002d50:	08013438 	.word	0x08013438
 8002d54:	080195a8 	.word	0x080195a8
 8002d58:	08017538 	.word	0x08017538
 8002d5c:	08024000 	.word	0x08024000
 8002d60:	080264f0 	.word	0x080264f0
 8002d64:	0801ff28 	.word	0x0801ff28
 8002d68:	0801de28 	.word	0x0801de28
 8002d6c:	080175a8 	.word	0x080175a8
 8002d70:	08026180 	.word	0x08026180
 8002d74:	0801d5a8 	.word	0x0801d5a8
 8002d78:	08024200 	.word	0x08024200
 8002d7c:	08020de0 	.word	0x08020de0
 8002d80:	0801fe28 	.word	0x0801fe28
 8002d84:	08017438 	.word	0x08017438
 8002d88:	08020d38 	.word	0x08020d38
 8002d8c:	0801dda8 	.word	0x0801dda8
 8002d90:	08020d60 	.word	0x08020d60
 8002d94:	08024a00 	.word	0x08024a00
 8002d98:	08021240 	.word	0x08021240
 8002d9c:	08024d80 	.word	0x08024d80
 8002da0:	080266f0 	.word	0x080266f0
 8002da4:	08020e40 	.word	0x08020e40
 8002da8:	08025d80 	.word	0x08025d80

08002dac <arm_rfft_fast_f32>:
 8002dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002db0:	8a06      	ldrh	r6, [r0, #16]
 8002db2:	0876      	lsrs	r6, r6, #1
 8002db4:	4607      	mov	r7, r0
 8002db6:	4615      	mov	r5, r2
 8002db8:	8006      	strh	r6, [r0, #0]
 8002dba:	460c      	mov	r4, r1
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d15c      	bne.n	8002e7a <arm_rfft_fast_f32+0xce>
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	f000 fbe6 	bl	8003594 <arm_cfft_f32>
 8002dc8:	edd4 7a00 	vldr	s15, [r4]
 8002dcc:	ed94 7a01 	vldr	s14, [r4, #4]
 8002dd0:	883e      	ldrh	r6, [r7, #0]
 8002dd2:	6978      	ldr	r0, [r7, #20]
 8002dd4:	ee37 7a07 	vadd.f32	s14, s14, s14
 8002dd8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002ddc:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8002de0:	ee77 6a87 	vadd.f32	s13, s15, s14
 8002de4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002de8:	3e01      	subs	r6, #1
 8002dea:	ee26 7aa3 	vmul.f32	s14, s13, s7
 8002dee:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8002df2:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8002df6:	ed85 7a00 	vstr	s14, [r5]
 8002dfa:	edc5 7a01 	vstr	s15, [r5, #4]
 8002dfe:	3010      	adds	r0, #16
 8002e00:	f105 0210 	add.w	r2, r5, #16
 8002e04:	3b08      	subs	r3, #8
 8002e06:	f104 0110 	add.w	r1, r4, #16
 8002e0a:	ed51 4a02 	vldr	s9, [r1, #-8]
 8002e0e:	ed93 5a02 	vldr	s10, [r3, #8]
 8002e12:	ed11 7a01 	vldr	s14, [r1, #-4]
 8002e16:	ed10 6a02 	vldr	s12, [r0, #-8]
 8002e1a:	edd3 5a03 	vldr	s11, [r3, #12]
 8002e1e:	ed50 6a01 	vldr	s13, [r0, #-4]
 8002e22:	ee75 7a64 	vsub.f32	s15, s10, s9
 8002e26:	ee35 4a87 	vadd.f32	s8, s11, s14
 8002e2a:	ee35 5a24 	vadd.f32	s10, s10, s9
 8002e2e:	ee77 5a65 	vsub.f32	s11, s14, s11
 8002e32:	ee66 4a27 	vmul.f32	s9, s12, s15
 8002e36:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8002e3a:	ee34 5a85 	vadd.f32	s10, s9, s10
 8002e3e:	ee26 6a04 	vmul.f32	s12, s12, s8
 8002e42:	ee66 6a84 	vmul.f32	s13, s13, s8
 8002e46:	ee77 7a25 	vadd.f32	s15, s14, s11
 8002e4a:	ee76 6a85 	vadd.f32	s13, s13, s10
 8002e4e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8002e52:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8002e56:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8002e5a:	3e01      	subs	r6, #1
 8002e5c:	ed42 6a02 	vstr	s13, [r2, #-8]
 8002e60:	ed42 7a01 	vstr	s15, [r2, #-4]
 8002e64:	f1a3 0308 	sub.w	r3, r3, #8
 8002e68:	f101 0108 	add.w	r1, r1, #8
 8002e6c:	f100 0008 	add.w	r0, r0, #8
 8002e70:	f102 0208 	add.w	r2, r2, #8
 8002e74:	d1c9      	bne.n	8002e0a <arm_rfft_fast_f32+0x5e>
 8002e76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e7a:	edd1 7a00 	vldr	s15, [r1]
 8002e7e:	edd1 6a01 	vldr	s13, [r1, #4]
 8002e82:	6941      	ldr	r1, [r0, #20]
 8002e84:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8002e88:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002e8c:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8002e90:	ee27 7a23 	vmul.f32	s14, s14, s7
 8002e94:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8002e98:	3e01      	subs	r6, #1
 8002e9a:	ed82 7a00 	vstr	s14, [r2]
 8002e9e:	edc2 7a01 	vstr	s15, [r2, #4]
 8002ea2:	00f0      	lsls	r0, r6, #3
 8002ea4:	b3ee      	cbz	r6, 8002f22 <arm_rfft_fast_f32+0x176>
 8002ea6:	3808      	subs	r0, #8
 8002ea8:	f101 0e10 	add.w	lr, r1, #16
 8002eac:	4420      	add	r0, r4
 8002eae:	f104 0110 	add.w	r1, r4, #16
 8002eb2:	f102 0c10 	add.w	ip, r2, #16
 8002eb6:	ed90 7a02 	vldr	s14, [r0, #8]
 8002eba:	ed51 6a02 	vldr	s13, [r1, #-8]
 8002ebe:	ed1e 6a02 	vldr	s12, [lr, #-8]
 8002ec2:	ed90 4a03 	vldr	s8, [r0, #12]
 8002ec6:	ed11 5a01 	vldr	s10, [r1, #-4]
 8002eca:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8002ece:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8002ed2:	ee74 4a05 	vadd.f32	s9, s8, s10
 8002ed6:	ee26 3a27 	vmul.f32	s6, s12, s15
 8002eda:	ee77 6a26 	vadd.f32	s13, s14, s13
 8002ede:	ee35 5a44 	vsub.f32	s10, s10, s8
 8002ee2:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8002ee6:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8002eea:	ee77 7a05 	vadd.f32	s15, s14, s10
 8002eee:	ee26 6a24 	vmul.f32	s12, s12, s9
 8002ef2:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8002ef6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8002efa:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8002efe:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8002f02:	ee27 7a23 	vmul.f32	s14, s14, s7
 8002f06:	3e01      	subs	r6, #1
 8002f08:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8002f0c:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8002f10:	f1a0 0008 	sub.w	r0, r0, #8
 8002f14:	f101 0108 	add.w	r1, r1, #8
 8002f18:	f10e 0e08 	add.w	lr, lr, #8
 8002f1c:	f10c 0c08 	add.w	ip, ip, #8
 8002f20:	d1c9      	bne.n	8002eb6 <arm_rfft_fast_f32+0x10a>
 8002f22:	4638      	mov	r0, r7
 8002f24:	4629      	mov	r1, r5
 8002f26:	461a      	mov	r2, r3
 8002f28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	f000 bb31 	b.w	8003594 <arm_cfft_f32>
 8002f32:	bf00      	nop

08002f34 <arm_cfft_radix8by2_f32>:
 8002f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f38:	ed2d 8b08 	vpush	{d8-d11}
 8002f3c:	f8b0 e000 	ldrh.w	lr, [r0]
 8002f40:	6842      	ldr	r2, [r0, #4]
 8002f42:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8002f46:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 8002f4a:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8002f4e:	4607      	mov	r7, r0
 8002f50:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8002f54:	f000 80af 	beq.w	80030b6 <arm_cfft_radix8by2_f32+0x182>
 8002f58:	3310      	adds	r3, #16
 8002f5a:	18ce      	adds	r6, r1, r3
 8002f5c:	3210      	adds	r2, #16
 8002f5e:	4443      	add	r3, r8
 8002f60:	f101 0510 	add.w	r5, r1, #16
 8002f64:	f108 0410 	add.w	r4, r8, #16
 8002f68:	ed54 1a04 	vldr	s3, [r4, #-16]
 8002f6c:	ed13 4a04 	vldr	s8, [r3, #-16]
 8002f70:	ed53 3a03 	vldr	s7, [r3, #-12]
 8002f74:	ed53 5a02 	vldr	s11, [r3, #-8]
 8002f78:	ed13 5a01 	vldr	s10, [r3, #-4]
 8002f7c:	ed54 6a03 	vldr	s13, [r4, #-12]
 8002f80:	ed14 0a02 	vldr	s0, [r4, #-8]
 8002f84:	ed16 2a04 	vldr	s4, [r6, #-16]
 8002f88:	ed56 2a03 	vldr	s5, [r6, #-12]
 8002f8c:	ed15 6a03 	vldr	s12, [r5, #-12]
 8002f90:	ed15 7a01 	vldr	s14, [r5, #-4]
 8002f94:	ed15 3a04 	vldr	s6, [r5, #-16]
 8002f98:	ed54 7a01 	vldr	s15, [r4, #-4]
 8002f9c:	ed56 0a02 	vldr	s1, [r6, #-8]
 8002fa0:	ed16 1a01 	vldr	s2, [r6, #-4]
 8002fa4:	ed55 4a02 	vldr	s9, [r5, #-8]
 8002fa8:	ee73 ba21 	vadd.f32	s23, s6, s3
 8002fac:	ee36 ba26 	vadd.f32	s22, s12, s13
 8002fb0:	ee37 aa27 	vadd.f32	s20, s14, s15
 8002fb4:	ee72 9a04 	vadd.f32	s19, s4, s8
 8002fb8:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8002fbc:	ee31 8a05 	vadd.f32	s16, s2, s10
 8002fc0:	ee74 aa80 	vadd.f32	s21, s9, s0
 8002fc4:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8002fc8:	ed45 ba04 	vstr	s23, [r5, #-16]
 8002fcc:	ed05 ba03 	vstr	s22, [r5, #-12]
 8002fd0:	ed45 aa02 	vstr	s21, [r5, #-8]
 8002fd4:	ed05 aa01 	vstr	s20, [r5, #-4]
 8002fd8:	ed06 8a01 	vstr	s16, [r6, #-4]
 8002fdc:	ed46 9a04 	vstr	s19, [r6, #-16]
 8002fe0:	ed06 9a03 	vstr	s18, [r6, #-12]
 8002fe4:	ed46 8a02 	vstr	s17, [r6, #-8]
 8002fe8:	ee76 6a66 	vsub.f32	s13, s12, s13
 8002fec:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8002ff0:	ed12 6a03 	vldr	s12, [r2, #-12]
 8002ff4:	ed52 2a04 	vldr	s5, [r2, #-16]
 8002ff8:	ee33 3a61 	vsub.f32	s6, s6, s3
 8002ffc:	ee34 4a42 	vsub.f32	s8, s8, s4
 8003000:	ee26 8a86 	vmul.f32	s16, s13, s12
 8003004:	ee24 2a06 	vmul.f32	s4, s8, s12
 8003008:	ee63 1a22 	vmul.f32	s3, s6, s5
 800300c:	ee24 4a22 	vmul.f32	s8, s8, s5
 8003010:	ee23 3a06 	vmul.f32	s6, s6, s12
 8003014:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8003018:	ee23 6a86 	vmul.f32	s12, s7, s12
 800301c:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8003020:	ee36 6a04 	vadd.f32	s12, s12, s8
 8003024:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8003028:	ee72 3a63 	vsub.f32	s7, s4, s7
 800302c:	ee71 2a88 	vadd.f32	s5, s3, s16
 8003030:	ed44 6a03 	vstr	s13, [r4, #-12]
 8003034:	ed44 2a04 	vstr	s5, [r4, #-16]
 8003038:	ed43 3a04 	vstr	s7, [r3, #-16]
 800303c:	ed03 6a03 	vstr	s12, [r3, #-12]
 8003040:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003044:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8003048:	ed12 7a01 	vldr	s14, [r2, #-4]
 800304c:	ed52 5a02 	vldr	s11, [r2, #-8]
 8003050:	ee35 6a41 	vsub.f32	s12, s10, s2
 8003054:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8003058:	ee67 3a87 	vmul.f32	s7, s15, s14
 800305c:	ee26 5a87 	vmul.f32	s10, s13, s14
 8003060:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8003064:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003068:	ee64 4a87 	vmul.f32	s9, s9, s14
 800306c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8003070:	ee26 7a07 	vmul.f32	s14, s12, s14
 8003074:	ee26 6a25 	vmul.f32	s12, s12, s11
 8003078:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800307c:	ee74 5a23 	vadd.f32	s11, s8, s7
 8003080:	ee35 6a46 	vsub.f32	s12, s10, s12
 8003084:	ee37 7a26 	vadd.f32	s14, s14, s13
 8003088:	f1be 0e01 	subs.w	lr, lr, #1
 800308c:	ed44 5a02 	vstr	s11, [r4, #-8]
 8003090:	f105 0510 	add.w	r5, r5, #16
 8003094:	ed44 7a01 	vstr	s15, [r4, #-4]
 8003098:	f106 0610 	add.w	r6, r6, #16
 800309c:	ed03 6a02 	vstr	s12, [r3, #-8]
 80030a0:	ed03 7a01 	vstr	s14, [r3, #-4]
 80030a4:	f102 0210 	add.w	r2, r2, #16
 80030a8:	f104 0410 	add.w	r4, r4, #16
 80030ac:	f103 0310 	add.w	r3, r3, #16
 80030b0:	f47f af5a 	bne.w	8002f68 <arm_cfft_radix8by2_f32+0x34>
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	fa1f f48c 	uxth.w	r4, ip
 80030ba:	4608      	mov	r0, r1
 80030bc:	2302      	movs	r3, #2
 80030be:	4621      	mov	r1, r4
 80030c0:	f000 fae2 	bl	8003688 <arm_radix8_butterfly_f32>
 80030c4:	ecbd 8b08 	vpop	{d8-d11}
 80030c8:	4640      	mov	r0, r8
 80030ca:	4621      	mov	r1, r4
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	2302      	movs	r3, #2
 80030d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80030d4:	f000 bad8 	b.w	8003688 <arm_radix8_butterfly_f32>

080030d8 <arm_cfft_radix8by4_f32>:
 80030d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030dc:	ed2d 8b0a 	vpush	{d8-d12}
 80030e0:	8802      	ldrh	r2, [r0, #0]
 80030e2:	ed91 6a00 	vldr	s12, [r1]
 80030e6:	b08f      	sub	sp, #60	@ 0x3c
 80030e8:	460f      	mov	r7, r1
 80030ea:	0852      	lsrs	r2, r2, #1
 80030ec:	0093      	lsls	r3, r2, #2
 80030ee:	900c      	str	r0, [sp, #48]	@ 0x30
 80030f0:	9103      	str	r1, [sp, #12]
 80030f2:	6841      	ldr	r1, [r0, #4]
 80030f4:	ed97 7a01 	vldr	s14, [r7, #4]
 80030f8:	4638      	mov	r0, r7
 80030fa:	4418      	add	r0, r3
 80030fc:	4606      	mov	r6, r0
 80030fe:	9009      	str	r0, [sp, #36]	@ 0x24
 8003100:	4418      	add	r0, r3
 8003102:	edd0 6a00 	vldr	s13, [r0]
 8003106:	edd6 3a00 	vldr	s7, [r6]
 800310a:	edd6 2a01 	vldr	s5, [r6, #4]
 800310e:	edd0 7a01 	vldr	s15, [r0, #4]
 8003112:	900a      	str	r0, [sp, #40]	@ 0x28
 8003114:	ee76 5a26 	vadd.f32	s11, s12, s13
 8003118:	4604      	mov	r4, r0
 800311a:	4625      	mov	r5, r4
 800311c:	441c      	add	r4, r3
 800311e:	ed94 4a00 	vldr	s8, [r4]
 8003122:	ed94 5a01 	vldr	s10, [r4, #4]
 8003126:	9401      	str	r4, [sp, #4]
 8003128:	ee75 4aa3 	vadd.f32	s9, s11, s7
 800312c:	4630      	mov	r0, r6
 800312e:	ee74 4a24 	vadd.f32	s9, s8, s9
 8003132:	463e      	mov	r6, r7
 8003134:	ee14 ea90 	vmov	lr, s9
 8003138:	ee76 6a66 	vsub.f32	s13, s12, s13
 800313c:	f846 eb08 	str.w	lr, [r6], #8
 8003140:	ee37 6a27 	vadd.f32	s12, s14, s15
 8003144:	edd0 4a01 	vldr	s9, [r0, #4]
 8003148:	9604      	str	r6, [sp, #16]
 800314a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800314e:	9e01      	ldr	r6, [sp, #4]
 8003150:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8003154:	ed96 2a01 	vldr	s4, [r6, #4]
 8003158:	ee36 7a24 	vadd.f32	s14, s12, s9
 800315c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8003160:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8003164:	ee36 6a62 	vsub.f32	s12, s12, s5
 8003168:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800316c:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8003170:	ee73 3a45 	vsub.f32	s7, s6, s10
 8003174:	4604      	mov	r4, r0
 8003176:	ee36 6a45 	vsub.f32	s12, s12, s10
 800317a:	ee75 6a26 	vadd.f32	s13, s10, s13
 800317e:	46a3      	mov	fp, r4
 8003180:	ee37 7a02 	vadd.f32	s14, s14, s4
 8003184:	ee34 5a84 	vadd.f32	s10, s9, s8
 8003188:	ee13 8a90 	vmov	r8, s7
 800318c:	46a4      	mov	ip, r4
 800318e:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8003192:	ed87 7a01 	vstr	s14, [r7, #4]
 8003196:	f84b 8b08 	str.w	r8, [fp], #8
 800319a:	f1ac 0704 	sub.w	r7, ip, #4
 800319e:	ed8c 5a01 	vstr	s10, [ip, #4]
 80031a2:	f101 0c08 	add.w	ip, r1, #8
 80031a6:	462c      	mov	r4, r5
 80031a8:	f8cd c014 	str.w	ip, [sp, #20]
 80031ac:	ee15 ca90 	vmov	ip, s11
 80031b0:	f844 cb08 	str.w	ip, [r4], #8
 80031b4:	9407      	str	r4, [sp, #28]
 80031b6:	f101 0410 	add.w	r4, r1, #16
 80031ba:	ed85 6a01 	vstr	s12, [r5, #4]
 80031be:	0852      	lsrs	r2, r2, #1
 80031c0:	9402      	str	r4, [sp, #8]
 80031c2:	462c      	mov	r4, r5
 80031c4:	f101 0518 	add.w	r5, r1, #24
 80031c8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80031ca:	46b2      	mov	sl, r6
 80031cc:	9506      	str	r5, [sp, #24]
 80031ce:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80031d2:	3a02      	subs	r2, #2
 80031d4:	ee16 5a90 	vmov	r5, s13
 80031d8:	46b6      	mov	lr, r6
 80031da:	4630      	mov	r0, r6
 80031dc:	0852      	lsrs	r2, r2, #1
 80031de:	f84a 5b08 	str.w	r5, [sl], #8
 80031e2:	f1a0 0604 	sub.w	r6, r0, #4
 80031e6:	edce 7a01 	vstr	s15, [lr, #4]
 80031ea:	9208      	str	r2, [sp, #32]
 80031ec:	f000 8130 	beq.w	8003450 <arm_cfft_radix8by4_f32+0x378>
 80031f0:	4691      	mov	r9, r2
 80031f2:	9a03      	ldr	r2, [sp, #12]
 80031f4:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80031f8:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 80031fc:	3b08      	subs	r3, #8
 80031fe:	f102 0510 	add.w	r5, r2, #16
 8003202:	f101 0c20 	add.w	ip, r1, #32
 8003206:	f1a4 020c 	sub.w	r2, r4, #12
 800320a:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 800320e:	4433      	add	r3, r6
 8003210:	3410      	adds	r4, #16
 8003212:	4650      	mov	r0, sl
 8003214:	4659      	mov	r1, fp
 8003216:	ed55 3a02 	vldr	s7, [r5, #-8]
 800321a:	ed14 5a02 	vldr	s10, [r4, #-8]
 800321e:	ed91 7a00 	vldr	s14, [r1]
 8003222:	edd0 7a00 	vldr	s15, [r0]
 8003226:	ed15 4a01 	vldr	s8, [r5, #-4]
 800322a:	ed54 5a01 	vldr	s11, [r4, #-4]
 800322e:	edd0 6a01 	vldr	s13, [r0, #4]
 8003232:	ed91 6a01 	vldr	s12, [r1, #4]
 8003236:	ee33 8a85 	vadd.f32	s16, s7, s10
 800323a:	ee34 0a25 	vadd.f32	s0, s8, s11
 800323e:	ee78 4a07 	vadd.f32	s9, s16, s14
 8003242:	ee74 5a65 	vsub.f32	s11, s8, s11
 8003246:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800324a:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800324e:	ed45 4a02 	vstr	s9, [r5, #-8]
 8003252:	edd1 4a01 	vldr	s9, [r1, #4]
 8003256:	ed90 4a01 	vldr	s8, [r0, #4]
 800325a:	ee70 4a24 	vadd.f32	s9, s0, s9
 800325e:	ee76 aa05 	vadd.f32	s21, s12, s10
 8003262:	ee74 4a84 	vadd.f32	s9, s9, s8
 8003266:	ee35 aac7 	vsub.f32	s20, s11, s14
 800326a:	ed45 4a01 	vstr	s9, [r5, #-4]
 800326e:	edd6 1a00 	vldr	s3, [r6]
 8003272:	edd7 0a00 	vldr	s1, [r7]
 8003276:	ed92 4a02 	vldr	s8, [r2, #8]
 800327a:	edd3 3a02 	vldr	s7, [r3, #8]
 800327e:	ed93 2a01 	vldr	s4, [r3, #4]
 8003282:	ed16 1a01 	vldr	s2, [r6, #-4]
 8003286:	edd2 2a01 	vldr	s5, [r2, #4]
 800328a:	ed57 9a01 	vldr	s19, [r7, #-4]
 800328e:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8003292:	ee39 3a81 	vadd.f32	s6, s19, s2
 8003296:	ee74 8a84 	vadd.f32	s17, s9, s8
 800329a:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800329e:	ee73 8aa8 	vadd.f32	s17, s7, s17
 80032a2:	ee7a aae6 	vsub.f32	s21, s21, s13
 80032a6:	ee18 aa90 	vmov	sl, s17
 80032aa:	f847 a908 	str.w	sl, [r7], #-8
 80032ae:	edd2 8a01 	vldr	s17, [r2, #4]
 80032b2:	ed93 9a01 	vldr	s18, [r3, #4]
 80032b6:	ee73 8a28 	vadd.f32	s17, s6, s17
 80032ba:	ee3a aa27 	vadd.f32	s20, s20, s15
 80032be:	ee78 8a89 	vadd.f32	s17, s17, s18
 80032c2:	ee74 0a63 	vsub.f32	s1, s8, s7
 80032c6:	edc7 8a01 	vstr	s17, [r7, #4]
 80032ca:	ed18 ba02 	vldr	s22, [r8, #-8]
 80032ce:	ed58 8a01 	vldr	s17, [r8, #-4]
 80032d2:	ee39 1ac1 	vsub.f32	s2, s19, s2
 80032d6:	ee6a ba28 	vmul.f32	s23, s20, s17
 80032da:	ee2a ca8b 	vmul.f32	s24, s21, s22
 80032de:	ee71 9ae2 	vsub.f32	s19, s3, s5
 80032e2:	ee30 9a81 	vadd.f32	s18, s1, s2
 80032e6:	ee79 9a82 	vadd.f32	s19, s19, s4
 80032ea:	ee3c ca2b 	vadd.f32	s24, s24, s23
 80032ee:	ee6a aaa8 	vmul.f32	s21, s21, s17
 80032f2:	ee69 baa8 	vmul.f32	s23, s19, s17
 80032f6:	ee2a aa0b 	vmul.f32	s20, s20, s22
 80032fa:	ee69 9a8b 	vmul.f32	s19, s19, s22
 80032fe:	ee69 8a28 	vmul.f32	s17, s18, s17
 8003302:	ee29 ba0b 	vmul.f32	s22, s18, s22
 8003306:	ee1c aa10 	vmov	sl, s24
 800330a:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800330e:	f841 ab08 	str.w	sl, [r1], #8
 8003312:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8003316:	ee3b bacb 	vsub.f32	s22, s23, s22
 800331a:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800331e:	ee33 3a62 	vsub.f32	s6, s6, s5
 8003322:	ed01 aa01 	vstr	s20, [r1, #-4]
 8003326:	edc2 8a01 	vstr	s17, [r2, #4]
 800332a:	ed82 ba02 	vstr	s22, [r2, #8]
 800332e:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8003332:	ee74 3a63 	vsub.f32	s7, s8, s7
 8003336:	ee38 8a47 	vsub.f32	s16, s16, s14
 800333a:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800333e:	ee30 0a46 	vsub.f32	s0, s0, s12
 8003342:	ee33 3a42 	vsub.f32	s6, s6, s4
 8003346:	ee38 8a67 	vsub.f32	s16, s16, s15
 800334a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800334e:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8003352:	ee63 8a04 	vmul.f32	s17, s6, s8
 8003356:	ee28 aa24 	vmul.f32	s20, s16, s9
 800335a:	ee60 9a04 	vmul.f32	s19, s0, s8
 800335e:	ee28 8a04 	vmul.f32	s16, s16, s8
 8003362:	ee20 0a24 	vmul.f32	s0, s0, s9
 8003366:	ee63 3a84 	vmul.f32	s7, s7, s8
 800336a:	ee39 4a68 	vsub.f32	s8, s18, s17
 800336e:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8003372:	ee14 aa10 	vmov	sl, s8
 8003376:	ee30 0a48 	vsub.f32	s0, s0, s16
 800337a:	ee63 4a24 	vmul.f32	s9, s6, s9
 800337e:	ed44 9a02 	vstr	s19, [r4, #-8]
 8003382:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8003386:	ed04 0a01 	vstr	s0, [r4, #-4]
 800338a:	f846 a908 	str.w	sl, [r6], #-8
 800338e:	ee35 6a46 	vsub.f32	s12, s10, s12
 8003392:	ee35 7a87 	vadd.f32	s14, s11, s14
 8003396:	edc6 3a01 	vstr	s7, [r6, #4]
 800339a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800339e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033a2:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 80033a6:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 80033aa:	ee67 5a86 	vmul.f32	s11, s15, s12
 80033ae:	ee26 5a87 	vmul.f32	s10, s13, s14
 80033b2:	ee72 2a62 	vsub.f32	s5, s4, s5
 80033b6:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80033ba:	ee72 2ae1 	vsub.f32	s5, s5, s3
 80033be:	ee75 5a25 	vadd.f32	s11, s10, s11
 80033c2:	ee62 0a86 	vmul.f32	s1, s5, s12
 80033c6:	ee66 6a86 	vmul.f32	s13, s13, s12
 80033ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033ce:	ee21 6a06 	vmul.f32	s12, s2, s12
 80033d2:	ee62 2a87 	vmul.f32	s5, s5, s14
 80033d6:	ee21 1a07 	vmul.f32	s2, s2, s14
 80033da:	ee15 aa90 	vmov	sl, s11
 80033de:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80033e2:	f840 ab08 	str.w	sl, [r0], #8
 80033e6:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80033ea:	ee76 2a22 	vadd.f32	s5, s12, s5
 80033ee:	f1b9 0901 	subs.w	r9, r9, #1
 80033f2:	ed40 7a01 	vstr	s15, [r0, #-4]
 80033f6:	f105 0508 	add.w	r5, r5, #8
 80033fa:	ed83 1a02 	vstr	s2, [r3, #8]
 80033fe:	edc3 2a01 	vstr	s5, [r3, #4]
 8003402:	f108 0808 	add.w	r8, r8, #8
 8003406:	f1a2 0208 	sub.w	r2, r2, #8
 800340a:	f10c 0c10 	add.w	ip, ip, #16
 800340e:	f104 0408 	add.w	r4, r4, #8
 8003412:	f10e 0e18 	add.w	lr, lr, #24
 8003416:	f1a3 0308 	sub.w	r3, r3, #8
 800341a:	f47f aefc 	bne.w	8003216 <arm_cfft_radix8by4_f32+0x13e>
 800341e:	9908      	ldr	r1, [sp, #32]
 8003420:	9802      	ldr	r0, [sp, #8]
 8003422:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 8003426:	00cb      	lsls	r3, r1, #3
 8003428:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800342c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8003430:	9102      	str	r1, [sp, #8]
 8003432:	9904      	ldr	r1, [sp, #16]
 8003434:	4419      	add	r1, r3
 8003436:	9104      	str	r1, [sp, #16]
 8003438:	9905      	ldr	r1, [sp, #20]
 800343a:	4419      	add	r1, r3
 800343c:	9105      	str	r1, [sp, #20]
 800343e:	9907      	ldr	r1, [sp, #28]
 8003440:	449b      	add	fp, r3
 8003442:	4419      	add	r1, r3
 8003444:	449a      	add	sl, r3
 8003446:	9b06      	ldr	r3, [sp, #24]
 8003448:	9107      	str	r1, [sp, #28]
 800344a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800344e:	9306      	str	r3, [sp, #24]
 8003450:	9a04      	ldr	r2, [sp, #16]
 8003452:	9807      	ldr	r0, [sp, #28]
 8003454:	edd2 3a00 	vldr	s7, [r2]
 8003458:	ed90 4a00 	vldr	s8, [r0]
 800345c:	eddb 7a00 	vldr	s15, [fp]
 8003460:	ed9a 3a00 	vldr	s6, [sl]
 8003464:	edd2 4a01 	vldr	s9, [r2, #4]
 8003468:	ed90 7a01 	vldr	s14, [r0, #4]
 800346c:	ed9b 2a01 	vldr	s4, [fp, #4]
 8003470:	edda 5a01 	vldr	s11, [sl, #4]
 8003474:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8003478:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800347a:	ee73 6a84 	vadd.f32	s13, s7, s8
 800347e:	ee34 6a87 	vadd.f32	s12, s9, s14
 8003482:	ee36 5aa7 	vadd.f32	s10, s13, s15
 8003486:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800348a:	ee33 5a05 	vadd.f32	s10, s6, s10
 800348e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8003492:	ed82 5a00 	vstr	s10, [r2]
 8003496:	ed9b 5a01 	vldr	s10, [fp, #4]
 800349a:	edda 4a01 	vldr	s9, [sl, #4]
 800349e:	ee36 5a05 	vadd.f32	s10, s12, s10
 80034a2:	ee72 3a04 	vadd.f32	s7, s4, s8
 80034a6:	ee35 5a24 	vadd.f32	s10, s10, s9
 80034aa:	ee77 4a67 	vsub.f32	s9, s14, s15
 80034ae:	ed82 5a01 	vstr	s10, [r2, #4]
 80034b2:	9a05      	ldr	r2, [sp, #20]
 80034b4:	ee34 5a83 	vadd.f32	s10, s9, s6
 80034b8:	edd2 1a00 	vldr	s3, [r2]
 80034bc:	edd2 2a01 	vldr	s5, [r2, #4]
 80034c0:	9a02      	ldr	r2, [sp, #8]
 80034c2:	ee73 3ae5 	vsub.f32	s7, s7, s11
 80034c6:	ee36 6a42 	vsub.f32	s12, s12, s4
 80034ca:	ee63 4aa1 	vmul.f32	s9, s7, s3
 80034ce:	ee63 3aa2 	vmul.f32	s7, s7, s5
 80034d2:	ee65 2a22 	vmul.f32	s5, s10, s5
 80034d6:	ee25 5a21 	vmul.f32	s10, s10, s3
 80034da:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80034de:	ee35 5a63 	vsub.f32	s10, s10, s7
 80034e2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80034e6:	edcb 2a00 	vstr	s5, [fp]
 80034ea:	ed8b 5a01 	vstr	s10, [fp, #4]
 80034ee:	edd2 3a01 	vldr	s7, [r2, #4]
 80034f2:	ed92 5a00 	vldr	s10, [r2]
 80034f6:	9a06      	ldr	r2, [sp, #24]
 80034f8:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80034fc:	ee36 6a65 	vsub.f32	s12, s12, s11
 8003500:	ee66 4a85 	vmul.f32	s9, s13, s10
 8003504:	ee26 5a05 	vmul.f32	s10, s12, s10
 8003508:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800350c:	ee26 6a23 	vmul.f32	s12, s12, s7
 8003510:	ee75 6a66 	vsub.f32	s13, s10, s13
 8003514:	ee34 6a86 	vadd.f32	s12, s9, s12
 8003518:	ee34 4a42 	vsub.f32	s8, s8, s4
 800351c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003520:	edc0 6a01 	vstr	s13, [r0, #4]
 8003524:	ed80 6a00 	vstr	s12, [r0]
 8003528:	ed92 6a01 	vldr	s12, [r2, #4]
 800352c:	9803      	ldr	r0, [sp, #12]
 800352e:	ee77 7a43 	vsub.f32	s15, s14, s6
 8003532:	ee75 5a84 	vadd.f32	s11, s11, s8
 8003536:	ed92 7a00 	vldr	s14, [r2]
 800353a:	ee65 6a87 	vmul.f32	s13, s11, s14
 800353e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003542:	ee65 5a86 	vmul.f32	s11, s11, s12
 8003546:	ee67 7a86 	vmul.f32	s15, s15, s12
 800354a:	ee77 5a65 	vsub.f32	s11, s14, s11
 800354e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003552:	edca 5a01 	vstr	s11, [sl, #4]
 8003556:	edca 7a00 	vstr	s15, [sl]
 800355a:	6872      	ldr	r2, [r6, #4]
 800355c:	4621      	mov	r1, r4
 800355e:	2304      	movs	r3, #4
 8003560:	f000 f892 	bl	8003688 <arm_radix8_butterfly_f32>
 8003564:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003566:	6872      	ldr	r2, [r6, #4]
 8003568:	4621      	mov	r1, r4
 800356a:	2304      	movs	r3, #4
 800356c:	f000 f88c 	bl	8003688 <arm_radix8_butterfly_f32>
 8003570:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8003572:	6872      	ldr	r2, [r6, #4]
 8003574:	4621      	mov	r1, r4
 8003576:	2304      	movs	r3, #4
 8003578:	f000 f886 	bl	8003688 <arm_radix8_butterfly_f32>
 800357c:	9801      	ldr	r0, [sp, #4]
 800357e:	6872      	ldr	r2, [r6, #4]
 8003580:	4621      	mov	r1, r4
 8003582:	2304      	movs	r3, #4
 8003584:	b00f      	add	sp, #60	@ 0x3c
 8003586:	ecbd 8b0a 	vpop	{d8-d12}
 800358a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800358e:	f000 b87b 	b.w	8003688 <arm_radix8_butterfly_f32>
 8003592:	bf00      	nop

08003594 <arm_cfft_f32>:
 8003594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003598:	2a01      	cmp	r2, #1
 800359a:	4606      	mov	r6, r0
 800359c:	4617      	mov	r7, r2
 800359e:	460c      	mov	r4, r1
 80035a0:	4698      	mov	r8, r3
 80035a2:	8805      	ldrh	r5, [r0, #0]
 80035a4:	d054      	beq.n	8003650 <arm_cfft_f32+0xbc>
 80035a6:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80035aa:	d04c      	beq.n	8003646 <arm_cfft_f32+0xb2>
 80035ac:	d916      	bls.n	80035dc <arm_cfft_f32+0x48>
 80035ae:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80035b2:	d01a      	beq.n	80035ea <arm_cfft_f32+0x56>
 80035b4:	d95c      	bls.n	8003670 <arm_cfft_f32+0xdc>
 80035b6:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80035ba:	d044      	beq.n	8003646 <arm_cfft_f32+0xb2>
 80035bc:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80035c0:	d105      	bne.n	80035ce <arm_cfft_f32+0x3a>
 80035c2:	4620      	mov	r0, r4
 80035c4:	4629      	mov	r1, r5
 80035c6:	6872      	ldr	r2, [r6, #4]
 80035c8:	2301      	movs	r3, #1
 80035ca:	f000 f85d 	bl	8003688 <arm_radix8_butterfly_f32>
 80035ce:	f1b8 0f00 	cmp.w	r8, #0
 80035d2:	d111      	bne.n	80035f8 <arm_cfft_f32+0x64>
 80035d4:	2f01      	cmp	r7, #1
 80035d6:	d016      	beq.n	8003606 <arm_cfft_f32+0x72>
 80035d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035dc:	2d20      	cmp	r5, #32
 80035de:	d032      	beq.n	8003646 <arm_cfft_f32+0xb2>
 80035e0:	d94a      	bls.n	8003678 <arm_cfft_f32+0xe4>
 80035e2:	2d40      	cmp	r5, #64	@ 0x40
 80035e4:	d0ed      	beq.n	80035c2 <arm_cfft_f32+0x2e>
 80035e6:	2d80      	cmp	r5, #128	@ 0x80
 80035e8:	d1f1      	bne.n	80035ce <arm_cfft_f32+0x3a>
 80035ea:	4630      	mov	r0, r6
 80035ec:	4621      	mov	r1, r4
 80035ee:	f7ff fca1 	bl	8002f34 <arm_cfft_radix8by2_f32>
 80035f2:	f1b8 0f00 	cmp.w	r8, #0
 80035f6:	d0ed      	beq.n	80035d4 <arm_cfft_f32+0x40>
 80035f8:	4620      	mov	r0, r4
 80035fa:	89b1      	ldrh	r1, [r6, #12]
 80035fc:	68b2      	ldr	r2, [r6, #8]
 80035fe:	f7fc fe07 	bl	8000210 <arm_bitreversal_32>
 8003602:	2f01      	cmp	r7, #1
 8003604:	d1e8      	bne.n	80035d8 <arm_cfft_f32+0x44>
 8003606:	ee07 5a90 	vmov	s15, r5
 800360a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800360e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8003612:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 8003616:	2d00      	cmp	r5, #0
 8003618:	d0de      	beq.n	80035d8 <arm_cfft_f32+0x44>
 800361a:	f104 0108 	add.w	r1, r4, #8
 800361e:	2300      	movs	r3, #0
 8003620:	3301      	adds	r3, #1
 8003622:	429d      	cmp	r5, r3
 8003624:	f101 0108 	add.w	r1, r1, #8
 8003628:	ed11 7a04 	vldr	s14, [r1, #-16]
 800362c:	ed51 7a03 	vldr	s15, [r1, #-12]
 8003630:	ee27 7a26 	vmul.f32	s14, s14, s13
 8003634:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8003638:	ed01 7a04 	vstr	s14, [r1, #-16]
 800363c:	ed41 7a03 	vstr	s15, [r1, #-12]
 8003640:	d1ee      	bne.n	8003620 <arm_cfft_f32+0x8c>
 8003642:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003646:	4630      	mov	r0, r6
 8003648:	4621      	mov	r1, r4
 800364a:	f7ff fd45 	bl	80030d8 <arm_cfft_radix8by4_f32>
 800364e:	e7be      	b.n	80035ce <arm_cfft_f32+0x3a>
 8003650:	b1ad      	cbz	r5, 800367e <arm_cfft_f32+0xea>
 8003652:	f101 030c 	add.w	r3, r1, #12
 8003656:	2200      	movs	r2, #0
 8003658:	ed53 7a02 	vldr	s15, [r3, #-8]
 800365c:	3201      	adds	r2, #1
 800365e:	eef1 7a67 	vneg.f32	s15, s15
 8003662:	4295      	cmp	r5, r2
 8003664:	ed43 7a02 	vstr	s15, [r3, #-8]
 8003668:	f103 0308 	add.w	r3, r3, #8
 800366c:	d1f4      	bne.n	8003658 <arm_cfft_f32+0xc4>
 800366e:	e79a      	b.n	80035a6 <arm_cfft_f32+0x12>
 8003670:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8003674:	d0a5      	beq.n	80035c2 <arm_cfft_f32+0x2e>
 8003676:	e7aa      	b.n	80035ce <arm_cfft_f32+0x3a>
 8003678:	2d10      	cmp	r5, #16
 800367a:	d0b6      	beq.n	80035ea <arm_cfft_f32+0x56>
 800367c:	e7a7      	b.n	80035ce <arm_cfft_f32+0x3a>
 800367e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8003682:	d894      	bhi.n	80035ae <arm_cfft_f32+0x1a>
 8003684:	e7aa      	b.n	80035dc <arm_cfft_f32+0x48>
 8003686:	bf00      	nop

08003688 <arm_radix8_butterfly_f32>:
 8003688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800368c:	ed2d 8b10 	vpush	{d8-d15}
 8003690:	b09d      	sub	sp, #116	@ 0x74
 8003692:	461c      	mov	r4, r3
 8003694:	ed9f bac8 	vldr	s22, [pc, #800]	@ 80039b8 <arm_radix8_butterfly_f32+0x330>
 8003698:	921a      	str	r2, [sp, #104]	@ 0x68
 800369a:	1d03      	adds	r3, r0, #4
 800369c:	4682      	mov	sl, r0
 800369e:	4689      	mov	r9, r1
 80036a0:	468b      	mov	fp, r1
 80036a2:	931b      	str	r3, [sp, #108]	@ 0x6c
 80036a4:	9400      	str	r4, [sp, #0]
 80036a6:	469e      	mov	lr, r3
 80036a8:	ea4f 03db 	mov.w	r3, fp, lsr #3
 80036ac:	005a      	lsls	r2, r3, #1
 80036ae:	18d6      	adds	r6, r2, r3
 80036b0:	18f5      	adds	r5, r6, r3
 80036b2:	9203      	str	r2, [sp, #12]
 80036b4:	195a      	adds	r2, r3, r5
 80036b6:	18d0      	adds	r0, r2, r3
 80036b8:	00df      	lsls	r7, r3, #3
 80036ba:	1819      	adds	r1, r3, r0
 80036bc:	463c      	mov	r4, r7
 80036be:	9701      	str	r7, [sp, #4]
 80036c0:	4457      	add	r7, sl
 80036c2:	930c      	str	r3, [sp, #48]	@ 0x30
 80036c4:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 80036c8:	011b      	lsls	r3, r3, #4
 80036ca:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 80036ce:	eb07 0c04 	add.w	ip, r7, r4
 80036d2:	9c00      	ldr	r4, [sp, #0]
 80036d4:	9302      	str	r3, [sp, #8]
 80036d6:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 80036da:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 80036de:	3204      	adds	r2, #4
 80036e0:	3104      	adds	r1, #4
 80036e2:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 80036e6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80036ea:	f04f 0800 	mov.w	r8, #0
 80036ee:	eddc 7a00 	vldr	s15, [ip]
 80036f2:	edd7 6a00 	vldr	s13, [r7]
 80036f6:	edd6 3a00 	vldr	s7, [r6]
 80036fa:	ed5e aa01 	vldr	s21, [lr, #-4]
 80036fe:	edd5 4a00 	vldr	s9, [r5]
 8003702:	ed90 2a00 	vldr	s4, [r0]
 8003706:	ed12 7a01 	vldr	s14, [r2, #-4]
 800370a:	ed51 0a01 	vldr	s1, [r1, #-4]
 800370e:	ee77 8a82 	vadd.f32	s17, s15, s4
 8003712:	ee33 4aa0 	vadd.f32	s8, s7, s1
 8003716:	ee76 1a87 	vadd.f32	s3, s13, s14
 800371a:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 800371e:	ee31 6a84 	vadd.f32	s12, s3, s8
 8003722:	ee33 5a28 	vadd.f32	s10, s6, s17
 8003726:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800372a:	ee75 6a06 	vadd.f32	s13, s10, s12
 800372e:	ee35 5a46 	vsub.f32	s10, s10, s12
 8003732:	ed4e 6a01 	vstr	s13, [lr, #-4]
 8003736:	ed85 5a00 	vstr	s10, [r5]
 800373a:	ed96 1a01 	vldr	s2, [r6, #4]
 800373e:	edd7 5a01 	vldr	s11, [r7, #4]
 8003742:	ed92 aa00 	vldr	s20, [r2]
 8003746:	ed91 6a00 	vldr	s12, [r1]
 800374a:	ed9e 9a00 	vldr	s18, [lr]
 800374e:	ed95 5a01 	vldr	s10, [r5, #4]
 8003752:	eddc 6a01 	vldr	s13, [ip, #4]
 8003756:	edd0 9a01 	vldr	s19, [r0, #4]
 800375a:	ee73 0ae0 	vsub.f32	s1, s7, s1
 800375e:	ee71 2a46 	vsub.f32	s5, s2, s12
 8003762:	ee75 3aca 	vsub.f32	s7, s11, s20
 8003766:	ee37 0a60 	vsub.f32	s0, s14, s1
 800376a:	ee33 8aa2 	vadd.f32	s16, s7, s5
 800376e:	ee37 7a20 	vadd.f32	s14, s14, s1
 8003772:	ee73 2ae2 	vsub.f32	s5, s7, s5
 8003776:	ee37 2ac2 	vsub.f32	s4, s15, s4
 800377a:	ee79 3a05 	vadd.f32	s7, s18, s10
 800377e:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8003782:	ee39 5a45 	vsub.f32	s10, s18, s10
 8003786:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 800378a:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800378e:	ee75 5a8a 	vadd.f32	s11, s11, s20
 8003792:	ee31 6a06 	vadd.f32	s12, s2, s12
 8003796:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800379a:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800379e:	ee62 2a8b 	vmul.f32	s5, s5, s22
 80037a2:	ee67 7a0b 	vmul.f32	s15, s14, s22
 80037a6:	ee33 3a68 	vsub.f32	s6, s6, s17
 80037aa:	ee36 0a88 	vadd.f32	s0, s13, s16
 80037ae:	ee75 8a86 	vadd.f32	s17, s11, s12
 80037b2:	ee36 7ac8 	vsub.f32	s14, s13, s16
 80037b6:	ee71 1ac4 	vsub.f32	s3, s3, s8
 80037ba:	ee75 6a62 	vsub.f32	s13, s10, s5
 80037be:	ee33 4ac9 	vsub.f32	s8, s7, s18
 80037c2:	ee35 6ac6 	vsub.f32	s12, s11, s12
 80037c6:	ee33 1a89 	vadd.f32	s2, s7, s18
 80037ca:	ee74 5ae0 	vsub.f32	s11, s9, s1
 80037ce:	ee74 3aa0 	vadd.f32	s7, s9, s1
 80037d2:	ee75 4a22 	vadd.f32	s9, s10, s5
 80037d6:	ee32 5a27 	vadd.f32	s10, s4, s15
 80037da:	ee72 7a67 	vsub.f32	s15, s4, s15
 80037de:	ee33 8a06 	vadd.f32	s16, s6, s12
 80037e2:	ee75 2a87 	vadd.f32	s5, s11, s14
 80037e6:	ee31 9a28 	vadd.f32	s18, s2, s17
 80037ea:	ee33 6a46 	vsub.f32	s12, s6, s12
 80037ee:	ee74 0a61 	vsub.f32	s1, s8, s3
 80037f2:	ee33 2a80 	vadd.f32	s4, s7, s0
 80037f6:	ee35 7ac7 	vsub.f32	s14, s11, s14
 80037fa:	ee34 3ac5 	vsub.f32	s6, s9, s10
 80037fe:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8003802:	ee31 1a68 	vsub.f32	s2, s2, s17
 8003806:	ee34 4a21 	vadd.f32	s8, s8, s3
 800380a:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800380e:	ee74 4a85 	vadd.f32	s9, s9, s10
 8003812:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003816:	44d8      	add	r8, fp
 8003818:	45c1      	cmp	r9, r8
 800381a:	ed8e 9a00 	vstr	s18, [lr]
 800381e:	ed85 1a01 	vstr	s2, [r5, #4]
 8003822:	449e      	add	lr, r3
 8003824:	ed8c 8a00 	vstr	s16, [ip]
 8003828:	441d      	add	r5, r3
 800382a:	ed80 6a00 	vstr	s12, [r0]
 800382e:	edcc 0a01 	vstr	s1, [ip, #4]
 8003832:	ed80 4a01 	vstr	s8, [r0, #4]
 8003836:	449c      	add	ip, r3
 8003838:	ed87 2a00 	vstr	s4, [r7]
 800383c:	4418      	add	r0, r3
 800383e:	ed41 3a01 	vstr	s7, [r1, #-4]
 8003842:	ed42 2a01 	vstr	s5, [r2, #-4]
 8003846:	ed86 7a00 	vstr	s14, [r6]
 800384a:	ed87 3a01 	vstr	s6, [r7, #4]
 800384e:	edc1 4a00 	vstr	s9, [r1]
 8003852:	441f      	add	r7, r3
 8003854:	edc2 5a00 	vstr	s11, [r2]
 8003858:	4419      	add	r1, r3
 800385a:	edc6 6a01 	vstr	s13, [r6, #4]
 800385e:	441a      	add	r2, r3
 8003860:	441e      	add	r6, r3
 8003862:	f63f af44 	bhi.w	80036ee <arm_radix8_butterfly_f32+0x66>
 8003866:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8003868:	2907      	cmp	r1, #7
 800386a:	4620      	mov	r0, r4
 800386c:	f240 81e9 	bls.w	8003c42 <arm_radix8_butterfly_f32+0x5ba>
 8003870:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 8003874:	193e      	adds	r6, r7, r4
 8003876:	1935      	adds	r5, r6, r4
 8003878:	9c03      	ldr	r4, [sp, #12]
 800387a:	9000      	str	r0, [sp, #0]
 800387c:	4622      	mov	r2, r4
 800387e:	3201      	adds	r2, #1
 8003880:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8003884:	9900      	ldr	r1, [sp, #0]
 8003886:	1828      	adds	r0, r5, r0
 8003888:	eb00 0e01 	add.w	lr, r0, r1
 800388c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800388e:	440a      	add	r2, r1
 8003890:	eb04 0c01 	add.w	ip, r4, r1
 8003894:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8003898:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 800389c:	9a00      	ldr	r2, [sp, #0]
 800389e:	940f      	str	r4, [sp, #60]	@ 0x3c
 80038a0:	00ed      	lsls	r5, r5, #3
 80038a2:	9511      	str	r5, [sp, #68]	@ 0x44
 80038a4:	00d5      	lsls	r5, r2, #3
 80038a6:	950d      	str	r5, [sp, #52]	@ 0x34
 80038a8:	9d01      	ldr	r5, [sp, #4]
 80038aa:	3508      	adds	r5, #8
 80038ac:	9516      	str	r5, [sp, #88]	@ 0x58
 80038ae:	9d02      	ldr	r5, [sp, #8]
 80038b0:	3508      	adds	r5, #8
 80038b2:	0114      	lsls	r4, r2, #4
 80038b4:	9517      	str	r5, [sp, #92]	@ 0x5c
 80038b6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80038b8:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 80038ba:	940e      	str	r4, [sp, #56]	@ 0x38
 80038bc:	00c0      	lsls	r0, r0, #3
 80038be:	9010      	str	r0, [sp, #64]	@ 0x40
 80038c0:	18aa      	adds	r2, r5, r2
 80038c2:	9207      	str	r2, [sp, #28]
 80038c4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80038c6:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80038c8:	18aa      	adds	r2, r5, r2
 80038ca:	9208      	str	r2, [sp, #32]
 80038cc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80038ce:	18aa      	adds	r2, r5, r2
 80038d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80038d2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80038d6:	f10e 0204 	add.w	r2, lr, #4
 80038da:	920a      	str	r2, [sp, #40]	@ 0x28
 80038dc:	00c9      	lsls	r1, r1, #3
 80038de:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80038e0:	310c      	adds	r1, #12
 80038e2:	00f6      	lsls	r6, r6, #3
 80038e4:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 80038e8:	9114      	str	r1, [sp, #80]	@ 0x50
 80038ea:	18a9      	adds	r1, r5, r2
 80038ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80038ee:	9612      	str	r6, [sp, #72]	@ 0x48
 80038f0:	00ff      	lsls	r7, r7, #3
 80038f2:	19ae      	adds	r6, r5, r6
 80038f4:	3008      	adds	r0, #8
 80038f6:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 80038fa:	9606      	str	r6, [sp, #24]
 80038fc:	9019      	str	r0, [sp, #100]	@ 0x64
 80038fe:	18aa      	adds	r2, r5, r2
 8003900:	0164      	lsls	r4, r4, #5
 8003902:	19ee      	adds	r6, r5, r7
 8003904:	f10c 000c 	add.w	r0, ip, #12
 8003908:	9713      	str	r7, [sp, #76]	@ 0x4c
 800390a:	9604      	str	r6, [sp, #16]
 800390c:	9015      	str	r0, [sp, #84]	@ 0x54
 800390e:	9103      	str	r1, [sp, #12]
 8003910:	9205      	str	r2, [sp, #20]
 8003912:	f104 0208 	add.w	r2, r4, #8
 8003916:	9218      	str	r2, [sp, #96]	@ 0x60
 8003918:	f04f 0801 	mov.w	r8, #1
 800391c:	2200      	movs	r2, #0
 800391e:	f102 0108 	add.w	r1, r2, #8
 8003922:	460f      	mov	r7, r1
 8003924:	910b      	str	r1, [sp, #44]	@ 0x2c
 8003926:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8003928:	188e      	adds	r6, r1, r2
 800392a:	9916      	ldr	r1, [sp, #88]	@ 0x58
 800392c:	188d      	adds	r5, r1, r2
 800392e:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8003930:	188c      	adds	r4, r1, r2
 8003932:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8003934:	1888      	adds	r0, r1, r2
 8003936:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8003938:	eb01 0c02 	add.w	ip, r1, r2
 800393c:	9915      	ldr	r1, [sp, #84]	@ 0x54
 800393e:	440a      	add	r2, r1
 8003940:	9903      	ldr	r1, [sp, #12]
 8003942:	edd1 fa00 	vldr	s31, [r1]
 8003946:	9905      	ldr	r1, [sp, #20]
 8003948:	ed91 fa00 	vldr	s30, [r1]
 800394c:	9904      	ldr	r1, [sp, #16]
 800394e:	edd1 ea00 	vldr	s29, [r1]
 8003952:	9906      	ldr	r1, [sp, #24]
 8003954:	ed91 ea00 	vldr	s28, [r1]
 8003958:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800395a:	edd1 da00 	vldr	s27, [r1]
 800395e:	9908      	ldr	r1, [sp, #32]
 8003960:	ed91 da00 	vldr	s26, [r1]
 8003964:	9907      	ldr	r1, [sp, #28]
 8003966:	edd1 ca00 	vldr	s25, [r1]
 800396a:	9903      	ldr	r1, [sp, #12]
 800396c:	ed91 ca01 	vldr	s24, [r1, #4]
 8003970:	9905      	ldr	r1, [sp, #20]
 8003972:	edd1 ba01 	vldr	s23, [r1, #4]
 8003976:	9904      	ldr	r1, [sp, #16]
 8003978:	edd1 aa01 	vldr	s21, [r1, #4]
 800397c:	9906      	ldr	r1, [sp, #24]
 800397e:	ed91 aa01 	vldr	s20, [r1, #4]
 8003982:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003984:	edd1 7a01 	vldr	s15, [r1, #4]
 8003988:	9908      	ldr	r1, [sp, #32]
 800398a:	edcd 7a00 	vstr	s15, [sp]
 800398e:	edd1 7a01 	vldr	s15, [r1, #4]
 8003992:	9907      	ldr	r1, [sp, #28]
 8003994:	edcd 7a01 	vstr	s15, [sp, #4]
 8003998:	edd1 7a01 	vldr	s15, [r1, #4]
 800399c:	eb0a 0e07 	add.w	lr, sl, r7
 80039a0:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 80039a2:	edcd 7a02 	vstr	s15, [sp, #8]
 80039a6:	eb0c 010a 	add.w	r1, ip, sl
 80039aa:	4456      	add	r6, sl
 80039ac:	4455      	add	r5, sl
 80039ae:	4454      	add	r4, sl
 80039b0:	4450      	add	r0, sl
 80039b2:	4452      	add	r2, sl
 80039b4:	46c4      	mov	ip, r8
 80039b6:	e001      	b.n	80039bc <arm_radix8_butterfly_f32+0x334>
 80039b8:	3f3504f3 	.word	0x3f3504f3
 80039bc:	ed96 5a00 	vldr	s10, [r6]
 80039c0:	ed52 9a01 	vldr	s19, [r2, #-4]
 80039c4:	ed11 6a01 	vldr	s12, [r1, #-4]
 80039c8:	edd0 7a00 	vldr	s15, [r0]
 80039cc:	ed17 7a01 	vldr	s14, [r7, #-4]
 80039d0:	edde 3a00 	vldr	s7, [lr]
 80039d4:	ed94 3a00 	vldr	s6, [r4]
 80039d8:	ed95 2a00 	vldr	s4, [r5]
 80039dc:	ed9e 0a01 	vldr	s0, [lr, #4]
 80039e0:	ee33 8a85 	vadd.f32	s16, s7, s10
 80039e4:	ee32 1a06 	vadd.f32	s2, s4, s12
 80039e8:	ee33 4a29 	vadd.f32	s8, s6, s19
 80039ec:	ee77 4a87 	vadd.f32	s9, s15, s14
 80039f0:	ee78 1a04 	vadd.f32	s3, s16, s8
 80039f4:	ee71 6a24 	vadd.f32	s13, s2, s9
 80039f8:	ee32 2a46 	vsub.f32	s4, s4, s12
 80039fc:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8003a00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a04:	ed8e 6a00 	vstr	s12, [lr]
 8003a08:	edd0 8a01 	vldr	s17, [r0, #4]
 8003a0c:	ed95 9a01 	vldr	s18, [r5, #4]
 8003a10:	edd1 2a00 	vldr	s5, [r1]
 8003a14:	ed97 7a00 	vldr	s14, [r7]
 8003a18:	edd4 0a01 	vldr	s1, [r4, #4]
 8003a1c:	ed96 6a01 	vldr	s12, [r6, #4]
 8003a20:	edd2 5a00 	vldr	s11, [r2]
 8003a24:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8003a28:	ee33 3a69 	vsub.f32	s6, s6, s19
 8003a2c:	ee39 5a62 	vsub.f32	s10, s18, s5
 8003a30:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8003a34:	ee38 4a44 	vsub.f32	s8, s16, s8
 8003a38:	ee38 7a87 	vadd.f32	s14, s17, s14
 8003a3c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8003a40:	ee79 2a22 	vadd.f32	s5, s18, s5
 8003a44:	ee75 8a69 	vsub.f32	s17, s10, s19
 8003a48:	ee32 9a27 	vadd.f32	s18, s4, s15
 8003a4c:	ee35 5a29 	vadd.f32	s10, s10, s19
 8003a50:	ee72 7a67 	vsub.f32	s15, s4, s15
 8003a54:	ee30 2a06 	vadd.f32	s4, s0, s12
 8003a58:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8003a5c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8003a60:	ee32 9a08 	vadd.f32	s18, s4, s16
 8003a64:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8003a68:	ee32 2a48 	vsub.f32	s4, s4, s16
 8003a6c:	ee71 4a64 	vsub.f32	s9, s2, s9
 8003a70:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8003a74:	ee32 1a87 	vadd.f32	s2, s5, s14
 8003a78:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8003a7c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8003a80:	ee30 6a46 	vsub.f32	s12, s0, s12
 8003a84:	ee73 0a29 	vadd.f32	s1, s6, s19
 8003a88:	ee36 0a28 	vadd.f32	s0, s12, s17
 8003a8c:	ee33 3a69 	vsub.f32	s6, s6, s19
 8003a90:	ee32 7a64 	vsub.f32	s14, s4, s9
 8003a94:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8003a98:	ee36 6a68 	vsub.f32	s12, s12, s17
 8003a9c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8003aa0:	ee75 8a85 	vadd.f32	s17, s11, s10
 8003aa4:	ee74 3a22 	vadd.f32	s7, s8, s5
 8003aa8:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8003aac:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8003ab0:	ee79 1a41 	vsub.f32	s3, s18, s2
 8003ab4:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8003ab8:	ee76 5a43 	vsub.f32	s11, s12, s6
 8003abc:	ee74 2a62 	vsub.f32	s5, s8, s5
 8003ac0:	ee72 4a24 	vadd.f32	s9, s4, s9
 8003ac4:	ee30 4a60 	vsub.f32	s8, s0, s1
 8003ac8:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8003acc:	ee30 0a20 	vadd.f32	s0, s0, s1
 8003ad0:	ee77 9a85 	vadd.f32	s19, s15, s10
 8003ad4:	ee36 6a03 	vadd.f32	s12, s12, s6
 8003ad8:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8003adc:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8003ae0:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8003ae4:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8003ae8:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8003aec:	ee39 1a01 	vadd.f32	s2, s18, s2
 8003af0:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8003af4:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8003af8:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8003afc:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8003b00:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8003b04:	ee35 3a03 	vadd.f32	s6, s10, s6
 8003b08:	ee72 6a66 	vsub.f32	s13, s4, s13
 8003b0c:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8003b10:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8003b14:	ed9d 4a02 	vldr	s8, [sp, #8]
 8003b18:	ed8e 1a01 	vstr	s2, [lr, #4]
 8003b1c:	ee77 3a63 	vsub.f32	s7, s14, s7
 8003b20:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8003b24:	ed9d 7a01 	vldr	s14, [sp, #4]
 8003b28:	ed86 3a00 	vstr	s6, [r6]
 8003b2c:	ee30 9a89 	vadd.f32	s18, s1, s18
 8003b30:	ee32 2a05 	vadd.f32	s4, s4, s10
 8003b34:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8003b38:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8003b3c:	ee67 2a22 	vmul.f32	s5, s14, s5
 8003b40:	ee64 1a00 	vmul.f32	s3, s8, s0
 8003b44:	ee27 7a24 	vmul.f32	s14, s14, s9
 8003b48:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8003b4c:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8003b50:	ee64 8a28 	vmul.f32	s17, s8, s17
 8003b54:	ed9d 4a00 	vldr	s8, [sp]
 8003b58:	edc6 6a01 	vstr	s13, [r6, #4]
 8003b5c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8003b60:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8003b64:	ee64 9a29 	vmul.f32	s19, s8, s19
 8003b68:	ee24 4a25 	vmul.f32	s8, s8, s11
 8003b6c:	ee30 7a87 	vadd.f32	s14, s1, s14
 8003b70:	ee74 4a84 	vadd.f32	s9, s9, s8
 8003b74:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8003b78:	ee2a 4a86 	vmul.f32	s8, s21, s12
 8003b7c:	ee2c 0a80 	vmul.f32	s0, s25, s0
 8003b80:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8003b84:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8003b88:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8003b8c:	ee75 1a21 	vadd.f32	s3, s10, s3
 8003b90:	ee30 0a68 	vsub.f32	s0, s0, s17
 8003b94:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8003b98:	ee70 0a84 	vadd.f32	s1, s1, s8
 8003b9c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8003ba0:	44dc      	add	ip, fp
 8003ba2:	45e1      	cmp	r9, ip
 8003ba4:	ed84 9a00 	vstr	s18, [r4]
 8003ba8:	edc4 3a01 	vstr	s7, [r4, #4]
 8003bac:	449e      	add	lr, r3
 8003bae:	ed02 7a01 	vstr	s14, [r2, #-4]
 8003bb2:	edc2 2a00 	vstr	s5, [r2]
 8003bb6:	441e      	add	r6, r3
 8003bb8:	ed85 2a00 	vstr	s4, [r5]
 8003bbc:	ed85 8a01 	vstr	s16, [r5, #4]
 8003bc0:	441c      	add	r4, r3
 8003bc2:	ed47 1a01 	vstr	s3, [r7, #-4]
 8003bc6:	ed87 0a00 	vstr	s0, [r7]
 8003bca:	441a      	add	r2, r3
 8003bcc:	ed41 4a01 	vstr	s9, [r1, #-4]
 8003bd0:	edc1 9a00 	vstr	s19, [r1]
 8003bd4:	441d      	add	r5, r3
 8003bd6:	edc0 0a00 	vstr	s1, [r0]
 8003bda:	441f      	add	r7, r3
 8003bdc:	ed80 6a01 	vstr	s12, [r0, #4]
 8003be0:	4419      	add	r1, r3
 8003be2:	4418      	add	r0, r3
 8003be4:	f63f aeea 	bhi.w	80039bc <arm_radix8_butterfly_f32+0x334>
 8003be8:	9a03      	ldr	r2, [sp, #12]
 8003bea:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003bec:	440a      	add	r2, r1
 8003bee:	9203      	str	r2, [sp, #12]
 8003bf0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8003bf2:	9a05      	ldr	r2, [sp, #20]
 8003bf4:	440a      	add	r2, r1
 8003bf6:	9205      	str	r2, [sp, #20]
 8003bf8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8003bfa:	9a04      	ldr	r2, [sp, #16]
 8003bfc:	440a      	add	r2, r1
 8003bfe:	9204      	str	r2, [sp, #16]
 8003c00:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8003c02:	9a06      	ldr	r2, [sp, #24]
 8003c04:	440a      	add	r2, r1
 8003c06:	9206      	str	r2, [sp, #24]
 8003c08:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8003c0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c0c:	440a      	add	r2, r1
 8003c0e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c10:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8003c12:	9a08      	ldr	r2, [sp, #32]
 8003c14:	440a      	add	r2, r1
 8003c16:	9208      	str	r2, [sp, #32]
 8003c18:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003c1a:	9a07      	ldr	r2, [sp, #28]
 8003c1c:	440a      	add	r2, r1
 8003c1e:	9207      	str	r2, [sp, #28]
 8003c20:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8003c22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003c24:	f108 0801 	add.w	r8, r8, #1
 8003c28:	3208      	adds	r2, #8
 8003c2a:	4588      	cmp	r8, r1
 8003c2c:	920a      	str	r2, [sp, #40]	@ 0x28
 8003c2e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003c30:	f47f ae75 	bne.w	800391e <arm_radix8_butterfly_f32+0x296>
 8003c34:	f8bd 3034 	ldrh.w	r3, [sp, #52]	@ 0x34
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	46c3      	mov	fp, r8
 8003c3c:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 8003c40:	e532      	b.n	80036a8 <arm_radix8_butterfly_f32+0x20>
 8003c42:	b01d      	add	sp, #116	@ 0x74
 8003c44:	ecbd 8b10 	vpop	{d8-d15}
 8003c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003c4c <malloc>:
 8003c4c:	4b02      	ldr	r3, [pc, #8]	@ (8003c58 <malloc+0xc>)
 8003c4e:	4601      	mov	r1, r0
 8003c50:	6818      	ldr	r0, [r3, #0]
 8003c52:	f000 b825 	b.w	8003ca0 <_malloc_r>
 8003c56:	bf00      	nop
 8003c58:	20001080 	.word	0x20001080

08003c5c <sbrk_aligned>:
 8003c5c:	b570      	push	{r4, r5, r6, lr}
 8003c5e:	4e0f      	ldr	r6, [pc, #60]	@ (8003c9c <sbrk_aligned+0x40>)
 8003c60:	460c      	mov	r4, r1
 8003c62:	6831      	ldr	r1, [r6, #0]
 8003c64:	4605      	mov	r5, r0
 8003c66:	b911      	cbnz	r1, 8003c6e <sbrk_aligned+0x12>
 8003c68:	f000 fb22 	bl	80042b0 <_sbrk_r>
 8003c6c:	6030      	str	r0, [r6, #0]
 8003c6e:	4621      	mov	r1, r4
 8003c70:	4628      	mov	r0, r5
 8003c72:	f000 fb1d 	bl	80042b0 <_sbrk_r>
 8003c76:	1c43      	adds	r3, r0, #1
 8003c78:	d103      	bne.n	8003c82 <sbrk_aligned+0x26>
 8003c7a:	f04f 34ff 	mov.w	r4, #4294967295
 8003c7e:	4620      	mov	r0, r4
 8003c80:	bd70      	pop	{r4, r5, r6, pc}
 8003c82:	1cc4      	adds	r4, r0, #3
 8003c84:	f024 0403 	bic.w	r4, r4, #3
 8003c88:	42a0      	cmp	r0, r4
 8003c8a:	d0f8      	beq.n	8003c7e <sbrk_aligned+0x22>
 8003c8c:	1a21      	subs	r1, r4, r0
 8003c8e:	4628      	mov	r0, r5
 8003c90:	f000 fb0e 	bl	80042b0 <_sbrk_r>
 8003c94:	3001      	adds	r0, #1
 8003c96:	d1f2      	bne.n	8003c7e <sbrk_aligned+0x22>
 8003c98:	e7ef      	b.n	8003c7a <sbrk_aligned+0x1e>
 8003c9a:	bf00      	nop
 8003c9c:	200014a8 	.word	0x200014a8

08003ca0 <_malloc_r>:
 8003ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ca4:	1ccd      	adds	r5, r1, #3
 8003ca6:	f025 0503 	bic.w	r5, r5, #3
 8003caa:	3508      	adds	r5, #8
 8003cac:	2d0c      	cmp	r5, #12
 8003cae:	bf38      	it	cc
 8003cb0:	250c      	movcc	r5, #12
 8003cb2:	2d00      	cmp	r5, #0
 8003cb4:	4606      	mov	r6, r0
 8003cb6:	db01      	blt.n	8003cbc <_malloc_r+0x1c>
 8003cb8:	42a9      	cmp	r1, r5
 8003cba:	d904      	bls.n	8003cc6 <_malloc_r+0x26>
 8003cbc:	230c      	movs	r3, #12
 8003cbe:	6033      	str	r3, [r6, #0]
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003d9c <_malloc_r+0xfc>
 8003cca:	f000 f869 	bl	8003da0 <__malloc_lock>
 8003cce:	f8d8 3000 	ldr.w	r3, [r8]
 8003cd2:	461c      	mov	r4, r3
 8003cd4:	bb44      	cbnz	r4, 8003d28 <_malloc_r+0x88>
 8003cd6:	4629      	mov	r1, r5
 8003cd8:	4630      	mov	r0, r6
 8003cda:	f7ff ffbf 	bl	8003c5c <sbrk_aligned>
 8003cde:	1c43      	adds	r3, r0, #1
 8003ce0:	4604      	mov	r4, r0
 8003ce2:	d158      	bne.n	8003d96 <_malloc_r+0xf6>
 8003ce4:	f8d8 4000 	ldr.w	r4, [r8]
 8003ce8:	4627      	mov	r7, r4
 8003cea:	2f00      	cmp	r7, #0
 8003cec:	d143      	bne.n	8003d76 <_malloc_r+0xd6>
 8003cee:	2c00      	cmp	r4, #0
 8003cf0:	d04b      	beq.n	8003d8a <_malloc_r+0xea>
 8003cf2:	6823      	ldr	r3, [r4, #0]
 8003cf4:	4639      	mov	r1, r7
 8003cf6:	4630      	mov	r0, r6
 8003cf8:	eb04 0903 	add.w	r9, r4, r3
 8003cfc:	f000 fad8 	bl	80042b0 <_sbrk_r>
 8003d00:	4581      	cmp	r9, r0
 8003d02:	d142      	bne.n	8003d8a <_malloc_r+0xea>
 8003d04:	6821      	ldr	r1, [r4, #0]
 8003d06:	1a6d      	subs	r5, r5, r1
 8003d08:	4629      	mov	r1, r5
 8003d0a:	4630      	mov	r0, r6
 8003d0c:	f7ff ffa6 	bl	8003c5c <sbrk_aligned>
 8003d10:	3001      	adds	r0, #1
 8003d12:	d03a      	beq.n	8003d8a <_malloc_r+0xea>
 8003d14:	6823      	ldr	r3, [r4, #0]
 8003d16:	442b      	add	r3, r5
 8003d18:	6023      	str	r3, [r4, #0]
 8003d1a:	f8d8 3000 	ldr.w	r3, [r8]
 8003d1e:	685a      	ldr	r2, [r3, #4]
 8003d20:	bb62      	cbnz	r2, 8003d7c <_malloc_r+0xdc>
 8003d22:	f8c8 7000 	str.w	r7, [r8]
 8003d26:	e00f      	b.n	8003d48 <_malloc_r+0xa8>
 8003d28:	6822      	ldr	r2, [r4, #0]
 8003d2a:	1b52      	subs	r2, r2, r5
 8003d2c:	d420      	bmi.n	8003d70 <_malloc_r+0xd0>
 8003d2e:	2a0b      	cmp	r2, #11
 8003d30:	d917      	bls.n	8003d62 <_malloc_r+0xc2>
 8003d32:	1961      	adds	r1, r4, r5
 8003d34:	42a3      	cmp	r3, r4
 8003d36:	6025      	str	r5, [r4, #0]
 8003d38:	bf18      	it	ne
 8003d3a:	6059      	strne	r1, [r3, #4]
 8003d3c:	6863      	ldr	r3, [r4, #4]
 8003d3e:	bf08      	it	eq
 8003d40:	f8c8 1000 	streq.w	r1, [r8]
 8003d44:	5162      	str	r2, [r4, r5]
 8003d46:	604b      	str	r3, [r1, #4]
 8003d48:	4630      	mov	r0, r6
 8003d4a:	f000 f82f 	bl	8003dac <__malloc_unlock>
 8003d4e:	f104 000b 	add.w	r0, r4, #11
 8003d52:	1d23      	adds	r3, r4, #4
 8003d54:	f020 0007 	bic.w	r0, r0, #7
 8003d58:	1ac2      	subs	r2, r0, r3
 8003d5a:	bf1c      	itt	ne
 8003d5c:	1a1b      	subne	r3, r3, r0
 8003d5e:	50a3      	strne	r3, [r4, r2]
 8003d60:	e7af      	b.n	8003cc2 <_malloc_r+0x22>
 8003d62:	6862      	ldr	r2, [r4, #4]
 8003d64:	42a3      	cmp	r3, r4
 8003d66:	bf0c      	ite	eq
 8003d68:	f8c8 2000 	streq.w	r2, [r8]
 8003d6c:	605a      	strne	r2, [r3, #4]
 8003d6e:	e7eb      	b.n	8003d48 <_malloc_r+0xa8>
 8003d70:	4623      	mov	r3, r4
 8003d72:	6864      	ldr	r4, [r4, #4]
 8003d74:	e7ae      	b.n	8003cd4 <_malloc_r+0x34>
 8003d76:	463c      	mov	r4, r7
 8003d78:	687f      	ldr	r7, [r7, #4]
 8003d7a:	e7b6      	b.n	8003cea <_malloc_r+0x4a>
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	42a3      	cmp	r3, r4
 8003d82:	d1fb      	bne.n	8003d7c <_malloc_r+0xdc>
 8003d84:	2300      	movs	r3, #0
 8003d86:	6053      	str	r3, [r2, #4]
 8003d88:	e7de      	b.n	8003d48 <_malloc_r+0xa8>
 8003d8a:	230c      	movs	r3, #12
 8003d8c:	6033      	str	r3, [r6, #0]
 8003d8e:	4630      	mov	r0, r6
 8003d90:	f000 f80c 	bl	8003dac <__malloc_unlock>
 8003d94:	e794      	b.n	8003cc0 <_malloc_r+0x20>
 8003d96:	6005      	str	r5, [r0, #0]
 8003d98:	e7d6      	b.n	8003d48 <_malloc_r+0xa8>
 8003d9a:	bf00      	nop
 8003d9c:	200014ac 	.word	0x200014ac

08003da0 <__malloc_lock>:
 8003da0:	4801      	ldr	r0, [pc, #4]	@ (8003da8 <__malloc_lock+0x8>)
 8003da2:	f000 bad2 	b.w	800434a <__retarget_lock_acquire_recursive>
 8003da6:	bf00      	nop
 8003da8:	200015f0 	.word	0x200015f0

08003dac <__malloc_unlock>:
 8003dac:	4801      	ldr	r0, [pc, #4]	@ (8003db4 <__malloc_unlock+0x8>)
 8003dae:	f000 bacd 	b.w	800434c <__retarget_lock_release_recursive>
 8003db2:	bf00      	nop
 8003db4:	200015f0 	.word	0x200015f0

08003db8 <realloc>:
 8003db8:	4b02      	ldr	r3, [pc, #8]	@ (8003dc4 <realloc+0xc>)
 8003dba:	460a      	mov	r2, r1
 8003dbc:	4601      	mov	r1, r0
 8003dbe:	6818      	ldr	r0, [r3, #0]
 8003dc0:	f000 b802 	b.w	8003dc8 <_realloc_r>
 8003dc4:	20001080 	.word	0x20001080

08003dc8 <_realloc_r>:
 8003dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dcc:	4607      	mov	r7, r0
 8003dce:	4614      	mov	r4, r2
 8003dd0:	460d      	mov	r5, r1
 8003dd2:	b921      	cbnz	r1, 8003dde <_realloc_r+0x16>
 8003dd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003dd8:	4611      	mov	r1, r2
 8003dda:	f7ff bf61 	b.w	8003ca0 <_malloc_r>
 8003dde:	b92a      	cbnz	r2, 8003dec <_realloc_r+0x24>
 8003de0:	f000 fac4 	bl	800436c <_free_r>
 8003de4:	4625      	mov	r5, r4
 8003de6:	4628      	mov	r0, r5
 8003de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003dec:	f000 fb08 	bl	8004400 <_malloc_usable_size_r>
 8003df0:	4284      	cmp	r4, r0
 8003df2:	4606      	mov	r6, r0
 8003df4:	d802      	bhi.n	8003dfc <_realloc_r+0x34>
 8003df6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003dfa:	d8f4      	bhi.n	8003de6 <_realloc_r+0x1e>
 8003dfc:	4621      	mov	r1, r4
 8003dfe:	4638      	mov	r0, r7
 8003e00:	f7ff ff4e 	bl	8003ca0 <_malloc_r>
 8003e04:	4680      	mov	r8, r0
 8003e06:	b908      	cbnz	r0, 8003e0c <_realloc_r+0x44>
 8003e08:	4645      	mov	r5, r8
 8003e0a:	e7ec      	b.n	8003de6 <_realloc_r+0x1e>
 8003e0c:	42b4      	cmp	r4, r6
 8003e0e:	4622      	mov	r2, r4
 8003e10:	4629      	mov	r1, r5
 8003e12:	bf28      	it	cs
 8003e14:	4632      	movcs	r2, r6
 8003e16:	f000 fa9a 	bl	800434e <memcpy>
 8003e1a:	4629      	mov	r1, r5
 8003e1c:	4638      	mov	r0, r7
 8003e1e:	f000 faa5 	bl	800436c <_free_r>
 8003e22:	e7f1      	b.n	8003e08 <_realloc_r+0x40>

08003e24 <std>:
 8003e24:	2300      	movs	r3, #0
 8003e26:	b510      	push	{r4, lr}
 8003e28:	4604      	mov	r4, r0
 8003e2a:	e9c0 3300 	strd	r3, r3, [r0]
 8003e2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e32:	6083      	str	r3, [r0, #8]
 8003e34:	8181      	strh	r1, [r0, #12]
 8003e36:	6643      	str	r3, [r0, #100]	@ 0x64
 8003e38:	81c2      	strh	r2, [r0, #14]
 8003e3a:	6183      	str	r3, [r0, #24]
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	2208      	movs	r2, #8
 8003e40:	305c      	adds	r0, #92	@ 0x5c
 8003e42:	f000 f9f9 	bl	8004238 <memset>
 8003e46:	4b0d      	ldr	r3, [pc, #52]	@ (8003e7c <std+0x58>)
 8003e48:	6263      	str	r3, [r4, #36]	@ 0x24
 8003e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e80 <std+0x5c>)
 8003e4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003e84 <std+0x60>)
 8003e50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003e52:	4b0d      	ldr	r3, [pc, #52]	@ (8003e88 <std+0x64>)
 8003e54:	6323      	str	r3, [r4, #48]	@ 0x30
 8003e56:	4b0d      	ldr	r3, [pc, #52]	@ (8003e8c <std+0x68>)
 8003e58:	6224      	str	r4, [r4, #32]
 8003e5a:	429c      	cmp	r4, r3
 8003e5c:	d006      	beq.n	8003e6c <std+0x48>
 8003e5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003e62:	4294      	cmp	r4, r2
 8003e64:	d002      	beq.n	8003e6c <std+0x48>
 8003e66:	33d0      	adds	r3, #208	@ 0xd0
 8003e68:	429c      	cmp	r4, r3
 8003e6a:	d105      	bne.n	8003e78 <std+0x54>
 8003e6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e74:	f000 ba68 	b.w	8004348 <__retarget_lock_init_recursive>
 8003e78:	bd10      	pop	{r4, pc}
 8003e7a:	bf00      	nop
 8003e7c:	08004089 	.word	0x08004089
 8003e80:	080040ab 	.word	0x080040ab
 8003e84:	080040e3 	.word	0x080040e3
 8003e88:	08004107 	.word	0x08004107
 8003e8c:	200014b0 	.word	0x200014b0

08003e90 <stdio_exit_handler>:
 8003e90:	4a02      	ldr	r2, [pc, #8]	@ (8003e9c <stdio_exit_handler+0xc>)
 8003e92:	4903      	ldr	r1, [pc, #12]	@ (8003ea0 <stdio_exit_handler+0x10>)
 8003e94:	4803      	ldr	r0, [pc, #12]	@ (8003ea4 <stdio_exit_handler+0x14>)
 8003e96:	f000 b869 	b.w	8003f6c <_fwalk_sglue>
 8003e9a:	bf00      	nop
 8003e9c:	20001074 	.word	0x20001074
 8003ea0:	08004ab5 	.word	0x08004ab5
 8003ea4:	20001084 	.word	0x20001084

08003ea8 <cleanup_stdio>:
 8003ea8:	6841      	ldr	r1, [r0, #4]
 8003eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8003edc <cleanup_stdio+0x34>)
 8003eac:	4299      	cmp	r1, r3
 8003eae:	b510      	push	{r4, lr}
 8003eb0:	4604      	mov	r4, r0
 8003eb2:	d001      	beq.n	8003eb8 <cleanup_stdio+0x10>
 8003eb4:	f000 fdfe 	bl	8004ab4 <_fflush_r>
 8003eb8:	68a1      	ldr	r1, [r4, #8]
 8003eba:	4b09      	ldr	r3, [pc, #36]	@ (8003ee0 <cleanup_stdio+0x38>)
 8003ebc:	4299      	cmp	r1, r3
 8003ebe:	d002      	beq.n	8003ec6 <cleanup_stdio+0x1e>
 8003ec0:	4620      	mov	r0, r4
 8003ec2:	f000 fdf7 	bl	8004ab4 <_fflush_r>
 8003ec6:	68e1      	ldr	r1, [r4, #12]
 8003ec8:	4b06      	ldr	r3, [pc, #24]	@ (8003ee4 <cleanup_stdio+0x3c>)
 8003eca:	4299      	cmp	r1, r3
 8003ecc:	d004      	beq.n	8003ed8 <cleanup_stdio+0x30>
 8003ece:	4620      	mov	r0, r4
 8003ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ed4:	f000 bdee 	b.w	8004ab4 <_fflush_r>
 8003ed8:	bd10      	pop	{r4, pc}
 8003eda:	bf00      	nop
 8003edc:	200014b0 	.word	0x200014b0
 8003ee0:	20001518 	.word	0x20001518
 8003ee4:	20001580 	.word	0x20001580

08003ee8 <global_stdio_init.part.0>:
 8003ee8:	b510      	push	{r4, lr}
 8003eea:	4b0b      	ldr	r3, [pc, #44]	@ (8003f18 <global_stdio_init.part.0+0x30>)
 8003eec:	4c0b      	ldr	r4, [pc, #44]	@ (8003f1c <global_stdio_init.part.0+0x34>)
 8003eee:	4a0c      	ldr	r2, [pc, #48]	@ (8003f20 <global_stdio_init.part.0+0x38>)
 8003ef0:	601a      	str	r2, [r3, #0]
 8003ef2:	4620      	mov	r0, r4
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	2104      	movs	r1, #4
 8003ef8:	f7ff ff94 	bl	8003e24 <std>
 8003efc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003f00:	2201      	movs	r2, #1
 8003f02:	2109      	movs	r1, #9
 8003f04:	f7ff ff8e 	bl	8003e24 <std>
 8003f08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f12:	2112      	movs	r1, #18
 8003f14:	f7ff bf86 	b.w	8003e24 <std>
 8003f18:	200015e8 	.word	0x200015e8
 8003f1c:	200014b0 	.word	0x200014b0
 8003f20:	08003e91 	.word	0x08003e91

08003f24 <__sfp_lock_acquire>:
 8003f24:	4801      	ldr	r0, [pc, #4]	@ (8003f2c <__sfp_lock_acquire+0x8>)
 8003f26:	f000 ba10 	b.w	800434a <__retarget_lock_acquire_recursive>
 8003f2a:	bf00      	nop
 8003f2c:	200015f1 	.word	0x200015f1

08003f30 <__sfp_lock_release>:
 8003f30:	4801      	ldr	r0, [pc, #4]	@ (8003f38 <__sfp_lock_release+0x8>)
 8003f32:	f000 ba0b 	b.w	800434c <__retarget_lock_release_recursive>
 8003f36:	bf00      	nop
 8003f38:	200015f1 	.word	0x200015f1

08003f3c <__sinit>:
 8003f3c:	b510      	push	{r4, lr}
 8003f3e:	4604      	mov	r4, r0
 8003f40:	f7ff fff0 	bl	8003f24 <__sfp_lock_acquire>
 8003f44:	6a23      	ldr	r3, [r4, #32]
 8003f46:	b11b      	cbz	r3, 8003f50 <__sinit+0x14>
 8003f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f4c:	f7ff bff0 	b.w	8003f30 <__sfp_lock_release>
 8003f50:	4b04      	ldr	r3, [pc, #16]	@ (8003f64 <__sinit+0x28>)
 8003f52:	6223      	str	r3, [r4, #32]
 8003f54:	4b04      	ldr	r3, [pc, #16]	@ (8003f68 <__sinit+0x2c>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1f5      	bne.n	8003f48 <__sinit+0xc>
 8003f5c:	f7ff ffc4 	bl	8003ee8 <global_stdio_init.part.0>
 8003f60:	e7f2      	b.n	8003f48 <__sinit+0xc>
 8003f62:	bf00      	nop
 8003f64:	08003ea9 	.word	0x08003ea9
 8003f68:	200015e8 	.word	0x200015e8

08003f6c <_fwalk_sglue>:
 8003f6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f70:	4607      	mov	r7, r0
 8003f72:	4688      	mov	r8, r1
 8003f74:	4614      	mov	r4, r2
 8003f76:	2600      	movs	r6, #0
 8003f78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003f7c:	f1b9 0901 	subs.w	r9, r9, #1
 8003f80:	d505      	bpl.n	8003f8e <_fwalk_sglue+0x22>
 8003f82:	6824      	ldr	r4, [r4, #0]
 8003f84:	2c00      	cmp	r4, #0
 8003f86:	d1f7      	bne.n	8003f78 <_fwalk_sglue+0xc>
 8003f88:	4630      	mov	r0, r6
 8003f8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f8e:	89ab      	ldrh	r3, [r5, #12]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d907      	bls.n	8003fa4 <_fwalk_sglue+0x38>
 8003f94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003f98:	3301      	adds	r3, #1
 8003f9a:	d003      	beq.n	8003fa4 <_fwalk_sglue+0x38>
 8003f9c:	4629      	mov	r1, r5
 8003f9e:	4638      	mov	r0, r7
 8003fa0:	47c0      	blx	r8
 8003fa2:	4306      	orrs	r6, r0
 8003fa4:	3568      	adds	r5, #104	@ 0x68
 8003fa6:	e7e9      	b.n	8003f7c <_fwalk_sglue+0x10>

08003fa8 <iprintf>:
 8003fa8:	b40f      	push	{r0, r1, r2, r3}
 8003faa:	b507      	push	{r0, r1, r2, lr}
 8003fac:	4906      	ldr	r1, [pc, #24]	@ (8003fc8 <iprintf+0x20>)
 8003fae:	ab04      	add	r3, sp, #16
 8003fb0:	6808      	ldr	r0, [r1, #0]
 8003fb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fb6:	6881      	ldr	r1, [r0, #8]
 8003fb8:	9301      	str	r3, [sp, #4]
 8003fba:	f000 fa53 	bl	8004464 <_vfiprintf_r>
 8003fbe:	b003      	add	sp, #12
 8003fc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003fc4:	b004      	add	sp, #16
 8003fc6:	4770      	bx	lr
 8003fc8:	20001080 	.word	0x20001080

08003fcc <_puts_r>:
 8003fcc:	6a03      	ldr	r3, [r0, #32]
 8003fce:	b570      	push	{r4, r5, r6, lr}
 8003fd0:	6884      	ldr	r4, [r0, #8]
 8003fd2:	4605      	mov	r5, r0
 8003fd4:	460e      	mov	r6, r1
 8003fd6:	b90b      	cbnz	r3, 8003fdc <_puts_r+0x10>
 8003fd8:	f7ff ffb0 	bl	8003f3c <__sinit>
 8003fdc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003fde:	07db      	lsls	r3, r3, #31
 8003fe0:	d405      	bmi.n	8003fee <_puts_r+0x22>
 8003fe2:	89a3      	ldrh	r3, [r4, #12]
 8003fe4:	0598      	lsls	r0, r3, #22
 8003fe6:	d402      	bmi.n	8003fee <_puts_r+0x22>
 8003fe8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003fea:	f000 f9ae 	bl	800434a <__retarget_lock_acquire_recursive>
 8003fee:	89a3      	ldrh	r3, [r4, #12]
 8003ff0:	0719      	lsls	r1, r3, #28
 8003ff2:	d502      	bpl.n	8003ffa <_puts_r+0x2e>
 8003ff4:	6923      	ldr	r3, [r4, #16]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d135      	bne.n	8004066 <_puts_r+0x9a>
 8003ffa:	4621      	mov	r1, r4
 8003ffc:	4628      	mov	r0, r5
 8003ffe:	f000 f8c5 	bl	800418c <__swsetup_r>
 8004002:	b380      	cbz	r0, 8004066 <_puts_r+0x9a>
 8004004:	f04f 35ff 	mov.w	r5, #4294967295
 8004008:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800400a:	07da      	lsls	r2, r3, #31
 800400c:	d405      	bmi.n	800401a <_puts_r+0x4e>
 800400e:	89a3      	ldrh	r3, [r4, #12]
 8004010:	059b      	lsls	r3, r3, #22
 8004012:	d402      	bmi.n	800401a <_puts_r+0x4e>
 8004014:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004016:	f000 f999 	bl	800434c <__retarget_lock_release_recursive>
 800401a:	4628      	mov	r0, r5
 800401c:	bd70      	pop	{r4, r5, r6, pc}
 800401e:	2b00      	cmp	r3, #0
 8004020:	da04      	bge.n	800402c <_puts_r+0x60>
 8004022:	69a2      	ldr	r2, [r4, #24]
 8004024:	429a      	cmp	r2, r3
 8004026:	dc17      	bgt.n	8004058 <_puts_r+0x8c>
 8004028:	290a      	cmp	r1, #10
 800402a:	d015      	beq.n	8004058 <_puts_r+0x8c>
 800402c:	6823      	ldr	r3, [r4, #0]
 800402e:	1c5a      	adds	r2, r3, #1
 8004030:	6022      	str	r2, [r4, #0]
 8004032:	7019      	strb	r1, [r3, #0]
 8004034:	68a3      	ldr	r3, [r4, #8]
 8004036:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800403a:	3b01      	subs	r3, #1
 800403c:	60a3      	str	r3, [r4, #8]
 800403e:	2900      	cmp	r1, #0
 8004040:	d1ed      	bne.n	800401e <_puts_r+0x52>
 8004042:	2b00      	cmp	r3, #0
 8004044:	da11      	bge.n	800406a <_puts_r+0x9e>
 8004046:	4622      	mov	r2, r4
 8004048:	210a      	movs	r1, #10
 800404a:	4628      	mov	r0, r5
 800404c:	f000 f85f 	bl	800410e <__swbuf_r>
 8004050:	3001      	adds	r0, #1
 8004052:	d0d7      	beq.n	8004004 <_puts_r+0x38>
 8004054:	250a      	movs	r5, #10
 8004056:	e7d7      	b.n	8004008 <_puts_r+0x3c>
 8004058:	4622      	mov	r2, r4
 800405a:	4628      	mov	r0, r5
 800405c:	f000 f857 	bl	800410e <__swbuf_r>
 8004060:	3001      	adds	r0, #1
 8004062:	d1e7      	bne.n	8004034 <_puts_r+0x68>
 8004064:	e7ce      	b.n	8004004 <_puts_r+0x38>
 8004066:	3e01      	subs	r6, #1
 8004068:	e7e4      	b.n	8004034 <_puts_r+0x68>
 800406a:	6823      	ldr	r3, [r4, #0]
 800406c:	1c5a      	adds	r2, r3, #1
 800406e:	6022      	str	r2, [r4, #0]
 8004070:	220a      	movs	r2, #10
 8004072:	701a      	strb	r2, [r3, #0]
 8004074:	e7ee      	b.n	8004054 <_puts_r+0x88>
	...

08004078 <puts>:
 8004078:	4b02      	ldr	r3, [pc, #8]	@ (8004084 <puts+0xc>)
 800407a:	4601      	mov	r1, r0
 800407c:	6818      	ldr	r0, [r3, #0]
 800407e:	f7ff bfa5 	b.w	8003fcc <_puts_r>
 8004082:	bf00      	nop
 8004084:	20001080 	.word	0x20001080

08004088 <__sread>:
 8004088:	b510      	push	{r4, lr}
 800408a:	460c      	mov	r4, r1
 800408c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004090:	f000 f8fc 	bl	800428c <_read_r>
 8004094:	2800      	cmp	r0, #0
 8004096:	bfab      	itete	ge
 8004098:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800409a:	89a3      	ldrhlt	r3, [r4, #12]
 800409c:	181b      	addge	r3, r3, r0
 800409e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80040a2:	bfac      	ite	ge
 80040a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80040a6:	81a3      	strhlt	r3, [r4, #12]
 80040a8:	bd10      	pop	{r4, pc}

080040aa <__swrite>:
 80040aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040ae:	461f      	mov	r7, r3
 80040b0:	898b      	ldrh	r3, [r1, #12]
 80040b2:	05db      	lsls	r3, r3, #23
 80040b4:	4605      	mov	r5, r0
 80040b6:	460c      	mov	r4, r1
 80040b8:	4616      	mov	r6, r2
 80040ba:	d505      	bpl.n	80040c8 <__swrite+0x1e>
 80040bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040c0:	2302      	movs	r3, #2
 80040c2:	2200      	movs	r2, #0
 80040c4:	f000 f8d0 	bl	8004268 <_lseek_r>
 80040c8:	89a3      	ldrh	r3, [r4, #12]
 80040ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040d2:	81a3      	strh	r3, [r4, #12]
 80040d4:	4632      	mov	r2, r6
 80040d6:	463b      	mov	r3, r7
 80040d8:	4628      	mov	r0, r5
 80040da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040de:	f000 b8f7 	b.w	80042d0 <_write_r>

080040e2 <__sseek>:
 80040e2:	b510      	push	{r4, lr}
 80040e4:	460c      	mov	r4, r1
 80040e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040ea:	f000 f8bd 	bl	8004268 <_lseek_r>
 80040ee:	1c43      	adds	r3, r0, #1
 80040f0:	89a3      	ldrh	r3, [r4, #12]
 80040f2:	bf15      	itete	ne
 80040f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80040f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80040fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80040fe:	81a3      	strheq	r3, [r4, #12]
 8004100:	bf18      	it	ne
 8004102:	81a3      	strhne	r3, [r4, #12]
 8004104:	bd10      	pop	{r4, pc}

08004106 <__sclose>:
 8004106:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800410a:	f000 b89d 	b.w	8004248 <_close_r>

0800410e <__swbuf_r>:
 800410e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004110:	460e      	mov	r6, r1
 8004112:	4614      	mov	r4, r2
 8004114:	4605      	mov	r5, r0
 8004116:	b118      	cbz	r0, 8004120 <__swbuf_r+0x12>
 8004118:	6a03      	ldr	r3, [r0, #32]
 800411a:	b90b      	cbnz	r3, 8004120 <__swbuf_r+0x12>
 800411c:	f7ff ff0e 	bl	8003f3c <__sinit>
 8004120:	69a3      	ldr	r3, [r4, #24]
 8004122:	60a3      	str	r3, [r4, #8]
 8004124:	89a3      	ldrh	r3, [r4, #12]
 8004126:	071a      	lsls	r2, r3, #28
 8004128:	d501      	bpl.n	800412e <__swbuf_r+0x20>
 800412a:	6923      	ldr	r3, [r4, #16]
 800412c:	b943      	cbnz	r3, 8004140 <__swbuf_r+0x32>
 800412e:	4621      	mov	r1, r4
 8004130:	4628      	mov	r0, r5
 8004132:	f000 f82b 	bl	800418c <__swsetup_r>
 8004136:	b118      	cbz	r0, 8004140 <__swbuf_r+0x32>
 8004138:	f04f 37ff 	mov.w	r7, #4294967295
 800413c:	4638      	mov	r0, r7
 800413e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004140:	6823      	ldr	r3, [r4, #0]
 8004142:	6922      	ldr	r2, [r4, #16]
 8004144:	1a98      	subs	r0, r3, r2
 8004146:	6963      	ldr	r3, [r4, #20]
 8004148:	b2f6      	uxtb	r6, r6
 800414a:	4283      	cmp	r3, r0
 800414c:	4637      	mov	r7, r6
 800414e:	dc05      	bgt.n	800415c <__swbuf_r+0x4e>
 8004150:	4621      	mov	r1, r4
 8004152:	4628      	mov	r0, r5
 8004154:	f000 fcae 	bl	8004ab4 <_fflush_r>
 8004158:	2800      	cmp	r0, #0
 800415a:	d1ed      	bne.n	8004138 <__swbuf_r+0x2a>
 800415c:	68a3      	ldr	r3, [r4, #8]
 800415e:	3b01      	subs	r3, #1
 8004160:	60a3      	str	r3, [r4, #8]
 8004162:	6823      	ldr	r3, [r4, #0]
 8004164:	1c5a      	adds	r2, r3, #1
 8004166:	6022      	str	r2, [r4, #0]
 8004168:	701e      	strb	r6, [r3, #0]
 800416a:	6962      	ldr	r2, [r4, #20]
 800416c:	1c43      	adds	r3, r0, #1
 800416e:	429a      	cmp	r2, r3
 8004170:	d004      	beq.n	800417c <__swbuf_r+0x6e>
 8004172:	89a3      	ldrh	r3, [r4, #12]
 8004174:	07db      	lsls	r3, r3, #31
 8004176:	d5e1      	bpl.n	800413c <__swbuf_r+0x2e>
 8004178:	2e0a      	cmp	r6, #10
 800417a:	d1df      	bne.n	800413c <__swbuf_r+0x2e>
 800417c:	4621      	mov	r1, r4
 800417e:	4628      	mov	r0, r5
 8004180:	f000 fc98 	bl	8004ab4 <_fflush_r>
 8004184:	2800      	cmp	r0, #0
 8004186:	d0d9      	beq.n	800413c <__swbuf_r+0x2e>
 8004188:	e7d6      	b.n	8004138 <__swbuf_r+0x2a>
	...

0800418c <__swsetup_r>:
 800418c:	b538      	push	{r3, r4, r5, lr}
 800418e:	4b29      	ldr	r3, [pc, #164]	@ (8004234 <__swsetup_r+0xa8>)
 8004190:	4605      	mov	r5, r0
 8004192:	6818      	ldr	r0, [r3, #0]
 8004194:	460c      	mov	r4, r1
 8004196:	b118      	cbz	r0, 80041a0 <__swsetup_r+0x14>
 8004198:	6a03      	ldr	r3, [r0, #32]
 800419a:	b90b      	cbnz	r3, 80041a0 <__swsetup_r+0x14>
 800419c:	f7ff fece 	bl	8003f3c <__sinit>
 80041a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041a4:	0719      	lsls	r1, r3, #28
 80041a6:	d422      	bmi.n	80041ee <__swsetup_r+0x62>
 80041a8:	06da      	lsls	r2, r3, #27
 80041aa:	d407      	bmi.n	80041bc <__swsetup_r+0x30>
 80041ac:	2209      	movs	r2, #9
 80041ae:	602a      	str	r2, [r5, #0]
 80041b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041b4:	81a3      	strh	r3, [r4, #12]
 80041b6:	f04f 30ff 	mov.w	r0, #4294967295
 80041ba:	e033      	b.n	8004224 <__swsetup_r+0x98>
 80041bc:	0758      	lsls	r0, r3, #29
 80041be:	d512      	bpl.n	80041e6 <__swsetup_r+0x5a>
 80041c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80041c2:	b141      	cbz	r1, 80041d6 <__swsetup_r+0x4a>
 80041c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80041c8:	4299      	cmp	r1, r3
 80041ca:	d002      	beq.n	80041d2 <__swsetup_r+0x46>
 80041cc:	4628      	mov	r0, r5
 80041ce:	f000 f8cd 	bl	800436c <_free_r>
 80041d2:	2300      	movs	r3, #0
 80041d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80041d6:	89a3      	ldrh	r3, [r4, #12]
 80041d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80041dc:	81a3      	strh	r3, [r4, #12]
 80041de:	2300      	movs	r3, #0
 80041e0:	6063      	str	r3, [r4, #4]
 80041e2:	6923      	ldr	r3, [r4, #16]
 80041e4:	6023      	str	r3, [r4, #0]
 80041e6:	89a3      	ldrh	r3, [r4, #12]
 80041e8:	f043 0308 	orr.w	r3, r3, #8
 80041ec:	81a3      	strh	r3, [r4, #12]
 80041ee:	6923      	ldr	r3, [r4, #16]
 80041f0:	b94b      	cbnz	r3, 8004206 <__swsetup_r+0x7a>
 80041f2:	89a3      	ldrh	r3, [r4, #12]
 80041f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80041f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041fc:	d003      	beq.n	8004206 <__swsetup_r+0x7a>
 80041fe:	4621      	mov	r1, r4
 8004200:	4628      	mov	r0, r5
 8004202:	f000 fca5 	bl	8004b50 <__smakebuf_r>
 8004206:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800420a:	f013 0201 	ands.w	r2, r3, #1
 800420e:	d00a      	beq.n	8004226 <__swsetup_r+0x9a>
 8004210:	2200      	movs	r2, #0
 8004212:	60a2      	str	r2, [r4, #8]
 8004214:	6962      	ldr	r2, [r4, #20]
 8004216:	4252      	negs	r2, r2
 8004218:	61a2      	str	r2, [r4, #24]
 800421a:	6922      	ldr	r2, [r4, #16]
 800421c:	b942      	cbnz	r2, 8004230 <__swsetup_r+0xa4>
 800421e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004222:	d1c5      	bne.n	80041b0 <__swsetup_r+0x24>
 8004224:	bd38      	pop	{r3, r4, r5, pc}
 8004226:	0799      	lsls	r1, r3, #30
 8004228:	bf58      	it	pl
 800422a:	6962      	ldrpl	r2, [r4, #20]
 800422c:	60a2      	str	r2, [r4, #8]
 800422e:	e7f4      	b.n	800421a <__swsetup_r+0x8e>
 8004230:	2000      	movs	r0, #0
 8004232:	e7f7      	b.n	8004224 <__swsetup_r+0x98>
 8004234:	20001080 	.word	0x20001080

08004238 <memset>:
 8004238:	4402      	add	r2, r0
 800423a:	4603      	mov	r3, r0
 800423c:	4293      	cmp	r3, r2
 800423e:	d100      	bne.n	8004242 <memset+0xa>
 8004240:	4770      	bx	lr
 8004242:	f803 1b01 	strb.w	r1, [r3], #1
 8004246:	e7f9      	b.n	800423c <memset+0x4>

08004248 <_close_r>:
 8004248:	b538      	push	{r3, r4, r5, lr}
 800424a:	4d06      	ldr	r5, [pc, #24]	@ (8004264 <_close_r+0x1c>)
 800424c:	2300      	movs	r3, #0
 800424e:	4604      	mov	r4, r0
 8004250:	4608      	mov	r0, r1
 8004252:	602b      	str	r3, [r5, #0]
 8004254:	f7fd fdfa 	bl	8001e4c <_close>
 8004258:	1c43      	adds	r3, r0, #1
 800425a:	d102      	bne.n	8004262 <_close_r+0x1a>
 800425c:	682b      	ldr	r3, [r5, #0]
 800425e:	b103      	cbz	r3, 8004262 <_close_r+0x1a>
 8004260:	6023      	str	r3, [r4, #0]
 8004262:	bd38      	pop	{r3, r4, r5, pc}
 8004264:	200015ec 	.word	0x200015ec

08004268 <_lseek_r>:
 8004268:	b538      	push	{r3, r4, r5, lr}
 800426a:	4d07      	ldr	r5, [pc, #28]	@ (8004288 <_lseek_r+0x20>)
 800426c:	4604      	mov	r4, r0
 800426e:	4608      	mov	r0, r1
 8004270:	4611      	mov	r1, r2
 8004272:	2200      	movs	r2, #0
 8004274:	602a      	str	r2, [r5, #0]
 8004276:	461a      	mov	r2, r3
 8004278:	f7fd fe0f 	bl	8001e9a <_lseek>
 800427c:	1c43      	adds	r3, r0, #1
 800427e:	d102      	bne.n	8004286 <_lseek_r+0x1e>
 8004280:	682b      	ldr	r3, [r5, #0]
 8004282:	b103      	cbz	r3, 8004286 <_lseek_r+0x1e>
 8004284:	6023      	str	r3, [r4, #0]
 8004286:	bd38      	pop	{r3, r4, r5, pc}
 8004288:	200015ec 	.word	0x200015ec

0800428c <_read_r>:
 800428c:	b538      	push	{r3, r4, r5, lr}
 800428e:	4d07      	ldr	r5, [pc, #28]	@ (80042ac <_read_r+0x20>)
 8004290:	4604      	mov	r4, r0
 8004292:	4608      	mov	r0, r1
 8004294:	4611      	mov	r1, r2
 8004296:	2200      	movs	r2, #0
 8004298:	602a      	str	r2, [r5, #0]
 800429a:	461a      	mov	r2, r3
 800429c:	f7fd fd9d 	bl	8001dda <_read>
 80042a0:	1c43      	adds	r3, r0, #1
 80042a2:	d102      	bne.n	80042aa <_read_r+0x1e>
 80042a4:	682b      	ldr	r3, [r5, #0]
 80042a6:	b103      	cbz	r3, 80042aa <_read_r+0x1e>
 80042a8:	6023      	str	r3, [r4, #0]
 80042aa:	bd38      	pop	{r3, r4, r5, pc}
 80042ac:	200015ec 	.word	0x200015ec

080042b0 <_sbrk_r>:
 80042b0:	b538      	push	{r3, r4, r5, lr}
 80042b2:	4d06      	ldr	r5, [pc, #24]	@ (80042cc <_sbrk_r+0x1c>)
 80042b4:	2300      	movs	r3, #0
 80042b6:	4604      	mov	r4, r0
 80042b8:	4608      	mov	r0, r1
 80042ba:	602b      	str	r3, [r5, #0]
 80042bc:	f7fd fdfa 	bl	8001eb4 <_sbrk>
 80042c0:	1c43      	adds	r3, r0, #1
 80042c2:	d102      	bne.n	80042ca <_sbrk_r+0x1a>
 80042c4:	682b      	ldr	r3, [r5, #0]
 80042c6:	b103      	cbz	r3, 80042ca <_sbrk_r+0x1a>
 80042c8:	6023      	str	r3, [r4, #0]
 80042ca:	bd38      	pop	{r3, r4, r5, pc}
 80042cc:	200015ec 	.word	0x200015ec

080042d0 <_write_r>:
 80042d0:	b538      	push	{r3, r4, r5, lr}
 80042d2:	4d07      	ldr	r5, [pc, #28]	@ (80042f0 <_write_r+0x20>)
 80042d4:	4604      	mov	r4, r0
 80042d6:	4608      	mov	r0, r1
 80042d8:	4611      	mov	r1, r2
 80042da:	2200      	movs	r2, #0
 80042dc:	602a      	str	r2, [r5, #0]
 80042de:	461a      	mov	r2, r3
 80042e0:	f7fd fd98 	bl	8001e14 <_write>
 80042e4:	1c43      	adds	r3, r0, #1
 80042e6:	d102      	bne.n	80042ee <_write_r+0x1e>
 80042e8:	682b      	ldr	r3, [r5, #0]
 80042ea:	b103      	cbz	r3, 80042ee <_write_r+0x1e>
 80042ec:	6023      	str	r3, [r4, #0]
 80042ee:	bd38      	pop	{r3, r4, r5, pc}
 80042f0:	200015ec 	.word	0x200015ec

080042f4 <__errno>:
 80042f4:	4b01      	ldr	r3, [pc, #4]	@ (80042fc <__errno+0x8>)
 80042f6:	6818      	ldr	r0, [r3, #0]
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	20001080 	.word	0x20001080

08004300 <__libc_init_array>:
 8004300:	b570      	push	{r4, r5, r6, lr}
 8004302:	4d0d      	ldr	r5, [pc, #52]	@ (8004338 <__libc_init_array+0x38>)
 8004304:	4c0d      	ldr	r4, [pc, #52]	@ (800433c <__libc_init_array+0x3c>)
 8004306:	1b64      	subs	r4, r4, r5
 8004308:	10a4      	asrs	r4, r4, #2
 800430a:	2600      	movs	r6, #0
 800430c:	42a6      	cmp	r6, r4
 800430e:	d109      	bne.n	8004324 <__libc_init_array+0x24>
 8004310:	4d0b      	ldr	r5, [pc, #44]	@ (8004340 <__libc_init_array+0x40>)
 8004312:	4c0c      	ldr	r4, [pc, #48]	@ (8004344 <__libc_init_array+0x44>)
 8004314:	f001 fc78 	bl	8005c08 <_init>
 8004318:	1b64      	subs	r4, r4, r5
 800431a:	10a4      	asrs	r4, r4, #2
 800431c:	2600      	movs	r6, #0
 800431e:	42a6      	cmp	r6, r4
 8004320:	d105      	bne.n	800432e <__libc_init_array+0x2e>
 8004322:	bd70      	pop	{r4, r5, r6, pc}
 8004324:	f855 3b04 	ldr.w	r3, [r5], #4
 8004328:	4798      	blx	r3
 800432a:	3601      	adds	r6, #1
 800432c:	e7ee      	b.n	800430c <__libc_init_array+0xc>
 800432e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004332:	4798      	blx	r3
 8004334:	3601      	adds	r6, #1
 8004336:	e7f2      	b.n	800431e <__libc_init_array+0x1e>
 8004338:	08026cb4 	.word	0x08026cb4
 800433c:	08026cb4 	.word	0x08026cb4
 8004340:	08026cb4 	.word	0x08026cb4
 8004344:	08026cb8 	.word	0x08026cb8

08004348 <__retarget_lock_init_recursive>:
 8004348:	4770      	bx	lr

0800434a <__retarget_lock_acquire_recursive>:
 800434a:	4770      	bx	lr

0800434c <__retarget_lock_release_recursive>:
 800434c:	4770      	bx	lr

0800434e <memcpy>:
 800434e:	440a      	add	r2, r1
 8004350:	4291      	cmp	r1, r2
 8004352:	f100 33ff 	add.w	r3, r0, #4294967295
 8004356:	d100      	bne.n	800435a <memcpy+0xc>
 8004358:	4770      	bx	lr
 800435a:	b510      	push	{r4, lr}
 800435c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004360:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004364:	4291      	cmp	r1, r2
 8004366:	d1f9      	bne.n	800435c <memcpy+0xe>
 8004368:	bd10      	pop	{r4, pc}
	...

0800436c <_free_r>:
 800436c:	b538      	push	{r3, r4, r5, lr}
 800436e:	4605      	mov	r5, r0
 8004370:	2900      	cmp	r1, #0
 8004372:	d041      	beq.n	80043f8 <_free_r+0x8c>
 8004374:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004378:	1f0c      	subs	r4, r1, #4
 800437a:	2b00      	cmp	r3, #0
 800437c:	bfb8      	it	lt
 800437e:	18e4      	addlt	r4, r4, r3
 8004380:	f7ff fd0e 	bl	8003da0 <__malloc_lock>
 8004384:	4a1d      	ldr	r2, [pc, #116]	@ (80043fc <_free_r+0x90>)
 8004386:	6813      	ldr	r3, [r2, #0]
 8004388:	b933      	cbnz	r3, 8004398 <_free_r+0x2c>
 800438a:	6063      	str	r3, [r4, #4]
 800438c:	6014      	str	r4, [r2, #0]
 800438e:	4628      	mov	r0, r5
 8004390:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004394:	f7ff bd0a 	b.w	8003dac <__malloc_unlock>
 8004398:	42a3      	cmp	r3, r4
 800439a:	d908      	bls.n	80043ae <_free_r+0x42>
 800439c:	6820      	ldr	r0, [r4, #0]
 800439e:	1821      	adds	r1, r4, r0
 80043a0:	428b      	cmp	r3, r1
 80043a2:	bf01      	itttt	eq
 80043a4:	6819      	ldreq	r1, [r3, #0]
 80043a6:	685b      	ldreq	r3, [r3, #4]
 80043a8:	1809      	addeq	r1, r1, r0
 80043aa:	6021      	streq	r1, [r4, #0]
 80043ac:	e7ed      	b.n	800438a <_free_r+0x1e>
 80043ae:	461a      	mov	r2, r3
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	b10b      	cbz	r3, 80043b8 <_free_r+0x4c>
 80043b4:	42a3      	cmp	r3, r4
 80043b6:	d9fa      	bls.n	80043ae <_free_r+0x42>
 80043b8:	6811      	ldr	r1, [r2, #0]
 80043ba:	1850      	adds	r0, r2, r1
 80043bc:	42a0      	cmp	r0, r4
 80043be:	d10b      	bne.n	80043d8 <_free_r+0x6c>
 80043c0:	6820      	ldr	r0, [r4, #0]
 80043c2:	4401      	add	r1, r0
 80043c4:	1850      	adds	r0, r2, r1
 80043c6:	4283      	cmp	r3, r0
 80043c8:	6011      	str	r1, [r2, #0]
 80043ca:	d1e0      	bne.n	800438e <_free_r+0x22>
 80043cc:	6818      	ldr	r0, [r3, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	6053      	str	r3, [r2, #4]
 80043d2:	4408      	add	r0, r1
 80043d4:	6010      	str	r0, [r2, #0]
 80043d6:	e7da      	b.n	800438e <_free_r+0x22>
 80043d8:	d902      	bls.n	80043e0 <_free_r+0x74>
 80043da:	230c      	movs	r3, #12
 80043dc:	602b      	str	r3, [r5, #0]
 80043de:	e7d6      	b.n	800438e <_free_r+0x22>
 80043e0:	6820      	ldr	r0, [r4, #0]
 80043e2:	1821      	adds	r1, r4, r0
 80043e4:	428b      	cmp	r3, r1
 80043e6:	bf04      	itt	eq
 80043e8:	6819      	ldreq	r1, [r3, #0]
 80043ea:	685b      	ldreq	r3, [r3, #4]
 80043ec:	6063      	str	r3, [r4, #4]
 80043ee:	bf04      	itt	eq
 80043f0:	1809      	addeq	r1, r1, r0
 80043f2:	6021      	streq	r1, [r4, #0]
 80043f4:	6054      	str	r4, [r2, #4]
 80043f6:	e7ca      	b.n	800438e <_free_r+0x22>
 80043f8:	bd38      	pop	{r3, r4, r5, pc}
 80043fa:	bf00      	nop
 80043fc:	200014ac 	.word	0x200014ac

08004400 <_malloc_usable_size_r>:
 8004400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004404:	1f18      	subs	r0, r3, #4
 8004406:	2b00      	cmp	r3, #0
 8004408:	bfbc      	itt	lt
 800440a:	580b      	ldrlt	r3, [r1, r0]
 800440c:	18c0      	addlt	r0, r0, r3
 800440e:	4770      	bx	lr

08004410 <__sfputc_r>:
 8004410:	6893      	ldr	r3, [r2, #8]
 8004412:	3b01      	subs	r3, #1
 8004414:	2b00      	cmp	r3, #0
 8004416:	b410      	push	{r4}
 8004418:	6093      	str	r3, [r2, #8]
 800441a:	da08      	bge.n	800442e <__sfputc_r+0x1e>
 800441c:	6994      	ldr	r4, [r2, #24]
 800441e:	42a3      	cmp	r3, r4
 8004420:	db01      	blt.n	8004426 <__sfputc_r+0x16>
 8004422:	290a      	cmp	r1, #10
 8004424:	d103      	bne.n	800442e <__sfputc_r+0x1e>
 8004426:	f85d 4b04 	ldr.w	r4, [sp], #4
 800442a:	f7ff be70 	b.w	800410e <__swbuf_r>
 800442e:	6813      	ldr	r3, [r2, #0]
 8004430:	1c58      	adds	r0, r3, #1
 8004432:	6010      	str	r0, [r2, #0]
 8004434:	7019      	strb	r1, [r3, #0]
 8004436:	4608      	mov	r0, r1
 8004438:	f85d 4b04 	ldr.w	r4, [sp], #4
 800443c:	4770      	bx	lr

0800443e <__sfputs_r>:
 800443e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004440:	4606      	mov	r6, r0
 8004442:	460f      	mov	r7, r1
 8004444:	4614      	mov	r4, r2
 8004446:	18d5      	adds	r5, r2, r3
 8004448:	42ac      	cmp	r4, r5
 800444a:	d101      	bne.n	8004450 <__sfputs_r+0x12>
 800444c:	2000      	movs	r0, #0
 800444e:	e007      	b.n	8004460 <__sfputs_r+0x22>
 8004450:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004454:	463a      	mov	r2, r7
 8004456:	4630      	mov	r0, r6
 8004458:	f7ff ffda 	bl	8004410 <__sfputc_r>
 800445c:	1c43      	adds	r3, r0, #1
 800445e:	d1f3      	bne.n	8004448 <__sfputs_r+0xa>
 8004460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004464 <_vfiprintf_r>:
 8004464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004468:	460d      	mov	r5, r1
 800446a:	b09d      	sub	sp, #116	@ 0x74
 800446c:	4614      	mov	r4, r2
 800446e:	4698      	mov	r8, r3
 8004470:	4606      	mov	r6, r0
 8004472:	b118      	cbz	r0, 800447c <_vfiprintf_r+0x18>
 8004474:	6a03      	ldr	r3, [r0, #32]
 8004476:	b90b      	cbnz	r3, 800447c <_vfiprintf_r+0x18>
 8004478:	f7ff fd60 	bl	8003f3c <__sinit>
 800447c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800447e:	07d9      	lsls	r1, r3, #31
 8004480:	d405      	bmi.n	800448e <_vfiprintf_r+0x2a>
 8004482:	89ab      	ldrh	r3, [r5, #12]
 8004484:	059a      	lsls	r2, r3, #22
 8004486:	d402      	bmi.n	800448e <_vfiprintf_r+0x2a>
 8004488:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800448a:	f7ff ff5e 	bl	800434a <__retarget_lock_acquire_recursive>
 800448e:	89ab      	ldrh	r3, [r5, #12]
 8004490:	071b      	lsls	r3, r3, #28
 8004492:	d501      	bpl.n	8004498 <_vfiprintf_r+0x34>
 8004494:	692b      	ldr	r3, [r5, #16]
 8004496:	b99b      	cbnz	r3, 80044c0 <_vfiprintf_r+0x5c>
 8004498:	4629      	mov	r1, r5
 800449a:	4630      	mov	r0, r6
 800449c:	f7ff fe76 	bl	800418c <__swsetup_r>
 80044a0:	b170      	cbz	r0, 80044c0 <_vfiprintf_r+0x5c>
 80044a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80044a4:	07dc      	lsls	r4, r3, #31
 80044a6:	d504      	bpl.n	80044b2 <_vfiprintf_r+0x4e>
 80044a8:	f04f 30ff 	mov.w	r0, #4294967295
 80044ac:	b01d      	add	sp, #116	@ 0x74
 80044ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044b2:	89ab      	ldrh	r3, [r5, #12]
 80044b4:	0598      	lsls	r0, r3, #22
 80044b6:	d4f7      	bmi.n	80044a8 <_vfiprintf_r+0x44>
 80044b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80044ba:	f7ff ff47 	bl	800434c <__retarget_lock_release_recursive>
 80044be:	e7f3      	b.n	80044a8 <_vfiprintf_r+0x44>
 80044c0:	2300      	movs	r3, #0
 80044c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80044c4:	2320      	movs	r3, #32
 80044c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80044ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80044ce:	2330      	movs	r3, #48	@ 0x30
 80044d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004680 <_vfiprintf_r+0x21c>
 80044d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80044d8:	f04f 0901 	mov.w	r9, #1
 80044dc:	4623      	mov	r3, r4
 80044de:	469a      	mov	sl, r3
 80044e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80044e4:	b10a      	cbz	r2, 80044ea <_vfiprintf_r+0x86>
 80044e6:	2a25      	cmp	r2, #37	@ 0x25
 80044e8:	d1f9      	bne.n	80044de <_vfiprintf_r+0x7a>
 80044ea:	ebba 0b04 	subs.w	fp, sl, r4
 80044ee:	d00b      	beq.n	8004508 <_vfiprintf_r+0xa4>
 80044f0:	465b      	mov	r3, fp
 80044f2:	4622      	mov	r2, r4
 80044f4:	4629      	mov	r1, r5
 80044f6:	4630      	mov	r0, r6
 80044f8:	f7ff ffa1 	bl	800443e <__sfputs_r>
 80044fc:	3001      	adds	r0, #1
 80044fe:	f000 80a7 	beq.w	8004650 <_vfiprintf_r+0x1ec>
 8004502:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004504:	445a      	add	r2, fp
 8004506:	9209      	str	r2, [sp, #36]	@ 0x24
 8004508:	f89a 3000 	ldrb.w	r3, [sl]
 800450c:	2b00      	cmp	r3, #0
 800450e:	f000 809f 	beq.w	8004650 <_vfiprintf_r+0x1ec>
 8004512:	2300      	movs	r3, #0
 8004514:	f04f 32ff 	mov.w	r2, #4294967295
 8004518:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800451c:	f10a 0a01 	add.w	sl, sl, #1
 8004520:	9304      	str	r3, [sp, #16]
 8004522:	9307      	str	r3, [sp, #28]
 8004524:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004528:	931a      	str	r3, [sp, #104]	@ 0x68
 800452a:	4654      	mov	r4, sl
 800452c:	2205      	movs	r2, #5
 800452e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004532:	4853      	ldr	r0, [pc, #332]	@ (8004680 <_vfiprintf_r+0x21c>)
 8004534:	f7fb fecc 	bl	80002d0 <memchr>
 8004538:	9a04      	ldr	r2, [sp, #16]
 800453a:	b9d8      	cbnz	r0, 8004574 <_vfiprintf_r+0x110>
 800453c:	06d1      	lsls	r1, r2, #27
 800453e:	bf44      	itt	mi
 8004540:	2320      	movmi	r3, #32
 8004542:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004546:	0713      	lsls	r3, r2, #28
 8004548:	bf44      	itt	mi
 800454a:	232b      	movmi	r3, #43	@ 0x2b
 800454c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004550:	f89a 3000 	ldrb.w	r3, [sl]
 8004554:	2b2a      	cmp	r3, #42	@ 0x2a
 8004556:	d015      	beq.n	8004584 <_vfiprintf_r+0x120>
 8004558:	9a07      	ldr	r2, [sp, #28]
 800455a:	4654      	mov	r4, sl
 800455c:	2000      	movs	r0, #0
 800455e:	f04f 0c0a 	mov.w	ip, #10
 8004562:	4621      	mov	r1, r4
 8004564:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004568:	3b30      	subs	r3, #48	@ 0x30
 800456a:	2b09      	cmp	r3, #9
 800456c:	d94b      	bls.n	8004606 <_vfiprintf_r+0x1a2>
 800456e:	b1b0      	cbz	r0, 800459e <_vfiprintf_r+0x13a>
 8004570:	9207      	str	r2, [sp, #28]
 8004572:	e014      	b.n	800459e <_vfiprintf_r+0x13a>
 8004574:	eba0 0308 	sub.w	r3, r0, r8
 8004578:	fa09 f303 	lsl.w	r3, r9, r3
 800457c:	4313      	orrs	r3, r2
 800457e:	9304      	str	r3, [sp, #16]
 8004580:	46a2      	mov	sl, r4
 8004582:	e7d2      	b.n	800452a <_vfiprintf_r+0xc6>
 8004584:	9b03      	ldr	r3, [sp, #12]
 8004586:	1d19      	adds	r1, r3, #4
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	9103      	str	r1, [sp, #12]
 800458c:	2b00      	cmp	r3, #0
 800458e:	bfbb      	ittet	lt
 8004590:	425b      	neglt	r3, r3
 8004592:	f042 0202 	orrlt.w	r2, r2, #2
 8004596:	9307      	strge	r3, [sp, #28]
 8004598:	9307      	strlt	r3, [sp, #28]
 800459a:	bfb8      	it	lt
 800459c:	9204      	strlt	r2, [sp, #16]
 800459e:	7823      	ldrb	r3, [r4, #0]
 80045a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80045a2:	d10a      	bne.n	80045ba <_vfiprintf_r+0x156>
 80045a4:	7863      	ldrb	r3, [r4, #1]
 80045a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80045a8:	d132      	bne.n	8004610 <_vfiprintf_r+0x1ac>
 80045aa:	9b03      	ldr	r3, [sp, #12]
 80045ac:	1d1a      	adds	r2, r3, #4
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	9203      	str	r2, [sp, #12]
 80045b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80045b6:	3402      	adds	r4, #2
 80045b8:	9305      	str	r3, [sp, #20]
 80045ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004690 <_vfiprintf_r+0x22c>
 80045be:	7821      	ldrb	r1, [r4, #0]
 80045c0:	2203      	movs	r2, #3
 80045c2:	4650      	mov	r0, sl
 80045c4:	f7fb fe84 	bl	80002d0 <memchr>
 80045c8:	b138      	cbz	r0, 80045da <_vfiprintf_r+0x176>
 80045ca:	9b04      	ldr	r3, [sp, #16]
 80045cc:	eba0 000a 	sub.w	r0, r0, sl
 80045d0:	2240      	movs	r2, #64	@ 0x40
 80045d2:	4082      	lsls	r2, r0
 80045d4:	4313      	orrs	r3, r2
 80045d6:	3401      	adds	r4, #1
 80045d8:	9304      	str	r3, [sp, #16]
 80045da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045de:	4829      	ldr	r0, [pc, #164]	@ (8004684 <_vfiprintf_r+0x220>)
 80045e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80045e4:	2206      	movs	r2, #6
 80045e6:	f7fb fe73 	bl	80002d0 <memchr>
 80045ea:	2800      	cmp	r0, #0
 80045ec:	d03f      	beq.n	800466e <_vfiprintf_r+0x20a>
 80045ee:	4b26      	ldr	r3, [pc, #152]	@ (8004688 <_vfiprintf_r+0x224>)
 80045f0:	bb1b      	cbnz	r3, 800463a <_vfiprintf_r+0x1d6>
 80045f2:	9b03      	ldr	r3, [sp, #12]
 80045f4:	3307      	adds	r3, #7
 80045f6:	f023 0307 	bic.w	r3, r3, #7
 80045fa:	3308      	adds	r3, #8
 80045fc:	9303      	str	r3, [sp, #12]
 80045fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004600:	443b      	add	r3, r7
 8004602:	9309      	str	r3, [sp, #36]	@ 0x24
 8004604:	e76a      	b.n	80044dc <_vfiprintf_r+0x78>
 8004606:	fb0c 3202 	mla	r2, ip, r2, r3
 800460a:	460c      	mov	r4, r1
 800460c:	2001      	movs	r0, #1
 800460e:	e7a8      	b.n	8004562 <_vfiprintf_r+0xfe>
 8004610:	2300      	movs	r3, #0
 8004612:	3401      	adds	r4, #1
 8004614:	9305      	str	r3, [sp, #20]
 8004616:	4619      	mov	r1, r3
 8004618:	f04f 0c0a 	mov.w	ip, #10
 800461c:	4620      	mov	r0, r4
 800461e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004622:	3a30      	subs	r2, #48	@ 0x30
 8004624:	2a09      	cmp	r2, #9
 8004626:	d903      	bls.n	8004630 <_vfiprintf_r+0x1cc>
 8004628:	2b00      	cmp	r3, #0
 800462a:	d0c6      	beq.n	80045ba <_vfiprintf_r+0x156>
 800462c:	9105      	str	r1, [sp, #20]
 800462e:	e7c4      	b.n	80045ba <_vfiprintf_r+0x156>
 8004630:	fb0c 2101 	mla	r1, ip, r1, r2
 8004634:	4604      	mov	r4, r0
 8004636:	2301      	movs	r3, #1
 8004638:	e7f0      	b.n	800461c <_vfiprintf_r+0x1b8>
 800463a:	ab03      	add	r3, sp, #12
 800463c:	9300      	str	r3, [sp, #0]
 800463e:	462a      	mov	r2, r5
 8004640:	4b12      	ldr	r3, [pc, #72]	@ (800468c <_vfiprintf_r+0x228>)
 8004642:	a904      	add	r1, sp, #16
 8004644:	4630      	mov	r0, r6
 8004646:	f3af 8000 	nop.w
 800464a:	4607      	mov	r7, r0
 800464c:	1c78      	adds	r0, r7, #1
 800464e:	d1d6      	bne.n	80045fe <_vfiprintf_r+0x19a>
 8004650:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004652:	07d9      	lsls	r1, r3, #31
 8004654:	d405      	bmi.n	8004662 <_vfiprintf_r+0x1fe>
 8004656:	89ab      	ldrh	r3, [r5, #12]
 8004658:	059a      	lsls	r2, r3, #22
 800465a:	d402      	bmi.n	8004662 <_vfiprintf_r+0x1fe>
 800465c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800465e:	f7ff fe75 	bl	800434c <__retarget_lock_release_recursive>
 8004662:	89ab      	ldrh	r3, [r5, #12]
 8004664:	065b      	lsls	r3, r3, #25
 8004666:	f53f af1f 	bmi.w	80044a8 <_vfiprintf_r+0x44>
 800466a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800466c:	e71e      	b.n	80044ac <_vfiprintf_r+0x48>
 800466e:	ab03      	add	r3, sp, #12
 8004670:	9300      	str	r3, [sp, #0]
 8004672:	462a      	mov	r2, r5
 8004674:	4b05      	ldr	r3, [pc, #20]	@ (800468c <_vfiprintf_r+0x228>)
 8004676:	a904      	add	r1, sp, #16
 8004678:	4630      	mov	r0, r6
 800467a:	f000 f879 	bl	8004770 <_printf_i>
 800467e:	e7e4      	b.n	800464a <_vfiprintf_r+0x1e6>
 8004680:	08026890 	.word	0x08026890
 8004684:	0802689a 	.word	0x0802689a
 8004688:	00000000 	.word	0x00000000
 800468c:	0800443f 	.word	0x0800443f
 8004690:	08026896 	.word	0x08026896

08004694 <_printf_common>:
 8004694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004698:	4616      	mov	r6, r2
 800469a:	4698      	mov	r8, r3
 800469c:	688a      	ldr	r2, [r1, #8]
 800469e:	690b      	ldr	r3, [r1, #16]
 80046a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80046a4:	4293      	cmp	r3, r2
 80046a6:	bfb8      	it	lt
 80046a8:	4613      	movlt	r3, r2
 80046aa:	6033      	str	r3, [r6, #0]
 80046ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80046b0:	4607      	mov	r7, r0
 80046b2:	460c      	mov	r4, r1
 80046b4:	b10a      	cbz	r2, 80046ba <_printf_common+0x26>
 80046b6:	3301      	adds	r3, #1
 80046b8:	6033      	str	r3, [r6, #0]
 80046ba:	6823      	ldr	r3, [r4, #0]
 80046bc:	0699      	lsls	r1, r3, #26
 80046be:	bf42      	ittt	mi
 80046c0:	6833      	ldrmi	r3, [r6, #0]
 80046c2:	3302      	addmi	r3, #2
 80046c4:	6033      	strmi	r3, [r6, #0]
 80046c6:	6825      	ldr	r5, [r4, #0]
 80046c8:	f015 0506 	ands.w	r5, r5, #6
 80046cc:	d106      	bne.n	80046dc <_printf_common+0x48>
 80046ce:	f104 0a19 	add.w	sl, r4, #25
 80046d2:	68e3      	ldr	r3, [r4, #12]
 80046d4:	6832      	ldr	r2, [r6, #0]
 80046d6:	1a9b      	subs	r3, r3, r2
 80046d8:	42ab      	cmp	r3, r5
 80046da:	dc26      	bgt.n	800472a <_printf_common+0x96>
 80046dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80046e0:	6822      	ldr	r2, [r4, #0]
 80046e2:	3b00      	subs	r3, #0
 80046e4:	bf18      	it	ne
 80046e6:	2301      	movne	r3, #1
 80046e8:	0692      	lsls	r2, r2, #26
 80046ea:	d42b      	bmi.n	8004744 <_printf_common+0xb0>
 80046ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80046f0:	4641      	mov	r1, r8
 80046f2:	4638      	mov	r0, r7
 80046f4:	47c8      	blx	r9
 80046f6:	3001      	adds	r0, #1
 80046f8:	d01e      	beq.n	8004738 <_printf_common+0xa4>
 80046fa:	6823      	ldr	r3, [r4, #0]
 80046fc:	6922      	ldr	r2, [r4, #16]
 80046fe:	f003 0306 	and.w	r3, r3, #6
 8004702:	2b04      	cmp	r3, #4
 8004704:	bf02      	ittt	eq
 8004706:	68e5      	ldreq	r5, [r4, #12]
 8004708:	6833      	ldreq	r3, [r6, #0]
 800470a:	1aed      	subeq	r5, r5, r3
 800470c:	68a3      	ldr	r3, [r4, #8]
 800470e:	bf0c      	ite	eq
 8004710:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004714:	2500      	movne	r5, #0
 8004716:	4293      	cmp	r3, r2
 8004718:	bfc4      	itt	gt
 800471a:	1a9b      	subgt	r3, r3, r2
 800471c:	18ed      	addgt	r5, r5, r3
 800471e:	2600      	movs	r6, #0
 8004720:	341a      	adds	r4, #26
 8004722:	42b5      	cmp	r5, r6
 8004724:	d11a      	bne.n	800475c <_printf_common+0xc8>
 8004726:	2000      	movs	r0, #0
 8004728:	e008      	b.n	800473c <_printf_common+0xa8>
 800472a:	2301      	movs	r3, #1
 800472c:	4652      	mov	r2, sl
 800472e:	4641      	mov	r1, r8
 8004730:	4638      	mov	r0, r7
 8004732:	47c8      	blx	r9
 8004734:	3001      	adds	r0, #1
 8004736:	d103      	bne.n	8004740 <_printf_common+0xac>
 8004738:	f04f 30ff 	mov.w	r0, #4294967295
 800473c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004740:	3501      	adds	r5, #1
 8004742:	e7c6      	b.n	80046d2 <_printf_common+0x3e>
 8004744:	18e1      	adds	r1, r4, r3
 8004746:	1c5a      	adds	r2, r3, #1
 8004748:	2030      	movs	r0, #48	@ 0x30
 800474a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800474e:	4422      	add	r2, r4
 8004750:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004754:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004758:	3302      	adds	r3, #2
 800475a:	e7c7      	b.n	80046ec <_printf_common+0x58>
 800475c:	2301      	movs	r3, #1
 800475e:	4622      	mov	r2, r4
 8004760:	4641      	mov	r1, r8
 8004762:	4638      	mov	r0, r7
 8004764:	47c8      	blx	r9
 8004766:	3001      	adds	r0, #1
 8004768:	d0e6      	beq.n	8004738 <_printf_common+0xa4>
 800476a:	3601      	adds	r6, #1
 800476c:	e7d9      	b.n	8004722 <_printf_common+0x8e>
	...

08004770 <_printf_i>:
 8004770:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004774:	7e0f      	ldrb	r7, [r1, #24]
 8004776:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004778:	2f78      	cmp	r7, #120	@ 0x78
 800477a:	4691      	mov	r9, r2
 800477c:	4680      	mov	r8, r0
 800477e:	460c      	mov	r4, r1
 8004780:	469a      	mov	sl, r3
 8004782:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004786:	d807      	bhi.n	8004798 <_printf_i+0x28>
 8004788:	2f62      	cmp	r7, #98	@ 0x62
 800478a:	d80a      	bhi.n	80047a2 <_printf_i+0x32>
 800478c:	2f00      	cmp	r7, #0
 800478e:	f000 80d1 	beq.w	8004934 <_printf_i+0x1c4>
 8004792:	2f58      	cmp	r7, #88	@ 0x58
 8004794:	f000 80b8 	beq.w	8004908 <_printf_i+0x198>
 8004798:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800479c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80047a0:	e03a      	b.n	8004818 <_printf_i+0xa8>
 80047a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80047a6:	2b15      	cmp	r3, #21
 80047a8:	d8f6      	bhi.n	8004798 <_printf_i+0x28>
 80047aa:	a101      	add	r1, pc, #4	@ (adr r1, 80047b0 <_printf_i+0x40>)
 80047ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047b0:	08004809 	.word	0x08004809
 80047b4:	0800481d 	.word	0x0800481d
 80047b8:	08004799 	.word	0x08004799
 80047bc:	08004799 	.word	0x08004799
 80047c0:	08004799 	.word	0x08004799
 80047c4:	08004799 	.word	0x08004799
 80047c8:	0800481d 	.word	0x0800481d
 80047cc:	08004799 	.word	0x08004799
 80047d0:	08004799 	.word	0x08004799
 80047d4:	08004799 	.word	0x08004799
 80047d8:	08004799 	.word	0x08004799
 80047dc:	0800491b 	.word	0x0800491b
 80047e0:	08004847 	.word	0x08004847
 80047e4:	080048d5 	.word	0x080048d5
 80047e8:	08004799 	.word	0x08004799
 80047ec:	08004799 	.word	0x08004799
 80047f0:	0800493d 	.word	0x0800493d
 80047f4:	08004799 	.word	0x08004799
 80047f8:	08004847 	.word	0x08004847
 80047fc:	08004799 	.word	0x08004799
 8004800:	08004799 	.word	0x08004799
 8004804:	080048dd 	.word	0x080048dd
 8004808:	6833      	ldr	r3, [r6, #0]
 800480a:	1d1a      	adds	r2, r3, #4
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	6032      	str	r2, [r6, #0]
 8004810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004814:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004818:	2301      	movs	r3, #1
 800481a:	e09c      	b.n	8004956 <_printf_i+0x1e6>
 800481c:	6833      	ldr	r3, [r6, #0]
 800481e:	6820      	ldr	r0, [r4, #0]
 8004820:	1d19      	adds	r1, r3, #4
 8004822:	6031      	str	r1, [r6, #0]
 8004824:	0606      	lsls	r6, r0, #24
 8004826:	d501      	bpl.n	800482c <_printf_i+0xbc>
 8004828:	681d      	ldr	r5, [r3, #0]
 800482a:	e003      	b.n	8004834 <_printf_i+0xc4>
 800482c:	0645      	lsls	r5, r0, #25
 800482e:	d5fb      	bpl.n	8004828 <_printf_i+0xb8>
 8004830:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004834:	2d00      	cmp	r5, #0
 8004836:	da03      	bge.n	8004840 <_printf_i+0xd0>
 8004838:	232d      	movs	r3, #45	@ 0x2d
 800483a:	426d      	negs	r5, r5
 800483c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004840:	4858      	ldr	r0, [pc, #352]	@ (80049a4 <_printf_i+0x234>)
 8004842:	230a      	movs	r3, #10
 8004844:	e011      	b.n	800486a <_printf_i+0xfa>
 8004846:	6821      	ldr	r1, [r4, #0]
 8004848:	6833      	ldr	r3, [r6, #0]
 800484a:	0608      	lsls	r0, r1, #24
 800484c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004850:	d402      	bmi.n	8004858 <_printf_i+0xe8>
 8004852:	0649      	lsls	r1, r1, #25
 8004854:	bf48      	it	mi
 8004856:	b2ad      	uxthmi	r5, r5
 8004858:	2f6f      	cmp	r7, #111	@ 0x6f
 800485a:	4852      	ldr	r0, [pc, #328]	@ (80049a4 <_printf_i+0x234>)
 800485c:	6033      	str	r3, [r6, #0]
 800485e:	bf14      	ite	ne
 8004860:	230a      	movne	r3, #10
 8004862:	2308      	moveq	r3, #8
 8004864:	2100      	movs	r1, #0
 8004866:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800486a:	6866      	ldr	r6, [r4, #4]
 800486c:	60a6      	str	r6, [r4, #8]
 800486e:	2e00      	cmp	r6, #0
 8004870:	db05      	blt.n	800487e <_printf_i+0x10e>
 8004872:	6821      	ldr	r1, [r4, #0]
 8004874:	432e      	orrs	r6, r5
 8004876:	f021 0104 	bic.w	r1, r1, #4
 800487a:	6021      	str	r1, [r4, #0]
 800487c:	d04b      	beq.n	8004916 <_printf_i+0x1a6>
 800487e:	4616      	mov	r6, r2
 8004880:	fbb5 f1f3 	udiv	r1, r5, r3
 8004884:	fb03 5711 	mls	r7, r3, r1, r5
 8004888:	5dc7      	ldrb	r7, [r0, r7]
 800488a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800488e:	462f      	mov	r7, r5
 8004890:	42bb      	cmp	r3, r7
 8004892:	460d      	mov	r5, r1
 8004894:	d9f4      	bls.n	8004880 <_printf_i+0x110>
 8004896:	2b08      	cmp	r3, #8
 8004898:	d10b      	bne.n	80048b2 <_printf_i+0x142>
 800489a:	6823      	ldr	r3, [r4, #0]
 800489c:	07df      	lsls	r7, r3, #31
 800489e:	d508      	bpl.n	80048b2 <_printf_i+0x142>
 80048a0:	6923      	ldr	r3, [r4, #16]
 80048a2:	6861      	ldr	r1, [r4, #4]
 80048a4:	4299      	cmp	r1, r3
 80048a6:	bfde      	ittt	le
 80048a8:	2330      	movle	r3, #48	@ 0x30
 80048aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80048ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80048b2:	1b92      	subs	r2, r2, r6
 80048b4:	6122      	str	r2, [r4, #16]
 80048b6:	f8cd a000 	str.w	sl, [sp]
 80048ba:	464b      	mov	r3, r9
 80048bc:	aa03      	add	r2, sp, #12
 80048be:	4621      	mov	r1, r4
 80048c0:	4640      	mov	r0, r8
 80048c2:	f7ff fee7 	bl	8004694 <_printf_common>
 80048c6:	3001      	adds	r0, #1
 80048c8:	d14a      	bne.n	8004960 <_printf_i+0x1f0>
 80048ca:	f04f 30ff 	mov.w	r0, #4294967295
 80048ce:	b004      	add	sp, #16
 80048d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048d4:	6823      	ldr	r3, [r4, #0]
 80048d6:	f043 0320 	orr.w	r3, r3, #32
 80048da:	6023      	str	r3, [r4, #0]
 80048dc:	4832      	ldr	r0, [pc, #200]	@ (80049a8 <_printf_i+0x238>)
 80048de:	2778      	movs	r7, #120	@ 0x78
 80048e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80048e4:	6823      	ldr	r3, [r4, #0]
 80048e6:	6831      	ldr	r1, [r6, #0]
 80048e8:	061f      	lsls	r7, r3, #24
 80048ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80048ee:	d402      	bmi.n	80048f6 <_printf_i+0x186>
 80048f0:	065f      	lsls	r7, r3, #25
 80048f2:	bf48      	it	mi
 80048f4:	b2ad      	uxthmi	r5, r5
 80048f6:	6031      	str	r1, [r6, #0]
 80048f8:	07d9      	lsls	r1, r3, #31
 80048fa:	bf44      	itt	mi
 80048fc:	f043 0320 	orrmi.w	r3, r3, #32
 8004900:	6023      	strmi	r3, [r4, #0]
 8004902:	b11d      	cbz	r5, 800490c <_printf_i+0x19c>
 8004904:	2310      	movs	r3, #16
 8004906:	e7ad      	b.n	8004864 <_printf_i+0xf4>
 8004908:	4826      	ldr	r0, [pc, #152]	@ (80049a4 <_printf_i+0x234>)
 800490a:	e7e9      	b.n	80048e0 <_printf_i+0x170>
 800490c:	6823      	ldr	r3, [r4, #0]
 800490e:	f023 0320 	bic.w	r3, r3, #32
 8004912:	6023      	str	r3, [r4, #0]
 8004914:	e7f6      	b.n	8004904 <_printf_i+0x194>
 8004916:	4616      	mov	r6, r2
 8004918:	e7bd      	b.n	8004896 <_printf_i+0x126>
 800491a:	6833      	ldr	r3, [r6, #0]
 800491c:	6825      	ldr	r5, [r4, #0]
 800491e:	6961      	ldr	r1, [r4, #20]
 8004920:	1d18      	adds	r0, r3, #4
 8004922:	6030      	str	r0, [r6, #0]
 8004924:	062e      	lsls	r6, r5, #24
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	d501      	bpl.n	800492e <_printf_i+0x1be>
 800492a:	6019      	str	r1, [r3, #0]
 800492c:	e002      	b.n	8004934 <_printf_i+0x1c4>
 800492e:	0668      	lsls	r0, r5, #25
 8004930:	d5fb      	bpl.n	800492a <_printf_i+0x1ba>
 8004932:	8019      	strh	r1, [r3, #0]
 8004934:	2300      	movs	r3, #0
 8004936:	6123      	str	r3, [r4, #16]
 8004938:	4616      	mov	r6, r2
 800493a:	e7bc      	b.n	80048b6 <_printf_i+0x146>
 800493c:	6833      	ldr	r3, [r6, #0]
 800493e:	1d1a      	adds	r2, r3, #4
 8004940:	6032      	str	r2, [r6, #0]
 8004942:	681e      	ldr	r6, [r3, #0]
 8004944:	6862      	ldr	r2, [r4, #4]
 8004946:	2100      	movs	r1, #0
 8004948:	4630      	mov	r0, r6
 800494a:	f7fb fcc1 	bl	80002d0 <memchr>
 800494e:	b108      	cbz	r0, 8004954 <_printf_i+0x1e4>
 8004950:	1b80      	subs	r0, r0, r6
 8004952:	6060      	str	r0, [r4, #4]
 8004954:	6863      	ldr	r3, [r4, #4]
 8004956:	6123      	str	r3, [r4, #16]
 8004958:	2300      	movs	r3, #0
 800495a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800495e:	e7aa      	b.n	80048b6 <_printf_i+0x146>
 8004960:	6923      	ldr	r3, [r4, #16]
 8004962:	4632      	mov	r2, r6
 8004964:	4649      	mov	r1, r9
 8004966:	4640      	mov	r0, r8
 8004968:	47d0      	blx	sl
 800496a:	3001      	adds	r0, #1
 800496c:	d0ad      	beq.n	80048ca <_printf_i+0x15a>
 800496e:	6823      	ldr	r3, [r4, #0]
 8004970:	079b      	lsls	r3, r3, #30
 8004972:	d413      	bmi.n	800499c <_printf_i+0x22c>
 8004974:	68e0      	ldr	r0, [r4, #12]
 8004976:	9b03      	ldr	r3, [sp, #12]
 8004978:	4298      	cmp	r0, r3
 800497a:	bfb8      	it	lt
 800497c:	4618      	movlt	r0, r3
 800497e:	e7a6      	b.n	80048ce <_printf_i+0x15e>
 8004980:	2301      	movs	r3, #1
 8004982:	4632      	mov	r2, r6
 8004984:	4649      	mov	r1, r9
 8004986:	4640      	mov	r0, r8
 8004988:	47d0      	blx	sl
 800498a:	3001      	adds	r0, #1
 800498c:	d09d      	beq.n	80048ca <_printf_i+0x15a>
 800498e:	3501      	adds	r5, #1
 8004990:	68e3      	ldr	r3, [r4, #12]
 8004992:	9903      	ldr	r1, [sp, #12]
 8004994:	1a5b      	subs	r3, r3, r1
 8004996:	42ab      	cmp	r3, r5
 8004998:	dcf2      	bgt.n	8004980 <_printf_i+0x210>
 800499a:	e7eb      	b.n	8004974 <_printf_i+0x204>
 800499c:	2500      	movs	r5, #0
 800499e:	f104 0619 	add.w	r6, r4, #25
 80049a2:	e7f5      	b.n	8004990 <_printf_i+0x220>
 80049a4:	080268a1 	.word	0x080268a1
 80049a8:	080268b2 	.word	0x080268b2

080049ac <__sflush_r>:
 80049ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80049b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049b4:	0716      	lsls	r6, r2, #28
 80049b6:	4605      	mov	r5, r0
 80049b8:	460c      	mov	r4, r1
 80049ba:	d454      	bmi.n	8004a66 <__sflush_r+0xba>
 80049bc:	684b      	ldr	r3, [r1, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	dc02      	bgt.n	80049c8 <__sflush_r+0x1c>
 80049c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	dd48      	ble.n	8004a5a <__sflush_r+0xae>
 80049c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80049ca:	2e00      	cmp	r6, #0
 80049cc:	d045      	beq.n	8004a5a <__sflush_r+0xae>
 80049ce:	2300      	movs	r3, #0
 80049d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80049d4:	682f      	ldr	r7, [r5, #0]
 80049d6:	6a21      	ldr	r1, [r4, #32]
 80049d8:	602b      	str	r3, [r5, #0]
 80049da:	d030      	beq.n	8004a3e <__sflush_r+0x92>
 80049dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80049de:	89a3      	ldrh	r3, [r4, #12]
 80049e0:	0759      	lsls	r1, r3, #29
 80049e2:	d505      	bpl.n	80049f0 <__sflush_r+0x44>
 80049e4:	6863      	ldr	r3, [r4, #4]
 80049e6:	1ad2      	subs	r2, r2, r3
 80049e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80049ea:	b10b      	cbz	r3, 80049f0 <__sflush_r+0x44>
 80049ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80049ee:	1ad2      	subs	r2, r2, r3
 80049f0:	2300      	movs	r3, #0
 80049f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80049f4:	6a21      	ldr	r1, [r4, #32]
 80049f6:	4628      	mov	r0, r5
 80049f8:	47b0      	blx	r6
 80049fa:	1c43      	adds	r3, r0, #1
 80049fc:	89a3      	ldrh	r3, [r4, #12]
 80049fe:	d106      	bne.n	8004a0e <__sflush_r+0x62>
 8004a00:	6829      	ldr	r1, [r5, #0]
 8004a02:	291d      	cmp	r1, #29
 8004a04:	d82b      	bhi.n	8004a5e <__sflush_r+0xb2>
 8004a06:	4a2a      	ldr	r2, [pc, #168]	@ (8004ab0 <__sflush_r+0x104>)
 8004a08:	40ca      	lsrs	r2, r1
 8004a0a:	07d6      	lsls	r6, r2, #31
 8004a0c:	d527      	bpl.n	8004a5e <__sflush_r+0xb2>
 8004a0e:	2200      	movs	r2, #0
 8004a10:	6062      	str	r2, [r4, #4]
 8004a12:	04d9      	lsls	r1, r3, #19
 8004a14:	6922      	ldr	r2, [r4, #16]
 8004a16:	6022      	str	r2, [r4, #0]
 8004a18:	d504      	bpl.n	8004a24 <__sflush_r+0x78>
 8004a1a:	1c42      	adds	r2, r0, #1
 8004a1c:	d101      	bne.n	8004a22 <__sflush_r+0x76>
 8004a1e:	682b      	ldr	r3, [r5, #0]
 8004a20:	b903      	cbnz	r3, 8004a24 <__sflush_r+0x78>
 8004a22:	6560      	str	r0, [r4, #84]	@ 0x54
 8004a24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a26:	602f      	str	r7, [r5, #0]
 8004a28:	b1b9      	cbz	r1, 8004a5a <__sflush_r+0xae>
 8004a2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004a2e:	4299      	cmp	r1, r3
 8004a30:	d002      	beq.n	8004a38 <__sflush_r+0x8c>
 8004a32:	4628      	mov	r0, r5
 8004a34:	f7ff fc9a 	bl	800436c <_free_r>
 8004a38:	2300      	movs	r3, #0
 8004a3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a3c:	e00d      	b.n	8004a5a <__sflush_r+0xae>
 8004a3e:	2301      	movs	r3, #1
 8004a40:	4628      	mov	r0, r5
 8004a42:	47b0      	blx	r6
 8004a44:	4602      	mov	r2, r0
 8004a46:	1c50      	adds	r0, r2, #1
 8004a48:	d1c9      	bne.n	80049de <__sflush_r+0x32>
 8004a4a:	682b      	ldr	r3, [r5, #0]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d0c6      	beq.n	80049de <__sflush_r+0x32>
 8004a50:	2b1d      	cmp	r3, #29
 8004a52:	d001      	beq.n	8004a58 <__sflush_r+0xac>
 8004a54:	2b16      	cmp	r3, #22
 8004a56:	d11e      	bne.n	8004a96 <__sflush_r+0xea>
 8004a58:	602f      	str	r7, [r5, #0]
 8004a5a:	2000      	movs	r0, #0
 8004a5c:	e022      	b.n	8004aa4 <__sflush_r+0xf8>
 8004a5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a62:	b21b      	sxth	r3, r3
 8004a64:	e01b      	b.n	8004a9e <__sflush_r+0xf2>
 8004a66:	690f      	ldr	r7, [r1, #16]
 8004a68:	2f00      	cmp	r7, #0
 8004a6a:	d0f6      	beq.n	8004a5a <__sflush_r+0xae>
 8004a6c:	0793      	lsls	r3, r2, #30
 8004a6e:	680e      	ldr	r6, [r1, #0]
 8004a70:	bf08      	it	eq
 8004a72:	694b      	ldreq	r3, [r1, #20]
 8004a74:	600f      	str	r7, [r1, #0]
 8004a76:	bf18      	it	ne
 8004a78:	2300      	movne	r3, #0
 8004a7a:	eba6 0807 	sub.w	r8, r6, r7
 8004a7e:	608b      	str	r3, [r1, #8]
 8004a80:	f1b8 0f00 	cmp.w	r8, #0
 8004a84:	dde9      	ble.n	8004a5a <__sflush_r+0xae>
 8004a86:	6a21      	ldr	r1, [r4, #32]
 8004a88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004a8a:	4643      	mov	r3, r8
 8004a8c:	463a      	mov	r2, r7
 8004a8e:	4628      	mov	r0, r5
 8004a90:	47b0      	blx	r6
 8004a92:	2800      	cmp	r0, #0
 8004a94:	dc08      	bgt.n	8004aa8 <__sflush_r+0xfc>
 8004a96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a9e:	81a3      	strh	r3, [r4, #12]
 8004aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8004aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004aa8:	4407      	add	r7, r0
 8004aaa:	eba8 0800 	sub.w	r8, r8, r0
 8004aae:	e7e7      	b.n	8004a80 <__sflush_r+0xd4>
 8004ab0:	20400001 	.word	0x20400001

08004ab4 <_fflush_r>:
 8004ab4:	b538      	push	{r3, r4, r5, lr}
 8004ab6:	690b      	ldr	r3, [r1, #16]
 8004ab8:	4605      	mov	r5, r0
 8004aba:	460c      	mov	r4, r1
 8004abc:	b913      	cbnz	r3, 8004ac4 <_fflush_r+0x10>
 8004abe:	2500      	movs	r5, #0
 8004ac0:	4628      	mov	r0, r5
 8004ac2:	bd38      	pop	{r3, r4, r5, pc}
 8004ac4:	b118      	cbz	r0, 8004ace <_fflush_r+0x1a>
 8004ac6:	6a03      	ldr	r3, [r0, #32]
 8004ac8:	b90b      	cbnz	r3, 8004ace <_fflush_r+0x1a>
 8004aca:	f7ff fa37 	bl	8003f3c <__sinit>
 8004ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d0f3      	beq.n	8004abe <_fflush_r+0xa>
 8004ad6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004ad8:	07d0      	lsls	r0, r2, #31
 8004ada:	d404      	bmi.n	8004ae6 <_fflush_r+0x32>
 8004adc:	0599      	lsls	r1, r3, #22
 8004ade:	d402      	bmi.n	8004ae6 <_fflush_r+0x32>
 8004ae0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ae2:	f7ff fc32 	bl	800434a <__retarget_lock_acquire_recursive>
 8004ae6:	4628      	mov	r0, r5
 8004ae8:	4621      	mov	r1, r4
 8004aea:	f7ff ff5f 	bl	80049ac <__sflush_r>
 8004aee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004af0:	07da      	lsls	r2, r3, #31
 8004af2:	4605      	mov	r5, r0
 8004af4:	d4e4      	bmi.n	8004ac0 <_fflush_r+0xc>
 8004af6:	89a3      	ldrh	r3, [r4, #12]
 8004af8:	059b      	lsls	r3, r3, #22
 8004afa:	d4e1      	bmi.n	8004ac0 <_fflush_r+0xc>
 8004afc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004afe:	f7ff fc25 	bl	800434c <__retarget_lock_release_recursive>
 8004b02:	e7dd      	b.n	8004ac0 <_fflush_r+0xc>

08004b04 <__swhatbuf_r>:
 8004b04:	b570      	push	{r4, r5, r6, lr}
 8004b06:	460c      	mov	r4, r1
 8004b08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b0c:	2900      	cmp	r1, #0
 8004b0e:	b096      	sub	sp, #88	@ 0x58
 8004b10:	4615      	mov	r5, r2
 8004b12:	461e      	mov	r6, r3
 8004b14:	da0d      	bge.n	8004b32 <__swhatbuf_r+0x2e>
 8004b16:	89a3      	ldrh	r3, [r4, #12]
 8004b18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004b1c:	f04f 0100 	mov.w	r1, #0
 8004b20:	bf14      	ite	ne
 8004b22:	2340      	movne	r3, #64	@ 0x40
 8004b24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004b28:	2000      	movs	r0, #0
 8004b2a:	6031      	str	r1, [r6, #0]
 8004b2c:	602b      	str	r3, [r5, #0]
 8004b2e:	b016      	add	sp, #88	@ 0x58
 8004b30:	bd70      	pop	{r4, r5, r6, pc}
 8004b32:	466a      	mov	r2, sp
 8004b34:	f000 f848 	bl	8004bc8 <_fstat_r>
 8004b38:	2800      	cmp	r0, #0
 8004b3a:	dbec      	blt.n	8004b16 <__swhatbuf_r+0x12>
 8004b3c:	9901      	ldr	r1, [sp, #4]
 8004b3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004b42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004b46:	4259      	negs	r1, r3
 8004b48:	4159      	adcs	r1, r3
 8004b4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004b4e:	e7eb      	b.n	8004b28 <__swhatbuf_r+0x24>

08004b50 <__smakebuf_r>:
 8004b50:	898b      	ldrh	r3, [r1, #12]
 8004b52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b54:	079d      	lsls	r5, r3, #30
 8004b56:	4606      	mov	r6, r0
 8004b58:	460c      	mov	r4, r1
 8004b5a:	d507      	bpl.n	8004b6c <__smakebuf_r+0x1c>
 8004b5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004b60:	6023      	str	r3, [r4, #0]
 8004b62:	6123      	str	r3, [r4, #16]
 8004b64:	2301      	movs	r3, #1
 8004b66:	6163      	str	r3, [r4, #20]
 8004b68:	b003      	add	sp, #12
 8004b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b6c:	ab01      	add	r3, sp, #4
 8004b6e:	466a      	mov	r2, sp
 8004b70:	f7ff ffc8 	bl	8004b04 <__swhatbuf_r>
 8004b74:	9f00      	ldr	r7, [sp, #0]
 8004b76:	4605      	mov	r5, r0
 8004b78:	4639      	mov	r1, r7
 8004b7a:	4630      	mov	r0, r6
 8004b7c:	f7ff f890 	bl	8003ca0 <_malloc_r>
 8004b80:	b948      	cbnz	r0, 8004b96 <__smakebuf_r+0x46>
 8004b82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b86:	059a      	lsls	r2, r3, #22
 8004b88:	d4ee      	bmi.n	8004b68 <__smakebuf_r+0x18>
 8004b8a:	f023 0303 	bic.w	r3, r3, #3
 8004b8e:	f043 0302 	orr.w	r3, r3, #2
 8004b92:	81a3      	strh	r3, [r4, #12]
 8004b94:	e7e2      	b.n	8004b5c <__smakebuf_r+0xc>
 8004b96:	89a3      	ldrh	r3, [r4, #12]
 8004b98:	6020      	str	r0, [r4, #0]
 8004b9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b9e:	81a3      	strh	r3, [r4, #12]
 8004ba0:	9b01      	ldr	r3, [sp, #4]
 8004ba2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004ba6:	b15b      	cbz	r3, 8004bc0 <__smakebuf_r+0x70>
 8004ba8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004bac:	4630      	mov	r0, r6
 8004bae:	f000 f81d 	bl	8004bec <_isatty_r>
 8004bb2:	b128      	cbz	r0, 8004bc0 <__smakebuf_r+0x70>
 8004bb4:	89a3      	ldrh	r3, [r4, #12]
 8004bb6:	f023 0303 	bic.w	r3, r3, #3
 8004bba:	f043 0301 	orr.w	r3, r3, #1
 8004bbe:	81a3      	strh	r3, [r4, #12]
 8004bc0:	89a3      	ldrh	r3, [r4, #12]
 8004bc2:	431d      	orrs	r5, r3
 8004bc4:	81a5      	strh	r5, [r4, #12]
 8004bc6:	e7cf      	b.n	8004b68 <__smakebuf_r+0x18>

08004bc8 <_fstat_r>:
 8004bc8:	b538      	push	{r3, r4, r5, lr}
 8004bca:	4d07      	ldr	r5, [pc, #28]	@ (8004be8 <_fstat_r+0x20>)
 8004bcc:	2300      	movs	r3, #0
 8004bce:	4604      	mov	r4, r0
 8004bd0:	4608      	mov	r0, r1
 8004bd2:	4611      	mov	r1, r2
 8004bd4:	602b      	str	r3, [r5, #0]
 8004bd6:	f7fd f945 	bl	8001e64 <_fstat>
 8004bda:	1c43      	adds	r3, r0, #1
 8004bdc:	d102      	bne.n	8004be4 <_fstat_r+0x1c>
 8004bde:	682b      	ldr	r3, [r5, #0]
 8004be0:	b103      	cbz	r3, 8004be4 <_fstat_r+0x1c>
 8004be2:	6023      	str	r3, [r4, #0]
 8004be4:	bd38      	pop	{r3, r4, r5, pc}
 8004be6:	bf00      	nop
 8004be8:	200015ec 	.word	0x200015ec

08004bec <_isatty_r>:
 8004bec:	b538      	push	{r3, r4, r5, lr}
 8004bee:	4d06      	ldr	r5, [pc, #24]	@ (8004c08 <_isatty_r+0x1c>)
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	4604      	mov	r4, r0
 8004bf4:	4608      	mov	r0, r1
 8004bf6:	602b      	str	r3, [r5, #0]
 8004bf8:	f7fd f944 	bl	8001e84 <_isatty>
 8004bfc:	1c43      	adds	r3, r0, #1
 8004bfe:	d102      	bne.n	8004c06 <_isatty_r+0x1a>
 8004c00:	682b      	ldr	r3, [r5, #0]
 8004c02:	b103      	cbz	r3, 8004c06 <_isatty_r+0x1a>
 8004c04:	6023      	str	r3, [r4, #0]
 8004c06:	bd38      	pop	{r3, r4, r5, pc}
 8004c08:	200015ec 	.word	0x200015ec

08004c0c <expf>:
 8004c0c:	b508      	push	{r3, lr}
 8004c0e:	ed2d 8b02 	vpush	{d8}
 8004c12:	eef0 8a40 	vmov.f32	s17, s0
 8004c16:	f000 f9c9 	bl	8004fac <__ieee754_expf>
 8004c1a:	eeb0 8a40 	vmov.f32	s16, s0
 8004c1e:	eeb0 0a68 	vmov.f32	s0, s17
 8004c22:	f000 f8b9 	bl	8004d98 <finitef>
 8004c26:	b160      	cbz	r0, 8004c42 <expf+0x36>
 8004c28:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8004c68 <expf+0x5c>
 8004c2c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8004c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c34:	dd0a      	ble.n	8004c4c <expf+0x40>
 8004c36:	f7ff fb5d 	bl	80042f4 <__errno>
 8004c3a:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8004c6c <expf+0x60>
 8004c3e:	2322      	movs	r3, #34	@ 0x22
 8004c40:	6003      	str	r3, [r0, #0]
 8004c42:	eeb0 0a48 	vmov.f32	s0, s16
 8004c46:	ecbd 8b02 	vpop	{d8}
 8004c4a:	bd08      	pop	{r3, pc}
 8004c4c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8004c70 <expf+0x64>
 8004c50:	eef4 8ae7 	vcmpe.f32	s17, s15
 8004c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c58:	d5f3      	bpl.n	8004c42 <expf+0x36>
 8004c5a:	f7ff fb4b 	bl	80042f4 <__errno>
 8004c5e:	2322      	movs	r3, #34	@ 0x22
 8004c60:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8004c74 <expf+0x68>
 8004c64:	6003      	str	r3, [r0, #0]
 8004c66:	e7ec      	b.n	8004c42 <expf+0x36>
 8004c68:	42b17217 	.word	0x42b17217
 8004c6c:	7f800000 	.word	0x7f800000
 8004c70:	c2cff1b5 	.word	0xc2cff1b5
 8004c74:	00000000 	.word	0x00000000

08004c78 <logf>:
 8004c78:	b508      	push	{r3, lr}
 8004c7a:	ed2d 8b02 	vpush	{d8}
 8004c7e:	eeb0 8a40 	vmov.f32	s16, s0
 8004c82:	f000 fa61 	bl	8005148 <__ieee754_logf>
 8004c86:	eeb4 8a48 	vcmp.f32	s16, s16
 8004c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c8e:	d60f      	bvs.n	8004cb0 <logf+0x38>
 8004c90:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8004c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c98:	dc0a      	bgt.n	8004cb0 <logf+0x38>
 8004c9a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ca2:	d108      	bne.n	8004cb6 <logf+0x3e>
 8004ca4:	f7ff fb26 	bl	80042f4 <__errno>
 8004ca8:	2322      	movs	r3, #34	@ 0x22
 8004caa:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8004ccc <logf+0x54>
 8004cae:	6003      	str	r3, [r0, #0]
 8004cb0:	ecbd 8b02 	vpop	{d8}
 8004cb4:	bd08      	pop	{r3, pc}
 8004cb6:	f7ff fb1d 	bl	80042f4 <__errno>
 8004cba:	ecbd 8b02 	vpop	{d8}
 8004cbe:	2321      	movs	r3, #33	@ 0x21
 8004cc0:	6003      	str	r3, [r0, #0]
 8004cc2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004cc6:	4802      	ldr	r0, [pc, #8]	@ (8004cd0 <logf+0x58>)
 8004cc8:	f000 b870 	b.w	8004dac <nanf>
 8004ccc:	ff800000 	.word	0xff800000
 8004cd0:	08026895 	.word	0x08026895

08004cd4 <sqrtf>:
 8004cd4:	b508      	push	{r3, lr}
 8004cd6:	ed2d 8b02 	vpush	{d8}
 8004cda:	eeb0 8a40 	vmov.f32	s16, s0
 8004cde:	f000 f8c1 	bl	8004e64 <__ieee754_sqrtf>
 8004ce2:	eeb4 8a48 	vcmp.f32	s16, s16
 8004ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cea:	d60c      	bvs.n	8004d06 <sqrtf+0x32>
 8004cec:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8004d0c <sqrtf+0x38>
 8004cf0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cf8:	d505      	bpl.n	8004d06 <sqrtf+0x32>
 8004cfa:	f7ff fafb 	bl	80042f4 <__errno>
 8004cfe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8004d02:	2321      	movs	r3, #33	@ 0x21
 8004d04:	6003      	str	r3, [r0, #0]
 8004d06:	ecbd 8b02 	vpop	{d8}
 8004d0a:	bd08      	pop	{r3, pc}
 8004d0c:	00000000 	.word	0x00000000

08004d10 <cosf>:
 8004d10:	ee10 3a10 	vmov	r3, s0
 8004d14:	b507      	push	{r0, r1, r2, lr}
 8004d16:	4a1e      	ldr	r2, [pc, #120]	@ (8004d90 <cosf+0x80>)
 8004d18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d806      	bhi.n	8004d2e <cosf+0x1e>
 8004d20:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8004d94 <cosf+0x84>
 8004d24:	b003      	add	sp, #12
 8004d26:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d2a:	f000 b89f 	b.w	8004e6c <__kernel_cosf>
 8004d2e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004d32:	d304      	bcc.n	8004d3e <cosf+0x2e>
 8004d34:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004d38:	b003      	add	sp, #12
 8004d3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d3e:	4668      	mov	r0, sp
 8004d40:	f000 faf4 	bl	800532c <__ieee754_rem_pio2f>
 8004d44:	f000 0003 	and.w	r0, r0, #3
 8004d48:	2801      	cmp	r0, #1
 8004d4a:	d009      	beq.n	8004d60 <cosf+0x50>
 8004d4c:	2802      	cmp	r0, #2
 8004d4e:	d010      	beq.n	8004d72 <cosf+0x62>
 8004d50:	b9b0      	cbnz	r0, 8004d80 <cosf+0x70>
 8004d52:	eddd 0a01 	vldr	s1, [sp, #4]
 8004d56:	ed9d 0a00 	vldr	s0, [sp]
 8004d5a:	f000 f887 	bl	8004e6c <__kernel_cosf>
 8004d5e:	e7eb      	b.n	8004d38 <cosf+0x28>
 8004d60:	eddd 0a01 	vldr	s1, [sp, #4]
 8004d64:	ed9d 0a00 	vldr	s0, [sp]
 8004d68:	f000 f8d8 	bl	8004f1c <__kernel_sinf>
 8004d6c:	eeb1 0a40 	vneg.f32	s0, s0
 8004d70:	e7e2      	b.n	8004d38 <cosf+0x28>
 8004d72:	eddd 0a01 	vldr	s1, [sp, #4]
 8004d76:	ed9d 0a00 	vldr	s0, [sp]
 8004d7a:	f000 f877 	bl	8004e6c <__kernel_cosf>
 8004d7e:	e7f5      	b.n	8004d6c <cosf+0x5c>
 8004d80:	eddd 0a01 	vldr	s1, [sp, #4]
 8004d84:	ed9d 0a00 	vldr	s0, [sp]
 8004d88:	2001      	movs	r0, #1
 8004d8a:	f000 f8c7 	bl	8004f1c <__kernel_sinf>
 8004d8e:	e7d3      	b.n	8004d38 <cosf+0x28>
 8004d90:	3f490fd8 	.word	0x3f490fd8
 8004d94:	00000000 	.word	0x00000000

08004d98 <finitef>:
 8004d98:	ee10 3a10 	vmov	r3, s0
 8004d9c:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8004da0:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8004da4:	bfac      	ite	ge
 8004da6:	2000      	movge	r0, #0
 8004da8:	2001      	movlt	r0, #1
 8004daa:	4770      	bx	lr

08004dac <nanf>:
 8004dac:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8004db4 <nanf+0x8>
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	7fc00000 	.word	0x7fc00000

08004db8 <fmaxf>:
 8004db8:	b508      	push	{r3, lr}
 8004dba:	ed2d 8b02 	vpush	{d8}
 8004dbe:	eeb0 8a40 	vmov.f32	s16, s0
 8004dc2:	eef0 8a60 	vmov.f32	s17, s1
 8004dc6:	f000 f831 	bl	8004e2c <__fpclassifyf>
 8004dca:	b930      	cbnz	r0, 8004dda <fmaxf+0x22>
 8004dcc:	eeb0 8a68 	vmov.f32	s16, s17
 8004dd0:	eeb0 0a48 	vmov.f32	s0, s16
 8004dd4:	ecbd 8b02 	vpop	{d8}
 8004dd8:	bd08      	pop	{r3, pc}
 8004dda:	eeb0 0a68 	vmov.f32	s0, s17
 8004dde:	f000 f825 	bl	8004e2c <__fpclassifyf>
 8004de2:	2800      	cmp	r0, #0
 8004de4:	d0f4      	beq.n	8004dd0 <fmaxf+0x18>
 8004de6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dee:	dded      	ble.n	8004dcc <fmaxf+0x14>
 8004df0:	e7ee      	b.n	8004dd0 <fmaxf+0x18>

08004df2 <fminf>:
 8004df2:	b508      	push	{r3, lr}
 8004df4:	ed2d 8b02 	vpush	{d8}
 8004df8:	eeb0 8a40 	vmov.f32	s16, s0
 8004dfc:	eef0 8a60 	vmov.f32	s17, s1
 8004e00:	f000 f814 	bl	8004e2c <__fpclassifyf>
 8004e04:	b930      	cbnz	r0, 8004e14 <fminf+0x22>
 8004e06:	eeb0 8a68 	vmov.f32	s16, s17
 8004e0a:	eeb0 0a48 	vmov.f32	s0, s16
 8004e0e:	ecbd 8b02 	vpop	{d8}
 8004e12:	bd08      	pop	{r3, pc}
 8004e14:	eeb0 0a68 	vmov.f32	s0, s17
 8004e18:	f000 f808 	bl	8004e2c <__fpclassifyf>
 8004e1c:	2800      	cmp	r0, #0
 8004e1e:	d0f4      	beq.n	8004e0a <fminf+0x18>
 8004e20:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e28:	d5ed      	bpl.n	8004e06 <fminf+0x14>
 8004e2a:	e7ee      	b.n	8004e0a <fminf+0x18>

08004e2c <__fpclassifyf>:
 8004e2c:	ee10 3a10 	vmov	r3, s0
 8004e30:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8004e34:	d00d      	beq.n	8004e52 <__fpclassifyf+0x26>
 8004e36:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8004e3a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8004e3e:	d30a      	bcc.n	8004e56 <__fpclassifyf+0x2a>
 8004e40:	4b07      	ldr	r3, [pc, #28]	@ (8004e60 <__fpclassifyf+0x34>)
 8004e42:	1e42      	subs	r2, r0, #1
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d908      	bls.n	8004e5a <__fpclassifyf+0x2e>
 8004e48:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8004e4c:	4258      	negs	r0, r3
 8004e4e:	4158      	adcs	r0, r3
 8004e50:	4770      	bx	lr
 8004e52:	2002      	movs	r0, #2
 8004e54:	4770      	bx	lr
 8004e56:	2004      	movs	r0, #4
 8004e58:	4770      	bx	lr
 8004e5a:	2003      	movs	r0, #3
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	007ffffe 	.word	0x007ffffe

08004e64 <__ieee754_sqrtf>:
 8004e64:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004e68:	4770      	bx	lr
	...

08004e6c <__kernel_cosf>:
 8004e6c:	ee10 3a10 	vmov	r3, s0
 8004e70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e74:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8004e78:	eef0 6a40 	vmov.f32	s13, s0
 8004e7c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8004e80:	d204      	bcs.n	8004e8c <__kernel_cosf+0x20>
 8004e82:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8004e86:	ee17 2a90 	vmov	r2, s15
 8004e8a:	b342      	cbz	r2, 8004ede <__kernel_cosf+0x72>
 8004e8c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8004e90:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8004efc <__kernel_cosf+0x90>
 8004e94:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8004f00 <__kernel_cosf+0x94>
 8004e98:	4a1a      	ldr	r2, [pc, #104]	@ (8004f04 <__kernel_cosf+0x98>)
 8004e9a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8004f08 <__kernel_cosf+0x9c>
 8004ea4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004ea8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8004f0c <__kernel_cosf+0xa0>
 8004eac:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004eb0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8004f10 <__kernel_cosf+0xa4>
 8004eb4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004eb8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8004f14 <__kernel_cosf+0xa8>
 8004ebc:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004ec0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8004ec4:	ee26 6a07 	vmul.f32	s12, s12, s14
 8004ec8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8004ecc:	eee7 0a06 	vfma.f32	s1, s14, s12
 8004ed0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ed4:	d804      	bhi.n	8004ee0 <__kernel_cosf+0x74>
 8004ed6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004eda:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004ede:	4770      	bx	lr
 8004ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8004f18 <__kernel_cosf+0xac>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	bf9a      	itte	ls
 8004ee6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8004eea:	ee07 3a10 	vmovls	s14, r3
 8004eee:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8004ef2:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004ef6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004efa:	e7ec      	b.n	8004ed6 <__kernel_cosf+0x6a>
 8004efc:	ad47d74e 	.word	0xad47d74e
 8004f00:	310f74f6 	.word	0x310f74f6
 8004f04:	3e999999 	.word	0x3e999999
 8004f08:	b493f27c 	.word	0xb493f27c
 8004f0c:	37d00d01 	.word	0x37d00d01
 8004f10:	bab60b61 	.word	0xbab60b61
 8004f14:	3d2aaaab 	.word	0x3d2aaaab
 8004f18:	3f480000 	.word	0x3f480000

08004f1c <__kernel_sinf>:
 8004f1c:	ee10 3a10 	vmov	r3, s0
 8004f20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f24:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8004f28:	d204      	bcs.n	8004f34 <__kernel_sinf+0x18>
 8004f2a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004f2e:	ee17 3a90 	vmov	r3, s15
 8004f32:	b35b      	cbz	r3, 8004f8c <__kernel_sinf+0x70>
 8004f34:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004f38:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8004f90 <__kernel_sinf+0x74>
 8004f3c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8004f94 <__kernel_sinf+0x78>
 8004f40:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004f44:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8004f98 <__kernel_sinf+0x7c>
 8004f48:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004f4c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8004f9c <__kernel_sinf+0x80>
 8004f50:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004f54:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8004fa0 <__kernel_sinf+0x84>
 8004f58:	ee60 6a07 	vmul.f32	s13, s0, s14
 8004f5c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004f60:	b930      	cbnz	r0, 8004f70 <__kernel_sinf+0x54>
 8004f62:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8004fa4 <__kernel_sinf+0x88>
 8004f66:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004f6a:	eea6 0a26 	vfma.f32	s0, s12, s13
 8004f6e:	4770      	bx	lr
 8004f70:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8004f74:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8004f78:	eee0 7a86 	vfma.f32	s15, s1, s12
 8004f7c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8004f80:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8004fa8 <__kernel_sinf+0x8c>
 8004f84:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8004f88:	ee30 0a60 	vsub.f32	s0, s0, s1
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	2f2ec9d3 	.word	0x2f2ec9d3
 8004f94:	b2d72f34 	.word	0xb2d72f34
 8004f98:	3638ef1b 	.word	0x3638ef1b
 8004f9c:	b9500d01 	.word	0xb9500d01
 8004fa0:	3c088889 	.word	0x3c088889
 8004fa4:	be2aaaab 	.word	0xbe2aaaab
 8004fa8:	3e2aaaab 	.word	0x3e2aaaab

08004fac <__ieee754_expf>:
 8004fac:	ee10 2a10 	vmov	r2, s0
 8004fb0:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 8004fb4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8004fb8:	d902      	bls.n	8004fc0 <__ieee754_expf+0x14>
 8004fba:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004fbe:	4770      	bx	lr
 8004fc0:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8004fc4:	d106      	bne.n	8004fd4 <__ieee754_expf+0x28>
 8004fc6:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8005100 <__ieee754_expf+0x154>
 8004fca:	2900      	cmp	r1, #0
 8004fcc:	bf18      	it	ne
 8004fce:	eeb0 0a67 	vmovne.f32	s0, s15
 8004fd2:	4770      	bx	lr
 8004fd4:	484b      	ldr	r0, [pc, #300]	@ (8005104 <__ieee754_expf+0x158>)
 8004fd6:	4282      	cmp	r2, r0
 8004fd8:	dd02      	ble.n	8004fe0 <__ieee754_expf+0x34>
 8004fda:	2000      	movs	r0, #0
 8004fdc:	f000 bafc 	b.w	80055d8 <__math_oflowf>
 8004fe0:	2a00      	cmp	r2, #0
 8004fe2:	da05      	bge.n	8004ff0 <__ieee754_expf+0x44>
 8004fe4:	4a48      	ldr	r2, [pc, #288]	@ (8005108 <__ieee754_expf+0x15c>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d902      	bls.n	8004ff0 <__ieee754_expf+0x44>
 8004fea:	2000      	movs	r0, #0
 8004fec:	f000 baee 	b.w	80055cc <__math_uflowf>
 8004ff0:	4a46      	ldr	r2, [pc, #280]	@ (800510c <__ieee754_expf+0x160>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8004ff8:	d952      	bls.n	80050a0 <__ieee754_expf+0xf4>
 8004ffa:	4a45      	ldr	r2, [pc, #276]	@ (8005110 <__ieee754_expf+0x164>)
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	ea4f 0281 	mov.w	r2, r1, lsl #2
 8005002:	d834      	bhi.n	800506e <__ieee754_expf+0xc2>
 8005004:	4b43      	ldr	r3, [pc, #268]	@ (8005114 <__ieee754_expf+0x168>)
 8005006:	4413      	add	r3, r2
 8005008:	ed93 7a00 	vldr	s14, [r3]
 800500c:	4b42      	ldr	r3, [pc, #264]	@ (8005118 <__ieee754_expf+0x16c>)
 800500e:	4413      	add	r3, r2
 8005010:	ee30 7a47 	vsub.f32	s14, s0, s14
 8005014:	f081 0201 	eor.w	r2, r1, #1
 8005018:	edd3 7a00 	vldr	s15, [r3]
 800501c:	1a52      	subs	r2, r2, r1
 800501e:	ee37 0a67 	vsub.f32	s0, s14, s15
 8005022:	ee20 6a00 	vmul.f32	s12, s0, s0
 8005026:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800511c <__ieee754_expf+0x170>
 800502a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005120 <__ieee754_expf+0x174>
 800502e:	eee6 6a05 	vfma.f32	s13, s12, s10
 8005032:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8005124 <__ieee754_expf+0x178>
 8005036:	eea6 5a86 	vfma.f32	s10, s13, s12
 800503a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8005128 <__ieee754_expf+0x17c>
 800503e:	eee5 6a06 	vfma.f32	s13, s10, s12
 8005042:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800512c <__ieee754_expf+0x180>
 8005046:	eea6 5a86 	vfma.f32	s10, s13, s12
 800504a:	eef0 6a40 	vmov.f32	s13, s0
 800504e:	eee5 6a46 	vfms.f32	s13, s10, s12
 8005052:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8005056:	ee20 5a26 	vmul.f32	s10, s0, s13
 800505a:	bb92      	cbnz	r2, 80050c2 <__ieee754_expf+0x116>
 800505c:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8005060:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8005064:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8005068:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800506c:	4770      	bx	lr
 800506e:	4b30      	ldr	r3, [pc, #192]	@ (8005130 <__ieee754_expf+0x184>)
 8005070:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8005134 <__ieee754_expf+0x188>
 8005074:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8005138 <__ieee754_expf+0x18c>
 8005078:	4413      	add	r3, r2
 800507a:	edd3 7a00 	vldr	s15, [r3]
 800507e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8005082:	eeb0 7a40 	vmov.f32	s14, s0
 8005086:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800508a:	ee17 2a90 	vmov	r2, s15
 800508e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005092:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8005096:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800513c <__ieee754_expf+0x190>
 800509a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800509e:	e7be      	b.n	800501e <__ieee754_expf+0x72>
 80050a0:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 80050a4:	d20b      	bcs.n	80050be <__ieee754_expf+0x112>
 80050a6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005140 <__ieee754_expf+0x194>
 80050aa:	ee70 6a26 	vadd.f32	s13, s0, s13
 80050ae:	eef4 6ae5 	vcmpe.f32	s13, s11
 80050b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050b6:	dd02      	ble.n	80050be <__ieee754_expf+0x112>
 80050b8:	ee30 0a25 	vadd.f32	s0, s0, s11
 80050bc:	4770      	bx	lr
 80050be:	2200      	movs	r2, #0
 80050c0:	e7af      	b.n	8005022 <__ieee754_expf+0x76>
 80050c2:	ee36 6a66 	vsub.f32	s12, s12, s13
 80050c6:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 80050ca:	eec5 6a06 	vdiv.f32	s13, s10, s12
 80050ce:	bfb8      	it	lt
 80050d0:	3264      	addlt	r2, #100	@ 0x64
 80050d2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80050d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80050da:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80050de:	ee17 3a90 	vmov	r3, s15
 80050e2:	bfab      	itete	ge
 80050e4:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 80050e8:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 80050ec:	ee00 3a10 	vmovge	s0, r3
 80050f0:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 8005144 <__ieee754_expf+0x198>
 80050f4:	bfbc      	itt	lt
 80050f6:	ee00 3a10 	vmovlt	s0, r3
 80050fa:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80050fe:	4770      	bx	lr
 8005100:	00000000 	.word	0x00000000
 8005104:	42b17217 	.word	0x42b17217
 8005108:	42cff1b5 	.word	0x42cff1b5
 800510c:	3eb17218 	.word	0x3eb17218
 8005110:	3f851591 	.word	0x3f851591
 8005114:	080268cc 	.word	0x080268cc
 8005118:	080268c4 	.word	0x080268c4
 800511c:	3331bb4c 	.word	0x3331bb4c
 8005120:	b5ddea0e 	.word	0xb5ddea0e
 8005124:	388ab355 	.word	0x388ab355
 8005128:	bb360b61 	.word	0xbb360b61
 800512c:	3e2aaaab 	.word	0x3e2aaaab
 8005130:	080268d4 	.word	0x080268d4
 8005134:	3fb8aa3b 	.word	0x3fb8aa3b
 8005138:	3f317180 	.word	0x3f317180
 800513c:	3717f7d1 	.word	0x3717f7d1
 8005140:	7149f2ca 	.word	0x7149f2ca
 8005144:	0d800000 	.word	0x0d800000

08005148 <__ieee754_logf>:
 8005148:	ee10 3a10 	vmov	r3, s0
 800514c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005150:	d106      	bne.n	8005160 <__ieee754_logf+0x18>
 8005152:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80052ec <__ieee754_logf+0x1a4>
 8005156:	eddf 7a66 	vldr	s15, [pc, #408]	@ 80052f0 <__ieee754_logf+0x1a8>
 800515a:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800515e:	4770      	bx	lr
 8005160:	2b00      	cmp	r3, #0
 8005162:	461a      	mov	r2, r3
 8005164:	da02      	bge.n	800516c <__ieee754_logf+0x24>
 8005166:	ee30 7a40 	vsub.f32	s14, s0, s0
 800516a:	e7f4      	b.n	8005156 <__ieee754_logf+0xe>
 800516c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005170:	db02      	blt.n	8005178 <__ieee754_logf+0x30>
 8005172:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005176:	4770      	bx	lr
 8005178:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800517c:	bfb8      	it	lt
 800517e:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 80052f4 <__ieee754_logf+0x1ac>
 8005182:	485d      	ldr	r0, [pc, #372]	@ (80052f8 <__ieee754_logf+0x1b0>)
 8005184:	bfbe      	ittt	lt
 8005186:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800518a:	f06f 0118 	mvnlt.w	r1, #24
 800518e:	ee17 2a90 	vmovlt	r2, s15
 8005192:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8005196:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800519a:	4410      	add	r0, r2
 800519c:	bfa8      	it	ge
 800519e:	2100      	movge	r1, #0
 80051a0:	3b7f      	subs	r3, #127	@ 0x7f
 80051a2:	440b      	add	r3, r1
 80051a4:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 80051a8:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 80051ac:	4311      	orrs	r1, r2
 80051ae:	ee00 1a10 	vmov	s0, r1
 80051b2:	4952      	ldr	r1, [pc, #328]	@ (80052fc <__ieee754_logf+0x1b4>)
 80051b4:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 80051b8:	f102 000f 	add.w	r0, r2, #15
 80051bc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80051c0:	4001      	ands	r1, r0
 80051c2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80051c6:	bb89      	cbnz	r1, 800522c <__ieee754_logf+0xe4>
 80051c8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80051cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051d0:	d10f      	bne.n	80051f2 <__ieee754_logf+0xaa>
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f000 8087 	beq.w	80052e6 <__ieee754_logf+0x19e>
 80051d8:	ee07 3a90 	vmov	s15, r3
 80051dc:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8005300 <__ieee754_logf+0x1b8>
 80051e0:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8005304 <__ieee754_logf+0x1bc>
 80051e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80051e8:	ee27 0a80 	vmul.f32	s0, s15, s0
 80051ec:	eea7 0a87 	vfma.f32	s0, s15, s14
 80051f0:	4770      	bx	lr
 80051f2:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8005308 <__ieee754_logf+0x1c0>
 80051f6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80051fa:	eee0 7a66 	vfms.f32	s15, s0, s13
 80051fe:	ee20 7a00 	vmul.f32	s14, s0, s0
 8005202:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005206:	b913      	cbnz	r3, 800520e <__ieee754_logf+0xc6>
 8005208:	ee30 0a47 	vsub.f32	s0, s0, s14
 800520c:	4770      	bx	lr
 800520e:	ee07 3a90 	vmov	s15, r3
 8005212:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8005300 <__ieee754_logf+0x1b8>
 8005216:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800521a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800521e:	ee37 0a40 	vsub.f32	s0, s14, s0
 8005222:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8005304 <__ieee754_logf+0x1bc>
 8005226:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800522a:	4770      	bx	lr
 800522c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8005230:	ee70 7a27 	vadd.f32	s15, s0, s15
 8005234:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800530c <__ieee754_logf+0x1c4>
 8005238:	eddf 4a35 	vldr	s9, [pc, #212]	@ 8005310 <__ieee754_logf+0x1c8>
 800523c:	4935      	ldr	r1, [pc, #212]	@ (8005314 <__ieee754_logf+0x1cc>)
 800523e:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8005242:	4411      	add	r1, r2
 8005244:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 8005248:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800524c:	430a      	orrs	r2, r1
 800524e:	2a00      	cmp	r2, #0
 8005250:	ee07 3a90 	vmov	s15, r3
 8005254:	ee26 5a06 	vmul.f32	s10, s12, s12
 8005258:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800525c:	ee25 7a05 	vmul.f32	s14, s10, s10
 8005260:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8005318 <__ieee754_logf+0x1d0>
 8005264:	eee7 7a25 	vfma.f32	s15, s14, s11
 8005268:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800531c <__ieee754_logf+0x1d4>
 800526c:	eee7 5a87 	vfma.f32	s11, s15, s14
 8005270:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8005320 <__ieee754_logf+0x1d8>
 8005274:	eee7 7a24 	vfma.f32	s15, s14, s9
 8005278:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8005324 <__ieee754_logf+0x1dc>
 800527c:	eee7 4a87 	vfma.f32	s9, s15, s14
 8005280:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8005328 <__ieee754_logf+0x1e0>
 8005284:	eee4 7a87 	vfma.f32	s15, s9, s14
 8005288:	ee67 7a85 	vmul.f32	s15, s15, s10
 800528c:	eee5 7a87 	vfma.f32	s15, s11, s14
 8005290:	dd1a      	ble.n	80052c8 <__ieee754_logf+0x180>
 8005292:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005296:	ee20 7a07 	vmul.f32	s14, s0, s14
 800529a:	ee27 7a00 	vmul.f32	s14, s14, s0
 800529e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80052a2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80052a6:	b913      	cbnz	r3, 80052ae <__ieee754_logf+0x166>
 80052a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80052ac:	e7ac      	b.n	8005208 <__ieee754_logf+0xc0>
 80052ae:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8005300 <__ieee754_logf+0x1b8>
 80052b2:	eee6 7a86 	vfma.f32	s15, s13, s12
 80052b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80052ba:	ee37 0a40 	vsub.f32	s0, s14, s0
 80052be:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8005304 <__ieee754_logf+0x1bc>
 80052c2:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 80052c6:	4770      	bx	lr
 80052c8:	ee70 7a67 	vsub.f32	s15, s0, s15
 80052cc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80052d0:	b913      	cbnz	r3, 80052d8 <__ieee754_logf+0x190>
 80052d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80052d6:	4770      	bx	lr
 80052d8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8005300 <__ieee754_logf+0x1b8>
 80052dc:	eee6 7ac7 	vfms.f32	s15, s13, s14
 80052e0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80052e4:	e7eb      	b.n	80052be <__ieee754_logf+0x176>
 80052e6:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 80052f0 <__ieee754_logf+0x1a8>
 80052ea:	4770      	bx	lr
 80052ec:	cc000000 	.word	0xcc000000
 80052f0:	00000000 	.word	0x00000000
 80052f4:	4c000000 	.word	0x4c000000
 80052f8:	004afb20 	.word	0x004afb20
 80052fc:	007ffff0 	.word	0x007ffff0
 8005300:	3717f7d1 	.word	0x3717f7d1
 8005304:	3f317180 	.word	0x3f317180
 8005308:	3eaaaaab 	.word	0x3eaaaaab
 800530c:	3e1cd04f 	.word	0x3e1cd04f
 8005310:	3e178897 	.word	0x3e178897
 8005314:	ffcf5c30 	.word	0xffcf5c30
 8005318:	3e638e29 	.word	0x3e638e29
 800531c:	3ecccccd 	.word	0x3ecccccd
 8005320:	3e3a3325 	.word	0x3e3a3325
 8005324:	3e924925 	.word	0x3e924925
 8005328:	3f2aaaab 	.word	0x3f2aaaab

0800532c <__ieee754_rem_pio2f>:
 800532c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800532e:	ee10 6a10 	vmov	r6, s0
 8005332:	4b88      	ldr	r3, [pc, #544]	@ (8005554 <__ieee754_rem_pio2f+0x228>)
 8005334:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8005338:	429d      	cmp	r5, r3
 800533a:	b087      	sub	sp, #28
 800533c:	4604      	mov	r4, r0
 800533e:	d805      	bhi.n	800534c <__ieee754_rem_pio2f+0x20>
 8005340:	2300      	movs	r3, #0
 8005342:	ed80 0a00 	vstr	s0, [r0]
 8005346:	6043      	str	r3, [r0, #4]
 8005348:	2000      	movs	r0, #0
 800534a:	e022      	b.n	8005392 <__ieee754_rem_pio2f+0x66>
 800534c:	4b82      	ldr	r3, [pc, #520]	@ (8005558 <__ieee754_rem_pio2f+0x22c>)
 800534e:	429d      	cmp	r5, r3
 8005350:	d83a      	bhi.n	80053c8 <__ieee754_rem_pio2f+0x9c>
 8005352:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005356:	2e00      	cmp	r6, #0
 8005358:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800555c <__ieee754_rem_pio2f+0x230>
 800535c:	4a80      	ldr	r2, [pc, #512]	@ (8005560 <__ieee754_rem_pio2f+0x234>)
 800535e:	f023 030f 	bic.w	r3, r3, #15
 8005362:	dd18      	ble.n	8005396 <__ieee754_rem_pio2f+0x6a>
 8005364:	4293      	cmp	r3, r2
 8005366:	ee70 7a47 	vsub.f32	s15, s0, s14
 800536a:	bf09      	itett	eq
 800536c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8005564 <__ieee754_rem_pio2f+0x238>
 8005370:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8005568 <__ieee754_rem_pio2f+0x23c>
 8005374:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800556c <__ieee754_rem_pio2f+0x240>
 8005378:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800537c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8005380:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005384:	ed80 7a00 	vstr	s14, [r0]
 8005388:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800538c:	edc0 7a01 	vstr	s15, [r0, #4]
 8005390:	2001      	movs	r0, #1
 8005392:	b007      	add	sp, #28
 8005394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005396:	4293      	cmp	r3, r2
 8005398:	ee70 7a07 	vadd.f32	s15, s0, s14
 800539c:	bf09      	itett	eq
 800539e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8005564 <__ieee754_rem_pio2f+0x238>
 80053a2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8005568 <__ieee754_rem_pio2f+0x23c>
 80053a6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800556c <__ieee754_rem_pio2f+0x240>
 80053aa:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 80053ae:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80053b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80053b6:	ed80 7a00 	vstr	s14, [r0]
 80053ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053be:	edc0 7a01 	vstr	s15, [r0, #4]
 80053c2:	f04f 30ff 	mov.w	r0, #4294967295
 80053c6:	e7e4      	b.n	8005392 <__ieee754_rem_pio2f+0x66>
 80053c8:	4b69      	ldr	r3, [pc, #420]	@ (8005570 <__ieee754_rem_pio2f+0x244>)
 80053ca:	429d      	cmp	r5, r3
 80053cc:	d873      	bhi.n	80054b6 <__ieee754_rem_pio2f+0x18a>
 80053ce:	f000 f8dd 	bl	800558c <fabsf>
 80053d2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8005574 <__ieee754_rem_pio2f+0x248>
 80053d6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80053da:	eee0 7a07 	vfma.f32	s15, s0, s14
 80053de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80053e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80053e6:	ee17 0a90 	vmov	r0, s15
 80053ea:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800555c <__ieee754_rem_pio2f+0x230>
 80053ee:	eea7 0a67 	vfms.f32	s0, s14, s15
 80053f2:	281f      	cmp	r0, #31
 80053f4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8005568 <__ieee754_rem_pio2f+0x23c>
 80053f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053fc:	eeb1 6a47 	vneg.f32	s12, s14
 8005400:	ee70 6a67 	vsub.f32	s13, s0, s15
 8005404:	ee16 1a90 	vmov	r1, s13
 8005408:	dc09      	bgt.n	800541e <__ieee754_rem_pio2f+0xf2>
 800540a:	4a5b      	ldr	r2, [pc, #364]	@ (8005578 <__ieee754_rem_pio2f+0x24c>)
 800540c:	1e47      	subs	r7, r0, #1
 800540e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8005412:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8005416:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800541a:	4293      	cmp	r3, r2
 800541c:	d107      	bne.n	800542e <__ieee754_rem_pio2f+0x102>
 800541e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8005422:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8005426:	2a08      	cmp	r2, #8
 8005428:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800542c:	dc14      	bgt.n	8005458 <__ieee754_rem_pio2f+0x12c>
 800542e:	6021      	str	r1, [r4, #0]
 8005430:	ed94 7a00 	vldr	s14, [r4]
 8005434:	ee30 0a47 	vsub.f32	s0, s0, s14
 8005438:	2e00      	cmp	r6, #0
 800543a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800543e:	ed84 0a01 	vstr	s0, [r4, #4]
 8005442:	daa6      	bge.n	8005392 <__ieee754_rem_pio2f+0x66>
 8005444:	eeb1 7a47 	vneg.f32	s14, s14
 8005448:	eeb1 0a40 	vneg.f32	s0, s0
 800544c:	ed84 7a00 	vstr	s14, [r4]
 8005450:	ed84 0a01 	vstr	s0, [r4, #4]
 8005454:	4240      	negs	r0, r0
 8005456:	e79c      	b.n	8005392 <__ieee754_rem_pio2f+0x66>
 8005458:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8005564 <__ieee754_rem_pio2f+0x238>
 800545c:	eef0 6a40 	vmov.f32	s13, s0
 8005460:	eee6 6a25 	vfma.f32	s13, s12, s11
 8005464:	ee70 7a66 	vsub.f32	s15, s0, s13
 8005468:	eee6 7a25 	vfma.f32	s15, s12, s11
 800546c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800556c <__ieee754_rem_pio2f+0x240>
 8005470:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8005474:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8005478:	ee15 2a90 	vmov	r2, s11
 800547c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8005480:	1a5b      	subs	r3, r3, r1
 8005482:	2b19      	cmp	r3, #25
 8005484:	dc04      	bgt.n	8005490 <__ieee754_rem_pio2f+0x164>
 8005486:	edc4 5a00 	vstr	s11, [r4]
 800548a:	eeb0 0a66 	vmov.f32	s0, s13
 800548e:	e7cf      	b.n	8005430 <__ieee754_rem_pio2f+0x104>
 8005490:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800557c <__ieee754_rem_pio2f+0x250>
 8005494:	eeb0 0a66 	vmov.f32	s0, s13
 8005498:	eea6 0a25 	vfma.f32	s0, s12, s11
 800549c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80054a0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8005580 <__ieee754_rem_pio2f+0x254>
 80054a4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80054a8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80054ac:	ee30 7a67 	vsub.f32	s14, s0, s15
 80054b0:	ed84 7a00 	vstr	s14, [r4]
 80054b4:	e7bc      	b.n	8005430 <__ieee754_rem_pio2f+0x104>
 80054b6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80054ba:	d306      	bcc.n	80054ca <__ieee754_rem_pio2f+0x19e>
 80054bc:	ee70 7a40 	vsub.f32	s15, s0, s0
 80054c0:	edc0 7a01 	vstr	s15, [r0, #4]
 80054c4:	edc0 7a00 	vstr	s15, [r0]
 80054c8:	e73e      	b.n	8005348 <__ieee754_rem_pio2f+0x1c>
 80054ca:	15ea      	asrs	r2, r5, #23
 80054cc:	3a86      	subs	r2, #134	@ 0x86
 80054ce:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80054d2:	ee07 3a90 	vmov	s15, r3
 80054d6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80054da:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8005584 <__ieee754_rem_pio2f+0x258>
 80054de:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80054e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80054e6:	ed8d 7a03 	vstr	s14, [sp, #12]
 80054ea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80054ee:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80054f2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80054f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80054fa:	ed8d 7a04 	vstr	s14, [sp, #16]
 80054fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005502:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800550a:	edcd 7a05 	vstr	s15, [sp, #20]
 800550e:	d11e      	bne.n	800554e <__ieee754_rem_pio2f+0x222>
 8005510:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8005514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005518:	bf0c      	ite	eq
 800551a:	2301      	moveq	r3, #1
 800551c:	2302      	movne	r3, #2
 800551e:	491a      	ldr	r1, [pc, #104]	@ (8005588 <__ieee754_rem_pio2f+0x25c>)
 8005520:	9101      	str	r1, [sp, #4]
 8005522:	2102      	movs	r1, #2
 8005524:	9100      	str	r1, [sp, #0]
 8005526:	a803      	add	r0, sp, #12
 8005528:	4621      	mov	r1, r4
 800552a:	f000 f85b 	bl	80055e4 <__kernel_rem_pio2f>
 800552e:	2e00      	cmp	r6, #0
 8005530:	f6bf af2f 	bge.w	8005392 <__ieee754_rem_pio2f+0x66>
 8005534:	edd4 7a00 	vldr	s15, [r4]
 8005538:	eef1 7a67 	vneg.f32	s15, s15
 800553c:	edc4 7a00 	vstr	s15, [r4]
 8005540:	edd4 7a01 	vldr	s15, [r4, #4]
 8005544:	eef1 7a67 	vneg.f32	s15, s15
 8005548:	edc4 7a01 	vstr	s15, [r4, #4]
 800554c:	e782      	b.n	8005454 <__ieee754_rem_pio2f+0x128>
 800554e:	2303      	movs	r3, #3
 8005550:	e7e5      	b.n	800551e <__ieee754_rem_pio2f+0x1f2>
 8005552:	bf00      	nop
 8005554:	3f490fd8 	.word	0x3f490fd8
 8005558:	4016cbe3 	.word	0x4016cbe3
 800555c:	3fc90f80 	.word	0x3fc90f80
 8005560:	3fc90fd0 	.word	0x3fc90fd0
 8005564:	37354400 	.word	0x37354400
 8005568:	37354443 	.word	0x37354443
 800556c:	2e85a308 	.word	0x2e85a308
 8005570:	43490f80 	.word	0x43490f80
 8005574:	3f22f984 	.word	0x3f22f984
 8005578:	080268dc 	.word	0x080268dc
 800557c:	2e85a300 	.word	0x2e85a300
 8005580:	248d3132 	.word	0x248d3132
 8005584:	43800000 	.word	0x43800000
 8005588:	0802695c 	.word	0x0802695c

0800558c <fabsf>:
 800558c:	ee10 3a10 	vmov	r3, s0
 8005590:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005594:	ee00 3a10 	vmov	s0, r3
 8005598:	4770      	bx	lr

0800559a <with_errnof>:
 800559a:	b510      	push	{r4, lr}
 800559c:	ed2d 8b02 	vpush	{d8}
 80055a0:	eeb0 8a40 	vmov.f32	s16, s0
 80055a4:	4604      	mov	r4, r0
 80055a6:	f7fe fea5 	bl	80042f4 <__errno>
 80055aa:	eeb0 0a48 	vmov.f32	s0, s16
 80055ae:	ecbd 8b02 	vpop	{d8}
 80055b2:	6004      	str	r4, [r0, #0]
 80055b4:	bd10      	pop	{r4, pc}

080055b6 <xflowf>:
 80055b6:	b130      	cbz	r0, 80055c6 <xflowf+0x10>
 80055b8:	eef1 7a40 	vneg.f32	s15, s0
 80055bc:	ee27 0a80 	vmul.f32	s0, s15, s0
 80055c0:	2022      	movs	r0, #34	@ 0x22
 80055c2:	f7ff bfea 	b.w	800559a <with_errnof>
 80055c6:	eef0 7a40 	vmov.f32	s15, s0
 80055ca:	e7f7      	b.n	80055bc <xflowf+0x6>

080055cc <__math_uflowf>:
 80055cc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80055d4 <__math_uflowf+0x8>
 80055d0:	f7ff bff1 	b.w	80055b6 <xflowf>
 80055d4:	10000000 	.word	0x10000000

080055d8 <__math_oflowf>:
 80055d8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80055e0 <__math_oflowf+0x8>
 80055dc:	f7ff bfeb 	b.w	80055b6 <xflowf>
 80055e0:	70000000 	.word	0x70000000

080055e4 <__kernel_rem_pio2f>:
 80055e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e8:	ed2d 8b04 	vpush	{d8-d9}
 80055ec:	b0d9      	sub	sp, #356	@ 0x164
 80055ee:	4690      	mov	r8, r2
 80055f0:	9001      	str	r0, [sp, #4]
 80055f2:	4ab6      	ldr	r2, [pc, #728]	@ (80058cc <__kernel_rem_pio2f+0x2e8>)
 80055f4:	9866      	ldr	r0, [sp, #408]	@ 0x198
 80055f6:	f118 0f04 	cmn.w	r8, #4
 80055fa:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 80055fe:	460f      	mov	r7, r1
 8005600:	f103 3bff 	add.w	fp, r3, #4294967295
 8005604:	db26      	blt.n	8005654 <__kernel_rem_pio2f+0x70>
 8005606:	f1b8 0203 	subs.w	r2, r8, #3
 800560a:	bf48      	it	mi
 800560c:	f108 0204 	addmi.w	r2, r8, #4
 8005610:	10d2      	asrs	r2, r2, #3
 8005612:	1c55      	adds	r5, r2, #1
 8005614:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8005616:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 80058dc <__kernel_rem_pio2f+0x2f8>
 800561a:	00e8      	lsls	r0, r5, #3
 800561c:	eba2 060b 	sub.w	r6, r2, fp
 8005620:	9002      	str	r0, [sp, #8]
 8005622:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8005626:	eb0a 0c0b 	add.w	ip, sl, fp
 800562a:	ac1c      	add	r4, sp, #112	@ 0x70
 800562c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8005630:	2000      	movs	r0, #0
 8005632:	4560      	cmp	r0, ip
 8005634:	dd10      	ble.n	8005658 <__kernel_rem_pio2f+0x74>
 8005636:	a91c      	add	r1, sp, #112	@ 0x70
 8005638:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800563c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8005640:	2600      	movs	r6, #0
 8005642:	4556      	cmp	r6, sl
 8005644:	dc24      	bgt.n	8005690 <__kernel_rem_pio2f+0xac>
 8005646:	f8dd e004 	ldr.w	lr, [sp, #4]
 800564a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 80058dc <__kernel_rem_pio2f+0x2f8>
 800564e:	4684      	mov	ip, r0
 8005650:	2400      	movs	r4, #0
 8005652:	e016      	b.n	8005682 <__kernel_rem_pio2f+0x9e>
 8005654:	2200      	movs	r2, #0
 8005656:	e7dc      	b.n	8005612 <__kernel_rem_pio2f+0x2e>
 8005658:	42c6      	cmn	r6, r0
 800565a:	bf5d      	ittte	pl
 800565c:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8005660:	ee07 1a90 	vmovpl	s15, r1
 8005664:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8005668:	eef0 7a47 	vmovmi.f32	s15, s14
 800566c:	ece4 7a01 	vstmia	r4!, {s15}
 8005670:	3001      	adds	r0, #1
 8005672:	e7de      	b.n	8005632 <__kernel_rem_pio2f+0x4e>
 8005674:	ecfe 6a01 	vldmia	lr!, {s13}
 8005678:	ed3c 7a01 	vldmdb	ip!, {s14}
 800567c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005680:	3401      	adds	r4, #1
 8005682:	455c      	cmp	r4, fp
 8005684:	ddf6      	ble.n	8005674 <__kernel_rem_pio2f+0x90>
 8005686:	ece9 7a01 	vstmia	r9!, {s15}
 800568a:	3601      	adds	r6, #1
 800568c:	3004      	adds	r0, #4
 800568e:	e7d8      	b.n	8005642 <__kernel_rem_pio2f+0x5e>
 8005690:	a908      	add	r1, sp, #32
 8005692:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005696:	9104      	str	r1, [sp, #16]
 8005698:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800569a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 80058d8 <__kernel_rem_pio2f+0x2f4>
 800569e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 80058d4 <__kernel_rem_pio2f+0x2f0>
 80056a2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80056a6:	9203      	str	r2, [sp, #12]
 80056a8:	4654      	mov	r4, sl
 80056aa:	00a2      	lsls	r2, r4, #2
 80056ac:	9205      	str	r2, [sp, #20]
 80056ae:	aa58      	add	r2, sp, #352	@ 0x160
 80056b0:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80056b4:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80056b8:	a944      	add	r1, sp, #272	@ 0x110
 80056ba:	aa08      	add	r2, sp, #32
 80056bc:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 80056c0:	4694      	mov	ip, r2
 80056c2:	4626      	mov	r6, r4
 80056c4:	2e00      	cmp	r6, #0
 80056c6:	dc4c      	bgt.n	8005762 <__kernel_rem_pio2f+0x17e>
 80056c8:	4628      	mov	r0, r5
 80056ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80056ce:	f000 f9f1 	bl	8005ab4 <scalbnf>
 80056d2:	eeb0 8a40 	vmov.f32	s16, s0
 80056d6:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 80056da:	ee28 0a00 	vmul.f32	s0, s16, s0
 80056de:	f000 fa4f 	bl	8005b80 <floorf>
 80056e2:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 80056e6:	eea0 8a67 	vfms.f32	s16, s0, s15
 80056ea:	2d00      	cmp	r5, #0
 80056ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80056f0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80056f4:	ee17 9a90 	vmov	r9, s15
 80056f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80056fc:	ee38 8a67 	vsub.f32	s16, s16, s15
 8005700:	dd41      	ble.n	8005786 <__kernel_rem_pio2f+0x1a2>
 8005702:	f104 3cff 	add.w	ip, r4, #4294967295
 8005706:	a908      	add	r1, sp, #32
 8005708:	f1c5 0e08 	rsb	lr, r5, #8
 800570c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8005710:	fa46 f00e 	asr.w	r0, r6, lr
 8005714:	4481      	add	r9, r0
 8005716:	fa00 f00e 	lsl.w	r0, r0, lr
 800571a:	1a36      	subs	r6, r6, r0
 800571c:	f1c5 0007 	rsb	r0, r5, #7
 8005720:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8005724:	4106      	asrs	r6, r0
 8005726:	2e00      	cmp	r6, #0
 8005728:	dd3c      	ble.n	80057a4 <__kernel_rem_pio2f+0x1c0>
 800572a:	f04f 0e00 	mov.w	lr, #0
 800572e:	f109 0901 	add.w	r9, r9, #1
 8005732:	4670      	mov	r0, lr
 8005734:	4574      	cmp	r4, lr
 8005736:	dc68      	bgt.n	800580a <__kernel_rem_pio2f+0x226>
 8005738:	2d00      	cmp	r5, #0
 800573a:	dd03      	ble.n	8005744 <__kernel_rem_pio2f+0x160>
 800573c:	2d01      	cmp	r5, #1
 800573e:	d074      	beq.n	800582a <__kernel_rem_pio2f+0x246>
 8005740:	2d02      	cmp	r5, #2
 8005742:	d07d      	beq.n	8005840 <__kernel_rem_pio2f+0x25c>
 8005744:	2e02      	cmp	r6, #2
 8005746:	d12d      	bne.n	80057a4 <__kernel_rem_pio2f+0x1c0>
 8005748:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800574c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8005750:	b340      	cbz	r0, 80057a4 <__kernel_rem_pio2f+0x1c0>
 8005752:	4628      	mov	r0, r5
 8005754:	9306      	str	r3, [sp, #24]
 8005756:	f000 f9ad 	bl	8005ab4 <scalbnf>
 800575a:	9b06      	ldr	r3, [sp, #24]
 800575c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8005760:	e020      	b.n	80057a4 <__kernel_rem_pio2f+0x1c0>
 8005762:	ee60 7a28 	vmul.f32	s15, s0, s17
 8005766:	3e01      	subs	r6, #1
 8005768:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800576c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005770:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8005774:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005778:	ecac 0a01 	vstmia	ip!, {s0}
 800577c:	ed30 0a01 	vldmdb	r0!, {s0}
 8005780:	ee37 0a80 	vadd.f32	s0, s15, s0
 8005784:	e79e      	b.n	80056c4 <__kernel_rem_pio2f+0xe0>
 8005786:	d105      	bne.n	8005794 <__kernel_rem_pio2f+0x1b0>
 8005788:	1e60      	subs	r0, r4, #1
 800578a:	a908      	add	r1, sp, #32
 800578c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8005790:	11f6      	asrs	r6, r6, #7
 8005792:	e7c8      	b.n	8005726 <__kernel_rem_pio2f+0x142>
 8005794:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8005798:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800579c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057a0:	da31      	bge.n	8005806 <__kernel_rem_pio2f+0x222>
 80057a2:	2600      	movs	r6, #0
 80057a4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80057a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057ac:	f040 8098 	bne.w	80058e0 <__kernel_rem_pio2f+0x2fc>
 80057b0:	1e60      	subs	r0, r4, #1
 80057b2:	2200      	movs	r2, #0
 80057b4:	4550      	cmp	r0, sl
 80057b6:	da4b      	bge.n	8005850 <__kernel_rem_pio2f+0x26c>
 80057b8:	2a00      	cmp	r2, #0
 80057ba:	d065      	beq.n	8005888 <__kernel_rem_pio2f+0x2a4>
 80057bc:	3c01      	subs	r4, #1
 80057be:	ab08      	add	r3, sp, #32
 80057c0:	3d08      	subs	r5, #8
 80057c2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d0f8      	beq.n	80057bc <__kernel_rem_pio2f+0x1d8>
 80057ca:	4628      	mov	r0, r5
 80057cc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80057d0:	f000 f970 	bl	8005ab4 <scalbnf>
 80057d4:	1c63      	adds	r3, r4, #1
 80057d6:	aa44      	add	r2, sp, #272	@ 0x110
 80057d8:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80058d8 <__kernel_rem_pio2f+0x2f4>
 80057dc:	0099      	lsls	r1, r3, #2
 80057de:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80057e2:	4623      	mov	r3, r4
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f280 80a9 	bge.w	800593c <__kernel_rem_pio2f+0x358>
 80057ea:	4623      	mov	r3, r4
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f2c0 80c7 	blt.w	8005980 <__kernel_rem_pio2f+0x39c>
 80057f2:	aa44      	add	r2, sp, #272	@ 0x110
 80057f4:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80057f8:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80058d0 <__kernel_rem_pio2f+0x2ec>
 80057fc:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80058dc <__kernel_rem_pio2f+0x2f8>
 8005800:	2000      	movs	r0, #0
 8005802:	1ae2      	subs	r2, r4, r3
 8005804:	e0b1      	b.n	800596a <__kernel_rem_pio2f+0x386>
 8005806:	2602      	movs	r6, #2
 8005808:	e78f      	b.n	800572a <__kernel_rem_pio2f+0x146>
 800580a:	f852 1b04 	ldr.w	r1, [r2], #4
 800580e:	b948      	cbnz	r0, 8005824 <__kernel_rem_pio2f+0x240>
 8005810:	b121      	cbz	r1, 800581c <__kernel_rem_pio2f+0x238>
 8005812:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8005816:	f842 1c04 	str.w	r1, [r2, #-4]
 800581a:	2101      	movs	r1, #1
 800581c:	f10e 0e01 	add.w	lr, lr, #1
 8005820:	4608      	mov	r0, r1
 8005822:	e787      	b.n	8005734 <__kernel_rem_pio2f+0x150>
 8005824:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8005828:	e7f5      	b.n	8005816 <__kernel_rem_pio2f+0x232>
 800582a:	f104 3cff 	add.w	ip, r4, #4294967295
 800582e:	aa08      	add	r2, sp, #32
 8005830:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8005834:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005838:	a908      	add	r1, sp, #32
 800583a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800583e:	e781      	b.n	8005744 <__kernel_rem_pio2f+0x160>
 8005840:	f104 3cff 	add.w	ip, r4, #4294967295
 8005844:	aa08      	add	r2, sp, #32
 8005846:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800584a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800584e:	e7f3      	b.n	8005838 <__kernel_rem_pio2f+0x254>
 8005850:	a908      	add	r1, sp, #32
 8005852:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8005856:	3801      	subs	r0, #1
 8005858:	430a      	orrs	r2, r1
 800585a:	e7ab      	b.n	80057b4 <__kernel_rem_pio2f+0x1d0>
 800585c:	3201      	adds	r2, #1
 800585e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8005862:	2e00      	cmp	r6, #0
 8005864:	d0fa      	beq.n	800585c <__kernel_rem_pio2f+0x278>
 8005866:	9905      	ldr	r1, [sp, #20]
 8005868:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800586c:	eb0d 0001 	add.w	r0, sp, r1
 8005870:	18e6      	adds	r6, r4, r3
 8005872:	a91c      	add	r1, sp, #112	@ 0x70
 8005874:	f104 0c01 	add.w	ip, r4, #1
 8005878:	384c      	subs	r0, #76	@ 0x4c
 800587a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800587e:	4422      	add	r2, r4
 8005880:	4562      	cmp	r2, ip
 8005882:	da04      	bge.n	800588e <__kernel_rem_pio2f+0x2aa>
 8005884:	4614      	mov	r4, r2
 8005886:	e710      	b.n	80056aa <__kernel_rem_pio2f+0xc6>
 8005888:	9804      	ldr	r0, [sp, #16]
 800588a:	2201      	movs	r2, #1
 800588c:	e7e7      	b.n	800585e <__kernel_rem_pio2f+0x27a>
 800588e:	9903      	ldr	r1, [sp, #12]
 8005890:	f8dd e004 	ldr.w	lr, [sp, #4]
 8005894:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8005898:	9105      	str	r1, [sp, #20]
 800589a:	ee07 1a90 	vmov	s15, r1
 800589e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058a2:	2400      	movs	r4, #0
 80058a4:	ece6 7a01 	vstmia	r6!, {s15}
 80058a8:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80058dc <__kernel_rem_pio2f+0x2f8>
 80058ac:	46b1      	mov	r9, r6
 80058ae:	455c      	cmp	r4, fp
 80058b0:	dd04      	ble.n	80058bc <__kernel_rem_pio2f+0x2d8>
 80058b2:	ece0 7a01 	vstmia	r0!, {s15}
 80058b6:	f10c 0c01 	add.w	ip, ip, #1
 80058ba:	e7e1      	b.n	8005880 <__kernel_rem_pio2f+0x29c>
 80058bc:	ecfe 6a01 	vldmia	lr!, {s13}
 80058c0:	ed39 7a01 	vldmdb	r9!, {s14}
 80058c4:	3401      	adds	r4, #1
 80058c6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80058ca:	e7f0      	b.n	80058ae <__kernel_rem_pio2f+0x2ca>
 80058cc:	08026ca0 	.word	0x08026ca0
 80058d0:	08026c74 	.word	0x08026c74
 80058d4:	43800000 	.word	0x43800000
 80058d8:	3b800000 	.word	0x3b800000
 80058dc:	00000000 	.word	0x00000000
 80058e0:	9b02      	ldr	r3, [sp, #8]
 80058e2:	eeb0 0a48 	vmov.f32	s0, s16
 80058e6:	eba3 0008 	sub.w	r0, r3, r8
 80058ea:	f000 f8e3 	bl	8005ab4 <scalbnf>
 80058ee:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80058d4 <__kernel_rem_pio2f+0x2f0>
 80058f2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80058f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058fa:	db19      	blt.n	8005930 <__kernel_rem_pio2f+0x34c>
 80058fc:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80058d8 <__kernel_rem_pio2f+0x2f4>
 8005900:	ee60 7a27 	vmul.f32	s15, s0, s15
 8005904:	aa08      	add	r2, sp, #32
 8005906:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800590a:	3508      	adds	r5, #8
 800590c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005910:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8005914:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005918:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800591c:	ee10 3a10 	vmov	r3, s0
 8005920:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8005924:	ee17 3a90 	vmov	r3, s15
 8005928:	3401      	adds	r4, #1
 800592a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800592e:	e74c      	b.n	80057ca <__kernel_rem_pio2f+0x1e6>
 8005930:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8005934:	aa08      	add	r2, sp, #32
 8005936:	ee10 3a10 	vmov	r3, s0
 800593a:	e7f6      	b.n	800592a <__kernel_rem_pio2f+0x346>
 800593c:	a808      	add	r0, sp, #32
 800593e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8005942:	9001      	str	r0, [sp, #4]
 8005944:	ee07 0a90 	vmov	s15, r0
 8005948:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800594c:	3b01      	subs	r3, #1
 800594e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005952:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005956:	ed62 7a01 	vstmdb	r2!, {s15}
 800595a:	e743      	b.n	80057e4 <__kernel_rem_pio2f+0x200>
 800595c:	ecfc 6a01 	vldmia	ip!, {s13}
 8005960:	ecb5 7a01 	vldmia	r5!, {s14}
 8005964:	eee6 7a87 	vfma.f32	s15, s13, s14
 8005968:	3001      	adds	r0, #1
 800596a:	4550      	cmp	r0, sl
 800596c:	dc01      	bgt.n	8005972 <__kernel_rem_pio2f+0x38e>
 800596e:	4290      	cmp	r0, r2
 8005970:	ddf4      	ble.n	800595c <__kernel_rem_pio2f+0x378>
 8005972:	a858      	add	r0, sp, #352	@ 0x160
 8005974:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8005978:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800597c:	3b01      	subs	r3, #1
 800597e:	e735      	b.n	80057ec <__kernel_rem_pio2f+0x208>
 8005980:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8005982:	2b02      	cmp	r3, #2
 8005984:	dc09      	bgt.n	800599a <__kernel_rem_pio2f+0x3b6>
 8005986:	2b00      	cmp	r3, #0
 8005988:	dc27      	bgt.n	80059da <__kernel_rem_pio2f+0x3f6>
 800598a:	d040      	beq.n	8005a0e <__kernel_rem_pio2f+0x42a>
 800598c:	f009 0007 	and.w	r0, r9, #7
 8005990:	b059      	add	sp, #356	@ 0x164
 8005992:	ecbd 8b04 	vpop	{d8-d9}
 8005996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800599a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800599c:	2b03      	cmp	r3, #3
 800599e:	d1f5      	bne.n	800598c <__kernel_rem_pio2f+0x3a8>
 80059a0:	aa30      	add	r2, sp, #192	@ 0xc0
 80059a2:	1f0b      	subs	r3, r1, #4
 80059a4:	4413      	add	r3, r2
 80059a6:	461a      	mov	r2, r3
 80059a8:	4620      	mov	r0, r4
 80059aa:	2800      	cmp	r0, #0
 80059ac:	dc50      	bgt.n	8005a50 <__kernel_rem_pio2f+0x46c>
 80059ae:	4622      	mov	r2, r4
 80059b0:	2a01      	cmp	r2, #1
 80059b2:	dc5d      	bgt.n	8005a70 <__kernel_rem_pio2f+0x48c>
 80059b4:	ab30      	add	r3, sp, #192	@ 0xc0
 80059b6:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 80058dc <__kernel_rem_pio2f+0x2f8>
 80059ba:	440b      	add	r3, r1
 80059bc:	2c01      	cmp	r4, #1
 80059be:	dc67      	bgt.n	8005a90 <__kernel_rem_pio2f+0x4ac>
 80059c0:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80059c4:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80059c8:	2e00      	cmp	r6, #0
 80059ca:	d167      	bne.n	8005a9c <__kernel_rem_pio2f+0x4b8>
 80059cc:	edc7 6a00 	vstr	s13, [r7]
 80059d0:	ed87 7a01 	vstr	s14, [r7, #4]
 80059d4:	edc7 7a02 	vstr	s15, [r7, #8]
 80059d8:	e7d8      	b.n	800598c <__kernel_rem_pio2f+0x3a8>
 80059da:	ab30      	add	r3, sp, #192	@ 0xc0
 80059dc:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 80058dc <__kernel_rem_pio2f+0x2f8>
 80059e0:	440b      	add	r3, r1
 80059e2:	4622      	mov	r2, r4
 80059e4:	2a00      	cmp	r2, #0
 80059e6:	da24      	bge.n	8005a32 <__kernel_rem_pio2f+0x44e>
 80059e8:	b34e      	cbz	r6, 8005a3e <__kernel_rem_pio2f+0x45a>
 80059ea:	eef1 7a47 	vneg.f32	s15, s14
 80059ee:	edc7 7a00 	vstr	s15, [r7]
 80059f2:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80059f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80059fa:	aa31      	add	r2, sp, #196	@ 0xc4
 80059fc:	2301      	movs	r3, #1
 80059fe:	429c      	cmp	r4, r3
 8005a00:	da20      	bge.n	8005a44 <__kernel_rem_pio2f+0x460>
 8005a02:	b10e      	cbz	r6, 8005a08 <__kernel_rem_pio2f+0x424>
 8005a04:	eef1 7a67 	vneg.f32	s15, s15
 8005a08:	edc7 7a01 	vstr	s15, [r7, #4]
 8005a0c:	e7be      	b.n	800598c <__kernel_rem_pio2f+0x3a8>
 8005a0e:	ab30      	add	r3, sp, #192	@ 0xc0
 8005a10:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 80058dc <__kernel_rem_pio2f+0x2f8>
 8005a14:	440b      	add	r3, r1
 8005a16:	2c00      	cmp	r4, #0
 8005a18:	da05      	bge.n	8005a26 <__kernel_rem_pio2f+0x442>
 8005a1a:	b10e      	cbz	r6, 8005a20 <__kernel_rem_pio2f+0x43c>
 8005a1c:	eef1 7a67 	vneg.f32	s15, s15
 8005a20:	edc7 7a00 	vstr	s15, [r7]
 8005a24:	e7b2      	b.n	800598c <__kernel_rem_pio2f+0x3a8>
 8005a26:	ed33 7a01 	vldmdb	r3!, {s14}
 8005a2a:	3c01      	subs	r4, #1
 8005a2c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a30:	e7f1      	b.n	8005a16 <__kernel_rem_pio2f+0x432>
 8005a32:	ed73 7a01 	vldmdb	r3!, {s15}
 8005a36:	3a01      	subs	r2, #1
 8005a38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005a3c:	e7d2      	b.n	80059e4 <__kernel_rem_pio2f+0x400>
 8005a3e:	eef0 7a47 	vmov.f32	s15, s14
 8005a42:	e7d4      	b.n	80059ee <__kernel_rem_pio2f+0x40a>
 8005a44:	ecb2 7a01 	vldmia	r2!, {s14}
 8005a48:	3301      	adds	r3, #1
 8005a4a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a4e:	e7d6      	b.n	80059fe <__kernel_rem_pio2f+0x41a>
 8005a50:	ed72 7a01 	vldmdb	r2!, {s15}
 8005a54:	edd2 6a01 	vldr	s13, [r2, #4]
 8005a58:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005a5c:	3801      	subs	r0, #1
 8005a5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005a62:	ed82 7a00 	vstr	s14, [r2]
 8005a66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a6a:	edc2 7a01 	vstr	s15, [r2, #4]
 8005a6e:	e79c      	b.n	80059aa <__kernel_rem_pio2f+0x3c6>
 8005a70:	ed73 7a01 	vldmdb	r3!, {s15}
 8005a74:	edd3 6a01 	vldr	s13, [r3, #4]
 8005a78:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8005a7c:	3a01      	subs	r2, #1
 8005a7e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005a82:	ed83 7a00 	vstr	s14, [r3]
 8005a86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a8a:	edc3 7a01 	vstr	s15, [r3, #4]
 8005a8e:	e78f      	b.n	80059b0 <__kernel_rem_pio2f+0x3cc>
 8005a90:	ed33 7a01 	vldmdb	r3!, {s14}
 8005a94:	3c01      	subs	r4, #1
 8005a96:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a9a:	e78f      	b.n	80059bc <__kernel_rem_pio2f+0x3d8>
 8005a9c:	eef1 6a66 	vneg.f32	s13, s13
 8005aa0:	eeb1 7a47 	vneg.f32	s14, s14
 8005aa4:	edc7 6a00 	vstr	s13, [r7]
 8005aa8:	ed87 7a01 	vstr	s14, [r7, #4]
 8005aac:	eef1 7a67 	vneg.f32	s15, s15
 8005ab0:	e790      	b.n	80059d4 <__kernel_rem_pio2f+0x3f0>
 8005ab2:	bf00      	nop

08005ab4 <scalbnf>:
 8005ab4:	ee10 3a10 	vmov	r3, s0
 8005ab8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005abc:	d02b      	beq.n	8005b16 <scalbnf+0x62>
 8005abe:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005ac2:	d302      	bcc.n	8005aca <scalbnf+0x16>
 8005ac4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005ac8:	4770      	bx	lr
 8005aca:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8005ace:	d123      	bne.n	8005b18 <scalbnf+0x64>
 8005ad0:	4b24      	ldr	r3, [pc, #144]	@ (8005b64 <scalbnf+0xb0>)
 8005ad2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8005b68 <scalbnf+0xb4>
 8005ad6:	4298      	cmp	r0, r3
 8005ad8:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005adc:	db17      	blt.n	8005b0e <scalbnf+0x5a>
 8005ade:	ee10 3a10 	vmov	r3, s0
 8005ae2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005ae6:	3a19      	subs	r2, #25
 8005ae8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8005aec:	4288      	cmp	r0, r1
 8005aee:	dd15      	ble.n	8005b1c <scalbnf+0x68>
 8005af0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8005b6c <scalbnf+0xb8>
 8005af4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8005b70 <scalbnf+0xbc>
 8005af8:	ee10 3a10 	vmov	r3, s0
 8005afc:	eeb0 7a67 	vmov.f32	s14, s15
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	bfb8      	it	lt
 8005b04:	eef0 7a66 	vmovlt.f32	s15, s13
 8005b08:	ee27 0a87 	vmul.f32	s0, s15, s14
 8005b0c:	4770      	bx	lr
 8005b0e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005b74 <scalbnf+0xc0>
 8005b12:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005b16:	4770      	bx	lr
 8005b18:	0dd2      	lsrs	r2, r2, #23
 8005b1a:	e7e5      	b.n	8005ae8 <scalbnf+0x34>
 8005b1c:	4410      	add	r0, r2
 8005b1e:	28fe      	cmp	r0, #254	@ 0xfe
 8005b20:	dce6      	bgt.n	8005af0 <scalbnf+0x3c>
 8005b22:	2800      	cmp	r0, #0
 8005b24:	dd06      	ble.n	8005b34 <scalbnf+0x80>
 8005b26:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005b2a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005b2e:	ee00 3a10 	vmov	s0, r3
 8005b32:	4770      	bx	lr
 8005b34:	f110 0f16 	cmn.w	r0, #22
 8005b38:	da09      	bge.n	8005b4e <scalbnf+0x9a>
 8005b3a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8005b74 <scalbnf+0xc0>
 8005b3e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8005b78 <scalbnf+0xc4>
 8005b42:	ee10 3a10 	vmov	r3, s0
 8005b46:	eeb0 7a67 	vmov.f32	s14, s15
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	e7d9      	b.n	8005b02 <scalbnf+0x4e>
 8005b4e:	3019      	adds	r0, #25
 8005b50:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8005b54:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8005b58:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8005b7c <scalbnf+0xc8>
 8005b5c:	ee07 3a90 	vmov	s15, r3
 8005b60:	e7d7      	b.n	8005b12 <scalbnf+0x5e>
 8005b62:	bf00      	nop
 8005b64:	ffff3cb0 	.word	0xffff3cb0
 8005b68:	4c000000 	.word	0x4c000000
 8005b6c:	7149f2ca 	.word	0x7149f2ca
 8005b70:	f149f2ca 	.word	0xf149f2ca
 8005b74:	0da24260 	.word	0x0da24260
 8005b78:	8da24260 	.word	0x8da24260
 8005b7c:	33000000 	.word	0x33000000

08005b80 <floorf>:
 8005b80:	ee10 3a10 	vmov	r3, s0
 8005b84:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005b88:	3a7f      	subs	r2, #127	@ 0x7f
 8005b8a:	2a16      	cmp	r2, #22
 8005b8c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005b90:	dc2b      	bgt.n	8005bea <floorf+0x6a>
 8005b92:	2a00      	cmp	r2, #0
 8005b94:	da12      	bge.n	8005bbc <floorf+0x3c>
 8005b96:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8005bfc <floorf+0x7c>
 8005b9a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005b9e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ba6:	dd06      	ble.n	8005bb6 <floorf+0x36>
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	da24      	bge.n	8005bf6 <floorf+0x76>
 8005bac:	2900      	cmp	r1, #0
 8005bae:	4b14      	ldr	r3, [pc, #80]	@ (8005c00 <floorf+0x80>)
 8005bb0:	bf08      	it	eq
 8005bb2:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8005bb6:	ee00 3a10 	vmov	s0, r3
 8005bba:	4770      	bx	lr
 8005bbc:	4911      	ldr	r1, [pc, #68]	@ (8005c04 <floorf+0x84>)
 8005bbe:	4111      	asrs	r1, r2
 8005bc0:	420b      	tst	r3, r1
 8005bc2:	d0fa      	beq.n	8005bba <floorf+0x3a>
 8005bc4:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8005bfc <floorf+0x7c>
 8005bc8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005bcc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bd4:	ddef      	ble.n	8005bb6 <floorf+0x36>
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	bfbe      	ittt	lt
 8005bda:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8005bde:	fa40 f202 	asrlt.w	r2, r0, r2
 8005be2:	189b      	addlt	r3, r3, r2
 8005be4:	ea23 0301 	bic.w	r3, r3, r1
 8005be8:	e7e5      	b.n	8005bb6 <floorf+0x36>
 8005bea:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8005bee:	d3e4      	bcc.n	8005bba <floorf+0x3a>
 8005bf0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005bf4:	4770      	bx	lr
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	e7dd      	b.n	8005bb6 <floorf+0x36>
 8005bfa:	bf00      	nop
 8005bfc:	7149f2ca 	.word	0x7149f2ca
 8005c00:	bf800000 	.word	0xbf800000
 8005c04:	007fffff 	.word	0x007fffff

08005c08 <_init>:
 8005c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c0a:	bf00      	nop
 8005c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c0e:	bc08      	pop	{r3}
 8005c10:	469e      	mov	lr, r3
 8005c12:	4770      	bx	lr

08005c14 <_fini>:
 8005c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c16:	bf00      	nop
 8005c18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c1a:	bc08      	pop	{r3}
 8005c1c:	469e      	mov	lr, r3
 8005c1e:	4770      	bx	lr
