
*** Running vivado
    with args -log unusual_s2mm_sys_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source unusual_s2mm_sys_wrapper.tcl -notrace


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source unusual_s2mm_sys_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_processing_system7_0_0/unusual_s2mm_sys_processing_system7_0_0.xdc] for cell 'unusual_s2mm_sys_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_processing_system7_0_0/unusual_s2mm_sys_processing_system7_0_0.xdc] for cell 'unusual_s2mm_sys_i/processing_system7_0/inst'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0_board.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0_board.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_rst_processing_system7_0_100M_0/unusual_s2mm_sys_rst_processing_system7_0_100M_0.xdc] for cell 'unusual_s2mm_sys_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_axi_dma_0_0/unusual_s2mm_sys_axi_dma_0_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_dma_0/U0'
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_auto_us_0/unusual_s2mm_sys_auto_us_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.srcs/sources_1/bd/unusual_s2mm_sys/ip/unusual_s2mm_sys_auto_us_0/unusual_s2mm_sys_auto_us_0_clocks.xdc] for cell 'unusual_s2mm_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1325.434 ; gain = 298.289 ; free physical = 8475 ; free virtual = 29190
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in -71 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1360.445 ; gain = 24.008 ; free physical = 8470 ; free virtual = 29185
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1a3fb0918

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19aebe141

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1774.938 ; gain = 0.000 ; free physical = 8118 ; free virtual = 28833

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 88 cells.
Phase 2 Constant Propagation | Checksum: 1cf9348f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1774.938 ; gain = 0.000 ; free physical = 8117 ; free virtual = 28832

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 529 unconnected nets.
INFO: [Opt 31-11] Eliminated 252 unconnected cells.
Phase 3 Sweep | Checksum: 17f0895ca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1774.938 ; gain = 0.000 ; free physical = 8117 ; free virtual = 28832

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1774.938 ; gain = 0.000 ; free physical = 8117 ; free virtual = 28832
Ending Logic Optimization Task | Checksum: 17f0895ca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1774.938 ; gain = 0.000 ; free physical = 8116 ; free virtual = 28831

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1b535655c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8033 ; free virtual = 28749
Ending Power Optimization Task | Checksum: 1b535655c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1941.996 ; gain = 167.059 ; free physical = 8033 ; free virtual = 28749
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1941.996 ; gain = 616.562 ; free physical = 8033 ; free virtual = 28749
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8031 ; free virtual = 28748
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/unusual_s2mm_sys_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in -71 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8031 ; free virtual = 28748
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8030 ; free virtual = 28748

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 98566580

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8030 ; free virtual = 28748
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 98566580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8030 ; free virtual = 28748

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 98566580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8030 ; free virtual = 28748

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 15cdf3a3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8030 ; free virtual = 28748
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: de3acf46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8030 ; free virtual = 28748

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1415217ee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8030 ; free virtual = 28747
Phase 1.2.1 Place Init Design | Checksum: 107982081

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8029 ; free virtual = 28746
Phase 1.2 Build Placer Netlist Model | Checksum: 107982081

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8029 ; free virtual = 28746

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 107982081

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8029 ; free virtual = 28746
Phase 1.3 Constrain Clocks/Macros | Checksum: 107982081

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8029 ; free virtual = 28746
Phase 1 Placer Initialization | Checksum: 107982081

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8029 ; free virtual = 28746

Phase 2 Global Placement
SimPL: WL = 552099 (2178, 549921)
SimPL: WL = 532871 (2310, 530561)
SimPL: WL = 524539 (2540, 521999)
SimPL: WL = 522637 (2536, 520101)
SimPL: WL = 518294 (2445, 515849)
Phase 2 Global Placement | Checksum: 22c7e8117

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28743

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22c7e8117

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28743

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14ded1a38

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28743

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 138a2a62a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28743

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 138a2a62a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28743

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1079d508e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28743

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1079d508e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28743

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 15fdfd481

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 15fdfd481

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 15fdfd481

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 15fdfd481

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742
Phase 3.7 Small Shape Detail Placement | Checksum: 15fdfd481

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15edf10fb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8024 ; free virtual = 28742
Phase 3 Detail Placement | Checksum: 15edf10fb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8024 ; free virtual = 28742

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 13d898fe9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 13d898fe9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 13d898fe9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 105f4c068

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 105f4c068

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 105f4c068

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.030. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1990c9a5c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742
Phase 4.1.3 Post Placement Optimization | Checksum: 1990c9a5c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742
Phase 4.1 Post Commit Optimization | Checksum: 1990c9a5c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1990c9a5c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1990c9a5c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1990c9a5c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742
Phase 4.4 Placer Reporting | Checksum: 1990c9a5c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1d931608f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d931608f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742
Ending Placer Task | Checksum: 1005d79a4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1941.996 ; gain = 0.000 ; free physical = 8025 ; free virtual = 28742
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1943.000 ; gain = 0.000 ; free physical = 8017 ; free virtual = 28742
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1943.000 ; gain = 0.000 ; free physical = 8017 ; free virtual = 28737
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1943.000 ; gain = 0.000 ; free physical = 8017 ; free virtual = 28737
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1943.000 ; gain = 0.000 ; free physical = 8017 ; free virtual = 28737
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in -71 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 298ac062 ConstDB: 0 ShapeSum: d6d2b942 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11af030e7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1943.000 ; gain = 0.000 ; free physical = 7950 ; free virtual = 28669

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11af030e7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1943.000 ; gain = 0.000 ; free physical = 7949 ; free virtual = 28668

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11af030e7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1943.000 ; gain = 0.000 ; free physical = 7942 ; free virtual = 28662
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17ff1c5a4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.019  | TNS=0.000  | WHS=-0.188 | THS=-78.938|

Phase 2 Router Initialization | Checksum: 1349eccab

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cbf48fa0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28633

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 116649f58

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.471  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2026d4717

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: a60b6f10

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.471  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10227d1e0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632
Phase 4 Rip-up And Reroute | Checksum: 10227d1e0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: b07705c5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.586  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: b07705c5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b07705c5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632
Phase 5 Delay and Skew Optimization | Checksum: b07705c5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 12bc6fe40

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.586  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: c64af66e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7913 ; free virtual = 28632

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.594025 %
  Global Horizontal Routing Utilization  = 0.71239 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f7cbd4ce

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7912 ; free virtual = 28632

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f7cbd4ce

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7912 ; free virtual = 28632

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10709bc03

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7912 ; free virtual = 28632

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.586  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10709bc03

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7912 ; free virtual = 28632
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7912 ; free virtual = 28631

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1952.996 ; gain = 9.996 ; free physical = 7912 ; free virtual = 28631
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1963.000 ; gain = 0.000 ; free physical = 7900 ; free virtual = 28629
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ctnguyen/work/tut_vivadohls/testing/axi_stream_testing_hls/unusual_s2mm_vivado/project_1/project_1.runs/impl_1/unusual_s2mm_sys_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in -71 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./unusual_s2mm_sys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2271.129 ; gain = 308.129 ; free physical = 7581 ; free virtual = 28307
INFO: [Common 17-206] Exiting Vivado at Fri Sep  9 03:09:02 2016...
