

================================================================
== Vivado HLS Report for 'Loop_Loop1_proc'
================================================================
* Date:           Sun Nov  7 14:28:05 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab4_z4m_prj
* Solution:       sol1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   | 10.00 ns | 8.470 ns |   0.10 ns  |
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16388|    16388| 0.164 ms | 0.164 ms |  16388|  16388|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop1   |    16386|    16386|         4|          1|          1|  16384|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      6|      0|    83|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    57|    -|
|Register         |        0|      -|    263|    64|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      6|    263|   204|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|     15|      1|     2|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln25_fu_121_p2       |     *    |      3|  0|  21|          32|          32|
    |mul_ln26_fu_125_p2       |     *    |      3|  0|  21|          32|          32|
    |i_fu_110_p2              |     +    |      0|  0|  22|          15|           1|
    |icmp_ln24_fu_104_p2      |   icmp   |      0|  0|  13|          15|          16|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      6|  0|  83|          98|          85|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |i_0_i_i_i_reg_93         |   9|          2|   15|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  57|         12|   19|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |data_in_load_reg_159     |  32|   0|   32|          0|
    |i_0_i_i_i_reg_93         |  15|   0|   15|          0|
    |icmp_ln24_reg_139        |   1|   0|    1|          0|
    |mul_ln25_reg_165         |  32|   0|   32|          0|
    |mul_ln26_reg_170         |  32|   0|   32|          0|
    |zext_ln25_reg_148        |  15|   0|   64|         49|
    |icmp_ln24_reg_139        |  64|  32|    1|          0|
    |zext_ln25_reg_148        |  64|  32|   64|         49|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 263|  64|  249|         98|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------+-----+-----+------------+-----------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | Loop_Loop1_proc | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | Loop_Loop1_proc | return value |
|ap_start          |  in |    1| ap_ctrl_hs | Loop_Loop1_proc | return value |
|ap_done           | out |    1| ap_ctrl_hs | Loop_Loop1_proc | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | Loop_Loop1_proc | return value |
|ap_idle           | out |    1| ap_ctrl_hs | Loop_Loop1_proc | return value |
|ap_ready          | out |    1| ap_ctrl_hs | Loop_Loop1_proc | return value |
|data_in_address0  | out |   14|  ap_memory |     data_in     |     array    |
|data_in_ce0       | out |    1|  ap_memory |     data_in     |     array    |
|data_in_q0        |  in |   32|  ap_memory |     data_in     |     array    |
|p_read            |  in |   32|   ap_none  |      p_read     |    scalar    |
|temp1_address0    | out |   14|  ap_memory |      temp1      |     array    |
|temp1_ce0         | out |    1|  ap_memory |      temp1      |     array    |
|temp1_we0         | out |    1|  ap_memory |      temp1      |     array    |
|temp1_d0          | out |   32|  ap_memory |      temp1      |     array    |
|p_read1           |  in |   32|   ap_none  |     p_read1     |    scalar    |
|temp2_address0    | out |   14|  ap_memory |      temp2      |     array    |
|temp2_ce0         | out |    1|  ap_memory |      temp2      |     array    |
|temp2_we0         | out |    1|  ap_memory |      temp2      |     array    |
|temp2_d0          | out |   32|  ap_memory |      temp2      |     array    |
+------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "br label %0"   --->   Operation 9 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i15 [ 0, %entry ], [ %i, %Loop1 ]"   --->   Operation 10 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.26ns)   --->   "%icmp_ln24 = icmp eq i15 %i_0_i_i_i, -16384" [./source/lab4_z4.c:24]   --->   Operation 11 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384) nounwind"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.14ns)   --->   "%i = add i15 %i_0_i_i_i, 1" [./source/lab4_z4.c:24]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %Loop_Loop1_proc.exit, label %Loop1" [./source/lab4_z4.c:24]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i15 %i_0_i_i_i to i64" [./source/lab4_z4.c:25]   --->   Operation 15 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [16384 x i32]* %data_in, i64 0, i64 %zext_ln25" [./source/lab4_z4.c:25]   --->   Operation 16 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%data_in_load = load i32* %data_in_addr, align 4" [./source/lab4_z4.c:25]   --->   Operation 17 'load' 'data_in_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 18 [1/2] (3.25ns)   --->   "%data_in_load = load i32* %data_in_addr, align 4" [./source/lab4_z4.c:25]   --->   Operation 18 'load' 'data_in_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 8.47>
ST_4 : Operation 19 [1/1] (8.47ns)   --->   "%mul_ln25 = mul nsw i32 %data_in_load, %p_read_2" [./source/lab4_z4.c:25]   --->   Operation 19 'mul' 'mul_ln25' <Predicate = (!icmp_ln24)> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 20 [1/1] (8.47ns)   --->   "%mul_ln26 = mul nsw i32 %data_in_load, %p_read_1" [./source/lab4_z4.c:26]   --->   Operation 20 'mul' 'mul_ln26' <Predicate = (!icmp_ln24)> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [./source/lab4_z4.c:24]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [./source/lab4_z4.c:24]   --->   Operation 22 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [./source/lab4_z4.c:25]   --->   Operation 23 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%temp1_addr = getelementptr inbounds [16384 x i32]* %temp1, i64 0, i64 %zext_ln25" [./source/lab4_z4.c:25]   --->   Operation 24 'getelementptr' 'temp1_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (3.25ns)   --->   "store i32 %mul_ln25, i32* %temp1_addr, align 4" [./source/lab4_z4.c:25]   --->   Operation 25 'store' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%temp2_addr = getelementptr inbounds [16384 x i32]* %temp2, i64 0, i64 %zext_ln25" [./source/lab4_z4.c:26]   --->   Operation 26 'getelementptr' 'temp2_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (3.25ns)   --->   "store i32 %mul_ln26, i32* %temp2_addr, align 4" [./source/lab4_z4.c:26]   --->   Operation 27 'store' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_i) nounwind" [./source/lab4_z4.c:27]   --->   Operation 28 'specregionend' 'empty_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "br label %0" [./source/lab4_z4.c:24]   --->   Operation 29 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read             ) [ 0011110]
p_read_2          (read             ) [ 0011110]
br_ln0            (br               ) [ 0111110]
i_0_i_i_i         (phi              ) [ 0010000]
icmp_ln24         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln24           (br               ) [ 0000000]
zext_ln25         (zext             ) [ 0011110]
data_in_addr      (getelementptr    ) [ 0011000]
data_in_load      (load             ) [ 0010100]
mul_ln25          (mul              ) [ 0010010]
mul_ln26          (mul              ) [ 0010010]
specloopname_ln24 (specloopname     ) [ 0000000]
tmp_i             (specregionbegin  ) [ 0000000]
specpipeline_ln25 (specpipeline     ) [ 0000000]
temp1_addr        (getelementptr    ) [ 0000000]
store_ln25        (store            ) [ 0000000]
temp2_addr        (getelementptr    ) [ 0000000]
store_ln26        (store            ) [ 0000000]
empty_8           (specregionend    ) [ 0000000]
br_ln24           (br               ) [ 0111110]
ret_ln0           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="temp2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="p_read_1_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_2_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="data_in_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="15" slack="0"/>
<pin id="58" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="14" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_load/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="temp1_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="15" slack="3"/>
<pin id="71" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_addr/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln25_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="1"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="temp2_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="15" slack="3"/>
<pin id="84" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_addr/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln26_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="14" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/5 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_0_i_i_i_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="15" slack="1"/>
<pin id="95" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_0_i_i_i_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="15" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln24_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="0" index="1" bw="15" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="15" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln25_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="15" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="mul_ln25_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="0" index="1" bw="32" slack="3"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="mul_ln26_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="32" slack="3"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/4 "/>
</bind>
</comp>

<comp id="129" class="1005" name="p_read_1_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="3"/>
<pin id="131" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="p_read_2_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="3"/>
<pin id="136" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="icmp_ln24_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="15" slack="0"/>
<pin id="145" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="148" class="1005" name="zext_ln25_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="3"/>
<pin id="150" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="154" class="1005" name="data_in_addr_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="1"/>
<pin id="156" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="159" class="1005" name="data_in_load_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_in_load "/>
</bind>
</comp>

<comp id="165" class="1005" name="mul_ln25_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln25 "/>
</bind>
</comp>

<comp id="170" class="1005" name="mul_ln26_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="97" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="97" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="97" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="132"><net_src comp="42" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="48" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="142"><net_src comp="104" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="110" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="151"><net_src comp="116" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="157"><net_src comp="54" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="162"><net_src comp="61" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="168"><net_src comp="121" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="173"><net_src comp="125" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="87" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_in | {}
	Port: temp1 | {5 }
	Port: temp2 | {5 }
 - Input state : 
	Port: Loop_Loop1_proc : data_in | {2 3 }
	Port: Loop_Loop1_proc : p_read | {1 }
	Port: Loop_Loop1_proc : p_read1 | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		zext_ln25 : 1
		data_in_addr : 2
		data_in_load : 3
	State 3
	State 4
	State 5
		store_ln25 : 1
		store_ln26 : 1
		empty_8 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln25_fu_121   |    3    |    0    |    21   |
|          |   mul_ln26_fu_125   |    3    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|    add   |       i_fu_110      |    0    |    0    |    22   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln24_fu_104  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|   read   | p_read_1_read_fu_42 |    0    |    0    |    0    |
|          | p_read_2_read_fu_48 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |   zext_ln25_fu_116  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    6    |    0    |    77   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|data_in_addr_reg_154|   14   |
|data_in_load_reg_159|   32   |
|  i_0_i_i_i_reg_93  |   15   |
|      i_reg_143     |   15   |
|  icmp_ln24_reg_139 |    1   |
|  mul_ln25_reg_165  |   32   |
|  mul_ln26_reg_170  |   32   |
|  p_read_1_reg_129  |   32   |
|  p_read_2_reg_134  |   32   |
|  zext_ln25_reg_148 |   64   |
+--------------------+--------+
|        Total       |   269  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  1.664  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   77   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   269  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   269  |   86   |
+-----------+--------+--------+--------+--------+
