#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000022a483bf320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000022a482aa180 .scope module, "tb" "tb" 3 21;
 .timescale -12 -12;
L_0000022a483cf780 .functor NOT 1, L_0000022a48429fd0, C4<0>, C4<0>, C4<0>;
L_0000022a483d0040 .functor XOR 1, L_0000022a48429df0, L_0000022a484297b0, C4<0>, C4<0>;
L_0000022a483cfc50 .functor XOR 1, L_0000022a483d0040, L_0000022a4842abb0, C4<0>, C4<0>;
v0000022a48427510_0 .net "E", 0 0, v0000022a48427f10_0;  1 drivers
v0000022a484271f0_0 .net "L", 0 0, v0000022a48427fb0_0;  1 drivers
v0000022a48427650_0 .net "Q_dut", 0 0, v0000022a48427d30_0;  1 drivers
v0000022a48427c90_0 .net "Q_ref", 0 0, v0000022a483b8ba0_0;  1 drivers
v0000022a484275b0_0 .net "R", 0 0, v0000022a48427470_0;  1 drivers
v0000022a48427dd0_0 .net *"_ivl_10", 0 0, L_0000022a4842abb0;  1 drivers
v0000022a484273d0_0 .net *"_ivl_12", 0 0, L_0000022a483cfc50;  1 drivers
v0000022a484276f0_0 .net *"_ivl_2", 0 0, L_0000022a4842a890;  1 drivers
v0000022a48427790_0 .net *"_ivl_4", 0 0, L_0000022a48429df0;  1 drivers
v0000022a48427830_0 .net *"_ivl_6", 0 0, L_0000022a484297b0;  1 drivers
v0000022a484278d0_0 .net *"_ivl_8", 0 0, L_0000022a483d0040;  1 drivers
v0000022a48429d50_0 .var "clk", 0 0;
v0000022a484290d0_0 .var/2u "stats1", 159 0;
v0000022a48429990_0 .var/2u "strobe", 0 0;
v0000022a4842af70_0 .net "tb_match", 0 0, L_0000022a48429fd0;  1 drivers
v0000022a48429a30_0 .net "tb_mismatch", 0 0, L_0000022a483cf780;  1 drivers
v0000022a4842aed0_0 .net "w", 0 0, v0000022a48427ab0_0;  1 drivers
L_0000022a4842a890 .concat [ 1 0 0 0], v0000022a483b8ba0_0;
L_0000022a48429df0 .concat [ 1 0 0 0], v0000022a483b8ba0_0;
L_0000022a484297b0 .concat [ 1 0 0 0], v0000022a48427d30_0;
L_0000022a4842abb0 .concat [ 1 0 0 0], v0000022a483b8ba0_0;
L_0000022a48429fd0 .cmp/eeq 1, L_0000022a4842a890, L_0000022a483cfc50;
S_0000022a482aa310 .scope module, "good1" "RefModule" 3 66, 4 2 0, S_0000022a482aa180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "E";
    .port_info 4 /INPUT 1 "L";
    .port_info 5 /OUTPUT 1 "Q";
v0000022a48393810_0 .net "E", 0 0, v0000022a48427f10_0;  alias, 1 drivers
v0000022a483bc530_0 .net "L", 0 0, v0000022a48427fb0_0;  alias, 1 drivers
v0000022a483b8ba0_0 .var "Q", 0 0;
v0000022a482ae360_0 .net "R", 0 0, v0000022a48427470_0;  alias, 1 drivers
v0000022a482ae400_0 .net "clk", 0 0, v0000022a48429d50_0;  1 drivers
v0000022a48427290_0 .net "w", 0 0, v0000022a48427ab0_0;  alias, 1 drivers
E_0000022a483c3140 .event posedge, v0000022a482ae400_0;
S_0000022a482ae4a0 .scope module, "stim1" "stimulus_gen" 3 59, 3 6 0, S_0000022a482aa180;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "w";
    .port_info 2 /OUTPUT 1 "R";
    .port_info 3 /OUTPUT 1 "E";
    .port_info 4 /OUTPUT 1 "L";
v0000022a48427f10_0 .var "E", 0 0;
v0000022a48427fb0_0 .var "L", 0 0;
v0000022a48427470_0 .var "R", 0 0;
v0000022a48427970_0 .net "clk", 0 0, v0000022a48429d50_0;  alias, 1 drivers
v0000022a48427ab0_0 .var "w", 0 0;
E_0000022a483c2380/0 .event negedge, v0000022a482ae400_0;
E_0000022a483c2380/1 .event posedge, v0000022a482ae400_0;
E_0000022a483c2380 .event/or E_0000022a483c2380/0, E_0000022a483c2380/1;
S_0000022a482ae630 .scope module, "top_module1" "TopModule" 3 74, 5 3 0, S_0000022a482aa180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "E";
    .port_info 4 /INPUT 1 "L";
    .port_info 5 /OUTPUT 1 "Q";
v0000022a48427a10_0 .net "E", 0 0, v0000022a48427f10_0;  alias, 1 drivers
v0000022a48427330_0 .net "L", 0 0, v0000022a48427fb0_0;  alias, 1 drivers
v0000022a48427d30_0 .var "Q", 0 0;
v0000022a48427e70_0 .net "R", 0 0, v0000022a48427470_0;  alias, 1 drivers
v0000022a484270b0_0 .net *"_ivl_0", 0 0, L_0000022a4842a250;  1 drivers
v0000022a48427150_0 .net "clk", 0 0, v0000022a48429d50_0;  alias, 1 drivers
v0000022a48427b50_0 .net "next_Q", 0 0, L_0000022a4842a7f0;  1 drivers
v0000022a48427bf0_0 .net "w", 0 0, v0000022a48427ab0_0;  alias, 1 drivers
L_0000022a4842a250 .functor MUXZ 1, v0000022a48427d30_0, v0000022a48427ab0_0, v0000022a48427f10_0, C4<>;
L_0000022a4842a7f0 .functor MUXZ 1, L_0000022a4842a250, v0000022a48427470_0, v0000022a48427fb0_0, C4<>;
S_0000022a483c6720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 84, 3 84 0, S_0000022a482aa180;
 .timescale -12 -12;
E_0000022a483c2240 .event edge, v0000022a48429990_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000022a48429990_0;
    %nor/r;
    %assign/vec4 v0000022a48429990_0, 0;
    %wait E_0000022a483c2240;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000022a482ae4a0;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000022a483c2380;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0000022a48427fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022a48427f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022a48427470_0, 0;
    %assign/vec4 v0000022a48427ab0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 16 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000022a482aa310;
T_2 ;
    %wait E_0000022a483c3140;
    %load/vec4 v0000022a483bc530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000022a482ae360_0;
    %assign/vec4 v0000022a483b8ba0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000022a48393810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000022a48427290_0;
    %assign/vec4 v0000022a483b8ba0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000022a482ae630;
T_3 ;
    %wait E_0000022a483c3140;
    %load/vec4 v0000022a48427b50_0;
    %assign/vec4 v0000022a48427d30_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000022a482aa180;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a48429d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022a48429990_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000022a482aa180;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000022a48429d50_0;
    %inv;
    %store/vec4 v0000022a48429d50_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000022a482aa180;
T_6 ;
    %vpi_call/w 3 51 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000001, v0000022a48427970_0, v0000022a48429a30_0, v0000022a48429d50_0, v0000022a4842aed0_0, v0000022a484275b0_0, v0000022a48427510_0, v0000022a484271f0_0, v0000022a48427c90_0, v0000022a48427650_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000022a482aa180;
T_7 ;
    %load/vec4 v0000022a484290d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", &PV<v0000022a484290d0_0, 64, 32>, &PV<v0000022a484290d0_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 94 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 96 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000022a484290d0_0, 128, 32>, &PV<v0000022a484290d0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 97 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 98 "$display", "Mismatches: %1d in %1d samples", &PV<v0000022a484290d0_0, 128, 32>, &PV<v0000022a484290d0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000022a482aa180;
T_8 ;
    %wait E_0000022a483c2380;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000022a484290d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022a484290d0_0, 4, 32;
    %load/vec4 v0000022a4842af70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000022a484290d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 109 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022a484290d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000022a484290d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022a484290d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000022a48427c90_0;
    %load/vec4 v0000022a48427c90_0;
    %load/vec4 v0000022a48427650_0;
    %xor;
    %load/vec4 v0000022a48427c90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000022a484290d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 113 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022a484290d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000022a484290d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000022a484290d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000022a482aa180;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 121 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 122 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob061_2014_q4a_test.sv";
    "dataset_code-complete-iccad2023/Prob061_2014_q4a_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob061_2014_q4a/Prob061_2014_q4a_sample01.sv";
