
rfid_system.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000251e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000b4  00802000  0000251e  000025b2  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000299  008020b4  008020b4  00002668  2**2
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002666  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000026c4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000480  00000000  00000000  00002704  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a563  00000000  00000000  00002b84  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000409a  00000000  00000000  0000d0e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000067bb  00000000  00000000  00011181  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000cec  00000000  00000000  0001793c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000339c7  00000000  00000000  00018628  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000035fa  00000000  00000000  0004bfef  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000430  00000000  00000000  0004f5e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00002b79  00000000  00000000  0004fa19  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	04 c1       	rjmp	.+520    	; 0x20a <__ctors_end>
       2:	00 00       	nop
       4:	1f c1       	rjmp	.+574    	; 0x244 <__bad_interrupt>
       6:	00 00       	nop
       8:	1d c1       	rjmp	.+570    	; 0x244 <__bad_interrupt>
       a:	00 00       	nop
       c:	1b c1       	rjmp	.+566    	; 0x244 <__bad_interrupt>
       e:	00 00       	nop
      10:	19 c1       	rjmp	.+562    	; 0x244 <__bad_interrupt>
      12:	00 00       	nop
      14:	17 c1       	rjmp	.+558    	; 0x244 <__bad_interrupt>
      16:	00 00       	nop
      18:	15 c1       	rjmp	.+554    	; 0x244 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	13 c1       	rjmp	.+550    	; 0x244 <__bad_interrupt>
      1e:	00 00       	nop
      20:	11 c1       	rjmp	.+546    	; 0x244 <__bad_interrupt>
      22:	00 00       	nop
      24:	0f c1       	rjmp	.+542    	; 0x244 <__bad_interrupt>
      26:	00 00       	nop
      28:	0d c1       	rjmp	.+538    	; 0x244 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	0b c1       	rjmp	.+534    	; 0x244 <__bad_interrupt>
      2e:	00 00       	nop
      30:	09 c1       	rjmp	.+530    	; 0x244 <__bad_interrupt>
      32:	00 00       	nop
      34:	07 c1       	rjmp	.+526    	; 0x244 <__bad_interrupt>
      36:	00 00       	nop
      38:	0c 94 a3 0f 	jmp	0x1f46	; 0x1f46 <__vector_14>
      3c:	03 c1       	rjmp	.+518    	; 0x244 <__bad_interrupt>
      3e:	00 00       	nop
      40:	01 c1       	rjmp	.+514    	; 0x244 <__bad_interrupt>
      42:	00 00       	nop
      44:	ff c0       	rjmp	.+510    	; 0x244 <__bad_interrupt>
      46:	00 00       	nop
      48:	fd c0       	rjmp	.+506    	; 0x244 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	fb c0       	rjmp	.+502    	; 0x244 <__bad_interrupt>
      4e:	00 00       	nop
      50:	f9 c0       	rjmp	.+498    	; 0x244 <__bad_interrupt>
      52:	00 00       	nop
      54:	f7 c0       	rjmp	.+494    	; 0x244 <__bad_interrupt>
      56:	00 00       	nop
      58:	f5 c0       	rjmp	.+490    	; 0x244 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	f3 c0       	rjmp	.+486    	; 0x244 <__bad_interrupt>
      5e:	00 00       	nop
      60:	0c 94 7a 0f 	jmp	0x1ef4	; 0x1ef4 <__vector_24>
      64:	ef c0       	rjmp	.+478    	; 0x244 <__bad_interrupt>
      66:	00 00       	nop
      68:	ed c0       	rjmp	.+474    	; 0x244 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	eb c0       	rjmp	.+470    	; 0x244 <__bad_interrupt>
      6e:	00 00       	nop
      70:	e9 c0       	rjmp	.+466    	; 0x244 <__bad_interrupt>
      72:	00 00       	nop
      74:	e7 c0       	rjmp	.+462    	; 0x244 <__bad_interrupt>
      76:	00 00       	nop
      78:	e5 c0       	rjmp	.+458    	; 0x244 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e3 c0       	rjmp	.+454    	; 0x244 <__bad_interrupt>
      7e:	00 00       	nop
      80:	e1 c0       	rjmp	.+450    	; 0x244 <__bad_interrupt>
      82:	00 00       	nop
      84:	df c0       	rjmp	.+446    	; 0x244 <__bad_interrupt>
      86:	00 00       	nop
      88:	dd c0       	rjmp	.+442    	; 0x244 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	db c0       	rjmp	.+438    	; 0x244 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d9 c0       	rjmp	.+434    	; 0x244 <__bad_interrupt>
      92:	00 00       	nop
      94:	d7 c0       	rjmp	.+430    	; 0x244 <__bad_interrupt>
      96:	00 00       	nop
      98:	d5 c0       	rjmp	.+426    	; 0x244 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d3 c0       	rjmp	.+422    	; 0x244 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	d1 c0       	rjmp	.+418    	; 0x244 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	cf c0       	rjmp	.+414    	; 0x244 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	cd c0       	rjmp	.+410    	; 0x244 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	cb c0       	rjmp	.+406    	; 0x244 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c9 c0       	rjmp	.+402    	; 0x244 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c7 c0       	rjmp	.+398    	; 0x244 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c5 c0       	rjmp	.+394    	; 0x244 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	c3 c0       	rjmp	.+390    	; 0x244 <__bad_interrupt>
      be:	00 00       	nop
      c0:	c1 c0       	rjmp	.+386    	; 0x244 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	bf c0       	rjmp	.+382    	; 0x244 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	bd c0       	rjmp	.+378    	; 0x244 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	bb c0       	rjmp	.+374    	; 0x244 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	b9 c0       	rjmp	.+370    	; 0x244 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	b7 c0       	rjmp	.+366    	; 0x244 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	b5 c0       	rjmp	.+362    	; 0x244 <__bad_interrupt>
      da:	00 00       	nop
      dc:	b3 c0       	rjmp	.+358    	; 0x244 <__bad_interrupt>
      de:	00 00       	nop
      e0:	b1 c0       	rjmp	.+354    	; 0x244 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	af c0       	rjmp	.+350    	; 0x244 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	ad c0       	rjmp	.+346    	; 0x244 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ab c0       	rjmp	.+342    	; 0x244 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a9 c0       	rjmp	.+338    	; 0x244 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a7 c0       	rjmp	.+334    	; 0x244 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a5 c0       	rjmp	.+330    	; 0x244 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a3 c0       	rjmp	.+326    	; 0x244 <__bad_interrupt>
      fe:	00 00       	nop
     100:	a1 c0       	rjmp	.+322    	; 0x244 <__bad_interrupt>
     102:	00 00       	nop
     104:	9f c0       	rjmp	.+318    	; 0x244 <__bad_interrupt>
     106:	00 00       	nop
     108:	9d c0       	rjmp	.+314    	; 0x244 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	9b c0       	rjmp	.+310    	; 0x244 <__bad_interrupt>
     10e:	00 00       	nop
     110:	99 c0       	rjmp	.+306    	; 0x244 <__bad_interrupt>
     112:	00 00       	nop
     114:	97 c0       	rjmp	.+302    	; 0x244 <__bad_interrupt>
     116:	00 00       	nop
     118:	95 c0       	rjmp	.+298    	; 0x244 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	93 c0       	rjmp	.+294    	; 0x244 <__bad_interrupt>
     11e:	00 00       	nop
     120:	91 c0       	rjmp	.+290    	; 0x244 <__bad_interrupt>
     122:	00 00       	nop
     124:	8f c0       	rjmp	.+286    	; 0x244 <__bad_interrupt>
     126:	00 00       	nop
     128:	8d c0       	rjmp	.+282    	; 0x244 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	8b c0       	rjmp	.+278    	; 0x244 <__bad_interrupt>
     12e:	00 00       	nop
     130:	89 c0       	rjmp	.+274    	; 0x244 <__bad_interrupt>
     132:	00 00       	nop
     134:	87 c0       	rjmp	.+270    	; 0x244 <__bad_interrupt>
     136:	00 00       	nop
     138:	85 c0       	rjmp	.+266    	; 0x244 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	83 c0       	rjmp	.+262    	; 0x244 <__bad_interrupt>
     13e:	00 00       	nop
     140:	81 c0       	rjmp	.+258    	; 0x244 <__bad_interrupt>
     142:	00 00       	nop
     144:	7f c0       	rjmp	.+254    	; 0x244 <__bad_interrupt>
     146:	00 00       	nop
     148:	7d c0       	rjmp	.+250    	; 0x244 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	7b c0       	rjmp	.+246    	; 0x244 <__bad_interrupt>
     14e:	00 00       	nop
     150:	79 c0       	rjmp	.+242    	; 0x244 <__bad_interrupt>
     152:	00 00       	nop
     154:	77 c0       	rjmp	.+238    	; 0x244 <__bad_interrupt>
     156:	00 00       	nop
     158:	75 c0       	rjmp	.+234    	; 0x244 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	73 c0       	rjmp	.+230    	; 0x244 <__bad_interrupt>
     15e:	00 00       	nop
     160:	71 c0       	rjmp	.+226    	; 0x244 <__bad_interrupt>
     162:	00 00       	nop
     164:	6f c0       	rjmp	.+222    	; 0x244 <__bad_interrupt>
     166:	00 00       	nop
     168:	6d c0       	rjmp	.+218    	; 0x244 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	6b c0       	rjmp	.+214    	; 0x244 <__bad_interrupt>
     16e:	00 00       	nop
     170:	69 c0       	rjmp	.+210    	; 0x244 <__bad_interrupt>
     172:	00 00       	nop
     174:	67 c0       	rjmp	.+206    	; 0x244 <__bad_interrupt>
     176:	00 00       	nop
     178:	65 c0       	rjmp	.+202    	; 0x244 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	63 c0       	rjmp	.+198    	; 0x244 <__bad_interrupt>
     17e:	00 00       	nop
     180:	61 c0       	rjmp	.+194    	; 0x244 <__bad_interrupt>
     182:	00 00       	nop
     184:	5f c0       	rjmp	.+190    	; 0x244 <__bad_interrupt>
     186:	00 00       	nop
     188:	5d c0       	rjmp	.+186    	; 0x244 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	5b c0       	rjmp	.+182    	; 0x244 <__bad_interrupt>
     18e:	00 00       	nop
     190:	59 c0       	rjmp	.+178    	; 0x244 <__bad_interrupt>
     192:	00 00       	nop
     194:	57 c0       	rjmp	.+174    	; 0x244 <__bad_interrupt>
     196:	00 00       	nop
     198:	55 c0       	rjmp	.+170    	; 0x244 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	53 c0       	rjmp	.+166    	; 0x244 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	51 c0       	rjmp	.+162    	; 0x244 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	4f c0       	rjmp	.+158    	; 0x244 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	4d c0       	rjmp	.+154    	; 0x244 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	4b c0       	rjmp	.+150    	; 0x244 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	49 c0       	rjmp	.+146    	; 0x244 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	47 c0       	rjmp	.+142    	; 0x244 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	45 c0       	rjmp	.+138    	; 0x244 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	43 c0       	rjmp	.+134    	; 0x244 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	41 c0       	rjmp	.+130    	; 0x244 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	3f c0       	rjmp	.+126    	; 0x244 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	3d c0       	rjmp	.+122    	; 0x244 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	3b c0       	rjmp	.+118    	; 0x244 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	39 c0       	rjmp	.+114    	; 0x244 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	37 c0       	rjmp	.+110    	; 0x244 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	35 c0       	rjmp	.+106    	; 0x244 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	33 c0       	rjmp	.+102    	; 0x244 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	31 c0       	rjmp	.+98     	; 0x244 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	2f c0       	rjmp	.+94     	; 0x244 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	2d c0       	rjmp	.+90     	; 0x244 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	2b c0       	rjmp	.+86     	; 0x244 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	29 c0       	rjmp	.+82     	; 0x244 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 54 0c 	jmp	0x18a8	; 0x18a8 <__vector_125>
     1f8:	0c 94 08 0d 	jmp	0x1a10	; 0x1a10 <__vector_126>
     1fc:	f9 07       	cpc	r31, r25
     1fe:	fc 07       	cpc	r31, r28
     200:	ff 07       	cpc	r31, r31
     202:	02 08       	sbc	r0, r2
     204:	05 08       	sbc	r0, r5
     206:	08 08       	sbc	r0, r8
     208:	0b 08       	sbc	r0, r11

0000020a <__ctors_end>:
     20a:	11 24       	eor	r1, r1
     20c:	1f be       	out	0x3f, r1	; 63
     20e:	cf ef       	ldi	r28, 0xFF	; 255
     210:	cd bf       	out	0x3d, r28	; 61
     212:	d7 e2       	ldi	r29, 0x27	; 39
     214:	de bf       	out	0x3e, r29	; 62

00000216 <__do_copy_data>:
     216:	10 e2       	ldi	r17, 0x20	; 32
     218:	a0 e0       	ldi	r26, 0x00	; 0
     21a:	b0 e2       	ldi	r27, 0x20	; 32
     21c:	ee e1       	ldi	r30, 0x1E	; 30
     21e:	f5 e2       	ldi	r31, 0x25	; 37
     220:	02 c0       	rjmp	.+4      	; 0x226 <__do_copy_data+0x10>
     222:	05 90       	lpm	r0, Z+
     224:	0d 92       	st	X+, r0
     226:	a4 3b       	cpi	r26, 0xB4	; 180
     228:	b1 07       	cpc	r27, r17
     22a:	d9 f7       	brne	.-10     	; 0x222 <__do_copy_data+0xc>

0000022c <__do_clear_bss>:
     22c:	23 e2       	ldi	r18, 0x23	; 35
     22e:	a4 eb       	ldi	r26, 0xB4	; 180
     230:	b0 e2       	ldi	r27, 0x20	; 32
     232:	01 c0       	rjmp	.+2      	; 0x236 <.do_clear_bss_start>

00000234 <.do_clear_bss_loop>:
     234:	1d 92       	st	X+, r1

00000236 <.do_clear_bss_start>:
     236:	ad 34       	cpi	r26, 0x4D	; 77
     238:	b2 07       	cpc	r27, r18
     23a:	e1 f7       	brne	.-8      	; 0x234 <.do_clear_bss_loop>
     23c:	0e 94 79 0e 	call	0x1cf2	; 0x1cf2 <main>
     240:	0c 94 8d 12 	jmp	0x251a	; 0x251a <_exit>

00000244 <__bad_interrupt>:
     244:	dd ce       	rjmp	.-582    	; 0x0 <__vectors>

00000246 <udi_cdc_comm_disable>:
}

iram_size_t udi_cdc_get_nb_received_data(void)
{
	return udi_cdc_multi_get_nb_received_data(0);
}
     246:	80 91 ca 21 	lds	r24, 0x21CA	; 0x8021ca <udi_cdc_nb_comm_enabled>
     24a:	81 50       	subi	r24, 0x01	; 1
     24c:	80 93 ca 21 	sts	0x21CA, r24	; 0x8021ca <udi_cdc_nb_comm_enabled>
     250:	08 95       	ret

00000252 <udi_cdc_data_setup>:
     252:	80 e0       	ldi	r24, 0x00	; 0
     254:	08 95       	ret

00000256 <udi_cdc_getsetting>:
     256:	80 e0       	ldi	r24, 0x00	; 0
     258:	08 95       	ret

0000025a <udi_cdc_comm_setup>:
     25a:	80 91 1c 23 	lds	r24, 0x231C	; 0x80231c <udd_g_ctrlreq>
     25e:	88 23       	and	r24, r24
     260:	cc f4       	brge	.+50     	; 0x294 <udi_cdc_comm_setup+0x3a>
     262:	80 76       	andi	r24, 0x60	; 96
     264:	80 32       	cpi	r24, 0x20	; 32
     266:	b9 f5       	brne	.+110    	; 0x2d6 <udi_cdc_comm_setup+0x7c>
     268:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <udd_g_ctrlreq+0x1>
     26c:	81 32       	cpi	r24, 0x21	; 33
     26e:	a9 f5       	brne	.+106    	; 0x2da <udi_cdc_comm_setup+0x80>
     270:	80 91 22 23 	lds	r24, 0x2322	; 0x802322 <udd_g_ctrlreq+0x6>
     274:	90 91 23 23 	lds	r25, 0x2323	; 0x802323 <udd_g_ctrlreq+0x7>
     278:	07 97       	sbiw	r24, 0x07	; 7
     27a:	89 f5       	brne	.+98     	; 0x2de <udi_cdc_comm_setup+0x84>
     27c:	ec e1       	ldi	r30, 0x1C	; 28
     27e:	f3 e2       	ldi	r31, 0x23	; 35
     280:	88 ed       	ldi	r24, 0xD8	; 216
     282:	91 e2       	ldi	r25, 0x21	; 33
     284:	80 87       	std	Z+8, r24	; 0x08
     286:	91 87       	std	Z+9, r25	; 0x09
     288:	87 e0       	ldi	r24, 0x07	; 7
     28a:	90 e0       	ldi	r25, 0x00	; 0
     28c:	82 87       	std	Z+10, r24	; 0x0a
     28e:	93 87       	std	Z+11, r25	; 0x0b
     290:	81 e0       	ldi	r24, 0x01	; 1
     292:	08 95       	ret
     294:	80 76       	andi	r24, 0x60	; 96
     296:	80 32       	cpi	r24, 0x20	; 32
     298:	21 f5       	brne	.+72     	; 0x2e2 <udi_cdc_comm_setup+0x88>
     29a:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <udd_g_ctrlreq+0x1>
     29e:	80 32       	cpi	r24, 0x20	; 32
     2a0:	21 f0       	breq	.+8      	; 0x2aa <udi_cdc_comm_setup+0x50>
     2a2:	82 32       	cpi	r24, 0x22	; 34
     2a4:	01 f1       	breq	.+64     	; 0x2e6 <udi_cdc_comm_setup+0x8c>
     2a6:	80 e0       	ldi	r24, 0x00	; 0
     2a8:	08 95       	ret
     2aa:	80 91 22 23 	lds	r24, 0x2322	; 0x802322 <udd_g_ctrlreq+0x6>
     2ae:	90 91 23 23 	lds	r25, 0x2323	; 0x802323 <udd_g_ctrlreq+0x7>
     2b2:	07 97       	sbiw	r24, 0x07	; 7
     2b4:	d1 f4       	brne	.+52     	; 0x2ea <udi_cdc_comm_setup+0x90>
     2b6:	ec e1       	ldi	r30, 0x1C	; 28
     2b8:	f3 e2       	ldi	r31, 0x23	; 35
     2ba:	87 e7       	ldi	r24, 0x77	; 119
     2bc:	91 e0       	ldi	r25, 0x01	; 1
     2be:	84 87       	std	Z+12, r24	; 0x0c
     2c0:	95 87       	std	Z+13, r25	; 0x0d
     2c2:	88 ed       	ldi	r24, 0xD8	; 216
     2c4:	91 e2       	ldi	r25, 0x21	; 33
     2c6:	80 87       	std	Z+8, r24	; 0x08
     2c8:	91 87       	std	Z+9, r25	; 0x09
     2ca:	87 e0       	ldi	r24, 0x07	; 7
     2cc:	90 e0       	ldi	r25, 0x00	; 0
     2ce:	82 87       	std	Z+10, r24	; 0x0a
     2d0:	93 87       	std	Z+11, r25	; 0x0b
     2d2:	81 e0       	ldi	r24, 0x01	; 1
     2d4:	08 95       	ret
     2d6:	80 e0       	ldi	r24, 0x00	; 0
     2d8:	08 95       	ret
     2da:	80 e0       	ldi	r24, 0x00	; 0
     2dc:	08 95       	ret
     2de:	80 e0       	ldi	r24, 0x00	; 0
     2e0:	08 95       	ret
     2e2:	80 e0       	ldi	r24, 0x00	; 0
     2e4:	08 95       	ret
     2e6:	81 e0       	ldi	r24, 0x01	; 1
     2e8:	08 95       	ret
     2ea:	80 e0       	ldi	r24, 0x00	; 0
     2ec:	08 95       	ret

000002ee <udi_cdc_line_coding_received>:
     2ee:	08 95       	ret

000002f0 <udi_cdc_comm_enable>:
     2f0:	10 92 ca 21 	sts	0x21CA, r1	; 0x8021ca <udi_cdc_nb_comm_enabled>
     2f4:	10 92 d6 21 	sts	0x21D6, r1	; 0x8021d6 <udi_cdc_state>
     2f8:	10 92 d7 21 	sts	0x21D7, r1	; 0x8021d7 <udi_cdc_state+0x1>
     2fc:	ec ec       	ldi	r30, 0xCC	; 204
     2fe:	f1 e2       	ldi	r31, 0x21	; 33
     300:	81 ea       	ldi	r24, 0xA1	; 161
     302:	80 83       	st	Z, r24
     304:	80 e2       	ldi	r24, 0x20	; 32
     306:	81 83       	std	Z+1, r24	; 0x01
     308:	12 82       	std	Z+2, r1	; 0x02
     30a:	13 82       	std	Z+3, r1	; 0x03
     30c:	14 82       	std	Z+4, r1	; 0x04
     30e:	15 82       	std	Z+5, r1	; 0x05
     310:	82 e0       	ldi	r24, 0x02	; 2
     312:	90 e0       	ldi	r25, 0x00	; 0
     314:	86 83       	std	Z+6, r24	; 0x06
     316:	97 83       	std	Z+7, r25	; 0x07
     318:	10 86       	std	Z+8, r1	; 0x08
     31a:	11 86       	std	Z+9, r1	; 0x09
     31c:	e8 ed       	ldi	r30, 0xD8	; 216
     31e:	f1 e2       	ldi	r31, 0x21	; 33
     320:	80 e0       	ldi	r24, 0x00	; 0
     322:	92 ec       	ldi	r25, 0xC2	; 194
     324:	a1 e0       	ldi	r26, 0x01	; 1
     326:	b0 e0       	ldi	r27, 0x00	; 0
     328:	80 83       	st	Z, r24
     32a:	91 83       	std	Z+1, r25	; 0x01
     32c:	a2 83       	std	Z+2, r26	; 0x02
     32e:	b3 83       	std	Z+3, r27	; 0x03
     330:	14 82       	std	Z+4, r1	; 0x04
     332:	15 82       	std	Z+5, r1	; 0x05
     334:	88 e0       	ldi	r24, 0x08	; 8
     336:	86 83       	std	Z+6, r24	; 0x06
     338:	5b d5       	rcall	.+2742   	; 0xdf0 <stdio_usb_enable>
     33a:	88 23       	and	r24, r24
     33c:	29 f0       	breq	.+10     	; 0x348 <udi_cdc_comm_enable+0x58>
     33e:	90 91 ca 21 	lds	r25, 0x21CA	; 0x8021ca <udi_cdc_nb_comm_enabled>
     342:	9f 5f       	subi	r25, 0xFF	; 255
     344:	90 93 ca 21 	sts	0x21CA, r25	; 0x8021ca <udi_cdc_nb_comm_enabled>
     348:	08 95       	ret

0000034a <udi_cdc_tx_send>:
     34a:	ff 92       	push	r15
     34c:	0f 93       	push	r16
     34e:	1f 93       	push	r17
     350:	cf 93       	push	r28
     352:	df 93       	push	r29
     354:	1f 92       	push	r1
     356:	cd b7       	in	r28, 0x3d	; 61
     358:	de b7       	in	r29, 0x3e	; 62
     35a:	80 91 b7 20 	lds	r24, 0x20B7	; 0x8020b7 <udi_cdc_tx_trans_ongoing>
     35e:	81 11       	cpse	r24, r1
     360:	9c c0       	rjmp	.+312    	; 0x49a <__LOCK_REGION_LENGTH__+0x9a>
     362:	0e 94 1a 0a 	call	0x1434	; 0x1434 <udd_is_high_speed>
     366:	88 23       	and	r24, r24
     368:	51 f0       	breq	.+20     	; 0x37e <udi_cdc_tx_send+0x34>
     36a:	00 91 b8 20 	lds	r16, 0x20B8	; 0x8020b8 <udi_cdc_tx_sof_num>
     36e:	10 91 b9 20 	lds	r17, 0x20B9	; 0x8020b9 <udi_cdc_tx_sof_num+0x1>
     372:	0e 94 27 0a 	call	0x144e	; 0x144e <udd_get_micro_frame_number>
     376:	08 17       	cp	r16, r24
     378:	19 07       	cpc	r17, r25
     37a:	59 f4       	brne	.+22     	; 0x392 <udi_cdc_tx_send+0x48>
     37c:	8e c0       	rjmp	.+284    	; 0x49a <__LOCK_REGION_LENGTH__+0x9a>
     37e:	00 91 b8 20 	lds	r16, 0x20B8	; 0x8020b8 <udi_cdc_tx_sof_num>
     382:	10 91 b9 20 	lds	r17, 0x20B9	; 0x8020b9 <udi_cdc_tx_sof_num+0x1>
     386:	0e 94 22 0a 	call	0x1444	; 0x1444 <udd_get_frame_number>
     38a:	08 17       	cp	r16, r24
     38c:	19 07       	cpc	r17, r25
     38e:	09 f4       	brne	.+2      	; 0x392 <udi_cdc_tx_send+0x48>
     390:	84 c0       	rjmp	.+264    	; 0x49a <__LOCK_REGION_LENGTH__+0x9a>
     392:	8f b7       	in	r24, 0x3f	; 63
     394:	89 83       	std	Y+1, r24	; 0x01
     396:	f8 94       	cli
     398:	19 81       	ldd	r17, Y+1	; 0x01
     39a:	00 91 ba 20 	lds	r16, 0x20BA	; 0x8020ba <udi_cdc_tx_buf_sel>
     39e:	e0 2f       	mov	r30, r16
     3a0:	f0 e0       	ldi	r31, 0x00	; 0
     3a2:	ee 0f       	add	r30, r30
     3a4:	ff 1f       	adc	r31, r31
     3a6:	e5 54       	subi	r30, 0x45	; 69
     3a8:	ff 4d       	sbci	r31, 0xDF	; 223
     3aa:	80 81       	ld	r24, Z
     3ac:	91 81       	ldd	r25, Z+1	; 0x01
     3ae:	89 2b       	or	r24, r25
     3b0:	09 f5       	brne	.+66     	; 0x3f4 <udi_cdc_tx_send+0xaa>
     3b2:	80 91 b4 20 	lds	r24, 0x20B4	; 0x8020b4 <__data_end>
     3b6:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <__data_end+0x1>
     3ba:	01 96       	adiw	r24, 0x01	; 1
     3bc:	80 93 b4 20 	sts	0x20B4, r24	; 0x8020b4 <__data_end>
     3c0:	90 93 b5 20 	sts	0x20B5, r25	; 0x8020b5 <__data_end+0x1>
     3c4:	0e 94 1a 0a 	call	0x1434	; 0x1434 <udd_is_high_speed>
     3c8:	81 11       	cpse	r24, r1
     3ca:	07 c0       	rjmp	.+14     	; 0x3da <udi_cdc_tx_send+0x90>
     3cc:	80 91 b4 20 	lds	r24, 0x20B4	; 0x8020b4 <__data_end>
     3d0:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <__data_end+0x1>
     3d4:	84 36       	cpi	r24, 0x64	; 100
     3d6:	91 05       	cpc	r25, r1
     3d8:	58 f0       	brcs	.+22     	; 0x3f0 <udi_cdc_tx_send+0xa6>
     3da:	0e 94 1a 0a 	call	0x1434	; 0x1434 <udd_is_high_speed>
     3de:	88 23       	and	r24, r24
     3e0:	49 f0       	breq	.+18     	; 0x3f4 <udi_cdc_tx_send+0xaa>
     3e2:	80 91 b4 20 	lds	r24, 0x20B4	; 0x8020b4 <__data_end>
     3e6:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <__data_end+0x1>
     3ea:	80 32       	cpi	r24, 0x20	; 32
     3ec:	93 40       	sbci	r25, 0x03	; 3
     3ee:	10 f4       	brcc	.+4      	; 0x3f4 <udi_cdc_tx_send+0xaa>
     3f0:	1f bf       	out	0x3f, r17	; 63
     3f2:	53 c0       	rjmp	.+166    	; 0x49a <__LOCK_REGION_LENGTH__+0x9a>
     3f4:	10 92 b4 20 	sts	0x20B4, r1	; 0x8020b4 <__data_end>
     3f8:	10 92 b5 20 	sts	0x20B5, r1	; 0x8020b5 <__data_end+0x1>
     3fc:	80 91 b6 20 	lds	r24, 0x20B6	; 0x8020b6 <udi_cdc_tx_both_buf_to_send>
     400:	81 11       	cpse	r24, r1
     402:	06 c0       	rjmp	.+12     	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
     404:	81 e0       	ldi	r24, 0x01	; 1
     406:	01 11       	cpse	r16, r1
     408:	80 e0       	ldi	r24, 0x00	; 0
     40a:	80 93 ba 20 	sts	0x20BA, r24	; 0x8020ba <udi_cdc_tx_buf_sel>
     40e:	04 c0       	rjmp	.+8      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     410:	81 e0       	ldi	r24, 0x01	; 1
     412:	01 11       	cpse	r16, r1
     414:	80 e0       	ldi	r24, 0x00	; 0
     416:	08 2f       	mov	r16, r24
     418:	81 e0       	ldi	r24, 0x01	; 1
     41a:	80 93 b7 20 	sts	0x20B7, r24	; 0x8020b7 <udi_cdc_tx_trans_ongoing>
     41e:	1f bf       	out	0x3f, r17	; 63
     420:	10 e0       	ldi	r17, 0x00	; 0
     422:	f8 01       	movw	r30, r16
     424:	ee 0f       	add	r30, r30
     426:	ff 1f       	adc	r31, r31
     428:	e5 54       	subi	r30, 0x45	; 69
     42a:	ff 4d       	sbci	r31, 0xDF	; 223
     42c:	ff 24       	eor	r15, r15
     42e:	f3 94       	inc	r15
     430:	80 81       	ld	r24, Z
     432:	91 81       	ldd	r25, Z+1	; 0x01
     434:	80 34       	cpi	r24, 0x40	; 64
     436:	91 05       	cpc	r25, r1
     438:	09 f4       	brne	.+2      	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
     43a:	f1 2c       	mov	r15, r1
     43c:	ff 20       	and	r15, r15
     43e:	81 f0       	breq	.+32     	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
     440:	f9 d7       	rcall	.+4082   	; 0x1434 <udd_is_high_speed>
     442:	88 23       	and	r24, r24
     444:	39 f0       	breq	.+14     	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
     446:	0e 94 27 0a 	call	0x144e	; 0x144e <udd_get_micro_frame_number>
     44a:	80 93 b8 20 	sts	0x20B8, r24	; 0x8020b8 <udi_cdc_tx_sof_num>
     44e:	90 93 b9 20 	sts	0x20B9, r25	; 0x8020b9 <udi_cdc_tx_sof_num+0x1>
     452:	0a c0       	rjmp	.+20     	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
     454:	f7 d7       	rcall	.+4078   	; 0x1444 <udd_get_frame_number>
     456:	80 93 b8 20 	sts	0x20B8, r24	; 0x8020b8 <udi_cdc_tx_sof_num>
     45a:	90 93 b9 20 	sts	0x20B9, r25	; 0x8020b9 <udi_cdc_tx_sof_num+0x1>
     45e:	04 c0       	rjmp	.+8      	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
     460:	10 92 b8 20 	sts	0x20B8, r1	; 0x8020b8 <udi_cdc_tx_sof_num>
     464:	10 92 b9 20 	sts	0x20B9, r1	; 0x8020b9 <udi_cdc_tx_sof_num+0x1>
     468:	f8 01       	movw	r30, r16
     46a:	ee 0f       	add	r30, r30
     46c:	ff 1f       	adc	r31, r31
     46e:	e5 54       	subi	r30, 0x45	; 69
     470:	ff 4d       	sbci	r31, 0xDF	; 223
     472:	20 81       	ld	r18, Z
     474:	31 81       	ldd	r19, Z+1	; 0x01
     476:	a8 01       	movw	r20, r16
     478:	00 24       	eor	r0, r0
     47a:	56 95       	lsr	r21
     47c:	47 95       	ror	r20
     47e:	07 94       	ror	r0
     480:	56 95       	lsr	r21
     482:	47 95       	ror	r20
     484:	07 94       	ror	r0
     486:	54 2f       	mov	r21, r20
     488:	40 2d       	mov	r20, r0
     48a:	40 54       	subi	r20, 0x40	; 64
     48c:	5f 4d       	sbci	r21, 0xDF	; 223
     48e:	04 e5       	ldi	r16, 0x54	; 84
     490:	12 e0       	ldi	r17, 0x02	; 2
     492:	6f 2d       	mov	r22, r15
     494:	81 e8       	ldi	r24, 0x81	; 129
     496:	0e 94 0b 0b 	call	0x1616	; 0x1616 <udd_ep_run>
     49a:	0f 90       	pop	r0
     49c:	df 91       	pop	r29
     49e:	cf 91       	pop	r28
     4a0:	1f 91       	pop	r17
     4a2:	0f 91       	pop	r16
     4a4:	ff 90       	pop	r15
     4a6:	08 95       	ret

000004a8 <udi_cdc_data_sent>:
     4a8:	81 11       	cpse	r24, r1
     4aa:	15 c0       	rjmp	.+42     	; 0x4d6 <udi_cdc_data_sent+0x2e>
     4ac:	20 91 ba 20 	lds	r18, 0x20BA	; 0x8020ba <udi_cdc_tx_buf_sel>
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	22 23       	and	r18, r18
     4b6:	11 f0       	breq	.+4      	; 0x4bc <udi_cdc_data_sent+0x14>
     4b8:	80 e0       	ldi	r24, 0x00	; 0
     4ba:	90 e0       	ldi	r25, 0x00	; 0
     4bc:	88 0f       	add	r24, r24
     4be:	99 1f       	adc	r25, r25
     4c0:	fc 01       	movw	r30, r24
     4c2:	e5 54       	subi	r30, 0x45	; 69
     4c4:	ff 4d       	sbci	r31, 0xDF	; 223
     4c6:	10 82       	st	Z, r1
     4c8:	11 82       	std	Z+1, r1	; 0x01
     4ca:	10 92 b6 20 	sts	0x20B6, r1	; 0x8020b6 <udi_cdc_tx_both_buf_to_send>
     4ce:	10 92 b7 20 	sts	0x20B7, r1	; 0x8020b7 <udi_cdc_tx_trans_ongoing>
     4d2:	80 e0       	ldi	r24, 0x00	; 0
     4d4:	3a cf       	rjmp	.-396    	; 0x34a <udi_cdc_tx_send>
     4d6:	08 95       	ret

000004d8 <udi_cdc_data_sof_notify>:
     4d8:	80 e0       	ldi	r24, 0x00	; 0
     4da:	37 cf       	rjmp	.-402    	; 0x34a <udi_cdc_tx_send>
     4dc:	08 95       	ret

000004de <udi_cdc_data_disable>:
     4de:	80 91 c9 21 	lds	r24, 0x21C9	; 0x8021c9 <udi_cdc_nb_data_enabled>
     4e2:	81 50       	subi	r24, 0x01	; 1
     4e4:	80 93 c9 21 	sts	0x21C9, r24	; 0x8021c9 <udi_cdc_nb_data_enabled>
     4e8:	80 91 c9 21 	lds	r24, 0x21C9	; 0x8021c9 <udi_cdc_nb_data_enabled>
     4ec:	85 d4       	rcall	.+2314   	; 0xdf8 <stdio_usb_disable>
     4ee:	10 92 c8 21 	sts	0x21C8, r1	; 0x8021c8 <udi_cdc_data_running>
     4f2:	08 95       	ret

000004f4 <udi_cdc_multi_get_nb_received_data>:
     4f4:	cf 93       	push	r28
     4f6:	df 93       	push	r29
     4f8:	1f 92       	push	r1
     4fa:	cd b7       	in	r28, 0x3d	; 61
     4fc:	de b7       	in	r29, 0x3e	; 62
     4fe:	8f b7       	in	r24, 0x3f	; 63
     500:	89 83       	std	Y+1, r24	; 0x01
     502:	f8 94       	cli
     504:	49 81       	ldd	r20, Y+1	; 0x01
     506:	20 91 41 21 	lds	r18, 0x2141	; 0x802141 <udi_cdc_rx_pos>
     50a:	30 91 42 21 	lds	r19, 0x2142	; 0x802142 <udi_cdc_rx_pos+0x1>
     50e:	e0 91 43 21 	lds	r30, 0x2143	; 0x802143 <udi_cdc_rx_buf_sel>
     512:	f0 e0       	ldi	r31, 0x00	; 0
     514:	ee 0f       	add	r30, r30
     516:	ff 1f       	adc	r31, r31
     518:	ec 5b       	subi	r30, 0xBC	; 188
     51a:	fe 4d       	sbci	r31, 0xDE	; 222
     51c:	80 81       	ld	r24, Z
     51e:	91 81       	ldd	r25, Z+1	; 0x01
     520:	4f bf       	out	0x3f, r20	; 63
     522:	82 1b       	sub	r24, r18
     524:	93 0b       	sbc	r25, r19
     526:	0f 90       	pop	r0
     528:	df 91       	pop	r29
     52a:	cf 91       	pop	r28
     52c:	08 95       	ret

0000052e <udi_cdc_multi_is_rx_ready>:

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
     52e:	e2 df       	rcall	.-60     	; 0x4f4 <udi_cdc_multi_get_nb_received_data>
     530:	21 e0       	ldi	r18, 0x01	; 1
     532:	89 2b       	or	r24, r25
     534:	09 f4       	brne	.+2      	; 0x538 <udi_cdc_multi_is_rx_ready+0xa>
     536:	20 e0       	ldi	r18, 0x00	; 0
}
     538:	82 2f       	mov	r24, r18
     53a:	08 95       	ret

0000053c <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
     53c:	0f 93       	push	r16
     53e:	1f 93       	push	r17
     540:	cf 93       	push	r28
     542:	df 93       	push	r29
     544:	1f 92       	push	r1
     546:	cd b7       	in	r28, 0x3d	; 61
     548:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     54a:	8f b7       	in	r24, 0x3f	; 63
     54c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     54e:	f8 94       	cli
	return flags;
     550:	99 81       	ldd	r25, Y+1	; 0x01
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
     552:	20 91 43 21 	lds	r18, 0x2143	; 0x802143 <udi_cdc_rx_buf_sel>
	if (udi_cdc_rx_trans_ongoing[port] ||
     556:	80 91 40 21 	lds	r24, 0x2140	; 0x802140 <udi_cdc_rx_trans_ongoing>
     55a:	81 11       	cpse	r24, r1
     55c:	10 c0       	rjmp	.+32     	; 0x57e <udi_cdc_rx_start+0x42>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
     55e:	60 91 41 21 	lds	r22, 0x2141	; 0x802141 <udi_cdc_rx_pos>
     562:	70 91 42 21 	lds	r23, 0x2142	; 0x802142 <udi_cdc_rx_pos+0x1>
     566:	02 2f       	mov	r16, r18
     568:	10 e0       	ldi	r17, 0x00	; 0
     56a:	f8 01       	movw	r30, r16
     56c:	ee 0f       	add	r30, r30
     56e:	ff 1f       	adc	r31, r31
     570:	ec 5b       	subi	r30, 0xBC	; 188
     572:	fe 4d       	sbci	r31, 0xDE	; 222
     574:	40 81       	ld	r20, Z
     576:	51 81       	ldd	r21, Z+1	; 0x01
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
     578:	64 17       	cp	r22, r20
     57a:	75 07       	cpc	r23, r21
     57c:	18 f4       	brcc	.+6      	; 0x584 <udi_cdc_rx_start+0x48>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     57e:	9f bf       	out	0x3f, r25	; 63
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	23 c0       	rjmp	.+70     	; 0x5ca <udi_cdc_rx_start+0x8e>
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
     584:	10 92 41 21 	sts	0x2141, r1	; 0x802141 <udi_cdc_rx_pos>
     588:	10 92 42 21 	sts	0x2142, r1	; 0x802142 <udi_cdc_rx_pos+0x1>
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
     58c:	81 e0       	ldi	r24, 0x01	; 1
     58e:	21 11       	cpse	r18, r1
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	80 93 43 21 	sts	0x2143, r24	; 0x802143 <udi_cdc_rx_buf_sel>

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
     596:	81 e0       	ldi	r24, 0x01	; 1
     598:	80 93 40 21 	sts	0x2140, r24	; 0x802140 <udi_cdc_rx_trans_ongoing>
     59c:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	if (udi_cdc_multi_is_rx_ready(port)) {
     59e:	80 e0       	ldi	r24, 0x00	; 0
     5a0:	c6 df       	rcall	.-116    	; 0x52e <udi_cdc_multi_is_rx_ready>
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
     5a2:	a8 01       	movw	r20, r16
     5a4:	00 24       	eor	r0, r0
     5a6:	56 95       	lsr	r21
     5a8:	47 95       	ror	r20
     5aa:	07 94       	ror	r0
     5ac:	56 95       	lsr	r21
     5ae:	47 95       	ror	r20
     5b0:	07 94       	ror	r0
     5b2:	54 2f       	mov	r21, r20
     5b4:	40 2d       	mov	r20, r0
     5b6:	48 5b       	subi	r20, 0xB8	; 184
     5b8:	5e 4d       	sbci	r21, 0xDE	; 222
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
     5ba:	0d e1       	ldi	r16, 0x1D	; 29
     5bc:	13 e0       	ldi	r17, 0x03	; 3
     5be:	20 e4       	ldi	r18, 0x40	; 64
     5c0:	30 e0       	ldi	r19, 0x00	; 0
     5c2:	61 e0       	ldi	r22, 0x01	; 1
     5c4:	82 e0       	ldi	r24, 0x02	; 2
     5c6:	0e 94 0b 0b 	call	0x1616	; 0x1616 <udd_ep_run>
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
     5ca:	0f 90       	pop	r0
     5cc:	df 91       	pop	r29
     5ce:	cf 91       	pop	r28
     5d0:	1f 91       	pop	r17
     5d2:	0f 91       	pop	r16
     5d4:	08 95       	ret

000005d6 <udi_cdc_data_enable>:
{
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_data_enabled = 0;
     5d6:	10 92 c9 21 	sts	0x21C9, r1	; 0x8021c9 <udi_cdc_nb_data_enabled>
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
     5da:	10 92 b7 20 	sts	0x20B7, r1	; 0x8020b7 <udi_cdc_tx_trans_ongoing>
	udi_cdc_tx_both_buf_to_send[port] = false;
     5de:	10 92 b6 20 	sts	0x20B6, r1	; 0x8020b6 <udi_cdc_tx_both_buf_to_send>
	udi_cdc_tx_buf_sel[port] = 0;
     5e2:	10 92 ba 20 	sts	0x20BA, r1	; 0x8020ba <udi_cdc_tx_buf_sel>
	udi_cdc_tx_buf_nb[port][0] = 0;
     5e6:	eb eb       	ldi	r30, 0xBB	; 187
     5e8:	f0 e2       	ldi	r31, 0x20	; 32
     5ea:	10 82       	st	Z, r1
     5ec:	11 82       	std	Z+1, r1	; 0x01
	udi_cdc_tx_buf_nb[port][1] = 0;
     5ee:	12 82       	std	Z+2, r1	; 0x02
     5f0:	13 82       	std	Z+3, r1	; 0x03
	udi_cdc_tx_sof_num[port] = 0;
     5f2:	10 92 b8 20 	sts	0x20B8, r1	; 0x8020b8 <udi_cdc_tx_sof_num>
     5f6:	10 92 b9 20 	sts	0x20B9, r1	; 0x8020b9 <udi_cdc_tx_sof_num+0x1>
	udi_cdc_tx_send(port);
     5fa:	80 e0       	ldi	r24, 0x00	; 0
     5fc:	a6 de       	rcall	.-692    	; 0x34a <udi_cdc_tx_send>

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
     5fe:	10 92 40 21 	sts	0x2140, r1	; 0x802140 <udi_cdc_rx_trans_ongoing>
	udi_cdc_rx_buf_sel[port] = 0;
     602:	10 92 43 21 	sts	0x2143, r1	; 0x802143 <udi_cdc_rx_buf_sel>
	udi_cdc_rx_buf_nb[port][0] = 0;
     606:	e4 e4       	ldi	r30, 0x44	; 68
     608:	f1 e2       	ldi	r31, 0x21	; 33
     60a:	10 82       	st	Z, r1
     60c:	11 82       	std	Z+1, r1	; 0x01
	udi_cdc_rx_buf_nb[port][1] = 0;
     60e:	12 82       	std	Z+2, r1	; 0x02
     610:	13 82       	std	Z+3, r1	; 0x03
	udi_cdc_rx_pos[port] = 0;
     612:	10 92 41 21 	sts	0x2141, r1	; 0x802141 <udi_cdc_rx_pos>
     616:	10 92 42 21 	sts	0x2142, r1	; 0x802142 <udi_cdc_rx_pos+0x1>
	if (!udi_cdc_rx_start(port)) {
     61a:	80 e0       	ldi	r24, 0x00	; 0
     61c:	8f df       	rcall	.-226    	; 0x53c <udi_cdc_rx_start>
     61e:	88 23       	and	r24, r24
     620:	59 f0       	breq	.+22     	; 0x638 <udi_cdc_data_enable+0x62>
		return false;
	}
	udi_cdc_nb_data_enabled++;
     622:	90 91 c9 21 	lds	r25, 0x21C9	; 0x8021c9 <udi_cdc_nb_data_enabled>
     626:	9f 5f       	subi	r25, 0xFF	; 255
     628:	90 93 c9 21 	sts	0x21C9, r25	; 0x8021c9 <udi_cdc_nb_data_enabled>
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
     62c:	90 91 c9 21 	lds	r25, 0x21C9	; 0x8021c9 <udi_cdc_nb_data_enabled>
     630:	91 30       	cpi	r25, 0x01	; 1
     632:	11 f4       	brne	.+4      	; 0x638 <udi_cdc_data_enable+0x62>
		udi_cdc_data_running = true;
     634:	90 93 c8 21 	sts	0x21C8, r25	; 0x8021c8 <udi_cdc_data_running>
	}
	return true;
}
     638:	08 95       	ret

0000063a <udi_cdc_data_received>:
			udi_cdc_data_received);
}


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
     63a:	0f 93       	push	r16
     63c:	1f 93       	push	r17
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
     63e:	81 11       	cpse	r24, r1
     640:	28 c0       	rjmp	.+80     	; 0x692 <udi_cdc_data_received+0x58>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
     642:	80 91 43 21 	lds	r24, 0x2143	; 0x802143 <udi_cdc_rx_buf_sel>
     646:	e1 e0       	ldi	r30, 0x01	; 1
     648:	81 11       	cpse	r24, r1
     64a:	e0 e0       	ldi	r30, 0x00	; 0
     64c:	84 2f       	mov	r24, r20
	if (!n) {
     64e:	61 15       	cp	r22, r1
     650:	71 05       	cpc	r23, r1
     652:	a1 f4       	brne	.+40     	; 0x67c <udi_cdc_data_received+0x42>
		udd_ep_run( ep,
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
     654:	f0 e0       	ldi	r31, 0x00	; 0
     656:	00 24       	eor	r0, r0
     658:	f6 95       	lsr	r31
     65a:	e7 95       	ror	r30
     65c:	07 94       	ror	r0
     65e:	f6 95       	lsr	r31
     660:	e7 95       	ror	r30
     662:	07 94       	ror	r0
     664:	fe 2f       	mov	r31, r30
     666:	e0 2d       	mov	r30, r0
     668:	af 01       	movw	r20, r30
     66a:	48 5b       	subi	r20, 0xB8	; 184
     66c:	5e 4d       	sbci	r21, 0xDE	; 222
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
	if (!n) {
		udd_ep_run( ep,
     66e:	0d e1       	ldi	r16, 0x1D	; 29
     670:	13 e0       	ldi	r17, 0x03	; 3
     672:	20 e4       	ldi	r18, 0x40	; 64
     674:	30 e0       	ldi	r19, 0x00	; 0
     676:	61 e0       	ldi	r22, 0x01	; 1
     678:	ce d7       	rcall	.+3996   	; 0x1616 <udd_ep_run>
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
     67a:	0b c0       	rjmp	.+22     	; 0x692 <udi_cdc_data_received+0x58>
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
     67c:	f0 e0       	ldi	r31, 0x00	; 0
     67e:	ee 0f       	add	r30, r30
     680:	ff 1f       	adc	r31, r31
     682:	ec 5b       	subi	r30, 0xBC	; 188
     684:	fe 4d       	sbci	r31, 0xDE	; 222
     686:	60 83       	st	Z, r22
     688:	71 83       	std	Z+1, r23	; 0x01
	udi_cdc_rx_trans_ongoing[port] = false;
     68a:	10 92 40 21 	sts	0x2140, r1	; 0x802140 <udi_cdc_rx_trans_ongoing>
	udi_cdc_rx_start(port);
     68e:	80 e0       	ldi	r24, 0x00	; 0
     690:	55 df       	rcall	.-342    	; 0x53c <udi_cdc_rx_start>
}
     692:	1f 91       	pop	r17
     694:	0f 91       	pop	r16
     696:	08 95       	ret

00000698 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
     698:	e0 91 e4 21 	lds	r30, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     69c:	f0 91 e5 21 	lds	r31, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     6a0:	01 90       	ld	r0, Z+
     6a2:	f0 81       	ld	r31, Z
     6a4:	e0 2d       	mov	r30, r0
     6a6:	22 81       	ldd	r18, Z+2	; 0x02
     6a8:	33 81       	ldd	r19, Z+3	; 0x03
     6aa:	2e 0f       	add	r18, r30
     6ac:	3f 1f       	adc	r19, r31
     6ae:	fc 01       	movw	r30, r24
     6b0:	40 81       	ld	r20, Z
     6b2:	e4 0f       	add	r30, r20
     6b4:	f1 1d       	adc	r31, r1
     6b6:	e2 17       	cp	r30, r18
     6b8:	f3 07       	cpc	r31, r19
     6ba:	b8 f4       	brcc	.+46     	; 0x6ea <udc_next_desc_in_iface+0x52>
     6bc:	81 81       	ldd	r24, Z+1	; 0x01
     6be:	84 30       	cpi	r24, 0x04	; 4
     6c0:	b9 f0       	breq	.+46     	; 0x6f0 <udc_next_desc_in_iface+0x58>
     6c2:	86 13       	cpse	r24, r22
     6c4:	09 c0       	rjmp	.+18     	; 0x6d8 <udc_next_desc_in_iface+0x40>
     6c6:	05 c0       	rjmp	.+10     	; 0x6d2 <udc_next_desc_in_iface+0x3a>
     6c8:	81 81       	ldd	r24, Z+1	; 0x01
     6ca:	84 30       	cpi	r24, 0x04	; 4
     6cc:	a1 f0       	breq	.+40     	; 0x6f6 <udc_next_desc_in_iface+0x5e>
     6ce:	86 13       	cpse	r24, r22
     6d0:	03 c0       	rjmp	.+6      	; 0x6d8 <udc_next_desc_in_iface+0x40>
     6d2:	8e 2f       	mov	r24, r30
     6d4:	9f 2f       	mov	r25, r31
     6d6:	08 95       	ret
     6d8:	80 81       	ld	r24, Z
     6da:	e8 0f       	add	r30, r24
     6dc:	f1 1d       	adc	r31, r1
     6de:	e2 17       	cp	r30, r18
     6e0:	f3 07       	cpc	r31, r19
     6e2:	90 f3       	brcs	.-28     	; 0x6c8 <udc_next_desc_in_iface+0x30>
     6e4:	80 e0       	ldi	r24, 0x00	; 0
     6e6:	90 e0       	ldi	r25, 0x00	; 0
     6e8:	08 95       	ret
     6ea:	80 e0       	ldi	r24, 0x00	; 0
     6ec:	90 e0       	ldi	r25, 0x00	; 0
     6ee:	08 95       	ret
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	08 95       	ret
     6f6:	80 e0       	ldi	r24, 0x00	; 0
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	08 95       	ret

000006fc <udc_valid_address>:
     6fc:	80 91 1e 23 	lds	r24, 0x231E	; 0x80231e <udd_g_ctrlreq+0x2>
     700:	8f 77       	andi	r24, 0x7F	; 127
     702:	9a c6       	rjmp	.+3380   	; 0x1438 <udd_set_address>
     704:	08 95       	ret

00000706 <udc_update_iface_desc>:
     706:	90 91 e6 21 	lds	r25, 0x21E6	; 0x8021e6 <udc_num_configuration>
     70a:	99 23       	and	r25, r25
     70c:	81 f1       	breq	.+96     	; 0x76e <udc_update_iface_desc+0x68>
     70e:	e0 91 e4 21 	lds	r30, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     712:	f0 91 e5 21 	lds	r31, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     716:	01 90       	ld	r0, Z+
     718:	f0 81       	ld	r31, Z
     71a:	e0 2d       	mov	r30, r0
     71c:	94 81       	ldd	r25, Z+4	; 0x04
     71e:	89 17       	cp	r24, r25
     720:	40 f5       	brcc	.+80     	; 0x772 <udc_update_iface_desc+0x6c>
     722:	e0 93 e2 21 	sts	0x21E2, r30	; 0x8021e2 <udc_ptr_iface>
     726:	f0 93 e3 21 	sts	0x21E3, r31	; 0x8021e3 <udc_ptr_iface+0x1>
     72a:	22 81       	ldd	r18, Z+2	; 0x02
     72c:	33 81       	ldd	r19, Z+3	; 0x03
     72e:	2e 0f       	add	r18, r30
     730:	3f 1f       	adc	r19, r31
     732:	e2 17       	cp	r30, r18
     734:	f3 07       	cpc	r31, r19
     736:	f8 f4       	brcc	.+62     	; 0x776 <udc_update_iface_desc+0x70>
     738:	91 81       	ldd	r25, Z+1	; 0x01
     73a:	94 30       	cpi	r25, 0x04	; 4
     73c:	61 f4       	brne	.+24     	; 0x756 <udc_update_iface_desc+0x50>
     73e:	92 81       	ldd	r25, Z+2	; 0x02
     740:	98 13       	cpse	r25, r24
     742:	09 c0       	rjmp	.+18     	; 0x756 <udc_update_iface_desc+0x50>
     744:	93 81       	ldd	r25, Z+3	; 0x03
     746:	96 13       	cpse	r25, r22
     748:	06 c0       	rjmp	.+12     	; 0x756 <udc_update_iface_desc+0x50>
     74a:	e0 93 e2 21 	sts	0x21E2, r30	; 0x8021e2 <udc_ptr_iface>
     74e:	f0 93 e3 21 	sts	0x21E3, r31	; 0x8021e3 <udc_ptr_iface+0x1>
     752:	81 e0       	ldi	r24, 0x01	; 1
     754:	08 95       	ret
     756:	90 81       	ld	r25, Z
     758:	e9 0f       	add	r30, r25
     75a:	f1 1d       	adc	r31, r1
     75c:	e2 17       	cp	r30, r18
     75e:	f3 07       	cpc	r31, r19
     760:	58 f3       	brcs	.-42     	; 0x738 <udc_update_iface_desc+0x32>
     762:	e0 93 e2 21 	sts	0x21E2, r30	; 0x8021e2 <udc_ptr_iface>
     766:	f0 93 e3 21 	sts	0x21E3, r31	; 0x8021e3 <udc_ptr_iface+0x1>
     76a:	80 e0       	ldi	r24, 0x00	; 0
     76c:	08 95       	ret
     76e:	80 e0       	ldi	r24, 0x00	; 0
     770:	08 95       	ret
     772:	80 e0       	ldi	r24, 0x00	; 0
     774:	08 95       	ret
     776:	80 e0       	ldi	r24, 0x00	; 0
     778:	08 95       	ret

0000077a <udc_iface_disable>:
     77a:	ef 92       	push	r14
     77c:	ff 92       	push	r15
     77e:	1f 93       	push	r17
     780:	cf 93       	push	r28
     782:	df 93       	push	r29
     784:	c8 2f       	mov	r28, r24
     786:	60 e0       	ldi	r22, 0x00	; 0
     788:	be df       	rcall	.-132    	; 0x706 <udc_update_iface_desc>
     78a:	18 2f       	mov	r17, r24
     78c:	88 23       	and	r24, r24
     78e:	81 f1       	breq	.+96     	; 0x7f0 <udc_iface_disable+0x76>
     790:	a0 91 e4 21 	lds	r26, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     794:	b0 91 e5 21 	lds	r27, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     798:	ec 2f       	mov	r30, r28
     79a:	f0 e0       	ldi	r31, 0x00	; 0
     79c:	ee 0f       	add	r30, r30
     79e:	ff 1f       	adc	r31, r31
     7a0:	12 96       	adiw	r26, 0x02	; 2
     7a2:	8d 91       	ld	r24, X+
     7a4:	9c 91       	ld	r25, X
     7a6:	13 97       	sbiw	r26, 0x03	; 3
     7a8:	e8 0f       	add	r30, r24
     7aa:	f9 1f       	adc	r31, r25
     7ac:	e0 80       	ld	r14, Z
     7ae:	f1 80       	ldd	r15, Z+1	; 0x01
     7b0:	d7 01       	movw	r26, r14
     7b2:	16 96       	adiw	r26, 0x06	; 6
     7b4:	ed 91       	ld	r30, X+
     7b6:	fc 91       	ld	r31, X
     7b8:	17 97       	sbiw	r26, 0x07	; 7
     7ba:	09 95       	icall
     7bc:	68 2f       	mov	r22, r24
     7be:	8c 2f       	mov	r24, r28
     7c0:	a2 df       	rcall	.-188    	; 0x706 <udc_update_iface_desc>
     7c2:	18 2f       	mov	r17, r24
     7c4:	88 23       	and	r24, r24
     7c6:	a1 f0       	breq	.+40     	; 0x7f0 <udc_iface_disable+0x76>
     7c8:	c0 91 e2 21 	lds	r28, 0x21E2	; 0x8021e2 <udc_ptr_iface>
     7cc:	d0 91 e3 21 	lds	r29, 0x21E3	; 0x8021e3 <udc_ptr_iface+0x1>
     7d0:	65 e0       	ldi	r22, 0x05	; 5
     7d2:	ce 01       	movw	r24, r28
     7d4:	61 df       	rcall	.-318    	; 0x698 <udc_next_desc_in_iface>
     7d6:	ec 01       	movw	r28, r24
     7d8:	89 2b       	or	r24, r25
     7da:	21 f0       	breq	.+8      	; 0x7e4 <udc_iface_disable+0x6a>
     7dc:	8a 81       	ldd	r24, Y+2	; 0x02
     7de:	0e 94 1b 0c 	call	0x1836	; 0x1836 <udd_ep_free>
     7e2:	f6 cf       	rjmp	.-20     	; 0x7d0 <udc_iface_disable+0x56>
     7e4:	d7 01       	movw	r26, r14
     7e6:	12 96       	adiw	r26, 0x02	; 2
     7e8:	ed 91       	ld	r30, X+
     7ea:	fc 91       	ld	r31, X
     7ec:	13 97       	sbiw	r26, 0x03	; 3
     7ee:	09 95       	icall
     7f0:	81 2f       	mov	r24, r17
     7f2:	df 91       	pop	r29
     7f4:	cf 91       	pop	r28
     7f6:	1f 91       	pop	r17
     7f8:	ff 90       	pop	r15
     7fa:	ef 90       	pop	r14
     7fc:	08 95       	ret

000007fe <udc_iface_enable>:
     7fe:	1f 93       	push	r17
     800:	cf 93       	push	r28
     802:	df 93       	push	r29
     804:	18 2f       	mov	r17, r24
     806:	7f df       	rcall	.-258    	; 0x706 <udc_update_iface_desc>
     808:	88 23       	and	r24, r24
     80a:	39 f1       	breq	.+78     	; 0x85a <udc_iface_enable+0x5c>
     80c:	c0 91 e2 21 	lds	r28, 0x21E2	; 0x8021e2 <udc_ptr_iface>
     810:	d0 91 e3 21 	lds	r29, 0x21E3	; 0x8021e3 <udc_ptr_iface+0x1>
     814:	65 e0       	ldi	r22, 0x05	; 5
     816:	ce 01       	movw	r24, r28
     818:	3f df       	rcall	.-386    	; 0x698 <udc_next_desc_in_iface>
     81a:	ec 01       	movw	r28, r24
     81c:	89 2b       	or	r24, r25
     81e:	41 f0       	breq	.+16     	; 0x830 <udc_iface_enable+0x32>
     820:	4c 81       	ldd	r20, Y+4	; 0x04
     822:	5d 81       	ldd	r21, Y+5	; 0x05
     824:	6b 81       	ldd	r22, Y+3	; 0x03
     826:	8a 81       	ldd	r24, Y+2	; 0x02
     828:	1c d6       	rcall	.+3128   	; 0x1462 <udd_ep_alloc>
     82a:	81 11       	cpse	r24, r1
     82c:	f3 cf       	rjmp	.-26     	; 0x814 <udc_iface_enable+0x16>
     82e:	15 c0       	rjmp	.+42     	; 0x85a <udc_iface_enable+0x5c>
     830:	a0 91 e4 21 	lds	r26, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     834:	b0 91 e5 21 	lds	r27, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     838:	e1 2f       	mov	r30, r17
     83a:	f0 e0       	ldi	r31, 0x00	; 0
     83c:	ee 0f       	add	r30, r30
     83e:	ff 1f       	adc	r31, r31
     840:	12 96       	adiw	r26, 0x02	; 2
     842:	8d 91       	ld	r24, X+
     844:	9c 91       	ld	r25, X
     846:	13 97       	sbiw	r26, 0x03	; 3
     848:	e8 0f       	add	r30, r24
     84a:	f9 1f       	adc	r31, r25
     84c:	01 90       	ld	r0, Z+
     84e:	f0 81       	ld	r31, Z
     850:	e0 2d       	mov	r30, r0
     852:	01 90       	ld	r0, Z+
     854:	f0 81       	ld	r31, Z
     856:	e0 2d       	mov	r30, r0
     858:	09 95       	icall
     85a:	df 91       	pop	r29
     85c:	cf 91       	pop	r28
     85e:	1f 91       	pop	r17
     860:	08 95       	ret

00000862 <udc_reset>:
     862:	cf 93       	push	r28
     864:	80 91 e6 21 	lds	r24, 0x21E6	; 0x8021e6 <udc_num_configuration>
     868:	88 23       	and	r24, r24
     86a:	c1 f0       	breq	.+48     	; 0x89c <udc_reset+0x3a>
     86c:	e0 91 e4 21 	lds	r30, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     870:	f0 91 e5 21 	lds	r31, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     874:	01 90       	ld	r0, Z+
     876:	f0 81       	ld	r31, Z
     878:	e0 2d       	mov	r30, r0
     87a:	84 81       	ldd	r24, Z+4	; 0x04
     87c:	88 23       	and	r24, r24
     87e:	71 f0       	breq	.+28     	; 0x89c <udc_reset+0x3a>
     880:	c0 e0       	ldi	r28, 0x00	; 0
     882:	8c 2f       	mov	r24, r28
     884:	7a df       	rcall	.-268    	; 0x77a <udc_iface_disable>
     886:	cf 5f       	subi	r28, 0xFF	; 255
     888:	e0 91 e4 21 	lds	r30, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     88c:	f0 91 e5 21 	lds	r31, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     890:	01 90       	ld	r0, Z+
     892:	f0 81       	ld	r31, Z
     894:	e0 2d       	mov	r30, r0
     896:	84 81       	ldd	r24, Z+4	; 0x04
     898:	c8 17       	cp	r28, r24
     89a:	98 f3       	brcs	.-26     	; 0x882 <udc_reset+0x20>
     89c:	10 92 e6 21 	sts	0x21E6, r1	; 0x8021e6 <udc_num_configuration>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	80 93 ea 21 	sts	0x21EA, r24	; 0x8021ea <udc_device_status>
     8a8:	90 93 eb 21 	sts	0x21EB, r25	; 0x8021eb <udc_device_status+0x1>
     8ac:	cf 91       	pop	r28
     8ae:	08 95       	ret

000008b0 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
     8b0:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
     8b2:	80 91 e6 21 	lds	r24, 0x21E6	; 0x8021e6 <udc_num_configuration>
     8b6:	88 23       	and	r24, r24
     8b8:	49 f1       	breq	.+82     	; 0x90c <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     8ba:	a0 91 e4 21 	lds	r26, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     8be:	b0 91 e5 21 	lds	r27, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     8c2:	ed 91       	ld	r30, X+
     8c4:	fc 91       	ld	r31, X
     8c6:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
     8c8:	84 81       	ldd	r24, Z+4	; 0x04
     8ca:	88 23       	and	r24, r24
     8cc:	f9 f0       	breq	.+62     	; 0x90c <udc_sof_notify+0x5c>
     8ce:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
     8d0:	ec 2f       	mov	r30, r28
     8d2:	f0 e0       	ldi	r31, 0x00	; 0
     8d4:	ee 0f       	add	r30, r30
     8d6:	ff 1f       	adc	r31, r31
     8d8:	12 96       	adiw	r26, 0x02	; 2
     8da:	8d 91       	ld	r24, X+
     8dc:	9c 91       	ld	r25, X
     8de:	13 97       	sbiw	r26, 0x03	; 3
     8e0:	e8 0f       	add	r30, r24
     8e2:	f9 1f       	adc	r31, r25
     8e4:	01 90       	ld	r0, Z+
     8e6:	f0 81       	ld	r31, Z
     8e8:	e0 2d       	mov	r30, r0
     8ea:	00 84       	ldd	r0, Z+8	; 0x08
     8ec:	f1 85       	ldd	r31, Z+9	; 0x09
     8ee:	e0 2d       	mov	r30, r0
     8f0:	30 97       	sbiw	r30, 0x00	; 0
     8f2:	09 f0       	breq	.+2      	; 0x8f6 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
     8f4:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
     8f6:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
     8f8:	a0 91 e4 21 	lds	r26, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     8fc:	b0 91 e5 21 	lds	r27, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     900:	ed 91       	ld	r30, X+
     902:	fc 91       	ld	r31, X
     904:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
     906:	84 81       	ldd	r24, Z+4	; 0x04
     908:	c8 17       	cp	r28, r24
     90a:	10 f3       	brcs	.-60     	; 0x8d0 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
     90c:	cf 91       	pop	r28
     90e:	08 95       	ret

00000910 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
     910:	0f 93       	push	r16
     912:	1f 93       	push	r17
     914:	cf 93       	push	r28
     916:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
     918:	ec e1       	ldi	r30, 0x1C	; 28
     91a:	f3 e2       	ldi	r31, 0x23	; 35
     91c:	12 86       	std	Z+10, r1	; 0x0a
     91e:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
     920:	14 86       	std	Z+12, r1	; 0x0c
     922:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
     924:	16 86       	std	Z+14, r1	; 0x0e
     926:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
     928:	80 81       	ld	r24, Z
     92a:	88 23       	and	r24, r24
     92c:	0c f0       	brlt	.+2      	; 0x930 <udc_process_setup+0x20>
     92e:	50 c2       	rjmp	.+1184   	; 0xdd0 <udc_process_setup+0x4c0>
		if (udd_g_ctrlreq.req.wLength == 0) {
     930:	20 91 22 23 	lds	r18, 0x2322	; 0x802322 <udd_g_ctrlreq+0x6>
     934:	30 91 23 23 	lds	r19, 0x2323	; 0x802323 <udd_g_ctrlreq+0x7>
     938:	21 15       	cp	r18, r1
     93a:	31 05       	cpc	r19, r1
     93c:	09 f0       	breq	.+2      	; 0x940 <udc_process_setup+0x30>
     93e:	4d c2       	rjmp	.+1178   	; 0xdda <udc_process_setup+0x4ca>
     940:	43 c2       	rjmp	.+1158   	; 0xdc8 <udc_process_setup+0x4b8>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
     942:	8f 71       	andi	r24, 0x1F	; 31
     944:	09 f0       	breq	.+2      	; 0x948 <udc_process_setup+0x38>
     946:	99 c0       	rjmp	.+306    	; 0xa7a <udc_process_setup+0x16a>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
     948:	90 91 1d 23 	lds	r25, 0x231D	; 0x80231d <udd_g_ctrlreq+0x1>
     94c:	96 30       	cpi	r25, 0x06	; 6
     94e:	79 f0       	breq	.+30     	; 0x96e <udc_process_setup+0x5e>
     950:	98 30       	cpi	r25, 0x08	; 8
     952:	09 f4       	brne	.+2      	; 0x956 <udc_process_setup+0x46>
     954:	88 c0       	rjmp	.+272    	; 0xa66 <udc_process_setup+0x156>
     956:	91 11       	cpse	r25, r1
     958:	90 c0       	rjmp	.+288    	; 0xa7a <udc_process_setup+0x16a>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
     95a:	22 30       	cpi	r18, 0x02	; 2
     95c:	31 05       	cpc	r19, r1
     95e:	09 f0       	breq	.+2      	; 0x962 <udc_process_setup+0x52>
     960:	bc c1       	rjmp	.+888    	; 0xcda <udc_process_setup+0x3ca>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
     962:	62 e0       	ldi	r22, 0x02	; 2
     964:	70 e0       	ldi	r23, 0x00	; 0
     966:	8a ee       	ldi	r24, 0xEA	; 234
     968:	91 e2       	ldi	r25, 0x21	; 33
     96a:	74 d5       	rcall	.+2792   	; 0x1454 <udd_set_setup_payload>
     96c:	3b c2       	rjmp	.+1142   	; 0xde4 <udc_process_setup+0x4d4>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
     96e:	80 91 1e 23 	lds	r24, 0x231E	; 0x80231e <udd_g_ctrlreq+0x2>
     972:	90 91 1f 23 	lds	r25, 0x231F	; 0x80231f <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
     976:	29 2f       	mov	r18, r25
     978:	33 27       	eor	r19, r19
     97a:	22 30       	cpi	r18, 0x02	; 2
     97c:	31 05       	cpc	r19, r1
     97e:	a9 f0       	breq	.+42     	; 0x9aa <udc_process_setup+0x9a>
     980:	24 f4       	brge	.+8      	; 0x98a <udc_process_setup+0x7a>
     982:	21 30       	cpi	r18, 0x01	; 1
     984:	31 05       	cpc	r19, r1
     986:	41 f0       	breq	.+16     	; 0x998 <udc_process_setup+0x88>
     988:	9f c1       	rjmp	.+830    	; 0xcc8 <udc_process_setup+0x3b8>
     98a:	23 30       	cpi	r18, 0x03	; 3
     98c:	31 05       	cpc	r19, r1
     98e:	d9 f1       	breq	.+118    	; 0xa06 <udc_process_setup+0xf6>
     990:	2f 30       	cpi	r18, 0x0F	; 15
     992:	31 05       	cpc	r19, r1
     994:	51 f1       	breq	.+84     	; 0x9ea <udc_process_setup+0xda>
     996:	98 c1       	rjmp	.+816    	; 0xcc8 <udc_process_setup+0x3b8>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
     998:	80 91 26 20 	lds	r24, 0x2026	; 0x802026 <udc_config>
     99c:	90 91 27 20 	lds	r25, 0x2027	; 0x802027 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
     9a0:	dc 01       	movw	r26, r24
     9a2:	6c 91       	ld	r22, X
     9a4:	70 e0       	ldi	r23, 0x00	; 0
     9a6:	56 d5       	rcall	.+2732   	; 0x1454 <udd_set_setup_payload>
     9a8:	4f c0       	rjmp	.+158    	; 0xa48 <udc_process_setup+0x138>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
     9aa:	e0 91 26 20 	lds	r30, 0x2026	; 0x802026 <udc_config>
     9ae:	f0 91 27 20 	lds	r31, 0x2027	; 0x802027 <udc_config+0x1>
     9b2:	21 89       	ldd	r18, Z+17	; 0x11
     9b4:	82 17       	cp	r24, r18
     9b6:	08 f0       	brcs	.+2      	; 0x9ba <udc_process_setup+0xaa>
     9b8:	90 c1       	rjmp	.+800    	; 0xcda <udc_process_setup+0x3ca>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
     9ba:	99 27       	eor	r25, r25
     9bc:	88 0f       	add	r24, r24
     9be:	99 1f       	adc	r25, r25
     9c0:	88 0f       	add	r24, r24
     9c2:	99 1f       	adc	r25, r25
     9c4:	e0 91 28 20 	lds	r30, 0x2028	; 0x802028 <udc_config+0x2>
     9c8:	f0 91 29 20 	lds	r31, 0x2029	; 0x802029 <udc_config+0x3>
     9cc:	e8 0f       	add	r30, r24
     9ce:	f9 1f       	adc	r31, r25
     9d0:	80 81       	ld	r24, Z
     9d2:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
     9d4:	fc 01       	movw	r30, r24
     9d6:	62 81       	ldd	r22, Z+2	; 0x02
     9d8:	73 81       	ldd	r23, Z+3	; 0x03
     9da:	3c d5       	rcall	.+2680   	; 0x1454 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
     9dc:	e0 91 24 23 	lds	r30, 0x2324	; 0x802324 <udd_g_ctrlreq+0x8>
     9e0:	f0 91 25 23 	lds	r31, 0x2325	; 0x802325 <udd_g_ctrlreq+0x9>
     9e4:	82 e0       	ldi	r24, 0x02	; 2
     9e6:	81 83       	std	Z+1, r24	; 0x01
     9e8:	2f c0       	rjmp	.+94     	; 0xa48 <udc_process_setup+0x138>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
     9ea:	80 91 2a 20 	lds	r24, 0x202A	; 0x80202a <udc_config+0x4>
     9ee:	90 91 2b 20 	lds	r25, 0x202B	; 0x80202b <udc_config+0x5>
     9f2:	00 97       	sbiw	r24, 0x00	; 0
     9f4:	09 f4       	brne	.+2      	; 0x9f8 <udc_process_setup+0xe8>
     9f6:	71 c1       	rjmp	.+738    	; 0xcda <udc_process_setup+0x3ca>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
     9f8:	dc 01       	movw	r26, r24
     9fa:	12 96       	adiw	r26, 0x02	; 2
     9fc:	6d 91       	ld	r22, X+
     9fe:	7c 91       	ld	r23, X
     a00:	13 97       	sbiw	r26, 0x03	; 3
     a02:	28 d5       	rcall	.+2640   	; 0x1454 <udd_set_setup_payload>
     a04:	21 c0       	rjmp	.+66     	; 0xa48 <udc_process_setup+0x138>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
     a06:	99 27       	eor	r25, r25
     a08:	00 97       	sbiw	r24, 0x00	; 0
     a0a:	19 f0       	breq	.+6      	; 0xa12 <udc_process_setup+0x102>
     a0c:	03 97       	sbiw	r24, 0x03	; 3
     a0e:	39 f0       	breq	.+14     	; 0xa1e <udc_process_setup+0x10e>
     a10:	64 c1       	rjmp	.+712    	; 0xcda <udc_process_setup+0x3ca>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
     a12:	64 e0       	ldi	r22, 0x04	; 4
     a14:	70 e0       	ldi	r23, 0x00	; 0
     a16:	82 e2       	ldi	r24, 0x22	; 34
     a18:	90 e2       	ldi	r25, 0x20	; 32
     a1a:	1c d5       	rcall	.+2616   	; 0x1454 <udd_set_setup_payload>
     a1c:	15 c0       	rjmp	.+42     	; 0xa48 <udc_process_setup+0x138>
     a1e:	a2 e3       	ldi	r26, 0x32	; 50
     a20:	b3 e2       	ldi	r27, 0x23	; 35
     a22:	e6 e1       	ldi	r30, 0x16	; 22
     a24:	f0 e2       	ldi	r31, 0x20	; 32
     a26:	22 e2       	ldi	r18, 0x22	; 34
     a28:	30 e2       	ldi	r19, 0x20	; 32
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
     a2a:	8d 91       	ld	r24, X+
     a2c:	90 e0       	ldi	r25, 0x00	; 0
     a2e:	81 93       	st	Z+, r24
     a30:	91 93       	st	Z+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
     a32:	e2 17       	cp	r30, r18
     a34:	f3 07       	cpc	r31, r19
     a36:	c9 f7       	brne	.-14     	; 0xa2a <udc_process_setup+0x11a>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
     a38:	8e e0       	ldi	r24, 0x0E	; 14
     a3a:	80 93 14 20 	sts	0x2014, r24	; 0x802014 <udc_string_desc>
		udd_set_setup_payload(
     a3e:	6e e0       	ldi	r22, 0x0E	; 14
     a40:	70 e0       	ldi	r23, 0x00	; 0
     a42:	84 e1       	ldi	r24, 0x14	; 20
     a44:	90 e2       	ldi	r25, 0x20	; 32
     a46:	06 d5       	rcall	.+2572   	; 0x1454 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
     a48:	ec e1       	ldi	r30, 0x1C	; 28
     a4a:	f3 e2       	ldi	r31, 0x23	; 35
     a4c:	86 81       	ldd	r24, Z+6	; 0x06
     a4e:	97 81       	ldd	r25, Z+7	; 0x07
     a50:	22 85       	ldd	r18, Z+10	; 0x0a
     a52:	33 85       	ldd	r19, Z+11	; 0x0b
     a54:	82 17       	cp	r24, r18
     a56:	93 07       	cpc	r25, r19
     a58:	08 f0       	brcs	.+2      	; 0xa5c <udc_process_setup+0x14c>
     a5a:	c4 c1       	rjmp	.+904    	; 0xde4 <udc_process_setup+0x4d4>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
     a5c:	80 93 26 23 	sts	0x2326, r24	; 0x802326 <udd_g_ctrlreq+0xa>
     a60:	90 93 27 23 	sts	0x2327, r25	; 0x802327 <udd_g_ctrlreq+0xb>
     a64:	bf c1       	rjmp	.+894    	; 0xde4 <udc_process_setup+0x4d4>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
     a66:	21 30       	cpi	r18, 0x01	; 1
     a68:	31 05       	cpc	r19, r1
     a6a:	09 f0       	breq	.+2      	; 0xa6e <udc_process_setup+0x15e>
     a6c:	36 c1       	rjmp	.+620    	; 0xcda <udc_process_setup+0x3ca>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
     a6e:	61 e0       	ldi	r22, 0x01	; 1
     a70:	70 e0       	ldi	r23, 0x00	; 0
     a72:	86 ee       	ldi	r24, 0xE6	; 230
     a74:	91 e2       	ldi	r25, 0x21	; 33
     a76:	ee d4       	rcall	.+2524   	; 0x1454 <udd_set_setup_payload>
     a78:	b5 c1       	rjmp	.+874    	; 0xde4 <udc_process_setup+0x4d4>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
     a7a:	81 30       	cpi	r24, 0x01	; 1
     a7c:	e1 f5       	brne	.+120    	; 0xaf6 <udc_process_setup+0x1e6>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
     a7e:	90 91 1d 23 	lds	r25, 0x231D	; 0x80231d <udd_g_ctrlreq+0x1>
     a82:	9a 30       	cpi	r25, 0x0A	; 10
     a84:	c1 f5       	brne	.+112    	; 0xaf6 <udc_process_setup+0x1e6>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
     a86:	21 30       	cpi	r18, 0x01	; 1
     a88:	31 05       	cpc	r19, r1
     a8a:	09 f0       	breq	.+2      	; 0xa8e <udc_process_setup+0x17e>
     a8c:	26 c1       	rjmp	.+588    	; 0xcda <udc_process_setup+0x3ca>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
     a8e:	80 91 e6 21 	lds	r24, 0x21E6	; 0x8021e6 <udc_num_configuration>
     a92:	88 23       	and	r24, r24
     a94:	09 f4       	brne	.+2      	; 0xa98 <udc_process_setup+0x188>
     a96:	21 c1       	rjmp	.+578    	; 0xcda <udc_process_setup+0x3ca>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     a98:	c0 91 20 23 	lds	r28, 0x2320	; 0x802320 <udd_g_ctrlreq+0x4>
     a9c:	d0 91 21 23 	lds	r29, 0x2321	; 0x802321 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
     aa0:	00 91 e4 21 	lds	r16, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     aa4:	10 91 e5 21 	lds	r17, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     aa8:	d8 01       	movw	r26, r16
     aaa:	ed 91       	ld	r30, X+
     aac:	fc 91       	ld	r31, X
     aae:	84 81       	ldd	r24, Z+4	; 0x04
     ab0:	c8 17       	cp	r28, r24
     ab2:	08 f0       	brcs	.+2      	; 0xab6 <udc_process_setup+0x1a6>
     ab4:	12 c1       	rjmp	.+548    	; 0xcda <udc_process_setup+0x3ca>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
     ab6:	60 e0       	ldi	r22, 0x00	; 0
     ab8:	8c 2f       	mov	r24, r28
     aba:	25 de       	rcall	.-950    	; 0x706 <udc_update_iface_desc>
     abc:	88 23       	and	r24, r24
     abe:	09 f4       	brne	.+2      	; 0xac2 <udc_process_setup+0x1b2>
     ac0:	0c c1       	rjmp	.+536    	; 0xcda <udc_process_setup+0x3ca>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
     ac2:	ce 01       	movw	r24, r28
     ac4:	99 27       	eor	r25, r25
     ac6:	88 0f       	add	r24, r24
     ac8:	99 1f       	adc	r25, r25
     aca:	d8 01       	movw	r26, r16
     acc:	12 96       	adiw	r26, 0x02	; 2
     ace:	ed 91       	ld	r30, X+
     ad0:	fc 91       	ld	r31, X
     ad2:	13 97       	sbiw	r26, 0x03	; 3
     ad4:	e8 0f       	add	r30, r24
     ad6:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
     ad8:	01 90       	ld	r0, Z+
     ada:	f0 81       	ld	r31, Z
     adc:	e0 2d       	mov	r30, r0
     ade:	86 81       	ldd	r24, Z+6	; 0x06
     ae0:	97 81       	ldd	r25, Z+7	; 0x07
     ae2:	fc 01       	movw	r30, r24
     ae4:	09 95       	icall
     ae6:	80 93 e8 21 	sts	0x21E8, r24	; 0x8021e8 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
     aea:	61 e0       	ldi	r22, 0x01	; 1
     aec:	70 e0       	ldi	r23, 0x00	; 0
     aee:	88 ee       	ldi	r24, 0xE8	; 232
     af0:	91 e2       	ldi	r25, 0x21	; 33
     af2:	b0 d4       	rcall	.+2400   	; 0x1454 <udd_set_setup_payload>
     af4:	77 c1       	rjmp	.+750    	; 0xde4 <udc_process_setup+0x4d4>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
     af6:	82 30       	cpi	r24, 0x02	; 2
     af8:	09 f0       	breq	.+2      	; 0xafc <udc_process_setup+0x1ec>
     afa:	ef c0       	rjmp	.+478    	; 0xcda <udc_process_setup+0x3ca>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
     afc:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <udd_g_ctrlreq+0x1>
     b00:	81 11       	cpse	r24, r1
     b02:	e4 c0       	rjmp	.+456    	; 0xccc <udc_process_setup+0x3bc>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
     b04:	22 30       	cpi	r18, 0x02	; 2
     b06:	31 05       	cpc	r19, r1
     b08:	09 f0       	breq	.+2      	; 0xb0c <udc_process_setup+0x1fc>
     b0a:	e7 c0       	rjmp	.+462    	; 0xcda <udc_process_setup+0x3ca>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
     b0c:	80 91 20 23 	lds	r24, 0x2320	; 0x802320 <udd_g_ctrlreq+0x4>
     b10:	30 d5       	rcall	.+2656   	; 0x1572 <udd_ep_is_halted>
     b12:	90 e0       	ldi	r25, 0x00	; 0
     b14:	80 93 e0 21 	sts	0x21E0, r24	; 0x8021e0 <udc_ep_status.4617>
     b18:	90 93 e1 21 	sts	0x21E1, r25	; 0x8021e1 <udc_ep_status.4617+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
     b1c:	62 e0       	ldi	r22, 0x02	; 2
     b1e:	70 e0       	ldi	r23, 0x00	; 0
     b20:	80 ee       	ldi	r24, 0xE0	; 224
     b22:	91 e2       	ldi	r25, 0x21	; 33
     b24:	97 d4       	rcall	.+2350   	; 0x1454 <udd_set_setup_payload>
     b26:	5e c1       	rjmp	.+700    	; 0xde4 <udc_process_setup+0x4d4>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
     b28:	8f 71       	andi	r24, 0x1F	; 31
     b2a:	09 f0       	breq	.+2      	; 0xb2e <udc_process_setup+0x21e>
     b2c:	83 c0       	rjmp	.+262    	; 0xc34 <udc_process_setup+0x324>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
     b2e:	90 91 1d 23 	lds	r25, 0x231D	; 0x80231d <udd_g_ctrlreq+0x1>
     b32:	93 30       	cpi	r25, 0x03	; 3
     b34:	09 f4       	brne	.+2      	; 0xb38 <udc_process_setup+0x228>
     b36:	cc c0       	rjmp	.+408    	; 0xcd0 <udc_process_setup+0x3c0>
     b38:	18 f4       	brcc	.+6      	; 0xb40 <udc_process_setup+0x230>
     b3a:	91 30       	cpi	r25, 0x01	; 1
     b3c:	a1 f0       	breq	.+40     	; 0xb66 <udc_process_setup+0x256>
     b3e:	7a c0       	rjmp	.+244    	; 0xc34 <udc_process_setup+0x324>
     b40:	95 30       	cpi	r25, 0x05	; 5
     b42:	19 f0       	breq	.+6      	; 0xb4a <udc_process_setup+0x23a>
     b44:	99 30       	cpi	r25, 0x09	; 9
     b46:	39 f1       	breq	.+78     	; 0xb96 <udc_process_setup+0x286>
     b48:	75 c0       	rjmp	.+234    	; 0xc34 <udc_process_setup+0x324>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     b4a:	80 91 22 23 	lds	r24, 0x2322	; 0x802322 <udd_g_ctrlreq+0x6>
     b4e:	90 91 23 23 	lds	r25, 0x2323	; 0x802323 <udd_g_ctrlreq+0x7>
     b52:	89 2b       	or	r24, r25
     b54:	09 f0       	breq	.+2      	; 0xb58 <udc_process_setup+0x248>
     b56:	c1 c0       	rjmp	.+386    	; 0xcda <udc_process_setup+0x3ca>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
     b58:	8e e7       	ldi	r24, 0x7E	; 126
     b5a:	93 e0       	ldi	r25, 0x03	; 3
     b5c:	80 93 28 23 	sts	0x2328, r24	; 0x802328 <udd_g_ctrlreq+0xc>
     b60:	90 93 29 23 	sts	0x2329, r25	; 0x802329 <udd_g_ctrlreq+0xd>
     b64:	3f c1       	rjmp	.+638    	; 0xde4 <udc_process_setup+0x4d4>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     b66:	80 91 22 23 	lds	r24, 0x2322	; 0x802322 <udd_g_ctrlreq+0x6>
     b6a:	90 91 23 23 	lds	r25, 0x2323	; 0x802323 <udd_g_ctrlreq+0x7>
     b6e:	89 2b       	or	r24, r25
     b70:	09 f0       	breq	.+2      	; 0xb74 <udc_process_setup+0x264>
     b72:	b3 c0       	rjmp	.+358    	; 0xcda <udc_process_setup+0x3ca>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
     b74:	80 91 1e 23 	lds	r24, 0x231E	; 0x80231e <udd_g_ctrlreq+0x2>
     b78:	90 91 1f 23 	lds	r25, 0x231F	; 0x80231f <udd_g_ctrlreq+0x3>
     b7c:	01 97       	sbiw	r24, 0x01	; 1
     b7e:	09 f0       	breq	.+2      	; 0xb82 <udc_process_setup+0x272>
     b80:	ac c0       	rjmp	.+344    	; 0xcda <udc_process_setup+0x3ca>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
     b82:	80 91 ea 21 	lds	r24, 0x21EA	; 0x8021ea <udc_device_status>
     b86:	90 91 eb 21 	lds	r25, 0x21EB	; 0x8021eb <udc_device_status+0x1>
     b8a:	8d 7f       	andi	r24, 0xFD	; 253
     b8c:	80 93 ea 21 	sts	0x21EA, r24	; 0x8021ea <udc_device_status>
     b90:	90 93 eb 21 	sts	0x21EB, r25	; 0x8021eb <udc_device_status+0x1>
     b94:	27 c1       	rjmp	.+590    	; 0xde4 <udc_process_setup+0x4d4>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
     b96:	80 91 22 23 	lds	r24, 0x2322	; 0x802322 <udd_g_ctrlreq+0x6>
     b9a:	90 91 23 23 	lds	r25, 0x2323	; 0x802323 <udd_g_ctrlreq+0x7>
     b9e:	89 2b       	or	r24, r25
     ba0:	09 f0       	breq	.+2      	; 0xba4 <udc_process_setup+0x294>
     ba2:	9b c0       	rjmp	.+310    	; 0xcda <udc_process_setup+0x3ca>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
     ba4:	4c d4       	rcall	.+2200   	; 0x143e <udd_getaddress>
     ba6:	88 23       	and	r24, r24
     ba8:	09 f4       	brne	.+2      	; 0xbac <udc_process_setup+0x29c>
     baa:	97 c0       	rjmp	.+302    	; 0xcda <udc_process_setup+0x3ca>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
     bac:	20 91 1e 23 	lds	r18, 0x231E	; 0x80231e <udd_g_ctrlreq+0x2>
     bb0:	30 91 1f 23 	lds	r19, 0x231F	; 0x80231f <udd_g_ctrlreq+0x3>
     bb4:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
     bb6:	e0 91 26 20 	lds	r30, 0x2026	; 0x802026 <udc_config>
     bba:	f0 91 27 20 	lds	r31, 0x2027	; 0x802027 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
     bbe:	81 89       	ldd	r24, Z+17	; 0x11
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	82 17       	cp	r24, r18
     bc4:	93 07       	cpc	r25, r19
     bc6:	08 f4       	brcc	.+2      	; 0xbca <udc_process_setup+0x2ba>
     bc8:	88 c0       	rjmp	.+272    	; 0xcda <udc_process_setup+0x3ca>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
     bca:	4b de       	rcall	.-874    	; 0x862 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
     bcc:	80 91 1e 23 	lds	r24, 0x231E	; 0x80231e <udd_g_ctrlreq+0x2>
     bd0:	90 91 1f 23 	lds	r25, 0x231F	; 0x80231f <udd_g_ctrlreq+0x3>
     bd4:	80 93 e6 21 	sts	0x21E6, r24	; 0x8021e6 <udc_num_configuration>
	if (udc_num_configuration == 0) {
     bd8:	88 23       	and	r24, r24
     bda:	09 f4       	brne	.+2      	; 0xbde <udc_process_setup+0x2ce>
     bdc:	03 c1       	rjmp	.+518    	; 0xde4 <udc_process_setup+0x4d4>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
     bde:	99 27       	eor	r25, r25
     be0:	81 50       	subi	r24, 0x01	; 1
     be2:	90 4c       	sbci	r25, 0xC0	; 192
     be4:	88 0f       	add	r24, r24
     be6:	99 1f       	adc	r25, r25
     be8:	88 0f       	add	r24, r24
     bea:	99 1f       	adc	r25, r25
     bec:	e0 91 28 20 	lds	r30, 0x2028	; 0x802028 <udc_config+0x2>
     bf0:	f0 91 29 20 	lds	r31, 0x2029	; 0x802029 <udc_config+0x3>
     bf4:	e8 0f       	add	r30, r24
     bf6:	f9 1f       	adc	r31, r25
     bf8:	e0 93 e4 21 	sts	0x21E4, r30	; 0x8021e4 <udc_ptr_conf>
     bfc:	f0 93 e5 21 	sts	0x21E5, r31	; 0x8021e5 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     c00:	01 90       	ld	r0, Z+
     c02:	f0 81       	ld	r31, Z
     c04:	e0 2d       	mov	r30, r0
     c06:	84 81       	ldd	r24, Z+4	; 0x04
     c08:	88 23       	and	r24, r24
     c0a:	09 f4       	brne	.+2      	; 0xc0e <udc_process_setup+0x2fe>
     c0c:	eb c0       	rjmp	.+470    	; 0xde4 <udc_process_setup+0x4d4>
     c0e:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
     c10:	60 e0       	ldi	r22, 0x00	; 0
     c12:	8c 2f       	mov	r24, r28
     c14:	f4 dd       	rcall	.-1048   	; 0x7fe <udc_iface_enable>
     c16:	88 23       	and	r24, r24
     c18:	09 f4       	brne	.+2      	; 0xc1c <udc_process_setup+0x30c>
     c1a:	5f c0       	rjmp	.+190    	; 0xcda <udc_process_setup+0x3ca>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
     c1c:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     c1e:	e0 91 e4 21 	lds	r30, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     c22:	f0 91 e5 21 	lds	r31, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     c26:	01 90       	ld	r0, Z+
     c28:	f0 81       	ld	r31, Z
     c2a:	e0 2d       	mov	r30, r0
     c2c:	84 81       	ldd	r24, Z+4	; 0x04
     c2e:	c8 17       	cp	r28, r24
     c30:	78 f3       	brcs	.-34     	; 0xc10 <udc_process_setup+0x300>
     c32:	d8 c0       	rjmp	.+432    	; 0xde4 <udc_process_setup+0x4d4>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
     c34:	81 30       	cpi	r24, 0x01	; 1
     c36:	e1 f4       	brne	.+56     	; 0xc70 <udc_process_setup+0x360>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
     c38:	90 91 1d 23 	lds	r25, 0x231D	; 0x80231d <udd_g_ctrlreq+0x1>
     c3c:	9b 30       	cpi	r25, 0x0B	; 11
     c3e:	c1 f4       	brne	.+48     	; 0xc70 <udc_process_setup+0x360>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
     c40:	80 91 22 23 	lds	r24, 0x2322	; 0x802322 <udd_g_ctrlreq+0x6>
     c44:	90 91 23 23 	lds	r25, 0x2323	; 0x802323 <udd_g_ctrlreq+0x7>
     c48:	89 2b       	or	r24, r25
     c4a:	09 f0       	breq	.+2      	; 0xc4e <udc_process_setup+0x33e>
     c4c:	46 c0       	rjmp	.+140    	; 0xcda <udc_process_setup+0x3ca>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
     c4e:	80 91 e6 21 	lds	r24, 0x21E6	; 0x8021e6 <udc_num_configuration>
     c52:	88 23       	and	r24, r24
     c54:	09 f4       	brne	.+2      	; 0xc58 <udc_process_setup+0x348>
     c56:	41 c0       	rjmp	.+130    	; 0xcda <udc_process_setup+0x3ca>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     c58:	ec e1       	ldi	r30, 0x1C	; 28
     c5a:	f3 e2       	ldi	r31, 0x23	; 35
     c5c:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
     c5e:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
     c60:	8c 2f       	mov	r24, r28
     c62:	8b dd       	rcall	.-1258   	; 0x77a <udc_iface_disable>
     c64:	88 23       	and	r24, r24
     c66:	c9 f1       	breq	.+114    	; 0xcda <udc_process_setup+0x3ca>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
     c68:	6d 2f       	mov	r22, r29
     c6a:	8c 2f       	mov	r24, r28
     c6c:	c8 dd       	rcall	.-1136   	; 0x7fe <udc_iface_enable>
     c6e:	33 c0       	rjmp	.+102    	; 0xcd6 <udc_process_setup+0x3c6>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
     c70:	82 30       	cpi	r24, 0x02	; 2
     c72:	99 f5       	brne	.+102    	; 0xcda <udc_process_setup+0x3ca>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
     c74:	80 91 1d 23 	lds	r24, 0x231D	; 0x80231d <udd_g_ctrlreq+0x1>
     c78:	81 30       	cpi	r24, 0x01	; 1
     c7a:	19 f0       	breq	.+6      	; 0xc82 <udc_process_setup+0x372>
     c7c:	83 30       	cpi	r24, 0x03	; 3
     c7e:	89 f0       	breq	.+34     	; 0xca2 <udc_process_setup+0x392>
     c80:	29 c0       	rjmp	.+82     	; 0xcd4 <udc_process_setup+0x3c4>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     c82:	80 91 22 23 	lds	r24, 0x2322	; 0x802322 <udd_g_ctrlreq+0x6>
     c86:	90 91 23 23 	lds	r25, 0x2323	; 0x802323 <udd_g_ctrlreq+0x7>
     c8a:	89 2b       	or	r24, r25
     c8c:	31 f5       	brne	.+76     	; 0xcda <udc_process_setup+0x3ca>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
     c8e:	80 91 1e 23 	lds	r24, 0x231E	; 0x80231e <udd_g_ctrlreq+0x2>
     c92:	90 91 1f 23 	lds	r25, 0x231F	; 0x80231f <udd_g_ctrlreq+0x3>
     c96:	89 2b       	or	r24, r25
     c98:	01 f5       	brne	.+64     	; 0xcda <udc_process_setup+0x3ca>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
     c9a:	80 91 20 23 	lds	r24, 0x2320	; 0x802320 <udd_g_ctrlreq+0x4>
     c9e:	84 d4       	rcall	.+2312   	; 0x15a8 <udd_ep_clear_halt>
     ca0:	1a c0       	rjmp	.+52     	; 0xcd6 <udc_process_setup+0x3c6>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
     ca2:	80 91 22 23 	lds	r24, 0x2322	; 0x802322 <udd_g_ctrlreq+0x6>
     ca6:	90 91 23 23 	lds	r25, 0x2323	; 0x802323 <udd_g_ctrlreq+0x7>
     caa:	89 2b       	or	r24, r25
     cac:	b1 f4       	brne	.+44     	; 0xcda <udc_process_setup+0x3ca>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
     cae:	80 91 1e 23 	lds	r24, 0x231E	; 0x80231e <udd_g_ctrlreq+0x2>
     cb2:	90 91 1f 23 	lds	r25, 0x231F	; 0x80231f <udd_g_ctrlreq+0x3>
     cb6:	89 2b       	or	r24, r25
     cb8:	81 f4       	brne	.+32     	; 0xcda <udc_process_setup+0x3ca>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
     cba:	cc e1       	ldi	r28, 0x1C	; 28
     cbc:	d3 e2       	ldi	r29, 0x23	; 35
     cbe:	8c 81       	ldd	r24, Y+4	; 0x04
     cc0:	71 d5       	rcall	.+2786   	; 0x17a4 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
     cc2:	8c 81       	ldd	r24, Y+4	; 0x04
     cc4:	d4 d5       	rcall	.+2984   	; 0x186e <udd_ep_set_halt>
     cc6:	07 c0       	rjmp	.+14     	; 0xcd6 <udc_process_setup+0x3c6>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
     cc8:	80 e0       	ldi	r24, 0x00	; 0
     cca:	05 c0       	rjmp	.+10     	; 0xcd6 <udc_process_setup+0x3c6>
				break;
			}
		}
#endif
	}
	return false;
     ccc:	80 e0       	ldi	r24, 0x00	; 0
     cce:	03 c0       	rjmp	.+6      	; 0xcd6 <udc_process_setup+0x3c6>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
     cd0:	80 e0       	ldi	r24, 0x00	; 0
     cd2:	01 c0       	rjmp	.+2      	; 0xcd6 <udc_process_setup+0x3c6>
				break;
			}
		}
#endif
	}
	return false;
     cd4:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
     cd6:	81 11       	cpse	r24, r1
     cd8:	86 c0       	rjmp	.+268    	; 0xde6 <udc_process_setup+0x4d6>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
     cda:	80 91 1c 23 	lds	r24, 0x231C	; 0x80231c <udd_g_ctrlreq>
     cde:	8f 71       	andi	r24, 0x1F	; 31
     ce0:	81 30       	cpi	r24, 0x01	; 1
     ce2:	71 f5       	brne	.+92     	; 0xd40 <udc_process_setup+0x430>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
     ce4:	80 91 e6 21 	lds	r24, 0x21E6	; 0x8021e6 <udc_num_configuration>
     ce8:	88 23       	and	r24, r24
     cea:	51 f1       	breq	.+84     	; 0xd40 <udc_process_setup+0x430>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
     cec:	00 91 20 23 	lds	r16, 0x2320	; 0x802320 <udd_g_ctrlreq+0x4>
     cf0:	10 91 21 23 	lds	r17, 0x2321	; 0x802321 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
     cf4:	c0 91 e4 21 	lds	r28, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     cf8:	d0 91 e5 21 	lds	r29, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     cfc:	e8 81       	ld	r30, Y
     cfe:	f9 81       	ldd	r31, Y+1	; 0x01
     d00:	84 81       	ldd	r24, Z+4	; 0x04
     d02:	08 17       	cp	r16, r24
     d04:	e8 f4       	brcc	.+58     	; 0xd40 <udc_process_setup+0x430>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
     d06:	60 e0       	ldi	r22, 0x00	; 0
     d08:	80 2f       	mov	r24, r16
     d0a:	fd dc       	rcall	.-1542   	; 0x706 <udc_update_iface_desc>
     d0c:	88 23       	and	r24, r24
     d0e:	c1 f0       	breq	.+48     	; 0xd40 <udc_process_setup+0x430>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
     d10:	f8 01       	movw	r30, r16
     d12:	ff 27       	eor	r31, r31
     d14:	cf 01       	movw	r24, r30
     d16:	88 0f       	add	r24, r24
     d18:	99 1f       	adc	r25, r25
     d1a:	ea 81       	ldd	r30, Y+2	; 0x02
     d1c:	fb 81       	ldd	r31, Y+3	; 0x03
     d1e:	e8 0f       	add	r30, r24
     d20:	f9 1f       	adc	r31, r25
     d22:	c0 81       	ld	r28, Z
     d24:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
     d26:	ee 81       	ldd	r30, Y+6	; 0x06
     d28:	ff 81       	ldd	r31, Y+7	; 0x07
     d2a:	09 95       	icall
     d2c:	68 2f       	mov	r22, r24
     d2e:	80 2f       	mov	r24, r16
     d30:	ea dc       	rcall	.-1580   	; 0x706 <udc_update_iface_desc>
     d32:	88 23       	and	r24, r24
     d34:	29 f0       	breq	.+10     	; 0xd40 <udc_process_setup+0x430>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
     d36:	ec 81       	ldd	r30, Y+4	; 0x04
     d38:	fd 81       	ldd	r31, Y+5	; 0x05
     d3a:	09 95       	icall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
     d3c:	81 11       	cpse	r24, r1
     d3e:	53 c0       	rjmp	.+166    	; 0xde6 <udc_process_setup+0x4d6>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
     d40:	80 91 1c 23 	lds	r24, 0x231C	; 0x80231c <udd_g_ctrlreq>
     d44:	8f 71       	andi	r24, 0x1F	; 31
     d46:	82 30       	cpi	r24, 0x02	; 2
     d48:	09 f0       	breq	.+2      	; 0xd4c <udc_process_setup+0x43c>
     d4a:	40 c0       	rjmp	.+128    	; 0xdcc <udc_process_setup+0x4bc>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
     d4c:	80 91 e6 21 	lds	r24, 0x21E6	; 0x8021e6 <udc_num_configuration>
     d50:	88 23       	and	r24, r24
     d52:	b1 f1       	breq	.+108    	; 0xdc0 <udc_process_setup+0x4b0>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     d54:	a0 91 e4 21 	lds	r26, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     d58:	b0 91 e5 21 	lds	r27, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     d5c:	ed 91       	ld	r30, X+
     d5e:	fc 91       	ld	r31, X
     d60:	11 97       	sbiw	r26, 0x01	; 1
     d62:	84 81       	ldd	r24, Z+4	; 0x04
     d64:	88 23       	and	r24, r24
     d66:	71 f1       	breq	.+92     	; 0xdc4 <udc_process_setup+0x4b4>
     d68:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
     d6a:	ec 2f       	mov	r30, r28
     d6c:	f0 e0       	ldi	r31, 0x00	; 0
     d6e:	ee 0f       	add	r30, r30
     d70:	ff 1f       	adc	r31, r31
     d72:	12 96       	adiw	r26, 0x02	; 2
     d74:	8d 91       	ld	r24, X+
     d76:	9c 91       	ld	r25, X
     d78:	13 97       	sbiw	r26, 0x03	; 3
     d7a:	e8 0f       	add	r30, r24
     d7c:	f9 1f       	adc	r31, r25
     d7e:	00 81       	ld	r16, Z
     d80:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
     d82:	d8 01       	movw	r26, r16
     d84:	16 96       	adiw	r26, 0x06	; 6
     d86:	ed 91       	ld	r30, X+
     d88:	fc 91       	ld	r31, X
     d8a:	17 97       	sbiw	r26, 0x07	; 7
     d8c:	09 95       	icall
     d8e:	68 2f       	mov	r22, r24
     d90:	8c 2f       	mov	r24, r28
     d92:	b9 dc       	rcall	.-1678   	; 0x706 <udc_update_iface_desc>
     d94:	88 23       	and	r24, r24
     d96:	39 f1       	breq	.+78     	; 0xde6 <udc_process_setup+0x4d6>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
     d98:	d8 01       	movw	r26, r16
     d9a:	14 96       	adiw	r26, 0x04	; 4
     d9c:	ed 91       	ld	r30, X+
     d9e:	fc 91       	ld	r31, X
     da0:	15 97       	sbiw	r26, 0x05	; 5
     da2:	09 95       	icall
     da4:	81 11       	cpse	r24, r1
     da6:	1f c0       	rjmp	.+62     	; 0xde6 <udc_process_setup+0x4d6>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
     da8:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
     daa:	a0 91 e4 21 	lds	r26, 0x21E4	; 0x8021e4 <udc_ptr_conf>
     dae:	b0 91 e5 21 	lds	r27, 0x21E5	; 0x8021e5 <udc_ptr_conf+0x1>
     db2:	ed 91       	ld	r30, X+
     db4:	fc 91       	ld	r31, X
     db6:	11 97       	sbiw	r26, 0x01	; 1
     db8:	94 81       	ldd	r25, Z+4	; 0x04
     dba:	c9 17       	cp	r28, r25
     dbc:	b0 f2       	brcs	.-84     	; 0xd6a <udc_process_setup+0x45a>
     dbe:	13 c0       	rjmp	.+38     	; 0xde6 <udc_process_setup+0x4d6>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
     dc0:	80 e0       	ldi	r24, 0x00	; 0
     dc2:	11 c0       	rjmp	.+34     	; 0xde6 <udc_process_setup+0x4d6>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
     dc4:	80 e0       	ldi	r24, 0x00	; 0
     dc6:	0f c0       	rjmp	.+30     	; 0xde6 <udc_process_setup+0x4d6>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
     dc8:	80 e0       	ldi	r24, 0x00	; 0
     dca:	0d c0       	rjmp	.+26     	; 0xde6 <udc_process_setup+0x4d6>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
     dcc:	80 e0       	ldi	r24, 0x00	; 0
     dce:	0b c0       	rjmp	.+22     	; 0xde6 <udc_process_setup+0x4d6>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
     dd0:	98 2f       	mov	r25, r24
     dd2:	90 76       	andi	r25, 0x60	; 96
     dd4:	09 f0       	breq	.+2      	; 0xdd8 <udc_process_setup+0x4c8>
     dd6:	81 cf       	rjmp	.-254    	; 0xcda <udc_process_setup+0x3ca>
     dd8:	a7 ce       	rjmp	.-690    	; 0xb28 <udc_process_setup+0x218>
     dda:	98 2f       	mov	r25, r24
     ddc:	90 76       	andi	r25, 0x60	; 96
     dde:	09 f0       	breq	.+2      	; 0xde2 <udc_process_setup+0x4d2>
     de0:	7c cf       	rjmp	.-264    	; 0xcda <udc_process_setup+0x3ca>
     de2:	af cd       	rjmp	.-1186   	; 0x942 <udc_process_setup+0x32>
		if (udc_reqstd()) {
			return true;
     de4:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
     de6:	df 91       	pop	r29
     de8:	cf 91       	pop	r28
     dea:	1f 91       	pop	r17
     dec:	0f 91       	pop	r16
     dee:	08 95       	ret

00000df0 <stdio_usb_enable>:
	*data = (char)udi_cdc_getc();
}

bool stdio_usb_enable(void)
{
	stdio_usb_interface_enable = true;
     df0:	81 e0       	ldi	r24, 0x01	; 1
     df2:	80 93 ec 21 	sts	0x21EC, r24	; 0x8021ec <stdio_usb_interface_enable>
	return true;
}
     df6:	08 95       	ret

00000df8 <stdio_usb_disable>:

void stdio_usb_disable(void)
{
	stdio_usb_interface_enable = false;
     df8:	10 92 ec 21 	sts	0x21EC, r1	; 0x8021ec <stdio_usb_interface_enable>
     dfc:	08 95       	ret

00000dfe <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
     dfe:	cf 93       	push	r28
     e00:	df 93       	push	r29
     e02:	00 d0       	rcall	.+0      	; 0xe04 <udd_sleep_mode+0x6>
     e04:	cd b7       	in	r28, 0x3d	; 61
     e06:	de b7       	in	r29, 0x3e	; 62
     e08:	81 11       	cpse	r24, r1
     e0a:	26 c0       	rjmp	.+76     	; 0xe58 <udd_sleep_mode+0x5a>
     e0c:	90 91 18 23 	lds	r25, 0x2318	; 0x802318 <udd_b_idle>
     e10:	99 23       	and	r25, r25
     e12:	f9 f0       	breq	.+62     	; 0xe52 <udd_sleep_mode+0x54>
     e14:	90 91 2d 23 	lds	r25, 0x232D	; 0x80232d <sleepmgr_locks+0x1>
     e18:	91 11       	cpse	r25, r1
     e1a:	01 c0       	rjmp	.+2      	; 0xe1e <udd_sleep_mode+0x20>
     e1c:	ff cf       	rjmp	.-2      	; 0xe1c <udd_sleep_mode+0x1e>
     e1e:	9f b7       	in	r25, 0x3f	; 63
     e20:	9a 83       	std	Y+2, r25	; 0x02
     e22:	f8 94       	cli
     e24:	2a 81       	ldd	r18, Y+2	; 0x02
     e26:	ec e2       	ldi	r30, 0x2C	; 44
     e28:	f3 e2       	ldi	r31, 0x23	; 35
     e2a:	91 81       	ldd	r25, Z+1	; 0x01
     e2c:	91 50       	subi	r25, 0x01	; 1
     e2e:	91 83       	std	Z+1, r25	; 0x01
     e30:	2f bf       	out	0x3f, r18	; 63
     e32:	0f c0       	rjmp	.+30     	; 0xe52 <udd_sleep_mode+0x54>
     e34:	90 91 2d 23 	lds	r25, 0x232D	; 0x80232d <sleepmgr_locks+0x1>
     e38:	9f 3f       	cpi	r25, 0xFF	; 255
     e3a:	09 f4       	brne	.+2      	; 0xe3e <udd_sleep_mode+0x40>
     e3c:	ff cf       	rjmp	.-2      	; 0xe3c <udd_sleep_mode+0x3e>
     e3e:	9f b7       	in	r25, 0x3f	; 63
     e40:	99 83       	std	Y+1, r25	; 0x01
     e42:	f8 94       	cli
     e44:	29 81       	ldd	r18, Y+1	; 0x01
     e46:	ec e2       	ldi	r30, 0x2C	; 44
     e48:	f3 e2       	ldi	r31, 0x23	; 35
     e4a:	91 81       	ldd	r25, Z+1	; 0x01
     e4c:	9f 5f       	subi	r25, 0xFF	; 255
     e4e:	91 83       	std	Z+1, r25	; 0x01
     e50:	2f bf       	out	0x3f, r18	; 63
     e52:	80 93 18 23 	sts	0x2318, r24	; 0x802318 <udd_b_idle>
     e56:	05 c0       	rjmp	.+10     	; 0xe62 <udd_sleep_mode+0x64>
     e58:	90 91 18 23 	lds	r25, 0x2318	; 0x802318 <udd_b_idle>
     e5c:	99 23       	and	r25, r25
     e5e:	51 f3       	breq	.-44     	; 0xe34 <udd_sleep_mode+0x36>
     e60:	f8 cf       	rjmp	.-16     	; 0xe52 <udd_sleep_mode+0x54>
     e62:	0f 90       	pop	r0
     e64:	0f 90       	pop	r0
     e66:	df 91       	pop	r29
     e68:	cf 91       	pop	r28
     e6a:	08 95       	ret

00000e6c <udd_ctrl_init>:
     e6c:	0f 93       	push	r16
     e6e:	e8 ec       	ldi	r30, 0xC8	; 200
     e70:	f4 e0       	ldi	r31, 0x04	; 4
     e72:	80 81       	ld	r24, Z
     e74:	8f 7d       	andi	r24, 0xDF	; 223
     e76:	80 83       	st	Z, r24
     e78:	80 81       	ld	r24, Z
     e7a:	8f 7d       	andi	r24, 0xDF	; 223
     e7c:	80 83       	st	Z, r24
     e7e:	ec ee       	ldi	r30, 0xEC	; 236
     e80:	f2 e2       	ldi	r31, 0x22	; 34
     e82:	02 e0       	ldi	r16, 0x02	; 2
     e84:	05 93       	las	Z, r16
     e86:	10 92 ee 22 	sts	0x22EE, r1	; 0x8022ee <udd_sram+0x16>
     e8a:	10 92 ef 22 	sts	0x22EF, r1	; 0x8022ef <udd_sram+0x17>
     e8e:	00 e2       	ldi	r16, 0x20	; 32
     e90:	06 93       	lac	Z, r16
     e92:	00 e4       	ldi	r16, 0x40	; 64
     e94:	06 93       	lac	Z, r16
     e96:	e4 ee       	ldi	r30, 0xE4	; 228
     e98:	f2 e2       	ldi	r31, 0x22	; 34
     e9a:	00 e4       	ldi	r16, 0x40	; 64
     e9c:	06 93       	lac	Z, r16
     e9e:	ec e1       	ldi	r30, 0x1C	; 28
     ea0:	f3 e2       	ldi	r31, 0x23	; 35
     ea2:	14 86       	std	Z+12, r1	; 0x0c
     ea4:	15 86       	std	Z+13, r1	; 0x0d
     ea6:	16 86       	std	Z+14, r1	; 0x0e
     ea8:	17 86       	std	Z+15, r1	; 0x0f
     eaa:	12 86       	std	Z+10, r1	; 0x0a
     eac:	13 86       	std	Z+11, r1	; 0x0b
     eae:	10 92 d6 22 	sts	0x22D6, r1	; 0x8022d6 <udd_ep_control_state>
     eb2:	0f 91       	pop	r16
     eb4:	08 95       	ret

00000eb6 <udd_ctrl_stall_data>:
     eb6:	0f 93       	push	r16
     eb8:	85 e0       	ldi	r24, 0x05	; 5
     eba:	80 93 d6 22 	sts	0x22D6, r24	; 0x8022d6 <udd_ep_control_state>
     ebe:	ed ee       	ldi	r30, 0xED	; 237
     ec0:	f2 e2       	ldi	r31, 0x22	; 34
     ec2:	04 e0       	ldi	r16, 0x04	; 4
     ec4:	05 93       	las	Z, r16
     ec6:	e5 ee       	ldi	r30, 0xE5	; 229
     ec8:	f2 e2       	ldi	r31, 0x22	; 34
     eca:	04 e0       	ldi	r16, 0x04	; 4
     ecc:	05 93       	las	Z, r16
     ece:	0f 91       	pop	r16
     ed0:	08 95       	ret

00000ed2 <udd_ctrl_send_zlp_in>:
     ed2:	0f 93       	push	r16
     ed4:	83 e0       	ldi	r24, 0x03	; 3
     ed6:	80 93 d6 22 	sts	0x22D6, r24	; 0x8022d6 <udd_ep_control_state>
     eda:	10 92 ee 22 	sts	0x22EE, r1	; 0x8022ee <udd_sram+0x16>
     ede:	10 92 ef 22 	sts	0x22EF, r1	; 0x8022ef <udd_sram+0x17>
     ee2:	ec ee       	ldi	r30, 0xEC	; 236
     ee4:	f2 e2       	ldi	r31, 0x22	; 34
     ee6:	02 e0       	ldi	r16, 0x02	; 2
     ee8:	06 93       	lac	Z, r16
     eea:	0f 91       	pop	r16
     eec:	08 95       	ret

00000eee <udd_ctrl_endofrequest>:
     eee:	e0 91 28 23 	lds	r30, 0x2328	; 0x802328 <udd_g_ctrlreq+0xc>
     ef2:	f0 91 29 23 	lds	r31, 0x2329	; 0x802329 <udd_g_ctrlreq+0xd>
     ef6:	30 97       	sbiw	r30, 0x00	; 0
     ef8:	09 f0       	breq	.+2      	; 0xefc <udd_ctrl_endofrequest+0xe>
     efa:	09 95       	icall
     efc:	08 95       	ret

00000efe <udd_ctrl_in_sent>:
     efe:	0f 93       	push	r16
     f00:	cf 93       	push	r28
     f02:	df 93       	push	r29
     f04:	80 91 d6 22 	lds	r24, 0x22D6	; 0x8022d6 <udd_ep_control_state>
     f08:	83 30       	cpi	r24, 0x03	; 3
     f0a:	19 f4       	brne	.+6      	; 0xf12 <udd_ctrl_in_sent+0x14>
     f0c:	f0 df       	rcall	.-32     	; 0xeee <udd_ctrl_endofrequest>
     f0e:	ae df       	rcall	.-164    	; 0xe6c <udd_ctrl_init>
     f10:	5e c0       	rjmp	.+188    	; 0xfce <udd_ctrl_in_sent+0xd0>
     f12:	80 91 d2 22 	lds	r24, 0x22D2	; 0x8022d2 <udd_ctrl_payload_nb_trans>
     f16:	90 91 d3 22 	lds	r25, 0x22D3	; 0x8022d3 <udd_ctrl_payload_nb_trans+0x1>
     f1a:	c0 91 26 23 	lds	r28, 0x2326	; 0x802326 <udd_g_ctrlreq+0xa>
     f1e:	d0 91 27 23 	lds	r29, 0x2327	; 0x802327 <udd_g_ctrlreq+0xb>
     f22:	c8 1b       	sub	r28, r24
     f24:	d9 0b       	sbc	r29, r25
     f26:	71 f5       	brne	.+92     	; 0xf84 <udd_ctrl_in_sent+0x86>
     f28:	20 91 d4 22 	lds	r18, 0x22D4	; 0x8022d4 <udd_ctrl_prev_payload_nb_trans>
     f2c:	30 91 d5 22 	lds	r19, 0x22D5	; 0x8022d5 <udd_ctrl_prev_payload_nb_trans+0x1>
     f30:	82 0f       	add	r24, r18
     f32:	93 1f       	adc	r25, r19
     f34:	80 93 d4 22 	sts	0x22D4, r24	; 0x8022d4 <udd_ctrl_prev_payload_nb_trans>
     f38:	90 93 d5 22 	sts	0x22D5, r25	; 0x8022d5 <udd_ctrl_prev_payload_nb_trans+0x1>
     f3c:	20 91 22 23 	lds	r18, 0x2322	; 0x802322 <udd_g_ctrlreq+0x6>
     f40:	30 91 23 23 	lds	r19, 0x2323	; 0x802323 <udd_g_ctrlreq+0x7>
     f44:	82 17       	cp	r24, r18
     f46:	93 07       	cpc	r25, r19
     f48:	21 f0       	breq	.+8      	; 0xf52 <udd_ctrl_in_sent+0x54>
     f4a:	80 91 ed 21 	lds	r24, 0x21ED	; 0x8021ed <b_shortpacket.5343>
     f4e:	88 23       	and	r24, r24
     f50:	41 f0       	breq	.+16     	; 0xf62 <udd_ctrl_in_sent+0x64>
     f52:	84 e0       	ldi	r24, 0x04	; 4
     f54:	80 93 d6 22 	sts	0x22D6, r24	; 0x8022d6 <udd_ep_control_state>
     f58:	e4 ee       	ldi	r30, 0xE4	; 228
     f5a:	f2 e2       	ldi	r31, 0x22	; 34
     f5c:	02 e0       	ldi	r16, 0x02	; 2
     f5e:	06 93       	lac	Z, r16
     f60:	36 c0       	rjmp	.+108    	; 0xfce <udd_ctrl_in_sent+0xd0>
     f62:	e0 91 2a 23 	lds	r30, 0x232A	; 0x80232a <udd_g_ctrlreq+0xe>
     f66:	f0 91 2b 23 	lds	r31, 0x232B	; 0x80232b <udd_g_ctrlreq+0xf>
     f6a:	30 97       	sbiw	r30, 0x00	; 0
     f6c:	99 f0       	breq	.+38     	; 0xf94 <udd_ctrl_in_sent+0x96>
     f6e:	09 95       	icall
     f70:	88 23       	and	r24, r24
     f72:	81 f0       	breq	.+32     	; 0xf94 <udd_ctrl_in_sent+0x96>
     f74:	10 92 d2 22 	sts	0x22D2, r1	; 0x8022d2 <udd_ctrl_payload_nb_trans>
     f78:	10 92 d3 22 	sts	0x22D3, r1	; 0x8022d3 <udd_ctrl_payload_nb_trans+0x1>
     f7c:	c0 91 26 23 	lds	r28, 0x2326	; 0x802326 <udd_g_ctrlreq+0xa>
     f80:	d0 91 27 23 	lds	r29, 0x2327	; 0x802327 <udd_g_ctrlreq+0xb>
     f84:	c0 34       	cpi	r28, 0x40	; 64
     f86:	d1 05       	cpc	r29, r1
     f88:	28 f0       	brcs	.+10     	; 0xf94 <udd_ctrl_in_sent+0x96>
     f8a:	10 92 ed 21 	sts	0x21ED, r1	; 0x8021ed <b_shortpacket.5343>
     f8e:	c0 e4       	ldi	r28, 0x40	; 64
     f90:	d0 e0       	ldi	r29, 0x00	; 0
     f92:	03 c0       	rjmp	.+6      	; 0xf9a <udd_ctrl_in_sent+0x9c>
     f94:	81 e0       	ldi	r24, 0x01	; 1
     f96:	80 93 ed 21 	sts	0x21ED, r24	; 0x8021ed <b_shortpacket.5343>
     f9a:	e8 ed       	ldi	r30, 0xD8	; 216
     f9c:	f2 e2       	ldi	r31, 0x22	; 34
     f9e:	c6 8b       	std	Z+22, r28	; 0x16
     fa0:	d7 8b       	std	Z+23, r29	; 0x17
     fa2:	80 91 d2 22 	lds	r24, 0x22D2	; 0x8022d2 <udd_ctrl_payload_nb_trans>
     fa6:	90 91 d3 22 	lds	r25, 0x22D3	; 0x8022d3 <udd_ctrl_payload_nb_trans+0x1>
     faa:	20 91 24 23 	lds	r18, 0x2324	; 0x802324 <udd_g_ctrlreq+0x8>
     fae:	30 91 25 23 	lds	r19, 0x2325	; 0x802325 <udd_g_ctrlreq+0x9>
     fb2:	28 0f       	add	r18, r24
     fb4:	39 1f       	adc	r19, r25
     fb6:	20 8f       	std	Z+24, r18	; 0x18
     fb8:	31 8f       	std	Z+25, r19	; 0x19
     fba:	c8 0f       	add	r28, r24
     fbc:	d9 1f       	adc	r29, r25
     fbe:	c0 93 d2 22 	sts	0x22D2, r28	; 0x8022d2 <udd_ctrl_payload_nb_trans>
     fc2:	d0 93 d3 22 	sts	0x22D3, r29	; 0x8022d3 <udd_ctrl_payload_nb_trans+0x1>
     fc6:	ec ee       	ldi	r30, 0xEC	; 236
     fc8:	f2 e2       	ldi	r31, 0x22	; 34
     fca:	02 e0       	ldi	r16, 0x02	; 2
     fcc:	06 93       	lac	Z, r16
     fce:	df 91       	pop	r29
     fd0:	cf 91       	pop	r28
     fd2:	0f 91       	pop	r16
     fd4:	08 95       	ret

00000fd6 <udd_ep_get_size>:
     fd6:	fc 01       	movw	r30, r24
     fd8:	81 81       	ldd	r24, Z+1	; 0x01
     fda:	e8 2f       	mov	r30, r24
     fdc:	e7 70       	andi	r30, 0x07	; 7
     fde:	8e 2f       	mov	r24, r30
     fe0:	90 e0       	ldi	r25, 0x00	; 0
     fe2:	fc 01       	movw	r30, r24
     fe4:	31 97       	sbiw	r30, 0x01	; 1
     fe6:	e7 30       	cpi	r30, 0x07	; 7
     fe8:	f1 05       	cpc	r31, r1
     fea:	c0 f4       	brcc	.+48     	; 0x101c <udd_ep_get_size+0x46>
     fec:	e2 50       	subi	r30, 0x02	; 2
     fee:	ff 4f       	sbci	r31, 0xFF	; 255
     ff0:	cd c7       	rjmp	.+3994   	; 0x1f8c <__tablejump2__>
     ff2:	80 e1       	ldi	r24, 0x10	; 16
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	08 95       	ret
     ff8:	80 e2       	ldi	r24, 0x20	; 32
     ffa:	90 e0       	ldi	r25, 0x00	; 0
     ffc:	08 95       	ret
     ffe:	80 e4       	ldi	r24, 0x40	; 64
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	08 95       	ret
    1004:	80 e8       	ldi	r24, 0x80	; 128
    1006:	90 e0       	ldi	r25, 0x00	; 0
    1008:	08 95       	ret
    100a:	80 e0       	ldi	r24, 0x00	; 0
    100c:	91 e0       	ldi	r25, 0x01	; 1
    100e:	08 95       	ret
    1010:	80 e0       	ldi	r24, 0x00	; 0
    1012:	92 e0       	ldi	r25, 0x02	; 2
    1014:	08 95       	ret
    1016:	8f ef       	ldi	r24, 0xFF	; 255
    1018:	93 e0       	ldi	r25, 0x03	; 3
    101a:	08 95       	ret
    101c:	88 e0       	ldi	r24, 0x08	; 8
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	08 95       	ret

00001022 <udd_ep_get_job>:
    1022:	28 2f       	mov	r18, r24
    1024:	2f 70       	andi	r18, 0x0F	; 15
    1026:	30 e0       	ldi	r19, 0x00	; 0
    1028:	22 0f       	add	r18, r18
    102a:	33 1f       	adc	r19, r19
    102c:	08 2e       	mov	r0, r24
    102e:	00 0c       	add	r0, r0
    1030:	99 0b       	sbc	r25, r25
    1032:	88 27       	eor	r24, r24
    1034:	99 0f       	add	r25, r25
    1036:	88 1f       	adc	r24, r24
    1038:	99 27       	eor	r25, r25
    103a:	82 0f       	add	r24, r18
    103c:	93 1f       	adc	r25, r19
    103e:	02 97       	sbiw	r24, 0x02	; 2
    1040:	9c 01       	movw	r18, r24
    1042:	22 0f       	add	r18, r18
    1044:	33 1f       	adc	r19, r19
    1046:	22 0f       	add	r18, r18
    1048:	33 1f       	adc	r19, r19
    104a:	22 0f       	add	r18, r18
    104c:	33 1f       	adc	r19, r19
    104e:	82 0f       	add	r24, r18
    1050:	93 1f       	adc	r25, r19
    1052:	82 59       	subi	r24, 0x92	; 146
    1054:	9d 4d       	sbci	r25, 0xDD	; 221
    1056:	08 95       	ret

00001058 <udd_ctrl_interrupt_tc_setup>:
    1058:	0f 93       	push	r16
    105a:	cf 93       	push	r28
    105c:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    1060:	80 ff       	sbrs	r24, 0
    1062:	64 c0       	rjmp	.+200    	; 0x112c <udd_ctrl_interrupt_tc_setup+0xd4>
    1064:	81 e0       	ldi	r24, 0x01	; 1
    1066:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    106a:	e4 ee       	ldi	r30, 0xE4	; 228
    106c:	f2 e2       	ldi	r31, 0x22	; 34
    106e:	00 e8       	ldi	r16, 0x80	; 128
    1070:	06 93       	lac	Z, r16
    1072:	ec ee       	ldi	r30, 0xEC	; 236
    1074:	f2 e2       	ldi	r31, 0x22	; 34
    1076:	00 e8       	ldi	r16, 0x80	; 128
    1078:	06 93       	lac	Z, r16
    107a:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    107e:	e4 ee       	ldi	r30, 0xE4	; 228
    1080:	f2 e2       	ldi	r31, 0x22	; 34
    1082:	00 e1       	ldi	r16, 0x10	; 16
    1084:	06 93       	lac	Z, r16
    1086:	80 91 d6 22 	lds	r24, 0x22D6	; 0x8022d6 <udd_ep_control_state>
    108a:	88 23       	and	r24, r24
    108c:	29 f0       	breq	.+10     	; 0x1098 <udd_ctrl_interrupt_tc_setup+0x40>
    108e:	83 50       	subi	r24, 0x03	; 3
    1090:	82 30       	cpi	r24, 0x02	; 2
    1092:	08 f4       	brcc	.+2      	; 0x1096 <udd_ctrl_interrupt_tc_setup+0x3e>
    1094:	2c df       	rcall	.-424    	; 0xeee <udd_ctrl_endofrequest>
    1096:	ea de       	rcall	.-556    	; 0xe6c <udd_ctrl_init>
    1098:	80 91 e6 22 	lds	r24, 0x22E6	; 0x8022e6 <udd_sram+0xe>
    109c:	90 91 e7 22 	lds	r25, 0x22E7	; 0x8022e7 <udd_sram+0xf>
    10a0:	08 97       	sbiw	r24, 0x08	; 8
    10a2:	09 f0       	breq	.+2      	; 0x10a6 <udd_ctrl_interrupt_tc_setup+0x4e>
    10a4:	45 c0       	rjmp	.+138    	; 0x1130 <udd_ctrl_interrupt_tc_setup+0xd8>
    10a6:	88 e0       	ldi	r24, 0x08	; 8
    10a8:	e2 e9       	ldi	r30, 0x92	; 146
    10aa:	f2 e2       	ldi	r31, 0x22	; 34
    10ac:	ac e1       	ldi	r26, 0x1C	; 28
    10ae:	b3 e2       	ldi	r27, 0x23	; 35
    10b0:	01 90       	ld	r0, Z+
    10b2:	0d 92       	st	X+, r0
    10b4:	8a 95       	dec	r24
    10b6:	e1 f7       	brne	.-8      	; 0x10b0 <udd_ctrl_interrupt_tc_setup+0x58>
    10b8:	e8 ec       	ldi	r30, 0xC8	; 200
    10ba:	f4 e0       	ldi	r31, 0x04	; 4
    10bc:	80 81       	ld	r24, Z
    10be:	80 62       	ori	r24, 0x20	; 32
    10c0:	80 83       	st	Z, r24
    10c2:	80 81       	ld	r24, Z
    10c4:	80 62       	ori	r24, 0x20	; 32
    10c6:	80 83       	st	Z, r24
    10c8:	23 dc       	rcall	.-1978   	; 0x910 <udc_process_setup>
    10ca:	c8 2f       	mov	r28, r24
    10cc:	81 11       	cpse	r24, r1
    10ce:	03 c0       	rjmp	.+6      	; 0x10d6 <udd_ctrl_interrupt_tc_setup+0x7e>
    10d0:	f2 de       	rcall	.-540    	; 0xeb6 <udd_ctrl_stall_data>
    10d2:	c1 e0       	ldi	r28, 0x01	; 1
    10d4:	2e c0       	rjmp	.+92     	; 0x1132 <udd_ctrl_interrupt_tc_setup+0xda>
    10d6:	80 91 1c 23 	lds	r24, 0x231C	; 0x80231c <udd_g_ctrlreq>
    10da:	88 23       	and	r24, r24
    10dc:	6c f4       	brge	.+26     	; 0x10f8 <udd_ctrl_interrupt_tc_setup+0xa0>
    10de:	10 92 d4 22 	sts	0x22D4, r1	; 0x8022d4 <udd_ctrl_prev_payload_nb_trans>
    10e2:	10 92 d5 22 	sts	0x22D5, r1	; 0x8022d5 <udd_ctrl_prev_payload_nb_trans+0x1>
    10e6:	10 92 d2 22 	sts	0x22D2, r1	; 0x8022d2 <udd_ctrl_payload_nb_trans>
    10ea:	10 92 d3 22 	sts	0x22D3, r1	; 0x8022d3 <udd_ctrl_payload_nb_trans+0x1>
    10ee:	82 e0       	ldi	r24, 0x02	; 2
    10f0:	80 93 d6 22 	sts	0x22D6, r24	; 0x8022d6 <udd_ep_control_state>
    10f4:	04 df       	rcall	.-504    	; 0xefe <udd_ctrl_in_sent>
    10f6:	1d c0       	rjmp	.+58     	; 0x1132 <udd_ctrl_interrupt_tc_setup+0xda>
    10f8:	80 91 22 23 	lds	r24, 0x2322	; 0x802322 <udd_g_ctrlreq+0x6>
    10fc:	90 91 23 23 	lds	r25, 0x2323	; 0x802323 <udd_g_ctrlreq+0x7>
    1100:	89 2b       	or	r24, r25
    1102:	11 f4       	brne	.+4      	; 0x1108 <udd_ctrl_interrupt_tc_setup+0xb0>
    1104:	e6 de       	rcall	.-564    	; 0xed2 <udd_ctrl_send_zlp_in>
    1106:	15 c0       	rjmp	.+42     	; 0x1132 <udd_ctrl_interrupt_tc_setup+0xda>
    1108:	10 92 d4 22 	sts	0x22D4, r1	; 0x8022d4 <udd_ctrl_prev_payload_nb_trans>
    110c:	10 92 d5 22 	sts	0x22D5, r1	; 0x8022d5 <udd_ctrl_prev_payload_nb_trans+0x1>
    1110:	10 92 d2 22 	sts	0x22D2, r1	; 0x8022d2 <udd_ctrl_payload_nb_trans>
    1114:	10 92 d3 22 	sts	0x22D3, r1	; 0x8022d3 <udd_ctrl_payload_nb_trans+0x1>
    1118:	81 e0       	ldi	r24, 0x01	; 1
    111a:	80 93 d6 22 	sts	0x22D6, r24	; 0x8022d6 <udd_ep_control_state>
    111e:	e4 ee       	ldi	r30, 0xE4	; 228
    1120:	f2 e2       	ldi	r31, 0x22	; 34
    1122:	02 e0       	ldi	r16, 0x02	; 2
    1124:	06 93       	lac	Z, r16
    1126:	00 e2       	ldi	r16, 0x20	; 32
    1128:	06 93       	lac	Z, r16
    112a:	03 c0       	rjmp	.+6      	; 0x1132 <udd_ctrl_interrupt_tc_setup+0xda>
    112c:	c0 e0       	ldi	r28, 0x00	; 0
    112e:	01 c0       	rjmp	.+2      	; 0x1132 <udd_ctrl_interrupt_tc_setup+0xda>
    1130:	c1 e0       	ldi	r28, 0x01	; 1
    1132:	8c 2f       	mov	r24, r28
    1134:	cf 91       	pop	r28
    1136:	0f 91       	pop	r16
    1138:	08 95       	ret

0000113a <udd_ep_trans_complet>:
    113a:	8f 92       	push	r8
    113c:	9f 92       	push	r9
    113e:	af 92       	push	r10
    1140:	bf 92       	push	r11
    1142:	df 92       	push	r13
    1144:	ef 92       	push	r14
    1146:	ff 92       	push	r15
    1148:	0f 93       	push	r16
    114a:	1f 93       	push	r17
    114c:	cf 93       	push	r28
    114e:	df 93       	push	r29
    1150:	d8 2e       	mov	r13, r24
    1152:	67 df       	rcall	.-306    	; 0x1022 <udd_ep_get_job>
    1154:	8c 01       	movw	r16, r24
    1156:	bd 2c       	mov	r11, r13
    1158:	bb 1c       	adc	r11, r11
    115a:	bb 24       	eor	r11, r11
    115c:	bb 1c       	adc	r11, r11
    115e:	cd 2d       	mov	r28, r13
    1160:	cf 70       	andi	r28, 0x0F	; 15
    1162:	d0 e0       	ldi	r29, 0x00	; 0
    1164:	cc 0f       	add	r28, r28
    1166:	dd 1f       	adc	r29, r29
    1168:	cb 0d       	add	r28, r11
    116a:	d1 1d       	adc	r29, r1
    116c:	ce 01       	movw	r24, r28
    116e:	88 0f       	add	r24, r24
    1170:	99 1f       	adc	r25, r25
    1172:	88 0f       	add	r24, r24
    1174:	99 1f       	adc	r25, r25
    1176:	88 0f       	add	r24, r24
    1178:	99 1f       	adc	r25, r25
    117a:	9c 01       	movw	r18, r24
    117c:	2c 51       	subi	r18, 0x1C	; 28
    117e:	3d 4d       	sbci	r19, 0xDD	; 221
    1180:	79 01       	movw	r14, r18
    1182:	c9 01       	movw	r24, r18
    1184:	28 df       	rcall	.-432    	; 0xfd6 <udd_ep_get_size>
    1186:	4c 01       	movw	r8, r24
    1188:	bb 20       	and	r11, r11
    118a:	09 f4       	brne	.+2      	; 0x118e <udd_ep_trans_complet+0x54>
    118c:	79 c0       	rjmp	.+242    	; 0x1280 <udd_ep_trans_complet+0x146>
    118e:	fe 01       	movw	r30, r28
    1190:	ee 0f       	add	r30, r30
    1192:	ff 1f       	adc	r31, r31
    1194:	ee 0f       	add	r30, r30
    1196:	ff 1f       	adc	r31, r31
    1198:	ee 0f       	add	r30, r30
    119a:	ff 1f       	adc	r31, r31
    119c:	e8 52       	subi	r30, 0x28	; 40
    119e:	fd 4d       	sbci	r31, 0xDD	; 221
    11a0:	22 89       	ldd	r18, Z+18	; 0x12
    11a2:	33 89       	ldd	r19, Z+19	; 0x13
    11a4:	d8 01       	movw	r26, r16
    11a6:	15 96       	adiw	r26, 0x05	; 5
    11a8:	8d 91       	ld	r24, X+
    11aa:	9c 91       	ld	r25, X
    11ac:	16 97       	sbiw	r26, 0x06	; 6
    11ae:	82 0f       	add	r24, r18
    11b0:	93 1f       	adc	r25, r19
    11b2:	15 96       	adiw	r26, 0x05	; 5
    11b4:	8d 93       	st	X+, r24
    11b6:	9c 93       	st	X, r25
    11b8:	16 97       	sbiw	r26, 0x06	; 6
    11ba:	13 96       	adiw	r26, 0x03	; 3
    11bc:	2d 91       	ld	r18, X+
    11be:	3c 91       	ld	r19, X
    11c0:	14 97       	sbiw	r26, 0x04	; 4
    11c2:	82 17       	cp	r24, r18
    11c4:	93 07       	cpc	r25, r19
    11c6:	09 f4       	brne	.+2      	; 0x11ca <udd_ep_trans_complet+0x90>
    11c8:	45 c0       	rjmp	.+138    	; 0x1254 <udd_ep_trans_complet+0x11a>
    11ca:	28 1b       	sub	r18, r24
    11cc:	39 0b       	sbc	r19, r25
    11ce:	21 15       	cp	r18, r1
    11d0:	b4 e0       	ldi	r27, 0x04	; 4
    11d2:	3b 07       	cpc	r19, r27
    11d4:	38 f0       	brcs	.+14     	; 0x11e4 <udd_ep_trans_complet+0xaa>
    11d6:	2f ef       	ldi	r18, 0xFF	; 255
    11d8:	33 e0       	ldi	r19, 0x03	; 3
    11da:	c9 01       	movw	r24, r18
    11dc:	b4 01       	movw	r22, r8
    11de:	c2 d6       	rcall	.+3460   	; 0x1f64 <__udivmodhi4>
    11e0:	28 1b       	sub	r18, r24
    11e2:	39 0b       	sbc	r19, r25
    11e4:	f8 01       	movw	r30, r16
    11e6:	80 81       	ld	r24, Z
    11e8:	81 ff       	sbrs	r24, 1
    11ea:	09 c0       	rjmp	.+18     	; 0x11fe <udd_ep_trans_complet+0xc4>
    11ec:	c9 01       	movw	r24, r18
    11ee:	b4 01       	movw	r22, r8
    11f0:	b9 d6       	rcall	.+3442   	; 0x1f64 <__udivmodhi4>
    11f2:	41 e0       	ldi	r20, 0x01	; 1
    11f4:	89 2b       	or	r24, r25
    11f6:	09 f0       	breq	.+2      	; 0x11fa <udd_ep_trans_complet+0xc0>
    11f8:	40 e0       	ldi	r20, 0x00	; 0
    11fa:	84 2f       	mov	r24, r20
    11fc:	01 c0       	rjmp	.+2      	; 0x1200 <udd_ep_trans_complet+0xc6>
    11fe:	80 e0       	ldi	r24, 0x00	; 0
    1200:	d8 01       	movw	r26, r16
    1202:	9c 91       	ld	r25, X
    1204:	80 fb       	bst	r24, 0
    1206:	91 f9       	bld	r25, 1
    1208:	9c 93       	st	X, r25
    120a:	fe 01       	movw	r30, r28
    120c:	ee 0f       	add	r30, r30
    120e:	ff 1f       	adc	r31, r31
    1210:	ee 0f       	add	r30, r30
    1212:	ff 1f       	adc	r31, r31
    1214:	ee 0f       	add	r30, r30
    1216:	ff 1f       	adc	r31, r31
    1218:	e8 52       	subi	r30, 0x28	; 40
    121a:	fd 4d       	sbci	r31, 0xDD	; 221
    121c:	12 8a       	std	Z+18, r1	; 0x12
    121e:	13 8a       	std	Z+19, r1	; 0x13
    1220:	26 87       	std	Z+14, r18	; 0x0e
    1222:	37 87       	std	Z+15, r19	; 0x0f
    1224:	11 96       	adiw	r26, 0x01	; 1
    1226:	2d 91       	ld	r18, X+
    1228:	3c 91       	ld	r19, X
    122a:	12 97       	sbiw	r26, 0x02	; 2
    122c:	15 96       	adiw	r26, 0x05	; 5
    122e:	8d 91       	ld	r24, X+
    1230:	9c 91       	ld	r25, X
    1232:	16 97       	sbiw	r26, 0x06	; 6
    1234:	82 0f       	add	r24, r18
    1236:	93 1f       	adc	r25, r19
    1238:	cc 0f       	add	r28, r28
    123a:	dd 1f       	adc	r29, r29
    123c:	cc 0f       	add	r28, r28
    123e:	dd 1f       	adc	r29, r29
    1240:	cc 0f       	add	r28, r28
    1242:	dd 1f       	adc	r29, r29
    1244:	c8 51       	subi	r28, 0x18	; 24
    1246:	dd 4d       	sbci	r29, 0xDD	; 221
    1248:	88 83       	st	Y, r24
    124a:	99 83       	std	Y+1, r25	; 0x01
    124c:	f7 01       	movw	r30, r14
    124e:	02 e0       	ldi	r16, 0x02	; 2
    1250:	06 93       	lac	Z, r16
    1252:	e4 c0       	rjmp	.+456    	; 0x141c <udd_ep_trans_complet+0x2e2>
    1254:	d8 01       	movw	r26, r16
    1256:	8c 91       	ld	r24, X
    1258:	81 ff       	sbrs	r24, 1
    125a:	cd c0       	rjmp	.+410    	; 0x13f6 <udd_ep_trans_complet+0x2bc>
    125c:	8d 7f       	andi	r24, 0xFD	; 253
    125e:	8c 93       	st	X, r24
    1260:	cc 0f       	add	r28, r28
    1262:	dd 1f       	adc	r29, r29
    1264:	cc 0f       	add	r28, r28
    1266:	dd 1f       	adc	r29, r29
    1268:	cc 0f       	add	r28, r28
    126a:	dd 1f       	adc	r29, r29
    126c:	c8 52       	subi	r28, 0x28	; 40
    126e:	dd 4d       	sbci	r29, 0xDD	; 221
    1270:	1a 8a       	std	Y+18, r1	; 0x12
    1272:	1b 8a       	std	Y+19, r1	; 0x13
    1274:	1e 86       	std	Y+14, r1	; 0x0e
    1276:	1f 86       	std	Y+15, r1	; 0x0f
    1278:	f7 01       	movw	r30, r14
    127a:	02 e0       	ldi	r16, 0x02	; 2
    127c:	06 93       	lac	Z, r16
    127e:	ce c0       	rjmp	.+412    	; 0x141c <udd_ep_trans_complet+0x2e2>
    1280:	fe 01       	movw	r30, r28
    1282:	ee 0f       	add	r30, r30
    1284:	ff 1f       	adc	r31, r31
    1286:	ee 0f       	add	r30, r30
    1288:	ff 1f       	adc	r31, r31
    128a:	ee 0f       	add	r30, r30
    128c:	ff 1f       	adc	r31, r31
    128e:	e8 52       	subi	r30, 0x28	; 40
    1290:	fd 4d       	sbci	r31, 0xDD	; 221
    1292:	a6 84       	ldd	r10, Z+14	; 0x0e
    1294:	b7 84       	ldd	r11, Z+15	; 0x0f
    1296:	d8 01       	movw	r26, r16
    1298:	8c 91       	ld	r24, X
    129a:	82 ff       	sbrs	r24, 2
    129c:	19 c0       	rjmp	.+50     	; 0x12d0 <udd_ep_trans_complet+0x196>
    129e:	11 96       	adiw	r26, 0x01	; 1
    12a0:	ed 91       	ld	r30, X+
    12a2:	fc 91       	ld	r31, X
    12a4:	12 97       	sbiw	r26, 0x02	; 2
    12a6:	15 96       	adiw	r26, 0x05	; 5
    12a8:	2d 91       	ld	r18, X+
    12aa:	3c 91       	ld	r19, X
    12ac:	16 97       	sbiw	r26, 0x06	; 6
    12ae:	13 96       	adiw	r26, 0x03	; 3
    12b0:	8d 91       	ld	r24, X+
    12b2:	9c 91       	ld	r25, X
    12b4:	14 97       	sbiw	r26, 0x04	; 4
    12b6:	b4 01       	movw	r22, r8
    12b8:	55 d6       	rcall	.+3242   	; 0x1f64 <__udivmodhi4>
    12ba:	b0 e4       	ldi	r27, 0x40	; 64
    12bc:	db 9e       	mul	r13, r27
    12be:	b0 01       	movw	r22, r0
    12c0:	11 24       	eor	r1, r1
    12c2:	62 55       	subi	r22, 0x52	; 82
    12c4:	7e 4d       	sbci	r23, 0xDE	; 222
    12c6:	ac 01       	movw	r20, r24
    12c8:	cf 01       	movw	r24, r30
    12ca:	82 0f       	add	r24, r18
    12cc:	93 1f       	adc	r25, r19
    12ce:	64 d6       	rcall	.+3272   	; 0x1f98 <memcpy>
    12d0:	f8 01       	movw	r30, r16
    12d2:	25 81       	ldd	r18, Z+5	; 0x05
    12d4:	36 81       	ldd	r19, Z+6	; 0x06
    12d6:	2a 0d       	add	r18, r10
    12d8:	3b 1d       	adc	r19, r11
    12da:	25 83       	std	Z+5, r18	; 0x05
    12dc:	36 83       	std	Z+6, r19	; 0x06
    12de:	83 81       	ldd	r24, Z+3	; 0x03
    12e0:	94 81       	ldd	r25, Z+4	; 0x04
    12e2:	82 17       	cp	r24, r18
    12e4:	93 07       	cpc	r25, r19
    12e6:	68 f4       	brcc	.+26     	; 0x1302 <udd_ep_trans_complet+0x1c8>
    12e8:	85 83       	std	Z+5, r24	; 0x05
    12ea:	96 83       	std	Z+6, r25	; 0x06
    12ec:	cc 0f       	add	r28, r28
    12ee:	dd 1f       	adc	r29, r29
    12f0:	cc 0f       	add	r28, r28
    12f2:	dd 1f       	adc	r29, r29
    12f4:	cc 0f       	add	r28, r28
    12f6:	dd 1f       	adc	r29, r29
    12f8:	c8 52       	subi	r28, 0x28	; 40
    12fa:	dd 4d       	sbci	r29, 0xDD	; 221
    12fc:	8a 89       	ldd	r24, Y+18	; 0x12
    12fe:	9b 89       	ldd	r25, Y+19	; 0x13
    1300:	7a c0       	rjmp	.+244    	; 0x13f6 <udd_ep_trans_complet+0x2bc>
    1302:	fe 01       	movw	r30, r28
    1304:	ee 0f       	add	r30, r30
    1306:	ff 1f       	adc	r31, r31
    1308:	ee 0f       	add	r30, r30
    130a:	ff 1f       	adc	r31, r31
    130c:	ee 0f       	add	r30, r30
    130e:	ff 1f       	adc	r31, r31
    1310:	e8 52       	subi	r30, 0x28	; 40
    1312:	fd 4d       	sbci	r31, 0xDD	; 221
    1314:	42 89       	ldd	r20, Z+18	; 0x12
    1316:	53 89       	ldd	r21, Z+19	; 0x13
    1318:	4a 15       	cp	r20, r10
    131a:	5b 05       	cpc	r21, r11
    131c:	09 f0       	breq	.+2      	; 0x1320 <udd_ep_trans_complet+0x1e6>
    131e:	6b c0       	rjmp	.+214    	; 0x13f6 <udd_ep_trans_complet+0x2bc>
    1320:	28 17       	cp	r18, r24
    1322:	39 07       	cpc	r19, r25
    1324:	09 f4       	brne	.+2      	; 0x1328 <udd_ep_trans_complet+0x1ee>
    1326:	67 c0       	rjmp	.+206    	; 0x13f6 <udd_ep_trans_complet+0x2bc>
    1328:	ac 01       	movw	r20, r24
    132a:	42 1b       	sub	r20, r18
    132c:	53 0b       	sbc	r21, r19
    132e:	9a 01       	movw	r18, r20
    1330:	21 15       	cp	r18, r1
    1332:	54 e0       	ldi	r21, 0x04	; 4
    1334:	35 07       	cpc	r19, r21
    1336:	50 f0       	brcs	.+20     	; 0x134c <udd_ep_trans_complet+0x212>
    1338:	2f ef       	ldi	r18, 0xFF	; 255
    133a:	33 e0       	ldi	r19, 0x03	; 3
    133c:	c9 01       	movw	r24, r18
    133e:	b4 01       	movw	r22, r8
    1340:	11 d6       	rcall	.+3106   	; 0x1f64 <__udivmodhi4>
    1342:	d9 01       	movw	r26, r18
    1344:	a8 1b       	sub	r26, r24
    1346:	b9 0b       	sbc	r27, r25
    1348:	cd 01       	movw	r24, r26
    134a:	07 c0       	rjmp	.+14     	; 0x135a <udd_ep_trans_complet+0x220>
    134c:	c9 01       	movw	r24, r18
    134e:	b4 01       	movw	r22, r8
    1350:	09 d6       	rcall	.+3090   	; 0x1f64 <__udivmodhi4>
    1352:	f9 01       	movw	r30, r18
    1354:	e8 1b       	sub	r30, r24
    1356:	f9 0b       	sbc	r31, r25
    1358:	cf 01       	movw	r24, r30
    135a:	fe 01       	movw	r30, r28
    135c:	ee 0f       	add	r30, r30
    135e:	ff 1f       	adc	r31, r31
    1360:	ee 0f       	add	r30, r30
    1362:	ff 1f       	adc	r31, r31
    1364:	ee 0f       	add	r30, r30
    1366:	ff 1f       	adc	r31, r31
    1368:	e8 52       	subi	r30, 0x28	; 40
    136a:	fd 4d       	sbci	r31, 0xDD	; 221
    136c:	16 86       	std	Z+14, r1	; 0x0e
    136e:	17 86       	std	Z+15, r1	; 0x0f
    1370:	88 15       	cp	r24, r8
    1372:	99 05       	cpc	r25, r9
    1374:	00 f5       	brcc	.+64     	; 0x13b6 <udd_ep_trans_complet+0x27c>
    1376:	d8 01       	movw	r26, r16
    1378:	8c 91       	ld	r24, X
    137a:	84 60       	ori	r24, 0x04	; 4
    137c:	8c 93       	st	X, r24
    137e:	b0 e4       	ldi	r27, 0x40	; 64
    1380:	db 9e       	mul	r13, r27
    1382:	c0 01       	movw	r24, r0
    1384:	11 24       	eor	r1, r1
    1386:	82 55       	subi	r24, 0x52	; 82
    1388:	9e 4d       	sbci	r25, 0xDE	; 222
    138a:	fe 01       	movw	r30, r28
    138c:	ee 0f       	add	r30, r30
    138e:	ff 1f       	adc	r31, r31
    1390:	ee 0f       	add	r30, r30
    1392:	ff 1f       	adc	r31, r31
    1394:	ee 0f       	add	r30, r30
    1396:	ff 1f       	adc	r31, r31
    1398:	e8 51       	subi	r30, 0x18	; 24
    139a:	fd 4d       	sbci	r31, 0xDD	; 221
    139c:	80 83       	st	Z, r24
    139e:	91 83       	std	Z+1, r25	; 0x01
    13a0:	cc 0f       	add	r28, r28
    13a2:	dd 1f       	adc	r29, r29
    13a4:	cc 0f       	add	r28, r28
    13a6:	dd 1f       	adc	r29, r29
    13a8:	cc 0f       	add	r28, r28
    13aa:	dd 1f       	adc	r29, r29
    13ac:	c8 52       	subi	r28, 0x28	; 40
    13ae:	dd 4d       	sbci	r29, 0xDD	; 221
    13b0:	8a 8a       	std	Y+18, r8	; 0x12
    13b2:	9b 8a       	std	Y+19, r9	; 0x13
    13b4:	1c c0       	rjmp	.+56     	; 0x13ee <udd_ep_trans_complet+0x2b4>
    13b6:	f8 01       	movw	r30, r16
    13b8:	41 81       	ldd	r20, Z+1	; 0x01
    13ba:	52 81       	ldd	r21, Z+2	; 0x02
    13bc:	25 81       	ldd	r18, Z+5	; 0x05
    13be:	36 81       	ldd	r19, Z+6	; 0x06
    13c0:	24 0f       	add	r18, r20
    13c2:	35 1f       	adc	r19, r21
    13c4:	fe 01       	movw	r30, r28
    13c6:	ee 0f       	add	r30, r30
    13c8:	ff 1f       	adc	r31, r31
    13ca:	ee 0f       	add	r30, r30
    13cc:	ff 1f       	adc	r31, r31
    13ce:	ee 0f       	add	r30, r30
    13d0:	ff 1f       	adc	r31, r31
    13d2:	e8 51       	subi	r30, 0x18	; 24
    13d4:	fd 4d       	sbci	r31, 0xDD	; 221
    13d6:	20 83       	st	Z, r18
    13d8:	31 83       	std	Z+1, r19	; 0x01
    13da:	cc 0f       	add	r28, r28
    13dc:	dd 1f       	adc	r29, r29
    13de:	cc 0f       	add	r28, r28
    13e0:	dd 1f       	adc	r29, r29
    13e2:	cc 0f       	add	r28, r28
    13e4:	dd 1f       	adc	r29, r29
    13e6:	c8 52       	subi	r28, 0x28	; 40
    13e8:	dd 4d       	sbci	r29, 0xDD	; 221
    13ea:	8a 8b       	std	Y+18, r24	; 0x12
    13ec:	9b 8b       	std	Y+19, r25	; 0x13
    13ee:	f7 01       	movw	r30, r14
    13f0:	02 e0       	ldi	r16, 0x02	; 2
    13f2:	06 93       	lac	Z, r16
    13f4:	13 c0       	rjmp	.+38     	; 0x141c <udd_ep_trans_complet+0x2e2>
    13f6:	d8 01       	movw	r26, r16
    13f8:	8c 91       	ld	r24, X
    13fa:	80 ff       	sbrs	r24, 0
    13fc:	0f c0       	rjmp	.+30     	; 0x141c <udd_ep_trans_complet+0x2e2>
    13fe:	8e 7f       	andi	r24, 0xFE	; 254
    1400:	8c 93       	st	X, r24
    1402:	17 96       	adiw	r26, 0x07	; 7
    1404:	ed 91       	ld	r30, X+
    1406:	fc 91       	ld	r31, X
    1408:	18 97       	sbiw	r26, 0x08	; 8
    140a:	30 97       	sbiw	r30, 0x00	; 0
    140c:	39 f0       	breq	.+14     	; 0x141c <udd_ep_trans_complet+0x2e2>
    140e:	15 96       	adiw	r26, 0x05	; 5
    1410:	6d 91       	ld	r22, X+
    1412:	7c 91       	ld	r23, X
    1414:	16 97       	sbiw	r26, 0x06	; 6
    1416:	4d 2d       	mov	r20, r13
    1418:	80 e0       	ldi	r24, 0x00	; 0
    141a:	09 95       	icall
    141c:	df 91       	pop	r29
    141e:	cf 91       	pop	r28
    1420:	1f 91       	pop	r17
    1422:	0f 91       	pop	r16
    1424:	ff 90       	pop	r15
    1426:	ef 90       	pop	r14
    1428:	df 90       	pop	r13
    142a:	bf 90       	pop	r11
    142c:	af 90       	pop	r10
    142e:	9f 90       	pop	r9
    1430:	8f 90       	pop	r8
    1432:	08 95       	ret

00001434 <udd_is_high_speed>:
    1434:	80 e0       	ldi	r24, 0x00	; 0
    1436:	08 95       	ret

00001438 <udd_set_address>:
    1438:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    143c:	08 95       	ret

0000143e <udd_getaddress>:
    143e:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    1442:	08 95       	ret

00001444 <udd_get_frame_number>:
    1444:	80 91 14 23 	lds	r24, 0x2314	; 0x802314 <udd_sram+0x3c>
    1448:	90 91 15 23 	lds	r25, 0x2315	; 0x802315 <udd_sram+0x3d>
    144c:	08 95       	ret

0000144e <udd_get_micro_frame_number>:
    144e:	80 e0       	ldi	r24, 0x00	; 0
    1450:	90 e0       	ldi	r25, 0x00	; 0
    1452:	08 95       	ret

00001454 <udd_set_setup_payload>:
    1454:	ec e1       	ldi	r30, 0x1C	; 28
    1456:	f3 e2       	ldi	r31, 0x23	; 35
    1458:	80 87       	std	Z+8, r24	; 0x08
    145a:	91 87       	std	Z+9, r25	; 0x09
    145c:	62 87       	std	Z+10, r22	; 0x0a
    145e:	73 87       	std	Z+11, r23	; 0x0b
    1460:	08 95       	ret

00001462 <udd_ep_alloc>:
    1462:	28 2f       	mov	r18, r24
    1464:	2f 70       	andi	r18, 0x0F	; 15
    1466:	30 e0       	ldi	r19, 0x00	; 0
    1468:	22 0f       	add	r18, r18
    146a:	33 1f       	adc	r19, r19
    146c:	08 2e       	mov	r0, r24
    146e:	00 0c       	add	r0, r0
    1470:	99 0b       	sbc	r25, r25
    1472:	88 27       	eor	r24, r24
    1474:	99 0f       	add	r25, r25
    1476:	88 1f       	adc	r24, r24
    1478:	99 27       	eor	r25, r25
    147a:	82 0f       	add	r24, r18
    147c:	93 1f       	adc	r25, r19
    147e:	fc 01       	movw	r30, r24
    1480:	ee 0f       	add	r30, r30
    1482:	ff 1f       	adc	r31, r31
    1484:	ee 0f       	add	r30, r30
    1486:	ff 1f       	adc	r31, r31
    1488:	ee 0f       	add	r30, r30
    148a:	ff 1f       	adc	r31, r31
    148c:	e8 52       	subi	r30, 0x28	; 40
    148e:	fd 4d       	sbci	r31, 0xDD	; 221
    1490:	25 85       	ldd	r18, Z+13	; 0x0d
    1492:	20 7c       	andi	r18, 0xC0	; 192
    1494:	09 f0       	breq	.+2      	; 0x1498 <udd_ep_alloc+0x36>
    1496:	69 c0       	rjmp	.+210    	; 0x156a <udd_ep_alloc+0x108>
    1498:	63 70       	andi	r22, 0x03	; 3
    149a:	61 30       	cpi	r22, 0x01	; 1
    149c:	11 f0       	breq	.+4      	; 0x14a2 <udd_ep_alloc+0x40>
    149e:	18 f4       	brcc	.+6      	; 0x14a6 <udd_ep_alloc+0x44>
    14a0:	04 c0       	rjmp	.+8      	; 0x14aa <udd_ep_alloc+0x48>
    14a2:	20 ec       	ldi	r18, 0xC0	; 192
    14a4:	03 c0       	rjmp	.+6      	; 0x14ac <udd_ep_alloc+0x4a>
    14a6:	20 e8       	ldi	r18, 0x80	; 128
    14a8:	01 c0       	rjmp	.+2      	; 0x14ac <udd_ep_alloc+0x4a>
    14aa:	20 e4       	ldi	r18, 0x40	; 64
    14ac:	40 38       	cpi	r20, 0x80	; 128
    14ae:	51 05       	cpc	r21, r1
    14b0:	e9 f0       	breq	.+58     	; 0x14ec <udd_ep_alloc+0x8a>
    14b2:	50 f4       	brcc	.+20     	; 0x14c8 <udd_ep_alloc+0x66>
    14b4:	40 32       	cpi	r20, 0x20	; 32
    14b6:	51 05       	cpc	r21, r1
    14b8:	a9 f0       	breq	.+42     	; 0x14e4 <udd_ep_alloc+0x82>
    14ba:	40 34       	cpi	r20, 0x40	; 64
    14bc:	51 05       	cpc	r21, r1
    14be:	a1 f0       	breq	.+40     	; 0x14e8 <udd_ep_alloc+0x86>
    14c0:	40 31       	cpi	r20, 0x10	; 16
    14c2:	51 05       	cpc	r21, r1
    14c4:	d9 f4       	brne	.+54     	; 0x14fc <udd_ep_alloc+0x9a>
    14c6:	0c c0       	rjmp	.+24     	; 0x14e0 <udd_ep_alloc+0x7e>
    14c8:	41 15       	cp	r20, r1
    14ca:	32 e0       	ldi	r19, 0x02	; 2
    14cc:	53 07       	cpc	r21, r19
    14ce:	91 f0       	breq	.+36     	; 0x14f4 <udd_ep_alloc+0x92>
    14d0:	4f 3f       	cpi	r20, 0xFF	; 255
    14d2:	33 e0       	ldi	r19, 0x03	; 3
    14d4:	53 07       	cpc	r21, r19
    14d6:	81 f0       	breq	.+32     	; 0x14f8 <udd_ep_alloc+0x96>
    14d8:	41 15       	cp	r20, r1
    14da:	51 40       	sbci	r21, 0x01	; 1
    14dc:	79 f4       	brne	.+30     	; 0x14fc <udd_ep_alloc+0x9a>
    14de:	08 c0       	rjmp	.+16     	; 0x14f0 <udd_ep_alloc+0x8e>
    14e0:	41 e0       	ldi	r20, 0x01	; 1
    14e2:	0d c0       	rjmp	.+26     	; 0x14fe <udd_ep_alloc+0x9c>
    14e4:	42 e0       	ldi	r20, 0x02	; 2
    14e6:	0b c0       	rjmp	.+22     	; 0x14fe <udd_ep_alloc+0x9c>
    14e8:	43 e0       	ldi	r20, 0x03	; 3
    14ea:	09 c0       	rjmp	.+18     	; 0x14fe <udd_ep_alloc+0x9c>
    14ec:	44 e0       	ldi	r20, 0x04	; 4
    14ee:	07 c0       	rjmp	.+14     	; 0x14fe <udd_ep_alloc+0x9c>
    14f0:	45 e0       	ldi	r20, 0x05	; 5
    14f2:	05 c0       	rjmp	.+10     	; 0x14fe <udd_ep_alloc+0x9c>
    14f4:	46 e0       	ldi	r20, 0x06	; 6
    14f6:	03 c0       	rjmp	.+6      	; 0x14fe <udd_ep_alloc+0x9c>
    14f8:	47 e0       	ldi	r20, 0x07	; 7
    14fa:	01 c0       	rjmp	.+2      	; 0x14fe <udd_ep_alloc+0x9c>
    14fc:	40 e0       	ldi	r20, 0x00	; 0
    14fe:	fc 01       	movw	r30, r24
    1500:	ee 0f       	add	r30, r30
    1502:	ff 1f       	adc	r31, r31
    1504:	ee 0f       	add	r30, r30
    1506:	ff 1f       	adc	r31, r31
    1508:	ee 0f       	add	r30, r30
    150a:	ff 1f       	adc	r31, r31
    150c:	e8 52       	subi	r30, 0x28	; 40
    150e:	fd 4d       	sbci	r31, 0xDD	; 221
    1510:	15 86       	std	Z+13, r1	; 0x0d
    1512:	36 e0       	ldi	r19, 0x06	; 6
    1514:	34 87       	std	Z+12, r19	; 0x0c
    1516:	24 2b       	or	r18, r20
    1518:	25 87       	std	Z+13, r18	; 0x0d
    151a:	fc 01       	movw	r30, r24
    151c:	ee 0f       	add	r30, r30
    151e:	ff 1f       	adc	r31, r31
    1520:	ee 0f       	add	r30, r30
    1522:	ff 1f       	adc	r31, r31
    1524:	ee 0f       	add	r30, r30
    1526:	ff 1f       	adc	r31, r31
    1528:	e8 52       	subi	r30, 0x28	; 40
    152a:	fd 4d       	sbci	r31, 0xDD	; 221
    152c:	25 85       	ldd	r18, Z+13	; 0x0d
    152e:	20 7c       	andi	r18, 0xC0	; 192
    1530:	20 3c       	cpi	r18, 0xC0	; 192
    1532:	69 f4       	brne	.+26     	; 0x154e <udd_ep_alloc+0xec>
    1534:	fc 01       	movw	r30, r24
    1536:	ee 0f       	add	r30, r30
    1538:	ff 1f       	adc	r31, r31
    153a:	ee 0f       	add	r30, r30
    153c:	ff 1f       	adc	r31, r31
    153e:	ee 0f       	add	r30, r30
    1540:	ff 1f       	adc	r31, r31
    1542:	e8 52       	subi	r30, 0x28	; 40
    1544:	fd 4d       	sbci	r31, 0xDD	; 221
    1546:	25 85       	ldd	r18, Z+13	; 0x0d
    1548:	27 70       	andi	r18, 0x07	; 7
    154a:	27 30       	cpi	r18, 0x07	; 7
    154c:	81 f0       	breq	.+32     	; 0x156e <udd_ep_alloc+0x10c>
    154e:	88 0f       	add	r24, r24
    1550:	99 1f       	adc	r25, r25
    1552:	88 0f       	add	r24, r24
    1554:	99 1f       	adc	r25, r25
    1556:	88 0f       	add	r24, r24
    1558:	99 1f       	adc	r25, r25
    155a:	fc 01       	movw	r30, r24
    155c:	e8 52       	subi	r30, 0x28	; 40
    155e:	fd 4d       	sbci	r31, 0xDD	; 221
    1560:	85 85       	ldd	r24, Z+13	; 0x0d
    1562:	80 62       	ori	r24, 0x20	; 32
    1564:	85 87       	std	Z+13, r24	; 0x0d
    1566:	81 e0       	ldi	r24, 0x01	; 1
    1568:	08 95       	ret
    156a:	80 e0       	ldi	r24, 0x00	; 0
    156c:	08 95       	ret
    156e:	81 e0       	ldi	r24, 0x01	; 1
    1570:	08 95       	ret

00001572 <udd_ep_is_halted>:
    1572:	e8 2f       	mov	r30, r24
    1574:	ef 70       	andi	r30, 0x0F	; 15
    1576:	f0 e0       	ldi	r31, 0x00	; 0
    1578:	ee 0f       	add	r30, r30
    157a:	ff 1f       	adc	r31, r31
    157c:	08 2e       	mov	r0, r24
    157e:	00 0c       	add	r0, r0
    1580:	99 0b       	sbc	r25, r25
    1582:	88 27       	eor	r24, r24
    1584:	99 0f       	add	r25, r25
    1586:	88 1f       	adc	r24, r24
    1588:	99 27       	eor	r25, r25
    158a:	e8 0f       	add	r30, r24
    158c:	f9 1f       	adc	r31, r25
    158e:	ee 0f       	add	r30, r30
    1590:	ff 1f       	adc	r31, r31
    1592:	ee 0f       	add	r30, r30
    1594:	ff 1f       	adc	r31, r31
    1596:	ee 0f       	add	r30, r30
    1598:	ff 1f       	adc	r31, r31
    159a:	e8 52       	subi	r30, 0x28	; 40
    159c:	fd 4d       	sbci	r31, 0xDD	; 221
    159e:	85 85       	ldd	r24, Z+13	; 0x0d
    15a0:	82 fb       	bst	r24, 2
    15a2:	88 27       	eor	r24, r24
    15a4:	80 f9       	bld	r24, 0
    15a6:	08 95       	ret

000015a8 <udd_ep_clear_halt>:
    15a8:	0f 93       	push	r16
    15aa:	28 2f       	mov	r18, r24
    15ac:	2f 70       	andi	r18, 0x0F	; 15
    15ae:	30 e0       	ldi	r19, 0x00	; 0
    15b0:	a9 01       	movw	r20, r18
    15b2:	44 0f       	add	r20, r20
    15b4:	55 1f       	adc	r21, r21
    15b6:	28 2f       	mov	r18, r24
    15b8:	08 2e       	mov	r0, r24
    15ba:	00 0c       	add	r0, r0
    15bc:	33 0b       	sbc	r19, r19
    15be:	22 27       	eor	r18, r18
    15c0:	33 0f       	add	r19, r19
    15c2:	22 1f       	adc	r18, r18
    15c4:	33 27       	eor	r19, r19
    15c6:	24 0f       	add	r18, r20
    15c8:	35 1f       	adc	r19, r21
    15ca:	a9 01       	movw	r20, r18
    15cc:	44 0f       	add	r20, r20
    15ce:	55 1f       	adc	r21, r21
    15d0:	44 0f       	add	r20, r20
    15d2:	55 1f       	adc	r21, r21
    15d4:	44 0f       	add	r20, r20
    15d6:	55 1f       	adc	r21, r21
    15d8:	fa 01       	movw	r30, r20
    15da:	ec 51       	subi	r30, 0x1C	; 28
    15dc:	fd 4d       	sbci	r31, 0xDD	; 221
    15de:	01 e0       	ldi	r16, 0x01	; 1
    15e0:	06 93       	lac	Z, r16
    15e2:	fa 01       	movw	r30, r20
    15e4:	e8 52       	subi	r30, 0x28	; 40
    15e6:	fd 4d       	sbci	r31, 0xDD	; 221
    15e8:	95 85       	ldd	r25, Z+13	; 0x0d
    15ea:	92 ff       	sbrs	r25, 2
    15ec:	11 c0       	rjmp	.+34     	; 0x1610 <udd_ep_clear_halt+0x68>
    15ee:	fa 01       	movw	r30, r20
    15f0:	e8 52       	subi	r30, 0x28	; 40
    15f2:	fd 4d       	sbci	r31, 0xDD	; 221
    15f4:	95 85       	ldd	r25, Z+13	; 0x0d
    15f6:	9b 7f       	andi	r25, 0xFB	; 251
    15f8:	95 87       	std	Z+13, r25	; 0x0d
    15fa:	13 dd       	rcall	.-1498   	; 0x1022 <udd_ep_get_job>
    15fc:	fc 01       	movw	r30, r24
    15fe:	80 81       	ld	r24, Z
    1600:	80 ff       	sbrs	r24, 0
    1602:	06 c0       	rjmp	.+12     	; 0x1610 <udd_ep_clear_halt+0x68>
    1604:	8e 7f       	andi	r24, 0xFE	; 254
    1606:	80 83       	st	Z, r24
    1608:	07 80       	ldd	r0, Z+7	; 0x07
    160a:	f0 85       	ldd	r31, Z+8	; 0x08
    160c:	e0 2d       	mov	r30, r0
    160e:	09 95       	icall
    1610:	81 e0       	ldi	r24, 0x01	; 1
    1612:	0f 91       	pop	r16
    1614:	08 95       	ret

00001616 <udd_ep_run>:
    1616:	5f 92       	push	r5
    1618:	6f 92       	push	r6
    161a:	7f 92       	push	r7
    161c:	8f 92       	push	r8
    161e:	9f 92       	push	r9
    1620:	af 92       	push	r10
    1622:	bf 92       	push	r11
    1624:	cf 92       	push	r12
    1626:	df 92       	push	r13
    1628:	ef 92       	push	r14
    162a:	ff 92       	push	r15
    162c:	0f 93       	push	r16
    162e:	1f 93       	push	r17
    1630:	cf 93       	push	r28
    1632:	df 93       	push	r29
    1634:	1f 92       	push	r1
    1636:	cd b7       	in	r28, 0x3d	; 61
    1638:	de b7       	in	r29, 0x3e	; 62
    163a:	78 2e       	mov	r7, r24
    163c:	66 2e       	mov	r6, r22
    163e:	4a 01       	movw	r8, r20
    1640:	59 01       	movw	r10, r18
    1642:	ef dc       	rcall	.-1570   	; 0x1022 <udd_ep_get_job>
    1644:	6c 01       	movw	r12, r24
    1646:	57 2c       	mov	r5, r7
    1648:	55 1c       	adc	r5, r5
    164a:	55 24       	eor	r5, r5
    164c:	55 1c       	adc	r5, r5
    164e:	87 2d       	mov	r24, r7
    1650:	8f 70       	andi	r24, 0x0F	; 15
    1652:	e8 2e       	mov	r14, r24
    1654:	f1 2c       	mov	r15, r1
    1656:	ee 0c       	add	r14, r14
    1658:	ff 1c       	adc	r15, r15
    165a:	e5 0c       	add	r14, r5
    165c:	f1 1c       	adc	r15, r1
    165e:	f7 01       	movw	r30, r14
    1660:	ee 0f       	add	r30, r30
    1662:	ff 1f       	adc	r31, r31
    1664:	ee 0f       	add	r30, r30
    1666:	ff 1f       	adc	r31, r31
    1668:	ee 0f       	add	r30, r30
    166a:	ff 1f       	adc	r31, r31
    166c:	e8 52       	subi	r30, 0x28	; 40
    166e:	fd 4d       	sbci	r31, 0xDD	; 221
    1670:	85 85       	ldd	r24, Z+13	; 0x0d
    1672:	80 7c       	andi	r24, 0xC0	; 192
    1674:	09 f4       	brne	.+2      	; 0x1678 <udd_ep_run+0x62>
    1676:	81 c0       	rjmp	.+258    	; 0x177a <udd_ep_run+0x164>
    1678:	f7 01       	movw	r30, r14
    167a:	ee 0f       	add	r30, r30
    167c:	ff 1f       	adc	r31, r31
    167e:	ee 0f       	add	r30, r30
    1680:	ff 1f       	adc	r31, r31
    1682:	ee 0f       	add	r30, r30
    1684:	ff 1f       	adc	r31, r31
    1686:	e8 52       	subi	r30, 0x28	; 40
    1688:	fd 4d       	sbci	r31, 0xDD	; 221
    168a:	85 85       	ldd	r24, Z+13	; 0x0d
    168c:	80 7c       	andi	r24, 0xC0	; 192
    168e:	80 3c       	cpi	r24, 0xC0	; 192
    1690:	61 f0       	breq	.+24     	; 0x16aa <udd_ep_run+0x94>
    1692:	f7 01       	movw	r30, r14
    1694:	ee 0f       	add	r30, r30
    1696:	ff 1f       	adc	r31, r31
    1698:	ee 0f       	add	r30, r30
    169a:	ff 1f       	adc	r31, r31
    169c:	ee 0f       	add	r30, r30
    169e:	ff 1f       	adc	r31, r31
    16a0:	e8 52       	subi	r30, 0x28	; 40
    16a2:	fd 4d       	sbci	r31, 0xDD	; 221
    16a4:	85 85       	ldd	r24, Z+13	; 0x0d
    16a6:	82 fd       	sbrc	r24, 2
    16a8:	6a c0       	rjmp	.+212    	; 0x177e <udd_ep_run+0x168>
    16aa:	8f b7       	in	r24, 0x3f	; 63
    16ac:	89 83       	std	Y+1, r24	; 0x01
    16ae:	f8 94       	cli
    16b0:	89 81       	ldd	r24, Y+1	; 0x01
    16b2:	f6 01       	movw	r30, r12
    16b4:	90 81       	ld	r25, Z
    16b6:	90 ff       	sbrs	r25, 0
    16b8:	03 c0       	rjmp	.+6      	; 0x16c0 <udd_ep_run+0xaa>
    16ba:	8f bf       	out	0x3f, r24	; 63
    16bc:	51 2c       	mov	r5, r1
    16be:	60 c0       	rjmp	.+192    	; 0x1780 <udd_ep_run+0x16a>
    16c0:	f6 01       	movw	r30, r12
    16c2:	90 81       	ld	r25, Z
    16c4:	91 60       	ori	r25, 0x01	; 1
    16c6:	90 83       	st	Z, r25
    16c8:	8f bf       	out	0x3f, r24	; 63
    16ca:	81 82       	std	Z+1, r8	; 0x01
    16cc:	92 82       	std	Z+2, r9	; 0x02
    16ce:	a3 82       	std	Z+3, r10	; 0x03
    16d0:	b4 82       	std	Z+4, r11	; 0x04
    16d2:	15 82       	std	Z+5, r1	; 0x05
    16d4:	16 82       	std	Z+6, r1	; 0x06
    16d6:	07 83       	std	Z+7, r16	; 0x07
    16d8:	10 87       	std	Z+8, r17	; 0x08
    16da:	61 10       	cpse	r6, r1
    16dc:	06 c0       	rjmp	.+12     	; 0x16ea <udd_ep_run+0xd4>
    16de:	91 e0       	ldi	r25, 0x01	; 1
    16e0:	a1 14       	cp	r10, r1
    16e2:	b1 04       	cpc	r11, r1
    16e4:	19 f0       	breq	.+6      	; 0x16ec <udd_ep_run+0xd6>
    16e6:	90 e0       	ldi	r25, 0x00	; 0
    16e8:	01 c0       	rjmp	.+2      	; 0x16ec <udd_ep_run+0xd6>
    16ea:	91 e0       	ldi	r25, 0x01	; 1
    16ec:	f6 01       	movw	r30, r12
    16ee:	80 81       	ld	r24, Z
    16f0:	90 fb       	bst	r25, 0
    16f2:	81 f9       	bld	r24, 1
    16f4:	8b 7f       	andi	r24, 0xFB	; 251
    16f6:	80 83       	st	Z, r24
    16f8:	55 20       	and	r5, r5
    16fa:	61 f0       	breq	.+24     	; 0x1714 <udd_ep_run+0xfe>
    16fc:	f7 01       	movw	r30, r14
    16fe:	ee 0f       	add	r30, r30
    1700:	ff 1f       	adc	r31, r31
    1702:	ee 0f       	add	r30, r30
    1704:	ff 1f       	adc	r31, r31
    1706:	ee 0f       	add	r30, r30
    1708:	ff 1f       	adc	r31, r31
    170a:	e8 52       	subi	r30, 0x28	; 40
    170c:	fd 4d       	sbci	r31, 0xDD	; 221
    170e:	12 8a       	std	Z+18, r1	; 0x12
    1710:	13 8a       	std	Z+19, r1	; 0x13
    1712:	2e c0       	rjmp	.+92     	; 0x1770 <udd_ep_run+0x15a>
    1714:	f7 01       	movw	r30, r14
    1716:	ee 0f       	add	r30, r30
    1718:	ff 1f       	adc	r31, r31
    171a:	ee 0f       	add	r30, r30
    171c:	ff 1f       	adc	r31, r31
    171e:	ee 0f       	add	r30, r30
    1720:	ff 1f       	adc	r31, r31
    1722:	e8 52       	subi	r30, 0x28	; 40
    1724:	fd 4d       	sbci	r31, 0xDD	; 221
    1726:	85 85       	ldd	r24, Z+13	; 0x0d
    1728:	80 7c       	andi	r24, 0xC0	; 192
    172a:	80 3c       	cpi	r24, 0xC0	; 192
    172c:	a1 f4       	brne	.+40     	; 0x1756 <udd_ep_run+0x140>
    172e:	c7 01       	movw	r24, r14
    1730:	88 0f       	add	r24, r24
    1732:	99 1f       	adc	r25, r25
    1734:	88 0f       	add	r24, r24
    1736:	99 1f       	adc	r25, r25
    1738:	88 0f       	add	r24, r24
    173a:	99 1f       	adc	r25, r25
    173c:	8c 51       	subi	r24, 0x1C	; 28
    173e:	9d 4d       	sbci	r25, 0xDD	; 221
    1740:	4a dc       	rcall	.-1900   	; 0xfd6 <udd_ep_get_size>
    1742:	bc 01       	movw	r22, r24
    1744:	c5 01       	movw	r24, r10
    1746:	0e d4       	rcall	.+2076   	; 0x1f64 <__udivmodhi4>
    1748:	89 2b       	or	r24, r25
    174a:	29 f0       	breq	.+10     	; 0x1756 <udd_ep_run+0x140>
    174c:	f6 01       	movw	r30, r12
    174e:	80 81       	ld	r24, Z
    1750:	8e 7f       	andi	r24, 0xFE	; 254
    1752:	80 83       	st	Z, r24
    1754:	15 c0       	rjmp	.+42     	; 0x1780 <udd_ep_run+0x16a>
    1756:	f7 01       	movw	r30, r14
    1758:	ee 0f       	add	r30, r30
    175a:	ff 1f       	adc	r31, r31
    175c:	ee 0f       	add	r30, r30
    175e:	ff 1f       	adc	r31, r31
    1760:	ee 0f       	add	r30, r30
    1762:	ff 1f       	adc	r31, r31
    1764:	e8 52       	subi	r30, 0x28	; 40
    1766:	fd 4d       	sbci	r31, 0xDD	; 221
    1768:	16 86       	std	Z+14, r1	; 0x0e
    176a:	17 86       	std	Z+15, r1	; 0x0f
    176c:	12 8a       	std	Z+18, r1	; 0x12
    176e:	13 8a       	std	Z+19, r1	; 0x13
    1770:	87 2d       	mov	r24, r7
    1772:	e3 dc       	rcall	.-1594   	; 0x113a <udd_ep_trans_complet>
    1774:	55 24       	eor	r5, r5
    1776:	53 94       	inc	r5
    1778:	03 c0       	rjmp	.+6      	; 0x1780 <udd_ep_run+0x16a>
    177a:	51 2c       	mov	r5, r1
    177c:	01 c0       	rjmp	.+2      	; 0x1780 <udd_ep_run+0x16a>
    177e:	51 2c       	mov	r5, r1
    1780:	85 2d       	mov	r24, r5
    1782:	0f 90       	pop	r0
    1784:	df 91       	pop	r29
    1786:	cf 91       	pop	r28
    1788:	1f 91       	pop	r17
    178a:	0f 91       	pop	r16
    178c:	ff 90       	pop	r15
    178e:	ef 90       	pop	r14
    1790:	df 90       	pop	r13
    1792:	cf 90       	pop	r12
    1794:	bf 90       	pop	r11
    1796:	af 90       	pop	r10
    1798:	9f 90       	pop	r9
    179a:	8f 90       	pop	r8
    179c:	7f 90       	pop	r7
    179e:	6f 90       	pop	r6
    17a0:	5f 90       	pop	r5
    17a2:	08 95       	ret

000017a4 <udd_ep_abort>:
    17a4:	ff 92       	push	r15
    17a6:	0f 93       	push	r16
    17a8:	1f 93       	push	r17
    17aa:	cf 93       	push	r28
    17ac:	df 93       	push	r29
    17ae:	18 2f       	mov	r17, r24
    17b0:	f8 2e       	mov	r15, r24
    17b2:	ff 1c       	adc	r15, r15
    17b4:	ff 24       	eor	r15, r15
    17b6:	ff 1c       	adc	r15, r15
    17b8:	c8 2f       	mov	r28, r24
    17ba:	cf 70       	andi	r28, 0x0F	; 15
    17bc:	d0 e0       	ldi	r29, 0x00	; 0
    17be:	cc 0f       	add	r28, r28
    17c0:	dd 1f       	adc	r29, r29
    17c2:	cf 0d       	add	r28, r15
    17c4:	d1 1d       	adc	r29, r1
    17c6:	2d dc       	rcall	.-1958   	; 0x1022 <udd_ep_get_job>
    17c8:	dc 01       	movw	r26, r24
    17ca:	fe 01       	movw	r30, r28
    17cc:	ee 0f       	add	r30, r30
    17ce:	ff 1f       	adc	r31, r31
    17d0:	ee 0f       	add	r30, r30
    17d2:	ff 1f       	adc	r31, r31
    17d4:	ee 0f       	add	r30, r30
    17d6:	ff 1f       	adc	r31, r31
    17d8:	ec 51       	subi	r30, 0x1C	; 28
    17da:	fd 4d       	sbci	r31, 0xDD	; 221
    17dc:	02 e0       	ldi	r16, 0x02	; 2
    17de:	05 93       	las	Z, r16
    17e0:	8c 91       	ld	r24, X
    17e2:	80 ff       	sbrs	r24, 0
    17e4:	22 c0       	rjmp	.+68     	; 0x182a <udd_ep_abort+0x86>
    17e6:	8e 7f       	andi	r24, 0xFE	; 254
    17e8:	8c 93       	st	X, r24
    17ea:	17 96       	adiw	r26, 0x07	; 7
    17ec:	ed 91       	ld	r30, X+
    17ee:	fc 91       	ld	r31, X
    17f0:	18 97       	sbiw	r26, 0x08	; 8
    17f2:	30 97       	sbiw	r30, 0x00	; 0
    17f4:	d1 f0       	breq	.+52     	; 0x182a <udd_ep_abort+0x86>
    17f6:	ff 20       	and	r15, r15
    17f8:	59 f0       	breq	.+22     	; 0x1810 <udd_ep_abort+0x6c>
    17fa:	cc 0f       	add	r28, r28
    17fc:	dd 1f       	adc	r29, r29
    17fe:	cc 0f       	add	r28, r28
    1800:	dd 1f       	adc	r29, r29
    1802:	cc 0f       	add	r28, r28
    1804:	dd 1f       	adc	r29, r29
    1806:	c8 52       	subi	r28, 0x28	; 40
    1808:	dd 4d       	sbci	r29, 0xDD	; 221
    180a:	6a 89       	ldd	r22, Y+18	; 0x12
    180c:	7b 89       	ldd	r23, Y+19	; 0x13
    180e:	0a c0       	rjmp	.+20     	; 0x1824 <udd_ep_abort+0x80>
    1810:	cc 0f       	add	r28, r28
    1812:	dd 1f       	adc	r29, r29
    1814:	cc 0f       	add	r28, r28
    1816:	dd 1f       	adc	r29, r29
    1818:	cc 0f       	add	r28, r28
    181a:	dd 1f       	adc	r29, r29
    181c:	c8 52       	subi	r28, 0x28	; 40
    181e:	dd 4d       	sbci	r29, 0xDD	; 221
    1820:	6e 85       	ldd	r22, Y+14	; 0x0e
    1822:	7f 85       	ldd	r23, Y+15	; 0x0f
    1824:	41 2f       	mov	r20, r17
    1826:	81 e0       	ldi	r24, 0x01	; 1
    1828:	09 95       	icall
    182a:	df 91       	pop	r29
    182c:	cf 91       	pop	r28
    182e:	1f 91       	pop	r17
    1830:	0f 91       	pop	r16
    1832:	ff 90       	pop	r15
    1834:	08 95       	ret

00001836 <udd_ep_free>:
    1836:	cf 93       	push	r28
    1838:	c8 2f       	mov	r28, r24
    183a:	b4 df       	rcall	.-152    	; 0x17a4 <udd_ep_abort>
    183c:	ec 2f       	mov	r30, r28
    183e:	ef 70       	andi	r30, 0x0F	; 15
    1840:	f0 e0       	ldi	r31, 0x00	; 0
    1842:	ee 0f       	add	r30, r30
    1844:	ff 1f       	adc	r31, r31
    1846:	8c 2f       	mov	r24, r28
    1848:	cc 0f       	add	r28, r28
    184a:	99 0b       	sbc	r25, r25
    184c:	88 27       	eor	r24, r24
    184e:	99 0f       	add	r25, r25
    1850:	88 1f       	adc	r24, r24
    1852:	99 27       	eor	r25, r25
    1854:	e8 0f       	add	r30, r24
    1856:	f9 1f       	adc	r31, r25
    1858:	ee 0f       	add	r30, r30
    185a:	ff 1f       	adc	r31, r31
    185c:	ee 0f       	add	r30, r30
    185e:	ff 1f       	adc	r31, r31
    1860:	ee 0f       	add	r30, r30
    1862:	ff 1f       	adc	r31, r31
    1864:	e8 52       	subi	r30, 0x28	; 40
    1866:	fd 4d       	sbci	r31, 0xDD	; 221
    1868:	15 86       	std	Z+13, r1	; 0x0d
    186a:	cf 91       	pop	r28
    186c:	08 95       	ret

0000186e <udd_ep_set_halt>:
    186e:	e8 2f       	mov	r30, r24
    1870:	ef 70       	andi	r30, 0x0F	; 15
    1872:	f0 e0       	ldi	r31, 0x00	; 0
    1874:	ee 0f       	add	r30, r30
    1876:	ff 1f       	adc	r31, r31
    1878:	28 2f       	mov	r18, r24
    187a:	08 2e       	mov	r0, r24
    187c:	00 0c       	add	r0, r0
    187e:	33 0b       	sbc	r19, r19
    1880:	22 27       	eor	r18, r18
    1882:	33 0f       	add	r19, r19
    1884:	22 1f       	adc	r18, r18
    1886:	33 27       	eor	r19, r19
    1888:	e2 0f       	add	r30, r18
    188a:	f3 1f       	adc	r31, r19
    188c:	ee 0f       	add	r30, r30
    188e:	ff 1f       	adc	r31, r31
    1890:	ee 0f       	add	r30, r30
    1892:	ff 1f       	adc	r31, r31
    1894:	ee 0f       	add	r30, r30
    1896:	ff 1f       	adc	r31, r31
    1898:	e8 52       	subi	r30, 0x28	; 40
    189a:	fd 4d       	sbci	r31, 0xDD	; 221
    189c:	95 85       	ldd	r25, Z+13	; 0x0d
    189e:	94 60       	ori	r25, 0x04	; 4
    18a0:	95 87       	std	Z+13, r25	; 0x0d
    18a2:	80 df       	rcall	.-256    	; 0x17a4 <udd_ep_abort>
    18a4:	81 e0       	ldi	r24, 0x01	; 1
    18a6:	08 95       	ret

000018a8 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    18a8:	1f 92       	push	r1
    18aa:	0f 92       	push	r0
    18ac:	0f b6       	in	r0, 0x3f	; 63
    18ae:	0f 92       	push	r0
    18b0:	11 24       	eor	r1, r1
    18b2:	0f 93       	push	r16
    18b4:	2f 93       	push	r18
    18b6:	3f 93       	push	r19
    18b8:	4f 93       	push	r20
    18ba:	5f 93       	push	r21
    18bc:	6f 93       	push	r22
    18be:	7f 93       	push	r23
    18c0:	8f 93       	push	r24
    18c2:	9f 93       	push	r25
    18c4:	af 93       	push	r26
    18c6:	bf 93       	push	r27
    18c8:	ef 93       	push	r30
    18ca:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    18cc:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    18d0:	88 23       	and	r24, r24
    18d2:	34 f4       	brge	.+12     	; 0x18e0 <__vector_125+0x38>
		udd_ack_start_of_frame_event();
    18d4:	80 e8       	ldi	r24, 0x80	; 128
    18d6:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    18da:	0e 94 58 04 	call	0x8b0	; 0x8b0 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    18de:	86 c0       	rjmp	.+268    	; 0x19ec <__vector_125+0x144>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    18e0:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    18e4:	82 ff       	sbrs	r24, 2
    18e6:	20 c0       	rjmp	.+64     	; 0x1928 <__vector_125+0x80>
		udd_ack_underflow_event();
    18e8:	84 e0       	ldi	r24, 0x04	; 4
    18ea:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    18ee:	80 91 ec 22 	lds	r24, 0x22EC	; 0x8022ec <udd_sram+0x14>
    18f2:	86 ff       	sbrs	r24, 6
    18f4:	7b c0       	rjmp	.+246    	; 0x19ec <__vector_125+0x144>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    18f6:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    18fa:	81 fd       	sbrc	r24, 1
    18fc:	77 c0       	rjmp	.+238    	; 0x19ec <__vector_125+0x144>
    18fe:	ac db       	rcall	.-2216   	; 0x1058 <udd_ctrl_interrupt_tc_setup>
    1900:	81 11       	cpse	r24, r1
    1902:	74 c0       	rjmp	.+232    	; 0x19ec <__vector_125+0x144>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    1904:	80 91 d6 22 	lds	r24, 0x22D6	; 0x8022d6 <udd_ep_control_state>
    1908:	81 30       	cpi	r24, 0x01	; 1
    190a:	11 f4       	brne	.+4      	; 0x1910 <__vector_125+0x68>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    190c:	e2 da       	rcall	.-2620   	; 0xed2 <udd_ctrl_send_zlp_in>
    190e:	6e c0       	rjmp	.+220    	; 0x19ec <__vector_125+0x144>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    1910:	84 30       	cpi	r24, 0x04	; 4
    1912:	09 f0       	breq	.+2      	; 0x1916 <__vector_125+0x6e>
    1914:	6b c0       	rjmp	.+214    	; 0x19ec <__vector_125+0x144>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    1916:	ed ee       	ldi	r30, 0xED	; 237
    1918:	f2 e2       	ldi	r31, 0x22	; 34
    191a:	04 e0       	ldi	r16, 0x04	; 4
    191c:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    191e:	e5 ee       	ldi	r30, 0xE5	; 229
    1920:	f2 e2       	ldi	r31, 0x22	; 34
    1922:	04 e0       	ldi	r16, 0x04	; 4
    1924:	05 93       	las	Z, r16
    1926:	62 c0       	rjmp	.+196    	; 0x19ec <__vector_125+0x144>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    1928:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    192c:	81 ff       	sbrs	r24, 1
    192e:	59 c0       	rjmp	.+178    	; 0x19e2 <__vector_125+0x13a>
		udd_ack_overflow_event();
    1930:	82 e0       	ldi	r24, 0x02	; 2
    1932:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    1936:	80 91 e4 22 	lds	r24, 0x22E4	; 0x8022e4 <udd_sram+0xc>
    193a:	86 ff       	sbrs	r24, 6
    193c:	57 c0       	rjmp	.+174    	; 0x19ec <__vector_125+0x144>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    193e:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    1942:	81 fd       	sbrc	r24, 1
    1944:	53 c0       	rjmp	.+166    	; 0x19ec <__vector_125+0x144>
    1946:	88 db       	rcall	.-2288   	; 0x1058 <udd_ctrl_interrupt_tc_setup>
    1948:	81 11       	cpse	r24, r1
    194a:	50 c0       	rjmp	.+160    	; 0x19ec <__vector_125+0x144>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    194c:	80 91 d6 22 	lds	r24, 0x22D6	; 0x8022d6 <udd_ep_control_state>
    1950:	82 30       	cpi	r24, 0x02	; 2
    1952:	41 f4       	brne	.+16     	; 0x1964 <__vector_125+0xbc>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    1954:	84 e0       	ldi	r24, 0x04	; 4
    1956:	80 93 d6 22 	sts	0x22D6, r24	; 0x8022d6 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    195a:	e4 ee       	ldi	r30, 0xE4	; 228
    195c:	f2 e2       	ldi	r31, 0x22	; 34
    195e:	02 e0       	ldi	r16, 0x02	; 2
    1960:	06 93       	lac	Z, r16
    1962:	44 c0       	rjmp	.+136    	; 0x19ec <__vector_125+0x144>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    1964:	83 30       	cpi	r24, 0x03	; 3
    1966:	09 f0       	breq	.+2      	; 0x196a <__vector_125+0xc2>
    1968:	41 c0       	rjmp	.+130    	; 0x19ec <__vector_125+0x144>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    196a:	ed ee       	ldi	r30, 0xED	; 237
    196c:	f2 e2       	ldi	r31, 0x22	; 34
    196e:	04 e0       	ldi	r16, 0x04	; 4
    1970:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    1972:	e5 ee       	ldi	r30, 0xE5	; 229
    1974:	f2 e2       	ldi	r31, 0x22	; 34
    1976:	04 e0       	ldi	r16, 0x04	; 4
    1978:	05 93       	las	Z, r16
    197a:	38 c0       	rjmp	.+112    	; 0x19ec <__vector_125+0x144>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    197c:	80 e1       	ldi	r24, 0x10	; 16
    197e:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    1982:	81 e0       	ldi	r24, 0x01	; 1
    1984:	0f df       	rcall	.-482    	; 0x17a4 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    1986:	81 e8       	ldi	r24, 0x81	; 129
    1988:	0d df       	rcall	.-486    	; 0x17a4 <udd_ep_abort>
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    198a:	82 e0       	ldi	r24, 0x02	; 2
    198c:	0b df       	rcall	.-490    	; 0x17a4 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    198e:	82 e8       	ldi	r24, 0x82	; 130
    1990:	09 df       	rcall	.-494    	; 0x17a4 <udd_ep_abort>
		}
#endif
		udc_reset();
    1992:	0e 94 31 04 	call	0x862	; 0x862 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    1996:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    199a:	e8 ed       	ldi	r30, 0xD8	; 216
    199c:	f2 e2       	ldi	r31, 0x22	; 34
    199e:	15 86       	std	Z+13, r1	; 0x0d
	udd_endpoint_clear_status(ep_ctrl);
    19a0:	96 e0       	ldi	r25, 0x06	; 6
    19a2:	94 87       	std	Z+12, r25	; 0x0c
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    19a4:	83 e4       	ldi	r24, 0x43	; 67
    19a6:	85 87       	std	Z+13, r24	; 0x0d
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    19a8:	15 8a       	std	Z+21, r1	; 0x15
	udd_endpoint_clear_status(ep_ctrl);
    19aa:	94 8b       	std	Z+20, r25	; 0x14
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    19ac:	85 8b       	std	Z+21, r24	; 0x15
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    19ae:	82 e9       	ldi	r24, 0x92	; 146
    19b0:	92 e2       	ldi	r25, 0x22	; 34
    19b2:	80 8b       	std	Z+16, r24	; 0x10
    19b4:	91 8b       	std	Z+17, r25	; 0x11
		// Reset endpoint control management
		udd_ctrl_init();
    19b6:	5a da       	rcall	.-2892   	; 0xe6c <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    19b8:	19 c0       	rjmp	.+50     	; 0x19ec <__vector_125+0x144>
	}

	if (udd_is_suspend_event()) {
    19ba:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    19be:	86 ff       	sbrs	r24, 6
    19c0:	06 c0       	rjmp	.+12     	; 0x19ce <__vector_125+0x126>
		udd_ack_suspend_event();
    19c2:	80 e4       	ldi	r24, 0x40	; 64
    19c4:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    19c8:	80 e0       	ldi	r24, 0x00	; 0
    19ca:	19 da       	rcall	.-3022   	; 0xdfe <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    19cc:	0f c0       	rjmp	.+30     	; 0x19ec <__vector_125+0x144>
	}

	if (udd_is_resume_event()) {
    19ce:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    19d2:	85 ff       	sbrs	r24, 5
    19d4:	0b c0       	rjmp	.+22     	; 0x19ec <__vector_125+0x144>
		udd_ack_resume_event();
    19d6:	80 e2       	ldi	r24, 0x20	; 32
    19d8:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    19dc:	81 e0       	ldi	r24, 0x01	; 1
    19de:	0f da       	rcall	.-3042   	; 0xdfe <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    19e0:	05 c0       	rjmp	.+10     	; 0x19ec <__vector_125+0x144>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    19e2:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    19e6:	84 fd       	sbrc	r24, 4
    19e8:	c9 cf       	rjmp	.-110    	; 0x197c <__vector_125+0xd4>
    19ea:	e7 cf       	rjmp	.-50     	; 0x19ba <__vector_125+0x112>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    19ec:	ff 91       	pop	r31
    19ee:	ef 91       	pop	r30
    19f0:	bf 91       	pop	r27
    19f2:	af 91       	pop	r26
    19f4:	9f 91       	pop	r25
    19f6:	8f 91       	pop	r24
    19f8:	7f 91       	pop	r23
    19fa:	6f 91       	pop	r22
    19fc:	5f 91       	pop	r21
    19fe:	4f 91       	pop	r20
    1a00:	3f 91       	pop	r19
    1a02:	2f 91       	pop	r18
    1a04:	0f 91       	pop	r16
    1a06:	0f 90       	pop	r0
    1a08:	0f be       	out	0x3f, r0	; 63
    1a0a:	0f 90       	pop	r0
    1a0c:	1f 90       	pop	r1
    1a0e:	18 95       	reti

00001a10 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    1a10:	1f 92       	push	r1
    1a12:	0f 92       	push	r0
    1a14:	0f b6       	in	r0, 0x3f	; 63
    1a16:	0f 92       	push	r0
    1a18:	11 24       	eor	r1, r1
    1a1a:	0f 93       	push	r16
    1a1c:	1f 93       	push	r17
    1a1e:	2f 93       	push	r18
    1a20:	3f 93       	push	r19
    1a22:	4f 93       	push	r20
    1a24:	5f 93       	push	r21
    1a26:	6f 93       	push	r22
    1a28:	7f 93       	push	r23
    1a2a:	8f 93       	push	r24
    1a2c:	9f 93       	push	r25
    1a2e:	af 93       	push	r26
    1a30:	bf 93       	push	r27
    1a32:	cf 93       	push	r28
    1a34:	df 93       	push	r29
    1a36:	ef 93       	push	r30
    1a38:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    1a3a:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    1a3e:	81 fd       	sbrc	r24, 1
    1a40:	03 c0       	rjmp	.+6      	; 0x1a48 <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    1a42:	0a db       	rcall	.-2540   	; 0x1058 <udd_ctrl_interrupt_tc_setup>
    1a44:	81 11       	cpse	r24, r1
    1a46:	c3 c0       	rjmp	.+390    	; 0x1bce <__vector_126+0x1be>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    1a48:	82 e0       	ldi	r24, 0x02	; 2
    1a4a:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    1a4e:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
    1a52:	81 95       	neg	r24
    1a54:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    1a56:	e4 ee       	ldi	r30, 0xE4	; 228
    1a58:	f2 e2       	ldi	r31, 0x22	; 34
    1a5a:	e8 1b       	sub	r30, r24
    1a5c:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    1a5e:	20 81       	ld	r18, Z
    1a60:	31 81       	ldd	r19, Z+1	; 0x01
    1a62:	24 5e       	subi	r18, 0xE4	; 228
    1a64:	32 42       	sbci	r19, 0x22	; 34
    1a66:	36 95       	lsr	r19
    1a68:	27 95       	ror	r18
    1a6a:	36 95       	lsr	r19
    1a6c:	27 95       	ror	r18
    1a6e:	36 95       	lsr	r19
    1a70:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    1a72:	82 2f       	mov	r24, r18
    1a74:	86 95       	lsr	r24
    1a76:	20 fd       	sbrc	r18, 0
    1a78:	02 c0       	rjmp	.+4      	; 0x1a7e <__vector_126+0x6e>
    1a7a:	90 e0       	ldi	r25, 0x00	; 0
    1a7c:	01 c0       	rjmp	.+2      	; 0x1a80 <__vector_126+0x70>
    1a7e:	90 e8       	ldi	r25, 0x80	; 128
    1a80:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    1a82:	e8 2f       	mov	r30, r24
    1a84:	ef 70       	andi	r30, 0x0F	; 15
    1a86:	f0 e0       	ldi	r31, 0x00	; 0
    1a88:	ee 0f       	add	r30, r30
    1a8a:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    1a8c:	28 2f       	mov	r18, r24
    1a8e:	08 2e       	mov	r0, r24
    1a90:	00 0c       	add	r0, r0
    1a92:	33 0b       	sbc	r19, r19
    1a94:	22 27       	eor	r18, r18
    1a96:	33 0f       	add	r19, r19
    1a98:	22 1f       	adc	r18, r18
    1a9a:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    1a9c:	e2 0f       	add	r30, r18
    1a9e:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    1aa0:	df 01       	movw	r26, r30
    1aa2:	aa 0f       	add	r26, r26
    1aa4:	bb 1f       	adc	r27, r27
    1aa6:	aa 0f       	add	r26, r26
    1aa8:	bb 1f       	adc	r27, r27
    1aaa:	aa 0f       	add	r26, r26
    1aac:	bb 1f       	adc	r27, r27
    1aae:	a8 52       	subi	r26, 0x28	; 40
    1ab0:	bd 4d       	sbci	r27, 0xDD	; 221
    1ab2:	1c 96       	adiw	r26, 0x0c	; 12
    1ab4:	9c 91       	ld	r25, X
    1ab6:	95 ff       	sbrs	r25, 5
    1ab8:	8a c0       	rjmp	.+276    	; 0x1bce <__vector_126+0x1be>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    1aba:	ee 0f       	add	r30, r30
    1abc:	ff 1f       	adc	r31, r31
    1abe:	ee 0f       	add	r30, r30
    1ac0:	ff 1f       	adc	r31, r31
    1ac2:	ee 0f       	add	r30, r30
    1ac4:	ff 1f       	adc	r31, r31
    1ac6:	ec 51       	subi	r30, 0x1C	; 28
    1ac8:	fd 4d       	sbci	r31, 0xDD	; 221
    1aca:	00 e2       	ldi	r16, 0x20	; 32
    1acc:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    1ace:	81 11       	cpse	r24, r1
    1ad0:	79 c0       	rjmp	.+242    	; 0x1bc4 <__vector_126+0x1b4>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    1ad2:	80 91 d6 22 	lds	r24, 0x22D6	; 0x8022d6 <udd_ep_control_state>
    1ad6:	84 30       	cpi	r24, 0x04	; 4
    1ad8:	19 f4       	brne	.+6      	; 0x1ae0 <__vector_126+0xd0>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    1ada:	09 da       	rcall	.-3054   	; 0xeee <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    1adc:	c7 d9       	rcall	.-3186   	; 0xe6c <udd_ctrl_init>
    1ade:	77 c0       	rjmp	.+238    	; 0x1bce <__vector_126+0x1be>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    1ae0:	00 91 e6 22 	lds	r16, 0x22E6	; 0x8022e6 <udd_sram+0xe>
    1ae4:	10 91 e7 22 	lds	r17, 0x22E7	; 0x8022e7 <udd_sram+0xf>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    1ae8:	80 91 26 23 	lds	r24, 0x2326	; 0x802326 <udd_g_ctrlreq+0xa>
    1aec:	90 91 27 23 	lds	r25, 0x2327	; 0x802327 <udd_g_ctrlreq+0xb>
    1af0:	c0 91 d2 22 	lds	r28, 0x22D2	; 0x8022d2 <udd_ctrl_payload_nb_trans>
    1af4:	d0 91 d3 22 	lds	r29, 0x22D3	; 0x8022d3 <udd_ctrl_payload_nb_trans+0x1>
    1af8:	9e 01       	movw	r18, r28
    1afa:	20 0f       	add	r18, r16
    1afc:	31 1f       	adc	r19, r17
    1afe:	82 17       	cp	r24, r18
    1b00:	93 07       	cpc	r25, r19
    1b02:	18 f4       	brcc	.+6      	; 0x1b0a <__vector_126+0xfa>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    1b04:	8c 01       	movw	r16, r24
    1b06:	0c 1b       	sub	r16, r28
    1b08:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    1b0a:	80 91 24 23 	lds	r24, 0x2324	; 0x802324 <udd_g_ctrlreq+0x8>
    1b0e:	90 91 25 23 	lds	r25, 0x2325	; 0x802325 <udd_g_ctrlreq+0x9>
    1b12:	a8 01       	movw	r20, r16
    1b14:	62 e9       	ldi	r22, 0x92	; 146
    1b16:	72 e2       	ldi	r23, 0x22	; 34
    1b18:	8c 0f       	add	r24, r28
    1b1a:	9d 1f       	adc	r25, r29
    1b1c:	3d d2       	rcall	.+1146   	; 0x1f98 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    1b1e:	c0 0f       	add	r28, r16
    1b20:	d1 1f       	adc	r29, r17
    1b22:	c0 93 d2 22 	sts	0x22D2, r28	; 0x8022d2 <udd_ctrl_payload_nb_trans>
    1b26:	d0 93 d3 22 	sts	0x22D3, r29	; 0x8022d3 <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    1b2a:	00 34       	cpi	r16, 0x40	; 64
    1b2c:	11 05       	cpc	r17, r1
    1b2e:	69 f4       	brne	.+26     	; 0x1b4a <__vector_126+0x13a>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    1b30:	80 91 d4 22 	lds	r24, 0x22D4	; 0x8022d4 <udd_ctrl_prev_payload_nb_trans>
    1b34:	90 91 d5 22 	lds	r25, 0x22D5	; 0x8022d5 <udd_ctrl_prev_payload_nb_trans+0x1>
    1b38:	8c 0f       	add	r24, r28
    1b3a:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    1b3c:	20 91 22 23 	lds	r18, 0x2322	; 0x802322 <udd_g_ctrlreq+0x6>
    1b40:	30 91 23 23 	lds	r19, 0x2323	; 0x802323 <udd_g_ctrlreq+0x7>
    1b44:	82 17       	cp	r24, r18
    1b46:	93 07       	cpc	r25, r19
    1b48:	80 f0       	brcs	.+32     	; 0x1b6a <__vector_126+0x15a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    1b4a:	ec e1       	ldi	r30, 0x1C	; 28
    1b4c:	f3 e2       	ldi	r31, 0x23	; 35
    1b4e:	c2 87       	std	Z+10, r28	; 0x0a
    1b50:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    1b52:	06 84       	ldd	r0, Z+14	; 0x0e
    1b54:	f7 85       	ldd	r31, Z+15	; 0x0f
    1b56:	e0 2d       	mov	r30, r0
    1b58:	30 97       	sbiw	r30, 0x00	; 0
    1b5a:	29 f0       	breq	.+10     	; 0x1b66 <__vector_126+0x156>
			if (!udd_g_ctrlreq.over_under_run()) {
    1b5c:	09 95       	icall
    1b5e:	81 11       	cpse	r24, r1
    1b60:	02 c0       	rjmp	.+4      	; 0x1b66 <__vector_126+0x156>
				// Stall ZLP
				udd_ctrl_stall_data();
    1b62:	a9 d9       	rcall	.-3246   	; 0xeb6 <udd_ctrl_stall_data>
    1b64:	34 c0       	rjmp	.+104    	; 0x1bce <__vector_126+0x1be>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    1b66:	b5 d9       	rcall	.-3222   	; 0xed2 <udd_ctrl_send_zlp_in>
    1b68:	32 c0       	rjmp	.+100    	; 0x1bce <__vector_126+0x1be>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    1b6a:	80 91 26 23 	lds	r24, 0x2326	; 0x802326 <udd_g_ctrlreq+0xa>
    1b6e:	90 91 27 23 	lds	r25, 0x2327	; 0x802327 <udd_g_ctrlreq+0xb>
    1b72:	c8 17       	cp	r28, r24
    1b74:	d9 07       	cpc	r29, r25
    1b76:	f9 f4       	brne	.+62     	; 0x1bb6 <__vector_126+0x1a6>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    1b78:	e0 91 2a 23 	lds	r30, 0x232A	; 0x80232a <udd_g_ctrlreq+0xe>
    1b7c:	f0 91 2b 23 	lds	r31, 0x232B	; 0x80232b <udd_g_ctrlreq+0xf>
    1b80:	30 97       	sbiw	r30, 0x00	; 0
    1b82:	11 f4       	brne	.+4      	; 0x1b88 <__vector_126+0x178>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    1b84:	98 d9       	rcall	.-3280   	; 0xeb6 <udd_ctrl_stall_data>
    1b86:	23 c0       	rjmp	.+70     	; 0x1bce <__vector_126+0x1be>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    1b88:	09 95       	icall
    1b8a:	81 11       	cpse	r24, r1
    1b8c:	02 c0       	rjmp	.+4      	; 0x1b92 <__vector_126+0x182>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    1b8e:	93 d9       	rcall	.-3290   	; 0xeb6 <udd_ctrl_stall_data>
    1b90:	1e c0       	rjmp	.+60     	; 0x1bce <__vector_126+0x1be>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    1b92:	20 91 d4 22 	lds	r18, 0x22D4	; 0x8022d4 <udd_ctrl_prev_payload_nb_trans>
    1b96:	30 91 d5 22 	lds	r19, 0x22D5	; 0x8022d5 <udd_ctrl_prev_payload_nb_trans+0x1>
    1b9a:	80 91 d2 22 	lds	r24, 0x22D2	; 0x8022d2 <udd_ctrl_payload_nb_trans>
    1b9e:	90 91 d3 22 	lds	r25, 0x22D3	; 0x8022d3 <udd_ctrl_payload_nb_trans+0x1>
    1ba2:	82 0f       	add	r24, r18
    1ba4:	93 1f       	adc	r25, r19
    1ba6:	80 93 d4 22 	sts	0x22D4, r24	; 0x8022d4 <udd_ctrl_prev_payload_nb_trans>
    1baa:	90 93 d5 22 	sts	0x22D5, r25	; 0x8022d5 <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    1bae:	10 92 d2 22 	sts	0x22D2, r1	; 0x8022d2 <udd_ctrl_payload_nb_trans>
    1bb2:	10 92 d3 22 	sts	0x22D3, r1	; 0x8022d3 <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    1bb6:	e4 ee       	ldi	r30, 0xE4	; 228
    1bb8:	f2 e2       	ldi	r31, 0x22	; 34
    1bba:	02 e0       	ldi	r16, 0x02	; 2
    1bbc:	06 93       	lac	Z, r16
	udd_control_out_ack_tc();
    1bbe:	00 e2       	ldi	r16, 0x20	; 32
    1bc0:	06 93       	lac	Z, r16
    1bc2:	05 c0       	rjmp	.+10     	; 0x1bce <__vector_126+0x1be>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    1bc4:	80 38       	cpi	r24, 0x80	; 128
    1bc6:	11 f4       	brne	.+4      	; 0x1bcc <__vector_126+0x1bc>
		udd_ctrl_in_sent();
    1bc8:	9a d9       	rcall	.-3276   	; 0xefe <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    1bca:	01 c0       	rjmp	.+2      	; 0x1bce <__vector_126+0x1be>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    1bcc:	b6 da       	rcall	.-2708   	; 0x113a <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    1bce:	ff 91       	pop	r31
    1bd0:	ef 91       	pop	r30
    1bd2:	df 91       	pop	r29
    1bd4:	cf 91       	pop	r28
    1bd6:	bf 91       	pop	r27
    1bd8:	af 91       	pop	r26
    1bda:	9f 91       	pop	r25
    1bdc:	8f 91       	pop	r24
    1bde:	7f 91       	pop	r23
    1be0:	6f 91       	pop	r22
    1be2:	5f 91       	pop	r21
    1be4:	4f 91       	pop	r20
    1be6:	3f 91       	pop	r19
    1be8:	2f 91       	pop	r18
    1bea:	1f 91       	pop	r17
    1bec:	0f 91       	pop	r16
    1bee:	0f 90       	pop	r0
    1bf0:	0f be       	out	0x3f, r0	; 63
    1bf2:	0f 90       	pop	r0
    1bf4:	1f 90       	pop	r1
    1bf6:	18 95       	reti

00001bf8 <sysclk_enable_module>:
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    1bf8:	cf 93       	push	r28
    1bfa:	df 93       	push	r29
    1bfc:	1f 92       	push	r1
    1bfe:	cd b7       	in	r28, 0x3d	; 61
    1c00:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1c02:	9f b7       	in	r25, 0x3f	; 63
    1c04:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1c06:	f8 94       	cli
	return flags;
    1c08:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    1c0a:	e8 2f       	mov	r30, r24
    1c0c:	f0 e0       	ldi	r31, 0x00	; 0
    1c0e:	e0 59       	subi	r30, 0x90	; 144
    1c10:	ff 4f       	sbci	r31, 0xFF	; 255
    1c12:	60 95       	com	r22
    1c14:	80 81       	ld	r24, Z
    1c16:	68 23       	and	r22, r24
    1c18:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1c1a:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1c1c:	0f 90       	pop	r0
    1c1e:	df 91       	pop	r29
    1c20:	cf 91       	pop	r28
    1c22:	08 95       	ret

00001c24 <board_init>:
	OSC_XOSCSEL_XTAL_16KCLK_gc;		// czas na uruchomienie generatora
	OSC.CTRL		=	OSC_XOSCEN_bm;					// uruchomienie generatora kwarcowego
	
	// czekanie na ustabilizowanie si generatora
	for(uint8_t i=0; i<255; i++) {
		if(OSC.STATUS & OSC_XOSCRDY_bm) {
    1c24:	a0 e6       	ldi	r26, 0x60	; 96
    1c26:	b6 e0       	ldi	r27, 0x06	; 6
    1c28:	8c 91       	ld	r24, X
    1c2a:	8f 60       	ori	r24, 0x0F	; 15
    1c2c:	8c 93       	st	X, r24
    1c2e:	e0 e8       	ldi	r30, 0x80	; 128
    1c30:	f6 e0       	ldi	r31, 0x06	; 6
    1c32:	80 81       	ld	r24, Z
    1c34:	8f 60       	ori	r24, 0x0F	; 15
    1c36:	80 83       	st	Z, r24
    1c38:	15 96       	adiw	r26, 0x05	; 5
    1c3a:	8c 91       	ld	r24, X
    1c3c:	15 97       	sbiw	r26, 0x05	; 5
    1c3e:	8f 60       	ori	r24, 0x0F	; 15
    1c40:	15 96       	adiw	r26, 0x05	; 5
    1c42:	8c 93       	st	X, r24
    1c44:	85 81       	ldd	r24, Z+5	; 0x05
    1c46:	8f 60       	ori	r24, 0x0F	; 15
    1c48:	85 83       	std	Z+5, r24	; 0x05
    1c4a:	08 95       	ret

00001c4c <SPI_init>:
    1c4c:	e0 e0       	ldi	r30, 0x00	; 0
    1c4e:	f6 e0       	ldi	r31, 0x06	; 6
    1c50:	8f ef       	ldi	r24, 0xFF	; 255
    1c52:	80 83       	st	Z, r24
    1c54:	85 83       	std	Z+5, r24	; 0x05
    1c56:	e0 e4       	ldi	r30, 0x40	; 64
    1c58:	f6 e0       	ldi	r31, 0x06	; 6
    1c5a:	80 eb       	ldi	r24, 0xB0	; 176
    1c5c:	81 83       	std	Z+1, r24	; 0x01
    1c5e:	90 e4       	ldi	r25, 0x40	; 64
    1c60:	92 83       	std	Z+2, r25	; 0x02
    1c62:	98 e1       	ldi	r25, 0x18	; 24
    1c64:	96 8b       	std	Z+22, r25	; 0x16
    1c66:	86 83       	std	Z+6, r24	; 0x06
    1c68:	e0 ec       	ldi	r30, 0xC0	; 192
    1c6a:	f8 e0       	ldi	r31, 0x08	; 8
    1c6c:	8f e5       	ldi	r24, 0x5F	; 95
    1c6e:	80 83       	st	Z, r24
    1c70:	81 e0       	ldi	r24, 0x01	; 1
    1c72:	81 83       	std	Z+1, r24	; 0x01
    1c74:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
    1c78:	08 95       	ret

00001c7a <Timer_init>:
}


void Timer_init(void)
{
	  TCC0.INTCTRLA     =    TC_OVFINTLVL_LO_gc;         // przepenienie ma generowa przerwanie LO
    1c7a:	e0 e0       	ldi	r30, 0x00	; 0
    1c7c:	f8 e0       	ldi	r31, 0x08	; 8
    1c7e:	81 e0       	ldi	r24, 0x01	; 1
    1c80:	86 83       	std	Z+6, r24	; 0x06
	  PMIC.CTRL         =    PMIC_LOLVLEN_bm;            // odblokowanie przerwa o priorytecie LO
    1c82:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
    TCC0.CTRLB        =    TC_WGMODE_NORMAL_gc;        // tryb normalny
    1c86:	11 82       	std	Z+1, r1	; 0x01
    TCC0.CTRLA        =    TC_CLKSEL_DIV256_gc;       // ustawienie preskalera i uruchomienie timera
    1c88:	86 e0       	ldi	r24, 0x06	; 6
    1c8a:	80 83       	st	Z, r24
	TCC0.PER		=	100;
    1c8c:	84 e6       	ldi	r24, 0x64	; 100
    1c8e:	90 e0       	ldi	r25, 0x00	; 0
    1c90:	86 a3       	std	Z+38, r24	; 0x26
    1c92:	97 a3       	std	Z+39, r25	; 0x27
    1c94:	08 95       	ret

00001c96 <uart_putchar>:
	USARTD1_CTRLA = 0;
	USARTD1_CTRLB = USART_TXEN_bm;
}

static int uart_putchar (char c, FILE *stream)
{
    1c96:	cf 93       	push	r28
    1c98:	c8 2f       	mov	r28, r24
	if (c == '\n')
    1c9a:	8a 30       	cpi	r24, 0x0A	; 10
    1c9c:	11 f4       	brne	.+4      	; 0x1ca2 <uart_putchar+0xc>
		uart_putchar('\r', stream);
    1c9e:	8d e0       	ldi	r24, 0x0D	; 13
    1ca0:	fa df       	rcall	.-12     	; 0x1c96 <uart_putchar>

	// Put our character into the transmit buffer
	while (!(USARTD1_STATUS & USART_DREIF_bm));
    1ca2:	e1 eb       	ldi	r30, 0xB1	; 177
    1ca4:	f9 e0       	ldi	r31, 0x09	; 9
    1ca6:	90 81       	ld	r25, Z
    1ca8:	95 ff       	sbrs	r25, 5
    1caa:	fd cf       	rjmp	.-6      	; 0x1ca6 <uart_putchar+0x10>
    USARTD1_DATA = c;
    1cac:	c0 93 b0 09 	sts	0x09B0, r28	; 0x8009b0 <__TEXT_REGION_LENGTH__+0x7009b0>
	
	return 0;
}
    1cb0:	80 e0       	ldi	r24, 0x00	; 0
    1cb2:	90 e0       	ldi	r25, 0x00	; 0
    1cb4:	cf 91       	pop	r28
    1cb6:	08 95       	ret

00001cb8 <setUp16MhzExternalOsc>:
	//// Selects clock system as external clock
	//// through change protection mechanism
	//CCP = CCP_IOREG_gc;
	//CLK_CTRL = CLK_SCLKSEL_XOSC_gc;
	
	OSC.XOSCCTRL = 0xCB;					// 12-16 MHz crystal; 0.4-16 MHz XTAL w/16K CLK startup
    1cb8:	e0 e5       	ldi	r30, 0x50	; 80
    1cba:	f0 e0       	ldi	r31, 0x00	; 0
    1cbc:	8b ec       	ldi	r24, 0xCB	; 203
    1cbe:	82 83       	std	Z+2, r24	; 0x02
	OSC.CTRL = 0x08;						// enable external crystal oscillator
    1cc0:	88 e0       	ldi	r24, 0x08	; 8
    1cc2:	80 83       	st	Z, r24
	while(!(OSC.STATUS & OSC_XOSCRDY_bm));	// wait for oscillator ready
    1cc4:	81 81       	ldd	r24, Z+1	; 0x01
    1cc6:	83 ff       	sbrs	r24, 3
    1cc8:	fd cf       	rjmp	.-6      	; 0x1cc4 <setUp16MhzExternalOsc+0xc>
	OSC.PLLCTRL = 0xC2;						// XOSC is PLL Source; 2x Factor (32 MHz sys clock)
    1cca:	e0 e5       	ldi	r30, 0x50	; 80
    1ccc:	f0 e0       	ldi	r31, 0x00	; 0
    1cce:	82 ec       	ldi	r24, 0xC2	; 194
    1cd0:	85 83       	std	Z+5, r24	; 0x05
	OSC.CTRL = 0x18;						// Enable PLL & External Oscillator
    1cd2:	88 e1       	ldi	r24, 0x18	; 24
    1cd4:	80 83       	st	Z, r24
	while(!(OSC.STATUS & OSC_PLLRDY_bm));	// wait for PLL ready
    1cd6:	81 81       	ldd	r24, Z+1	; 0x01
    1cd8:	84 ff       	sbrs	r24, 4
    1cda:	fd cf       	rjmp	.-6      	; 0x1cd6 <setUp16MhzExternalOsc+0x1e>
	CCP = CCP_IOREG_gc;													// Trigger protection mechanism
    1cdc:	88 ed       	ldi	r24, 0xD8	; 216
    1cde:	84 bf       	out	0x34, r24	; 52
	CLK_CTRL = CLK_SCLKSEL_PLL_gc;
    1ce0:	84 e0       	ldi	r24, 0x04	; 4
    1ce2:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x700040>
	OSC.CTRL &= ~OSC_RC2MEN_bm;
    1ce6:	e0 e5       	ldi	r30, 0x50	; 80
    1ce8:	f0 e0       	ldi	r31, 0x00	; 0
    1cea:	80 81       	ld	r24, Z
    1cec:	8e 7f       	andi	r24, 0xFE	; 254
    1cee:	80 83       	st	Z, r24
    1cf0:	08 95       	ret

00001cf2 <main>:
	uint8_t rx_byte;
	tx_byte = 10;
	
	//sysclk_init();                          //konfiguracja zegara-internal 32MHz
	
	setUp16MhzExternalOsc();
    1cf2:	e2 df       	rcall	.-60     	; 0x1cb8 <setUp16MhzExternalOsc>
	
	sysclk_enable_module(SYSCLK_PORT_C,SYSCLK_SPI);
    1cf4:	68 e0       	ldi	r22, 0x08	; 8
    1cf6:	83 e0       	ldi	r24, 0x03	; 3
    1cf8:	7f df       	rcall	.-258    	; 0x1bf8 <sysclk_enable_module>
	sysclk_enable_module(SYSCLK_PORT_C,SYSCLK_TC0 );
    1cfa:	61 e0       	ldi	r22, 0x01	; 1
    1cfc:	83 e0       	ldi	r24, 0x03	; 3
    1cfe:	7c df       	rcall	.-264    	; 0x1bf8 <sysclk_enable_module>
	sysclk_enable_module(SYSCLK_PORT_D,SYSCLK_USART1 );
    1d00:	60 e2       	ldi	r22, 0x20	; 32
    1d02:	84 e0       	ldi	r24, 0x04	; 4
    1d04:	79 df       	rcall	.-270    	; 0x1bf8 <sysclk_enable_module>
uint16_t convertFrom8To16(uint8_t dataFirst, uint8_t dataSecond);

static void uart_init (void)
{	
	// Set the TxD pin high - set PORTC DIR register bit 3 to 1
	PORTD.DIRSET |= PIN7_bm;
    1d06:	e0 e6       	ldi	r30, 0x60	; 96
    1d08:	f6 e0       	ldi	r31, 0x06	; 6
    1d0a:	81 81       	ldd	r24, Z+1	; 0x01
    1d0c:	80 68       	ori	r24, 0x80	; 128
    1d0e:	81 83       	std	Z+1, r24	; 0x01
		
	// Set the TxD pin as an output - set PORTC OUT register bit 3 to 1
	PORTD.OUTSET |= PIN7_bm;
    1d10:	85 81       	ldd	r24, Z+5	; 0x05
    1d12:	80 68       	ori	r24, 0x80	; 128
    1d14:	85 83       	std	Z+5, r24	; 0x05
	
    //USARTD1_BAUDCTRLA = 12;//(983 & 0xff) << USART_BSEL_gp;
    //USARTD1_BAUDCTRLB = 0;//((-7) << USART_BSCALE_gp) | ((983 >> 8) << USART_BSEL_gp);
	
	USARTD1_BAUDCTRLA = (2094 & 0xff) << USART_BSEL_gp;
    1d16:	8e e2       	ldi	r24, 0x2E	; 46
    1d18:	80 93 b6 09 	sts	0x09B6, r24	; 0x8009b6 <__TEXT_REGION_LENGTH__+0x7009b6>
	USARTD1_BAUDCTRLB = ((-7) << USART_BSCALE_gp) | ((2094 >> 8) << USART_BSEL_gp);
    1d1c:	88 e9       	ldi	r24, 0x98	; 152
    1d1e:	80 93 b7 09 	sts	0x09B7, r24	; 0x8009b7 <__TEXT_REGION_LENGTH__+0x7009b7>
	
	USARTD1_CTRLC = USART_CHSIZE_8BIT_gc;
    1d22:	83 e0       	ldi	r24, 0x03	; 3
    1d24:	80 93 b5 09 	sts	0x09B5, r24	; 0x8009b5 <__TEXT_REGION_LENGTH__+0x7009b5>
	USARTD1_CTRLA = 0;
    1d28:	10 92 b3 09 	sts	0x09B3, r1	; 0x8009b3 <__TEXT_REGION_LENGTH__+0x7009b3>
	USARTD1_CTRLB = USART_TXEN_bm;
    1d2c:	88 e0       	ldi	r24, 0x08	; 8
    1d2e:	80 93 b4 09 	sts	0x09B4, r24	; 0x8009b4 <__TEXT_REGION_LENGTH__+0x7009b4>
	sysclk_enable_module(SYSCLK_PORT_C,SYSCLK_SPI);
	sysclk_enable_module(SYSCLK_PORT_C,SYSCLK_TC0 );
	sysclk_enable_module(SYSCLK_PORT_D,SYSCLK_USART1 );

	uart_init();
	stdout = &mystdout;
    1d32:	8b e8       	ldi	r24, 0x8B	; 139
    1d34:	90 e2       	ldi	r25, 0x20	; 32
    1d36:	80 93 49 23 	sts	0x2349, r24	; 0x802349 <__iob+0x2>
    1d3a:	90 93 4a 23 	sts	0x234A, r25	; 0x80234a <__iob+0x3>
	
	//init_build_usb_serial_number();
	
	irq_initialize_vectors();       //inicjacja wektorw przerwa (jeli uywamy)
    1d3e:	87 e0       	ldi	r24, 0x07	; 7
    1d40:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();                       //wczenie przerwa- tu nie dziala
    1d44:	78 94       	sei
	board_init();                           //inicjacja pytki - tu powinno si inicjowa porty IO
    1d46:	6e df       	rcall	.-292    	; 0x1c24 <board_init>
	//// sleepmgr_init();                        //optionalny modu ospowiedzialny za oszczedzanie energii i upienie
	//// stdio_usb_init();                       //inicjacja osugi portu USB
	SPI_init(); //inicjalizacja SPI
    1d48:	81 df       	rcall	.-254    	; 0x1c4c <SPI_init>
	Timer_init();
    1d4a:	97 df       	rcall	.-210    	; 0x1c7a <Timer_init>
	//printf("RFID reader\n");
	//SendPkt(test);
	while(1) {
		if (SPI_flag==1)
		{
			SPIC.DATA=start_value;
    1d4c:	0f 2e       	mov	r0, r31
    1d4e:	f0 ec       	ldi	r31, 0xC0	; 192
    1d50:	ef 2e       	mov	r14, r31
    1d52:	f8 e0       	ldi	r31, 0x08	; 8
    1d54:	ff 2e       	mov	r15, r31
    1d56:	f0 2d       	mov	r31, r0
			PORTA.OUTCLR= SLAVE(slave_nr);
    1d58:	01 e0       	ldi	r16, 0x01	; 1
    1d5a:	10 e0       	ldi	r17, 0x00	; 0
    1d5c:	c0 e0       	ldi	r28, 0x00	; 0
    1d5e:	d6 e0       	ldi	r29, 0x06	; 6
				slave_nr++;
				//start_value=4;
				SPI_flag=0	;//zerujemy flage timera
				//if (RFID_ID[0]!=start_value)
				//printf("%02X%02X%02X%02X%02X\n", RFID_ID[0], RFID_ID[1], RFID_ID[2], RFID_ID[3], RFID_ID[4]);
				if (RFID_ID[0] !=0 && RFID_ID[1] != 0 && RFID_ID[2]!=0 && RFID_ID[3]!=0)
    1d60:	0f 2e       	mov	r0, r31
    1d62:	f0 e4       	ldi	r31, 0x40	; 64
    1d64:	cf 2e       	mov	r12, r31
    1d66:	f3 e2       	ldi	r31, 0x23	; 35
    1d68:	df 2e       	mov	r13, r31
    1d6a:	f0 2d       	mov	r31, r0
				{
					
					// usb_printf_hex(&RFID_ID,sizeof(RFID_ID));//send RFID_tag
					printf("%02X%02X%02X%02X%02X", RFID_ID[0], RFID_ID[1], RFID_ID[2], RFID_ID[3], RFID_ID[4]);
					// usb_printf_hex(&slave_nr,1);// send antenna_number
					printf("%02X", slave_nr);
    1d6c:	0f 2e       	mov	r0, r31
    1d6e:	f9 ea       	ldi	r31, 0xA9	; 169
    1d70:	2f 2e       	mov	r2, r31
    1d72:	f0 e2       	ldi	r31, 0x20	; 32
    1d74:	3f 2e       	mov	r3, r31
    1d76:	f0 2d       	mov	r31, r0
					printf("\x1b""[40D");
    1d78:	0f 2e       	mov	r0, r31
    1d7a:	fe ea       	ldi	r31, 0xAE	; 174
    1d7c:	4f 2e       	mov	r4, r31
    1d7e:	f0 e2       	ldi	r31, 0x20	; 32
    1d80:	5f 2e       	mov	r5, r31
    1d82:	f0 2d       	mov	r31, r0

				//	printf ("next slave    nr %d",slave_nr);

				SPI_timer=0;
				_delay_ms(1);
				if (slave_nr==0) PORTA.OUTSET = SLAVE(7);
    1d84:	68 94       	set
    1d86:	77 24       	eor	r7, r7
    1d88:	77 f8       	bld	r7, 7
					// usb_printf_hex(&slave_nr,1);// send antenna_number
					printf("%02X", slave_nr);
					printf("\x1b""[40D");
					printf("\n");
					if (slave_nr<5) PORTD.OUT ^=(1<<slave_nr-1);
					else PORTE.OUT ^=(1<<slave_nr-5);
    1d8a:	0f 2e       	mov	r0, r31
    1d8c:	f0 e8       	ldi	r31, 0x80	; 128
    1d8e:	8f 2e       	mov	r8, r31
    1d90:	f6 e0       	ldi	r31, 0x06	; 6
    1d92:	9f 2e       	mov	r9, r31
    1d94:	f0 2d       	mov	r31, r0
					printf("%02X%02X%02X%02X%02X", RFID_ID[0], RFID_ID[1], RFID_ID[2], RFID_ID[3], RFID_ID[4]);
					// usb_printf_hex(&slave_nr,1);// send antenna_number
					printf("%02X", slave_nr);
					printf("\x1b""[40D");
					printf("\n");
					if (slave_nr<5) PORTD.OUT ^=(1<<slave_nr-1);
    1d96:	0f 2e       	mov	r0, r31
    1d98:	f0 e6       	ldi	r31, 0x60	; 96
    1d9a:	af 2e       	mov	r10, r31
    1d9c:	f6 e0       	ldi	r31, 0x06	; 6
    1d9e:	bf 2e       	mov	r11, r31
    1da0:	f0 2d       	mov	r31, r0

	//_delay_ms(5000);
	//printf("RFID reader\n");
	//SendPkt(test);
	while(1) {
		if (SPI_flag==1)
    1da2:	80 91 1b 23 	lds	r24, 0x231B	; 0x80231b <SPI_flag>
    1da6:	88 23       	and	r24, r24
    1da8:	e1 f3       	breq	.-8      	; 0x1da2 <main+0xb0>
		{
			SPIC.DATA=start_value;
    1daa:	80 91 19 23 	lds	r24, 0x2319	; 0x802319 <start_value>
    1dae:	d7 01       	movw	r26, r14
    1db0:	13 96       	adiw	r26, 0x03	; 3
    1db2:	8c 93       	st	X, r24
			PORTA.OUTCLR= SLAVE(slave_nr);
    1db4:	80 91 8a 20 	lds	r24, 0x208A	; 0x80208a <slave_nr>
    1db8:	f8 01       	movw	r30, r16
    1dba:	02 c0       	rjmp	.+4      	; 0x1dc0 <main+0xce>
    1dbc:	ee 0f       	add	r30, r30
    1dbe:	ff 1f       	adc	r31, r31
    1dc0:	8a 95       	dec	r24
    1dc2:	e2 f7       	brpl	.-8      	; 0x1dbc <main+0xca>
    1dc4:	ee 83       	std	Y+6, r30	; 0x06
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1dc6:	8f e1       	ldi	r24, 0x1F	; 31
    1dc8:	93 e0       	ldi	r25, 0x03	; 3
    1dca:	01 97       	sbiw	r24, 0x01	; 1
    1dcc:	f1 f7       	brne	.-4      	; 0x1dca <main+0xd8>
    1dce:	00 c0       	rjmp	.+0      	; 0x1dd0 <main+0xde>
    1dd0:	00 00       	nop
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1dd2:	af e7       	ldi	r26, 0x7F	; 127
    1dd4:	be e3       	ldi	r27, 0x3E	; 62
    1dd6:	11 97       	sbiw	r26, 0x01	; 1
    1dd8:	f1 f7       	brne	.-4      	; 0x1dd6 <main+0xe4>
    1dda:	00 c0       	rjmp	.+0      	; 0x1ddc <main+0xea>
    1ddc:	00 00       	nop
			_delay_us(100);
			// Start tranmsiji midzy ukadami
			
			/////////////interrupt
			_delay_ms(2);// konieczny delay zeby sie dobrze wyswietlalo
			if (SPI_timer==5)
    1dde:	80 91 1a 23 	lds	r24, 0x231A	; 0x80231a <SPI_timer>
    1de2:	85 30       	cpi	r24, 0x05	; 5
    1de4:	09 f0       	breq	.+2      	; 0x1de8 <main+0xf6>
    1de6:	7e c0       	rjmp	.+252    	; 0x1ee4 <main+0x1f2>
			{
				slave_nr++;
    1de8:	80 91 8a 20 	lds	r24, 0x208A	; 0x80208a <slave_nr>
    1dec:	8f 5f       	subi	r24, 0xFF	; 255
    1dee:	80 93 8a 20 	sts	0x208A, r24	; 0x80208a <slave_nr>
				//start_value=4;
				SPI_flag=0	;//zerujemy flage timera
    1df2:	10 92 1b 23 	sts	0x231B, r1	; 0x80231b <SPI_flag>
				//if (RFID_ID[0]!=start_value)
				//printf("%02X%02X%02X%02X%02X\n", RFID_ID[0], RFID_ID[1], RFID_ID[2], RFID_ID[3], RFID_ID[4]);
				if (RFID_ID[0] !=0 && RFID_ID[1] != 0 && RFID_ID[2]!=0 && RFID_ID[3]!=0)
    1df6:	f6 01       	movw	r30, r12
    1df8:	80 81       	ld	r24, Z
    1dfa:	88 23       	and	r24, r24
    1dfc:	09 f4       	brne	.+2      	; 0x1e00 <main+0x10e>
    1dfe:	5a c0       	rjmp	.+180    	; 0x1eb4 <main+0x1c2>
    1e00:	81 81       	ldd	r24, Z+1	; 0x01
    1e02:	88 23       	and	r24, r24
    1e04:	09 f4       	brne	.+2      	; 0x1e08 <main+0x116>
    1e06:	56 c0       	rjmp	.+172    	; 0x1eb4 <main+0x1c2>
    1e08:	82 81       	ldd	r24, Z+2	; 0x02
    1e0a:	88 23       	and	r24, r24
    1e0c:	09 f4       	brne	.+2      	; 0x1e10 <main+0x11e>
    1e0e:	52 c0       	rjmp	.+164    	; 0x1eb4 <main+0x1c2>
    1e10:	83 81       	ldd	r24, Z+3	; 0x03
    1e12:	88 23       	and	r24, r24
    1e14:	09 f4       	brne	.+2      	; 0x1e18 <main+0x126>
    1e16:	4e c0       	rjmp	.+156    	; 0x1eb4 <main+0x1c2>
				{
					
					// usb_printf_hex(&RFID_ID,sizeof(RFID_ID));//send RFID_tag
					printf("%02X%02X%02X%02X%02X", RFID_ID[0], RFID_ID[1], RFID_ID[2], RFID_ID[3], RFID_ID[4]);
    1e18:	44 81       	ldd	r20, Z+4	; 0x04
    1e1a:	33 81       	ldd	r19, Z+3	; 0x03
    1e1c:	22 81       	ldd	r18, Z+2	; 0x02
    1e1e:	91 81       	ldd	r25, Z+1	; 0x01
    1e20:	80 81       	ld	r24, Z
    1e22:	1f 92       	push	r1
    1e24:	4f 93       	push	r20
    1e26:	1f 92       	push	r1
    1e28:	3f 93       	push	r19
    1e2a:	1f 92       	push	r1
    1e2c:	2f 93       	push	r18
    1e2e:	1f 92       	push	r1
    1e30:	9f 93       	push	r25
    1e32:	1f 92       	push	r1
    1e34:	8f 93       	push	r24
    1e36:	a9 e9       	ldi	r26, 0x99	; 153
    1e38:	b0 e2       	ldi	r27, 0x20	; 32
    1e3a:	bf 93       	push	r27
    1e3c:	af 93       	push	r26
    1e3e:	b5 d0       	rcall	.+362    	; 0x1faa <printf>
					// usb_printf_hex(&slave_nr,1);// send antenna_number
					printf("%02X", slave_nr);
    1e40:	80 91 8a 20 	lds	r24, 0x208A	; 0x80208a <slave_nr>
    1e44:	1f 92       	push	r1
    1e46:	8f 93       	push	r24
    1e48:	3f 92       	push	r3
    1e4a:	2f 92       	push	r2
    1e4c:	ae d0       	rcall	.+348    	; 0x1faa <printf>
					printf("\x1b""[40D");
    1e4e:	5f 92       	push	r5
    1e50:	4f 92       	push	r4
    1e52:	ab d0       	rcall	.+342    	; 0x1faa <printf>
					printf("\n");
    1e54:	8a e0       	ldi	r24, 0x0A	; 10
    1e56:	90 e0       	ldi	r25, 0x00	; 0
    1e58:	bb d0       	rcall	.+374    	; 0x1fd0 <putchar>
					if (slave_nr<5) PORTD.OUT ^=(1<<slave_nr-1);
    1e5a:	80 91 8a 20 	lds	r24, 0x208A	; 0x80208a <slave_nr>
    1e5e:	2d b7       	in	r18, 0x3d	; 61
    1e60:	3e b7       	in	r19, 0x3e	; 62
    1e62:	2e 5e       	subi	r18, 0xEE	; 238
    1e64:	3f 4f       	sbci	r19, 0xFF	; 255
    1e66:	2d bf       	out	0x3d, r18	; 61
    1e68:	3e bf       	out	0x3e, r19	; 62
    1e6a:	85 30       	cpi	r24, 0x05	; 5
    1e6c:	90 f4       	brcc	.+36     	; 0x1e92 <main+0x1a0>
    1e6e:	90 91 8a 20 	lds	r25, 0x208A	; 0x80208a <slave_nr>
    1e72:	d5 01       	movw	r26, r10
    1e74:	14 96       	adiw	r26, 0x04	; 4
    1e76:	2c 91       	ld	r18, X
    1e78:	14 97       	sbiw	r26, 0x04	; 4
    1e7a:	91 50       	subi	r25, 0x01	; 1
    1e7c:	f8 01       	movw	r30, r16
    1e7e:	02 c0       	rjmp	.+4      	; 0x1e84 <main+0x192>
    1e80:	ee 0f       	add	r30, r30
    1e82:	ff 1f       	adc	r31, r31
    1e84:	9a 95       	dec	r25
    1e86:	e2 f7       	brpl	.-8      	; 0x1e80 <main+0x18e>
    1e88:	cf 01       	movw	r24, r30
    1e8a:	82 27       	eor	r24, r18
    1e8c:	14 96       	adiw	r26, 0x04	; 4
    1e8e:	8c 93       	st	X, r24
    1e90:	11 c0       	rjmp	.+34     	; 0x1eb4 <main+0x1c2>
					else PORTE.OUT ^=(1<<slave_nr-5);
    1e92:	90 91 8a 20 	lds	r25, 0x208A	; 0x80208a <slave_nr>
    1e96:	d4 01       	movw	r26, r8
    1e98:	14 96       	adiw	r26, 0x04	; 4
    1e9a:	2c 91       	ld	r18, X
    1e9c:	14 97       	sbiw	r26, 0x04	; 4
    1e9e:	95 50       	subi	r25, 0x05	; 5
    1ea0:	f8 01       	movw	r30, r16
    1ea2:	02 c0       	rjmp	.+4      	; 0x1ea8 <main+0x1b6>
    1ea4:	ee 0f       	add	r30, r30
    1ea6:	ff 1f       	adc	r31, r31
    1ea8:	9a 95       	dec	r25
    1eaa:	e2 f7       	brpl	.-8      	; 0x1ea4 <main+0x1b2>
    1eac:	cf 01       	movw	r24, r30
    1eae:	82 27       	eor	r24, r18
    1eb0:	14 96       	adiw	r26, 0x04	; 4
    1eb2:	8c 93       	st	X, r24
					//PORTD.OUT=0b11111111;
				}

				//	printf ("next slave    nr %d",slave_nr);

				SPI_timer=0;
    1eb4:	10 92 1a 23 	sts	0x231A, r1	; 0x80231a <SPI_timer>
    1eb8:	8f e3       	ldi	r24, 0x3F	; 63
    1eba:	9f e1       	ldi	r25, 0x1F	; 31
    1ebc:	01 97       	sbiw	r24, 0x01	; 1
    1ebe:	f1 f7       	brne	.-4      	; 0x1ebc <main+0x1ca>
    1ec0:	00 c0       	rjmp	.+0      	; 0x1ec2 <main+0x1d0>
    1ec2:	00 00       	nop
				_delay_ms(1);
				if (slave_nr==0) PORTA.OUTSET = SLAVE(7);
    1ec4:	80 91 8a 20 	lds	r24, 0x208A	; 0x80208a <slave_nr>
    1ec8:	81 11       	cpse	r24, r1
    1eca:	02 c0       	rjmp	.+4      	; 0x1ed0 <main+0x1de>
    1ecc:	7d 82       	std	Y+5, r7	; 0x05
    1ece:	0a c0       	rjmp	.+20     	; 0x1ee4 <main+0x1f2>
				else PORTA.OUTSET = SLAVE(slave_nr-1);//odznaczamy poprzedniego slava
    1ed0:	80 91 8a 20 	lds	r24, 0x208A	; 0x80208a <slave_nr>
    1ed4:	81 50       	subi	r24, 0x01	; 1
    1ed6:	d8 01       	movw	r26, r16
    1ed8:	02 c0       	rjmp	.+4      	; 0x1ede <main+0x1ec>
    1eda:	aa 0f       	add	r26, r26
    1edc:	bb 1f       	adc	r27, r27
    1ede:	8a 95       	dec	r24
    1ee0:	e2 f7       	brpl	.-8      	; 0x1eda <main+0x1e8>
    1ee2:	ad 83       	std	Y+5, r26	; 0x05
			}
			//slave_nr++;//nastepny slavy
			if (slave_nr==8)//jesli ostatni to zaczynamy od pocztku
    1ee4:	80 91 8a 20 	lds	r24, 0x208A	; 0x80208a <slave_nr>
    1ee8:	88 30       	cpi	r24, 0x08	; 8
    1eea:	09 f0       	breq	.+2      	; 0x1eee <main+0x1fc>
    1eec:	5a cf       	rjmp	.-332    	; 0x1da2 <main+0xb0>
			{
				slave_nr=0;
    1eee:	10 92 8a 20 	sts	0x208A, r1	; 0x80208a <slave_nr>
    1ef2:	48 cf       	rjmp	.-368    	; 0x1d84 <main+0x92>

00001ef4 <__vector_24>:
			}
		}
	}
}
ISR(SPIC_INT_vect) {//tranmsija zakonczona-odczytywanie danych i inicjalizacja nastpnej transmisji
    1ef4:	1f 92       	push	r1
    1ef6:	0f 92       	push	r0
    1ef8:	0f b6       	in	r0, 0x3f	; 63
    1efa:	0f 92       	push	r0
    1efc:	11 24       	eor	r1, r1
    1efe:	8f 93       	push	r24
    1f00:	ef 93       	push	r30
    1f02:	ff 93       	push	r31
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1f04:	8a e6       	ldi	r24, 0x6A	; 106
    1f06:	8a 95       	dec	r24
    1f08:	f1 f7       	brne	.-4      	; 0x1f06 <__vector_24+0x12>
    1f0a:	00 c0       	rjmp	.+0      	; 0x1f0c <__vector_24+0x18>
	...

	asm volatile ("nop");
	asm volatile ("nop");
	asm volatile ("nop");
	asm volatile ("nop");
	if (SPIC.DATA!=9)
    1f14:	80 91 c3 08 	lds	r24, 0x08C3	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
    1f18:	89 30       	cpi	r24, 0x09	; 9
    1f1a:	69 f0       	breq	.+26     	; 0x1f36 <__vector_24+0x42>
	{
		RFID_ID[SPI_timer] = SPIC.DATA;//zapisujemy odebrany rejestr do zmiennej
    1f1c:	e0 91 1a 23 	lds	r30, 0x231A	; 0x80231a <SPI_timer>
    1f20:	f0 e0       	ldi	r31, 0x00	; 0
    1f22:	80 91 c3 08 	lds	r24, 0x08C3	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
    1f26:	e0 5c       	subi	r30, 0xC0	; 192
    1f28:	fc 4d       	sbci	r31, 0xDC	; 220
    1f2a:	80 83       	st	Z, r24
		SPI_timer++;
    1f2c:	80 91 1a 23 	lds	r24, 0x231A	; 0x80231a <SPI_timer>
    1f30:	8f 5f       	subi	r24, 0xFF	; 255
    1f32:	80 93 1a 23 	sts	0x231A, r24	; 0x80231a <SPI_timer>
		//_delay_ms(1);
	}
}
    1f36:	ff 91       	pop	r31
    1f38:	ef 91       	pop	r30
    1f3a:	8f 91       	pop	r24
    1f3c:	0f 90       	pop	r0
    1f3e:	0f be       	out	0x3f, r0	; 63
    1f40:	0f 90       	pop	r0
    1f42:	1f 90       	pop	r1
    1f44:	18 95       	reti

00001f46 <__vector_14>:


ISR(TCC0_OVF_vect) {
    1f46:	1f 92       	push	r1
    1f48:	0f 92       	push	r0
    1f4a:	0f b6       	in	r0, 0x3f	; 63
    1f4c:	0f 92       	push	r0
    1f4e:	11 24       	eor	r1, r1
    1f50:	8f 93       	push	r24
	SPI_flag=1;                                // przerwanie przepenienia TCC0
    1f52:	81 e0       	ldi	r24, 0x01	; 1
    1f54:	80 93 1b 23 	sts	0x231B, r24	; 0x80231b <SPI_flag>
	//PORTD.OUTTGL    =    PIN3_bm;
}
    1f58:	8f 91       	pop	r24
    1f5a:	0f 90       	pop	r0
    1f5c:	0f be       	out	0x3f, r0	; 63
    1f5e:	0f 90       	pop	r0
    1f60:	1f 90       	pop	r1
    1f62:	18 95       	reti

00001f64 <__udivmodhi4>:
    1f64:	aa 1b       	sub	r26, r26
    1f66:	bb 1b       	sub	r27, r27
    1f68:	51 e1       	ldi	r21, 0x11	; 17
    1f6a:	07 c0       	rjmp	.+14     	; 0x1f7a <__udivmodhi4_ep>

00001f6c <__udivmodhi4_loop>:
    1f6c:	aa 1f       	adc	r26, r26
    1f6e:	bb 1f       	adc	r27, r27
    1f70:	a6 17       	cp	r26, r22
    1f72:	b7 07       	cpc	r27, r23
    1f74:	10 f0       	brcs	.+4      	; 0x1f7a <__udivmodhi4_ep>
    1f76:	a6 1b       	sub	r26, r22
    1f78:	b7 0b       	sbc	r27, r23

00001f7a <__udivmodhi4_ep>:
    1f7a:	88 1f       	adc	r24, r24
    1f7c:	99 1f       	adc	r25, r25
    1f7e:	5a 95       	dec	r21
    1f80:	a9 f7       	brne	.-22     	; 0x1f6c <__udivmodhi4_loop>
    1f82:	80 95       	com	r24
    1f84:	90 95       	com	r25
    1f86:	bc 01       	movw	r22, r24
    1f88:	cd 01       	movw	r24, r26
    1f8a:	08 95       	ret

00001f8c <__tablejump2__>:
    1f8c:	ee 0f       	add	r30, r30
    1f8e:	ff 1f       	adc	r31, r31
    1f90:	05 90       	lpm	r0, Z+
    1f92:	f4 91       	lpm	r31, Z
    1f94:	e0 2d       	mov	r30, r0
    1f96:	09 94       	ijmp

00001f98 <memcpy>:
    1f98:	fb 01       	movw	r30, r22
    1f9a:	dc 01       	movw	r26, r24
    1f9c:	02 c0       	rjmp	.+4      	; 0x1fa2 <memcpy+0xa>
    1f9e:	01 90       	ld	r0, Z+
    1fa0:	0d 92       	st	X+, r0
    1fa2:	41 50       	subi	r20, 0x01	; 1
    1fa4:	50 40       	sbci	r21, 0x00	; 0
    1fa6:	d8 f7       	brcc	.-10     	; 0x1f9e <memcpy+0x6>
    1fa8:	08 95       	ret

00001faa <printf>:
    1faa:	a0 e0       	ldi	r26, 0x00	; 0
    1fac:	b0 e0       	ldi	r27, 0x00	; 0
    1fae:	ea ed       	ldi	r30, 0xDA	; 218
    1fb0:	ff e0       	ldi	r31, 0x0F	; 15
    1fb2:	92 c2       	rjmp	.+1316   	; 0x24d8 <__prologue_saves__+0x20>
    1fb4:	ae 01       	movw	r20, r28
    1fb6:	4b 5f       	subi	r20, 0xFB	; 251
    1fb8:	5f 4f       	sbci	r21, 0xFF	; 255
    1fba:	fa 01       	movw	r30, r20
    1fbc:	61 91       	ld	r22, Z+
    1fbe:	71 91       	ld	r23, Z+
    1fc0:	af 01       	movw	r20, r30
    1fc2:	80 91 49 23 	lds	r24, 0x2349	; 0x802349 <__iob+0x2>
    1fc6:	90 91 4a 23 	lds	r25, 0x234A	; 0x80234a <__iob+0x3>
    1fca:	07 d0       	rcall	.+14     	; 0x1fda <vfprintf>
    1fcc:	e2 e0       	ldi	r30, 0x02	; 2
    1fce:	9d c2       	rjmp	.+1338   	; 0x250a <__epilogue_restores__+0x20>

00001fd0 <putchar>:
    1fd0:	60 91 49 23 	lds	r22, 0x2349	; 0x802349 <__iob+0x2>
    1fd4:	70 91 4a 23 	lds	r23, 0x234A	; 0x80234a <__iob+0x3>
    1fd8:	d9 c1       	rjmp	.+946    	; 0x238c <fputc>

00001fda <vfprintf>:
    1fda:	ac e0       	ldi	r26, 0x0C	; 12
    1fdc:	b0 e0       	ldi	r27, 0x00	; 0
    1fde:	e2 ef       	ldi	r30, 0xF2	; 242
    1fe0:	ff e0       	ldi	r31, 0x0F	; 15
    1fe2:	6a c2       	rjmp	.+1236   	; 0x24b8 <__prologue_saves__>
    1fe4:	7c 01       	movw	r14, r24
    1fe6:	6b 01       	movw	r12, r22
    1fe8:	8a 01       	movw	r16, r20
    1fea:	fc 01       	movw	r30, r24
    1fec:	16 82       	std	Z+6, r1	; 0x06
    1fee:	17 82       	std	Z+7, r1	; 0x07
    1ff0:	83 81       	ldd	r24, Z+3	; 0x03
    1ff2:	81 ff       	sbrs	r24, 1
    1ff4:	b0 c1       	rjmp	.+864    	; 0x2356 <vfprintf+0x37c>
    1ff6:	ce 01       	movw	r24, r28
    1ff8:	01 96       	adiw	r24, 0x01	; 1
    1ffa:	4c 01       	movw	r8, r24
    1ffc:	f7 01       	movw	r30, r14
    1ffe:	93 81       	ldd	r25, Z+3	; 0x03
    2000:	f6 01       	movw	r30, r12
    2002:	93 fd       	sbrc	r25, 3
    2004:	85 91       	lpm	r24, Z+
    2006:	93 ff       	sbrs	r25, 3
    2008:	81 91       	ld	r24, Z+
    200a:	6f 01       	movw	r12, r30
    200c:	88 23       	and	r24, r24
    200e:	09 f4       	brne	.+2      	; 0x2012 <vfprintf+0x38>
    2010:	9e c1       	rjmp	.+828    	; 0x234e <vfprintf+0x374>
    2012:	85 32       	cpi	r24, 0x25	; 37
    2014:	39 f4       	brne	.+14     	; 0x2024 <vfprintf+0x4a>
    2016:	93 fd       	sbrc	r25, 3
    2018:	85 91       	lpm	r24, Z+
    201a:	93 ff       	sbrs	r25, 3
    201c:	81 91       	ld	r24, Z+
    201e:	6f 01       	movw	r12, r30
    2020:	85 32       	cpi	r24, 0x25	; 37
    2022:	21 f4       	brne	.+8      	; 0x202c <vfprintf+0x52>
    2024:	b7 01       	movw	r22, r14
    2026:	90 e0       	ldi	r25, 0x00	; 0
    2028:	b1 d1       	rcall	.+866    	; 0x238c <fputc>
    202a:	e8 cf       	rjmp	.-48     	; 0x1ffc <vfprintf+0x22>
    202c:	51 2c       	mov	r5, r1
    202e:	31 2c       	mov	r3, r1
    2030:	20 e0       	ldi	r18, 0x00	; 0
    2032:	20 32       	cpi	r18, 0x20	; 32
    2034:	a0 f4       	brcc	.+40     	; 0x205e <vfprintf+0x84>
    2036:	8b 32       	cpi	r24, 0x2B	; 43
    2038:	69 f0       	breq	.+26     	; 0x2054 <vfprintf+0x7a>
    203a:	30 f4       	brcc	.+12     	; 0x2048 <vfprintf+0x6e>
    203c:	80 32       	cpi	r24, 0x20	; 32
    203e:	59 f0       	breq	.+22     	; 0x2056 <vfprintf+0x7c>
    2040:	83 32       	cpi	r24, 0x23	; 35
    2042:	69 f4       	brne	.+26     	; 0x205e <vfprintf+0x84>
    2044:	20 61       	ori	r18, 0x10	; 16
    2046:	2c c0       	rjmp	.+88     	; 0x20a0 <vfprintf+0xc6>
    2048:	8d 32       	cpi	r24, 0x2D	; 45
    204a:	39 f0       	breq	.+14     	; 0x205a <vfprintf+0x80>
    204c:	80 33       	cpi	r24, 0x30	; 48
    204e:	39 f4       	brne	.+14     	; 0x205e <vfprintf+0x84>
    2050:	21 60       	ori	r18, 0x01	; 1
    2052:	26 c0       	rjmp	.+76     	; 0x20a0 <vfprintf+0xc6>
    2054:	22 60       	ori	r18, 0x02	; 2
    2056:	24 60       	ori	r18, 0x04	; 4
    2058:	23 c0       	rjmp	.+70     	; 0x20a0 <vfprintf+0xc6>
    205a:	28 60       	ori	r18, 0x08	; 8
    205c:	21 c0       	rjmp	.+66     	; 0x20a0 <vfprintf+0xc6>
    205e:	27 fd       	sbrc	r18, 7
    2060:	27 c0       	rjmp	.+78     	; 0x20b0 <vfprintf+0xd6>
    2062:	30 ed       	ldi	r19, 0xD0	; 208
    2064:	38 0f       	add	r19, r24
    2066:	3a 30       	cpi	r19, 0x0A	; 10
    2068:	78 f4       	brcc	.+30     	; 0x2088 <vfprintf+0xae>
    206a:	26 ff       	sbrs	r18, 6
    206c:	06 c0       	rjmp	.+12     	; 0x207a <vfprintf+0xa0>
    206e:	fa e0       	ldi	r31, 0x0A	; 10
    2070:	5f 9e       	mul	r5, r31
    2072:	30 0d       	add	r19, r0
    2074:	11 24       	eor	r1, r1
    2076:	53 2e       	mov	r5, r19
    2078:	13 c0       	rjmp	.+38     	; 0x20a0 <vfprintf+0xc6>
    207a:	8a e0       	ldi	r24, 0x0A	; 10
    207c:	38 9e       	mul	r3, r24
    207e:	30 0d       	add	r19, r0
    2080:	11 24       	eor	r1, r1
    2082:	33 2e       	mov	r3, r19
    2084:	20 62       	ori	r18, 0x20	; 32
    2086:	0c c0       	rjmp	.+24     	; 0x20a0 <vfprintf+0xc6>
    2088:	8e 32       	cpi	r24, 0x2E	; 46
    208a:	21 f4       	brne	.+8      	; 0x2094 <vfprintf+0xba>
    208c:	26 fd       	sbrc	r18, 6
    208e:	5f c1       	rjmp	.+702    	; 0x234e <vfprintf+0x374>
    2090:	20 64       	ori	r18, 0x40	; 64
    2092:	06 c0       	rjmp	.+12     	; 0x20a0 <vfprintf+0xc6>
    2094:	8c 36       	cpi	r24, 0x6C	; 108
    2096:	11 f4       	brne	.+4      	; 0x209c <vfprintf+0xc2>
    2098:	20 68       	ori	r18, 0x80	; 128
    209a:	02 c0       	rjmp	.+4      	; 0x20a0 <vfprintf+0xc6>
    209c:	88 36       	cpi	r24, 0x68	; 104
    209e:	41 f4       	brne	.+16     	; 0x20b0 <vfprintf+0xd6>
    20a0:	f6 01       	movw	r30, r12
    20a2:	93 fd       	sbrc	r25, 3
    20a4:	85 91       	lpm	r24, Z+
    20a6:	93 ff       	sbrs	r25, 3
    20a8:	81 91       	ld	r24, Z+
    20aa:	6f 01       	movw	r12, r30
    20ac:	81 11       	cpse	r24, r1
    20ae:	c1 cf       	rjmp	.-126    	; 0x2032 <vfprintf+0x58>
    20b0:	98 2f       	mov	r25, r24
    20b2:	9f 7d       	andi	r25, 0xDF	; 223
    20b4:	95 54       	subi	r25, 0x45	; 69
    20b6:	93 30       	cpi	r25, 0x03	; 3
    20b8:	28 f4       	brcc	.+10     	; 0x20c4 <vfprintf+0xea>
    20ba:	0c 5f       	subi	r16, 0xFC	; 252
    20bc:	1f 4f       	sbci	r17, 0xFF	; 255
    20be:	ff e3       	ldi	r31, 0x3F	; 63
    20c0:	f9 83       	std	Y+1, r31	; 0x01
    20c2:	0d c0       	rjmp	.+26     	; 0x20de <vfprintf+0x104>
    20c4:	83 36       	cpi	r24, 0x63	; 99
    20c6:	31 f0       	breq	.+12     	; 0x20d4 <vfprintf+0xfa>
    20c8:	83 37       	cpi	r24, 0x73	; 115
    20ca:	71 f0       	breq	.+28     	; 0x20e8 <vfprintf+0x10e>
    20cc:	83 35       	cpi	r24, 0x53	; 83
    20ce:	09 f0       	breq	.+2      	; 0x20d2 <vfprintf+0xf8>
    20d0:	57 c0       	rjmp	.+174    	; 0x2180 <vfprintf+0x1a6>
    20d2:	21 c0       	rjmp	.+66     	; 0x2116 <vfprintf+0x13c>
    20d4:	f8 01       	movw	r30, r16
    20d6:	80 81       	ld	r24, Z
    20d8:	89 83       	std	Y+1, r24	; 0x01
    20da:	0e 5f       	subi	r16, 0xFE	; 254
    20dc:	1f 4f       	sbci	r17, 0xFF	; 255
    20de:	44 24       	eor	r4, r4
    20e0:	43 94       	inc	r4
    20e2:	51 2c       	mov	r5, r1
    20e4:	54 01       	movw	r10, r8
    20e6:	14 c0       	rjmp	.+40     	; 0x2110 <vfprintf+0x136>
    20e8:	38 01       	movw	r6, r16
    20ea:	f2 e0       	ldi	r31, 0x02	; 2
    20ec:	6f 0e       	add	r6, r31
    20ee:	71 1c       	adc	r7, r1
    20f0:	f8 01       	movw	r30, r16
    20f2:	a0 80       	ld	r10, Z
    20f4:	b1 80       	ldd	r11, Z+1	; 0x01
    20f6:	26 ff       	sbrs	r18, 6
    20f8:	03 c0       	rjmp	.+6      	; 0x2100 <vfprintf+0x126>
    20fa:	65 2d       	mov	r22, r5
    20fc:	70 e0       	ldi	r23, 0x00	; 0
    20fe:	02 c0       	rjmp	.+4      	; 0x2104 <vfprintf+0x12a>
    2100:	6f ef       	ldi	r22, 0xFF	; 255
    2102:	7f ef       	ldi	r23, 0xFF	; 255
    2104:	c5 01       	movw	r24, r10
    2106:	2c 87       	std	Y+12, r18	; 0x0c
    2108:	36 d1       	rcall	.+620    	; 0x2376 <strnlen>
    210a:	2c 01       	movw	r4, r24
    210c:	83 01       	movw	r16, r6
    210e:	2c 85       	ldd	r18, Y+12	; 0x0c
    2110:	2f 77       	andi	r18, 0x7F	; 127
    2112:	22 2e       	mov	r2, r18
    2114:	16 c0       	rjmp	.+44     	; 0x2142 <vfprintf+0x168>
    2116:	38 01       	movw	r6, r16
    2118:	f2 e0       	ldi	r31, 0x02	; 2
    211a:	6f 0e       	add	r6, r31
    211c:	71 1c       	adc	r7, r1
    211e:	f8 01       	movw	r30, r16
    2120:	a0 80       	ld	r10, Z
    2122:	b1 80       	ldd	r11, Z+1	; 0x01
    2124:	26 ff       	sbrs	r18, 6
    2126:	03 c0       	rjmp	.+6      	; 0x212e <vfprintf+0x154>
    2128:	65 2d       	mov	r22, r5
    212a:	70 e0       	ldi	r23, 0x00	; 0
    212c:	02 c0       	rjmp	.+4      	; 0x2132 <vfprintf+0x158>
    212e:	6f ef       	ldi	r22, 0xFF	; 255
    2130:	7f ef       	ldi	r23, 0xFF	; 255
    2132:	c5 01       	movw	r24, r10
    2134:	2c 87       	std	Y+12, r18	; 0x0c
    2136:	14 d1       	rcall	.+552    	; 0x2360 <strnlen_P>
    2138:	2c 01       	movw	r4, r24
    213a:	2c 85       	ldd	r18, Y+12	; 0x0c
    213c:	20 68       	ori	r18, 0x80	; 128
    213e:	22 2e       	mov	r2, r18
    2140:	83 01       	movw	r16, r6
    2142:	23 fc       	sbrc	r2, 3
    2144:	19 c0       	rjmp	.+50     	; 0x2178 <vfprintf+0x19e>
    2146:	83 2d       	mov	r24, r3
    2148:	90 e0       	ldi	r25, 0x00	; 0
    214a:	48 16       	cp	r4, r24
    214c:	59 06       	cpc	r5, r25
    214e:	a0 f4       	brcc	.+40     	; 0x2178 <vfprintf+0x19e>
    2150:	b7 01       	movw	r22, r14
    2152:	80 e2       	ldi	r24, 0x20	; 32
    2154:	90 e0       	ldi	r25, 0x00	; 0
    2156:	1a d1       	rcall	.+564    	; 0x238c <fputc>
    2158:	3a 94       	dec	r3
    215a:	f5 cf       	rjmp	.-22     	; 0x2146 <vfprintf+0x16c>
    215c:	f5 01       	movw	r30, r10
    215e:	27 fc       	sbrc	r2, 7
    2160:	85 91       	lpm	r24, Z+
    2162:	27 fe       	sbrs	r2, 7
    2164:	81 91       	ld	r24, Z+
    2166:	5f 01       	movw	r10, r30
    2168:	b7 01       	movw	r22, r14
    216a:	90 e0       	ldi	r25, 0x00	; 0
    216c:	0f d1       	rcall	.+542    	; 0x238c <fputc>
    216e:	31 10       	cpse	r3, r1
    2170:	3a 94       	dec	r3
    2172:	f1 e0       	ldi	r31, 0x01	; 1
    2174:	4f 1a       	sub	r4, r31
    2176:	51 08       	sbc	r5, r1
    2178:	41 14       	cp	r4, r1
    217a:	51 04       	cpc	r5, r1
    217c:	79 f7       	brne	.-34     	; 0x215c <vfprintf+0x182>
    217e:	de c0       	rjmp	.+444    	; 0x233c <vfprintf+0x362>
    2180:	84 36       	cpi	r24, 0x64	; 100
    2182:	11 f0       	breq	.+4      	; 0x2188 <vfprintf+0x1ae>
    2184:	89 36       	cpi	r24, 0x69	; 105
    2186:	31 f5       	brne	.+76     	; 0x21d4 <vfprintf+0x1fa>
    2188:	f8 01       	movw	r30, r16
    218a:	27 ff       	sbrs	r18, 7
    218c:	07 c0       	rjmp	.+14     	; 0x219c <vfprintf+0x1c2>
    218e:	60 81       	ld	r22, Z
    2190:	71 81       	ldd	r23, Z+1	; 0x01
    2192:	82 81       	ldd	r24, Z+2	; 0x02
    2194:	93 81       	ldd	r25, Z+3	; 0x03
    2196:	0c 5f       	subi	r16, 0xFC	; 252
    2198:	1f 4f       	sbci	r17, 0xFF	; 255
    219a:	08 c0       	rjmp	.+16     	; 0x21ac <vfprintf+0x1d2>
    219c:	60 81       	ld	r22, Z
    219e:	71 81       	ldd	r23, Z+1	; 0x01
    21a0:	07 2e       	mov	r0, r23
    21a2:	00 0c       	add	r0, r0
    21a4:	88 0b       	sbc	r24, r24
    21a6:	99 0b       	sbc	r25, r25
    21a8:	0e 5f       	subi	r16, 0xFE	; 254
    21aa:	1f 4f       	sbci	r17, 0xFF	; 255
    21ac:	2f 76       	andi	r18, 0x6F	; 111
    21ae:	72 2e       	mov	r7, r18
    21b0:	97 ff       	sbrs	r25, 7
    21b2:	09 c0       	rjmp	.+18     	; 0x21c6 <vfprintf+0x1ec>
    21b4:	90 95       	com	r25
    21b6:	80 95       	com	r24
    21b8:	70 95       	com	r23
    21ba:	61 95       	neg	r22
    21bc:	7f 4f       	sbci	r23, 0xFF	; 255
    21be:	8f 4f       	sbci	r24, 0xFF	; 255
    21c0:	9f 4f       	sbci	r25, 0xFF	; 255
    21c2:	20 68       	ori	r18, 0x80	; 128
    21c4:	72 2e       	mov	r7, r18
    21c6:	2a e0       	ldi	r18, 0x0A	; 10
    21c8:	30 e0       	ldi	r19, 0x00	; 0
    21ca:	a4 01       	movw	r20, r8
    21cc:	17 d1       	rcall	.+558    	; 0x23fc <__ultoa_invert>
    21ce:	a8 2e       	mov	r10, r24
    21d0:	a8 18       	sub	r10, r8
    21d2:	43 c0       	rjmp	.+134    	; 0x225a <vfprintf+0x280>
    21d4:	85 37       	cpi	r24, 0x75	; 117
    21d6:	29 f4       	brne	.+10     	; 0x21e2 <vfprintf+0x208>
    21d8:	2f 7e       	andi	r18, 0xEF	; 239
    21da:	b2 2e       	mov	r11, r18
    21dc:	2a e0       	ldi	r18, 0x0A	; 10
    21de:	30 e0       	ldi	r19, 0x00	; 0
    21e0:	25 c0       	rjmp	.+74     	; 0x222c <vfprintf+0x252>
    21e2:	f2 2f       	mov	r31, r18
    21e4:	f9 7f       	andi	r31, 0xF9	; 249
    21e6:	bf 2e       	mov	r11, r31
    21e8:	8f 36       	cpi	r24, 0x6F	; 111
    21ea:	c1 f0       	breq	.+48     	; 0x221c <vfprintf+0x242>
    21ec:	18 f4       	brcc	.+6      	; 0x21f4 <vfprintf+0x21a>
    21ee:	88 35       	cpi	r24, 0x58	; 88
    21f0:	79 f0       	breq	.+30     	; 0x2210 <vfprintf+0x236>
    21f2:	ad c0       	rjmp	.+346    	; 0x234e <vfprintf+0x374>
    21f4:	80 37       	cpi	r24, 0x70	; 112
    21f6:	19 f0       	breq	.+6      	; 0x21fe <vfprintf+0x224>
    21f8:	88 37       	cpi	r24, 0x78	; 120
    21fa:	21 f0       	breq	.+8      	; 0x2204 <vfprintf+0x22a>
    21fc:	a8 c0       	rjmp	.+336    	; 0x234e <vfprintf+0x374>
    21fe:	2f 2f       	mov	r18, r31
    2200:	20 61       	ori	r18, 0x10	; 16
    2202:	b2 2e       	mov	r11, r18
    2204:	b4 fe       	sbrs	r11, 4
    2206:	0d c0       	rjmp	.+26     	; 0x2222 <vfprintf+0x248>
    2208:	8b 2d       	mov	r24, r11
    220a:	84 60       	ori	r24, 0x04	; 4
    220c:	b8 2e       	mov	r11, r24
    220e:	09 c0       	rjmp	.+18     	; 0x2222 <vfprintf+0x248>
    2210:	24 ff       	sbrs	r18, 4
    2212:	0a c0       	rjmp	.+20     	; 0x2228 <vfprintf+0x24e>
    2214:	9f 2f       	mov	r25, r31
    2216:	96 60       	ori	r25, 0x06	; 6
    2218:	b9 2e       	mov	r11, r25
    221a:	06 c0       	rjmp	.+12     	; 0x2228 <vfprintf+0x24e>
    221c:	28 e0       	ldi	r18, 0x08	; 8
    221e:	30 e0       	ldi	r19, 0x00	; 0
    2220:	05 c0       	rjmp	.+10     	; 0x222c <vfprintf+0x252>
    2222:	20 e1       	ldi	r18, 0x10	; 16
    2224:	30 e0       	ldi	r19, 0x00	; 0
    2226:	02 c0       	rjmp	.+4      	; 0x222c <vfprintf+0x252>
    2228:	20 e1       	ldi	r18, 0x10	; 16
    222a:	32 e0       	ldi	r19, 0x02	; 2
    222c:	f8 01       	movw	r30, r16
    222e:	b7 fe       	sbrs	r11, 7
    2230:	07 c0       	rjmp	.+14     	; 0x2240 <vfprintf+0x266>
    2232:	60 81       	ld	r22, Z
    2234:	71 81       	ldd	r23, Z+1	; 0x01
    2236:	82 81       	ldd	r24, Z+2	; 0x02
    2238:	93 81       	ldd	r25, Z+3	; 0x03
    223a:	0c 5f       	subi	r16, 0xFC	; 252
    223c:	1f 4f       	sbci	r17, 0xFF	; 255
    223e:	06 c0       	rjmp	.+12     	; 0x224c <vfprintf+0x272>
    2240:	60 81       	ld	r22, Z
    2242:	71 81       	ldd	r23, Z+1	; 0x01
    2244:	80 e0       	ldi	r24, 0x00	; 0
    2246:	90 e0       	ldi	r25, 0x00	; 0
    2248:	0e 5f       	subi	r16, 0xFE	; 254
    224a:	1f 4f       	sbci	r17, 0xFF	; 255
    224c:	a4 01       	movw	r20, r8
    224e:	d6 d0       	rcall	.+428    	; 0x23fc <__ultoa_invert>
    2250:	a8 2e       	mov	r10, r24
    2252:	a8 18       	sub	r10, r8
    2254:	fb 2d       	mov	r31, r11
    2256:	ff 77       	andi	r31, 0x7F	; 127
    2258:	7f 2e       	mov	r7, r31
    225a:	76 fe       	sbrs	r7, 6
    225c:	0b c0       	rjmp	.+22     	; 0x2274 <vfprintf+0x29a>
    225e:	37 2d       	mov	r19, r7
    2260:	3e 7f       	andi	r19, 0xFE	; 254
    2262:	a5 14       	cp	r10, r5
    2264:	50 f4       	brcc	.+20     	; 0x227a <vfprintf+0x2a0>
    2266:	74 fe       	sbrs	r7, 4
    2268:	0a c0       	rjmp	.+20     	; 0x227e <vfprintf+0x2a4>
    226a:	72 fc       	sbrc	r7, 2
    226c:	08 c0       	rjmp	.+16     	; 0x227e <vfprintf+0x2a4>
    226e:	37 2d       	mov	r19, r7
    2270:	3e 7e       	andi	r19, 0xEE	; 238
    2272:	05 c0       	rjmp	.+10     	; 0x227e <vfprintf+0x2a4>
    2274:	ba 2c       	mov	r11, r10
    2276:	37 2d       	mov	r19, r7
    2278:	03 c0       	rjmp	.+6      	; 0x2280 <vfprintf+0x2a6>
    227a:	ba 2c       	mov	r11, r10
    227c:	01 c0       	rjmp	.+2      	; 0x2280 <vfprintf+0x2a6>
    227e:	b5 2c       	mov	r11, r5
    2280:	34 ff       	sbrs	r19, 4
    2282:	0d c0       	rjmp	.+26     	; 0x229e <vfprintf+0x2c4>
    2284:	fe 01       	movw	r30, r28
    2286:	ea 0d       	add	r30, r10
    2288:	f1 1d       	adc	r31, r1
    228a:	80 81       	ld	r24, Z
    228c:	80 33       	cpi	r24, 0x30	; 48
    228e:	11 f4       	brne	.+4      	; 0x2294 <vfprintf+0x2ba>
    2290:	39 7e       	andi	r19, 0xE9	; 233
    2292:	09 c0       	rjmp	.+18     	; 0x22a6 <vfprintf+0x2cc>
    2294:	32 ff       	sbrs	r19, 2
    2296:	06 c0       	rjmp	.+12     	; 0x22a4 <vfprintf+0x2ca>
    2298:	b3 94       	inc	r11
    229a:	b3 94       	inc	r11
    229c:	04 c0       	rjmp	.+8      	; 0x22a6 <vfprintf+0x2cc>
    229e:	83 2f       	mov	r24, r19
    22a0:	86 78       	andi	r24, 0x86	; 134
    22a2:	09 f0       	breq	.+2      	; 0x22a6 <vfprintf+0x2cc>
    22a4:	b3 94       	inc	r11
    22a6:	33 fd       	sbrc	r19, 3
    22a8:	12 c0       	rjmp	.+36     	; 0x22ce <vfprintf+0x2f4>
    22aa:	30 ff       	sbrs	r19, 0
    22ac:	06 c0       	rjmp	.+12     	; 0x22ba <vfprintf+0x2e0>
    22ae:	5a 2c       	mov	r5, r10
    22b0:	b3 14       	cp	r11, r3
    22b2:	18 f4       	brcc	.+6      	; 0x22ba <vfprintf+0x2e0>
    22b4:	53 0c       	add	r5, r3
    22b6:	5b 18       	sub	r5, r11
    22b8:	b3 2c       	mov	r11, r3
    22ba:	b3 14       	cp	r11, r3
    22bc:	60 f4       	brcc	.+24     	; 0x22d6 <vfprintf+0x2fc>
    22be:	b7 01       	movw	r22, r14
    22c0:	80 e2       	ldi	r24, 0x20	; 32
    22c2:	90 e0       	ldi	r25, 0x00	; 0
    22c4:	3c 87       	std	Y+12, r19	; 0x0c
    22c6:	62 d0       	rcall	.+196    	; 0x238c <fputc>
    22c8:	b3 94       	inc	r11
    22ca:	3c 85       	ldd	r19, Y+12	; 0x0c
    22cc:	f6 cf       	rjmp	.-20     	; 0x22ba <vfprintf+0x2e0>
    22ce:	b3 14       	cp	r11, r3
    22d0:	10 f4       	brcc	.+4      	; 0x22d6 <vfprintf+0x2fc>
    22d2:	3b 18       	sub	r3, r11
    22d4:	01 c0       	rjmp	.+2      	; 0x22d8 <vfprintf+0x2fe>
    22d6:	31 2c       	mov	r3, r1
    22d8:	34 ff       	sbrs	r19, 4
    22da:	11 c0       	rjmp	.+34     	; 0x22fe <vfprintf+0x324>
    22dc:	b7 01       	movw	r22, r14
    22de:	80 e3       	ldi	r24, 0x30	; 48
    22e0:	90 e0       	ldi	r25, 0x00	; 0
    22e2:	3c 87       	std	Y+12, r19	; 0x0c
    22e4:	53 d0       	rcall	.+166    	; 0x238c <fputc>
    22e6:	3c 85       	ldd	r19, Y+12	; 0x0c
    22e8:	32 ff       	sbrs	r19, 2
    22ea:	16 c0       	rjmp	.+44     	; 0x2318 <vfprintf+0x33e>
    22ec:	31 fd       	sbrc	r19, 1
    22ee:	03 c0       	rjmp	.+6      	; 0x22f6 <vfprintf+0x31c>
    22f0:	88 e7       	ldi	r24, 0x78	; 120
    22f2:	90 e0       	ldi	r25, 0x00	; 0
    22f4:	02 c0       	rjmp	.+4      	; 0x22fa <vfprintf+0x320>
    22f6:	88 e5       	ldi	r24, 0x58	; 88
    22f8:	90 e0       	ldi	r25, 0x00	; 0
    22fa:	b7 01       	movw	r22, r14
    22fc:	0c c0       	rjmp	.+24     	; 0x2316 <vfprintf+0x33c>
    22fe:	83 2f       	mov	r24, r19
    2300:	86 78       	andi	r24, 0x86	; 134
    2302:	51 f0       	breq	.+20     	; 0x2318 <vfprintf+0x33e>
    2304:	31 ff       	sbrs	r19, 1
    2306:	02 c0       	rjmp	.+4      	; 0x230c <vfprintf+0x332>
    2308:	8b e2       	ldi	r24, 0x2B	; 43
    230a:	01 c0       	rjmp	.+2      	; 0x230e <vfprintf+0x334>
    230c:	80 e2       	ldi	r24, 0x20	; 32
    230e:	37 fd       	sbrc	r19, 7
    2310:	8d e2       	ldi	r24, 0x2D	; 45
    2312:	b7 01       	movw	r22, r14
    2314:	90 e0       	ldi	r25, 0x00	; 0
    2316:	3a d0       	rcall	.+116    	; 0x238c <fputc>
    2318:	a5 14       	cp	r10, r5
    231a:	30 f4       	brcc	.+12     	; 0x2328 <vfprintf+0x34e>
    231c:	b7 01       	movw	r22, r14
    231e:	80 e3       	ldi	r24, 0x30	; 48
    2320:	90 e0       	ldi	r25, 0x00	; 0
    2322:	34 d0       	rcall	.+104    	; 0x238c <fputc>
    2324:	5a 94       	dec	r5
    2326:	f8 cf       	rjmp	.-16     	; 0x2318 <vfprintf+0x33e>
    2328:	aa 94       	dec	r10
    232a:	f4 01       	movw	r30, r8
    232c:	ea 0d       	add	r30, r10
    232e:	f1 1d       	adc	r31, r1
    2330:	80 81       	ld	r24, Z
    2332:	b7 01       	movw	r22, r14
    2334:	90 e0       	ldi	r25, 0x00	; 0
    2336:	2a d0       	rcall	.+84     	; 0x238c <fputc>
    2338:	a1 10       	cpse	r10, r1
    233a:	f6 cf       	rjmp	.-20     	; 0x2328 <vfprintf+0x34e>
    233c:	33 20       	and	r3, r3
    233e:	09 f4       	brne	.+2      	; 0x2342 <vfprintf+0x368>
    2340:	5d ce       	rjmp	.-838    	; 0x1ffc <vfprintf+0x22>
    2342:	b7 01       	movw	r22, r14
    2344:	80 e2       	ldi	r24, 0x20	; 32
    2346:	90 e0       	ldi	r25, 0x00	; 0
    2348:	21 d0       	rcall	.+66     	; 0x238c <fputc>
    234a:	3a 94       	dec	r3
    234c:	f7 cf       	rjmp	.-18     	; 0x233c <vfprintf+0x362>
    234e:	f7 01       	movw	r30, r14
    2350:	86 81       	ldd	r24, Z+6	; 0x06
    2352:	97 81       	ldd	r25, Z+7	; 0x07
    2354:	02 c0       	rjmp	.+4      	; 0x235a <vfprintf+0x380>
    2356:	8f ef       	ldi	r24, 0xFF	; 255
    2358:	9f ef       	ldi	r25, 0xFF	; 255
    235a:	2c 96       	adiw	r28, 0x0c	; 12
    235c:	e2 e1       	ldi	r30, 0x12	; 18
    235e:	c5 c0       	rjmp	.+394    	; 0x24ea <__epilogue_restores__>

00002360 <strnlen_P>:
    2360:	fc 01       	movw	r30, r24
    2362:	05 90       	lpm	r0, Z+
    2364:	61 50       	subi	r22, 0x01	; 1
    2366:	70 40       	sbci	r23, 0x00	; 0
    2368:	01 10       	cpse	r0, r1
    236a:	d8 f7       	brcc	.-10     	; 0x2362 <strnlen_P+0x2>
    236c:	80 95       	com	r24
    236e:	90 95       	com	r25
    2370:	8e 0f       	add	r24, r30
    2372:	9f 1f       	adc	r25, r31
    2374:	08 95       	ret

00002376 <strnlen>:
    2376:	fc 01       	movw	r30, r24
    2378:	61 50       	subi	r22, 0x01	; 1
    237a:	70 40       	sbci	r23, 0x00	; 0
    237c:	01 90       	ld	r0, Z+
    237e:	01 10       	cpse	r0, r1
    2380:	d8 f7       	brcc	.-10     	; 0x2378 <strnlen+0x2>
    2382:	80 95       	com	r24
    2384:	90 95       	com	r25
    2386:	8e 0f       	add	r24, r30
    2388:	9f 1f       	adc	r25, r31
    238a:	08 95       	ret

0000238c <fputc>:
    238c:	0f 93       	push	r16
    238e:	1f 93       	push	r17
    2390:	cf 93       	push	r28
    2392:	df 93       	push	r29
    2394:	fb 01       	movw	r30, r22
    2396:	23 81       	ldd	r18, Z+3	; 0x03
    2398:	21 fd       	sbrc	r18, 1
    239a:	03 c0       	rjmp	.+6      	; 0x23a2 <fputc+0x16>
    239c:	8f ef       	ldi	r24, 0xFF	; 255
    239e:	9f ef       	ldi	r25, 0xFF	; 255
    23a0:	28 c0       	rjmp	.+80     	; 0x23f2 <fputc+0x66>
    23a2:	22 ff       	sbrs	r18, 2
    23a4:	16 c0       	rjmp	.+44     	; 0x23d2 <fputc+0x46>
    23a6:	46 81       	ldd	r20, Z+6	; 0x06
    23a8:	57 81       	ldd	r21, Z+7	; 0x07
    23aa:	24 81       	ldd	r18, Z+4	; 0x04
    23ac:	35 81       	ldd	r19, Z+5	; 0x05
    23ae:	42 17       	cp	r20, r18
    23b0:	53 07       	cpc	r21, r19
    23b2:	44 f4       	brge	.+16     	; 0x23c4 <fputc+0x38>
    23b4:	a0 81       	ld	r26, Z
    23b6:	b1 81       	ldd	r27, Z+1	; 0x01
    23b8:	9d 01       	movw	r18, r26
    23ba:	2f 5f       	subi	r18, 0xFF	; 255
    23bc:	3f 4f       	sbci	r19, 0xFF	; 255
    23be:	20 83       	st	Z, r18
    23c0:	31 83       	std	Z+1, r19	; 0x01
    23c2:	8c 93       	st	X, r24
    23c4:	26 81       	ldd	r18, Z+6	; 0x06
    23c6:	37 81       	ldd	r19, Z+7	; 0x07
    23c8:	2f 5f       	subi	r18, 0xFF	; 255
    23ca:	3f 4f       	sbci	r19, 0xFF	; 255
    23cc:	26 83       	std	Z+6, r18	; 0x06
    23ce:	37 83       	std	Z+7, r19	; 0x07
    23d0:	10 c0       	rjmp	.+32     	; 0x23f2 <fputc+0x66>
    23d2:	eb 01       	movw	r28, r22
    23d4:	09 2f       	mov	r16, r25
    23d6:	18 2f       	mov	r17, r24
    23d8:	00 84       	ldd	r0, Z+8	; 0x08
    23da:	f1 85       	ldd	r31, Z+9	; 0x09
    23dc:	e0 2d       	mov	r30, r0
    23de:	09 95       	icall
    23e0:	89 2b       	or	r24, r25
    23e2:	e1 f6       	brne	.-72     	; 0x239c <fputc+0x10>
    23e4:	8e 81       	ldd	r24, Y+6	; 0x06
    23e6:	9f 81       	ldd	r25, Y+7	; 0x07
    23e8:	01 96       	adiw	r24, 0x01	; 1
    23ea:	8e 83       	std	Y+6, r24	; 0x06
    23ec:	9f 83       	std	Y+7, r25	; 0x07
    23ee:	81 2f       	mov	r24, r17
    23f0:	90 2f       	mov	r25, r16
    23f2:	df 91       	pop	r29
    23f4:	cf 91       	pop	r28
    23f6:	1f 91       	pop	r17
    23f8:	0f 91       	pop	r16
    23fa:	08 95       	ret

000023fc <__ultoa_invert>:
    23fc:	fa 01       	movw	r30, r20
    23fe:	aa 27       	eor	r26, r26
    2400:	28 30       	cpi	r18, 0x08	; 8
    2402:	51 f1       	breq	.+84     	; 0x2458 <__ultoa_invert+0x5c>
    2404:	20 31       	cpi	r18, 0x10	; 16
    2406:	81 f1       	breq	.+96     	; 0x2468 <__ultoa_invert+0x6c>
    2408:	e8 94       	clt
    240a:	6f 93       	push	r22
    240c:	6e 7f       	andi	r22, 0xFE	; 254
    240e:	6e 5f       	subi	r22, 0xFE	; 254
    2410:	7f 4f       	sbci	r23, 0xFF	; 255
    2412:	8f 4f       	sbci	r24, 0xFF	; 255
    2414:	9f 4f       	sbci	r25, 0xFF	; 255
    2416:	af 4f       	sbci	r26, 0xFF	; 255
    2418:	b1 e0       	ldi	r27, 0x01	; 1
    241a:	3e d0       	rcall	.+124    	; 0x2498 <__ultoa_invert+0x9c>
    241c:	b4 e0       	ldi	r27, 0x04	; 4
    241e:	3c d0       	rcall	.+120    	; 0x2498 <__ultoa_invert+0x9c>
    2420:	67 0f       	add	r22, r23
    2422:	78 1f       	adc	r23, r24
    2424:	89 1f       	adc	r24, r25
    2426:	9a 1f       	adc	r25, r26
    2428:	a1 1d       	adc	r26, r1
    242a:	68 0f       	add	r22, r24
    242c:	79 1f       	adc	r23, r25
    242e:	8a 1f       	adc	r24, r26
    2430:	91 1d       	adc	r25, r1
    2432:	a1 1d       	adc	r26, r1
    2434:	6a 0f       	add	r22, r26
    2436:	71 1d       	adc	r23, r1
    2438:	81 1d       	adc	r24, r1
    243a:	91 1d       	adc	r25, r1
    243c:	a1 1d       	adc	r26, r1
    243e:	20 d0       	rcall	.+64     	; 0x2480 <__ultoa_invert+0x84>
    2440:	09 f4       	brne	.+2      	; 0x2444 <__ultoa_invert+0x48>
    2442:	68 94       	set
    2444:	3f 91       	pop	r19
    2446:	2a e0       	ldi	r18, 0x0A	; 10
    2448:	26 9f       	mul	r18, r22
    244a:	11 24       	eor	r1, r1
    244c:	30 19       	sub	r19, r0
    244e:	30 5d       	subi	r19, 0xD0	; 208
    2450:	31 93       	st	Z+, r19
    2452:	de f6       	brtc	.-74     	; 0x240a <__ultoa_invert+0xe>
    2454:	cf 01       	movw	r24, r30
    2456:	08 95       	ret
    2458:	46 2f       	mov	r20, r22
    245a:	47 70       	andi	r20, 0x07	; 7
    245c:	40 5d       	subi	r20, 0xD0	; 208
    245e:	41 93       	st	Z+, r20
    2460:	b3 e0       	ldi	r27, 0x03	; 3
    2462:	0f d0       	rcall	.+30     	; 0x2482 <__ultoa_invert+0x86>
    2464:	c9 f7       	brne	.-14     	; 0x2458 <__ultoa_invert+0x5c>
    2466:	f6 cf       	rjmp	.-20     	; 0x2454 <__ultoa_invert+0x58>
    2468:	46 2f       	mov	r20, r22
    246a:	4f 70       	andi	r20, 0x0F	; 15
    246c:	40 5d       	subi	r20, 0xD0	; 208
    246e:	4a 33       	cpi	r20, 0x3A	; 58
    2470:	18 f0       	brcs	.+6      	; 0x2478 <__ultoa_invert+0x7c>
    2472:	49 5d       	subi	r20, 0xD9	; 217
    2474:	31 fd       	sbrc	r19, 1
    2476:	40 52       	subi	r20, 0x20	; 32
    2478:	41 93       	st	Z+, r20
    247a:	02 d0       	rcall	.+4      	; 0x2480 <__ultoa_invert+0x84>
    247c:	a9 f7       	brne	.-22     	; 0x2468 <__ultoa_invert+0x6c>
    247e:	ea cf       	rjmp	.-44     	; 0x2454 <__ultoa_invert+0x58>
    2480:	b4 e0       	ldi	r27, 0x04	; 4
    2482:	a6 95       	lsr	r26
    2484:	97 95       	ror	r25
    2486:	87 95       	ror	r24
    2488:	77 95       	ror	r23
    248a:	67 95       	ror	r22
    248c:	ba 95       	dec	r27
    248e:	c9 f7       	brne	.-14     	; 0x2482 <__ultoa_invert+0x86>
    2490:	00 97       	sbiw	r24, 0x00	; 0
    2492:	61 05       	cpc	r22, r1
    2494:	71 05       	cpc	r23, r1
    2496:	08 95       	ret
    2498:	9b 01       	movw	r18, r22
    249a:	ac 01       	movw	r20, r24
    249c:	0a 2e       	mov	r0, r26
    249e:	06 94       	lsr	r0
    24a0:	57 95       	ror	r21
    24a2:	47 95       	ror	r20
    24a4:	37 95       	ror	r19
    24a6:	27 95       	ror	r18
    24a8:	ba 95       	dec	r27
    24aa:	c9 f7       	brne	.-14     	; 0x249e <__ultoa_invert+0xa2>
    24ac:	62 0f       	add	r22, r18
    24ae:	73 1f       	adc	r23, r19
    24b0:	84 1f       	adc	r24, r20
    24b2:	95 1f       	adc	r25, r21
    24b4:	a0 1d       	adc	r26, r0
    24b6:	08 95       	ret

000024b8 <__prologue_saves__>:
    24b8:	2f 92       	push	r2
    24ba:	3f 92       	push	r3
    24bc:	4f 92       	push	r4
    24be:	5f 92       	push	r5
    24c0:	6f 92       	push	r6
    24c2:	7f 92       	push	r7
    24c4:	8f 92       	push	r8
    24c6:	9f 92       	push	r9
    24c8:	af 92       	push	r10
    24ca:	bf 92       	push	r11
    24cc:	cf 92       	push	r12
    24ce:	df 92       	push	r13
    24d0:	ef 92       	push	r14
    24d2:	ff 92       	push	r15
    24d4:	0f 93       	push	r16
    24d6:	1f 93       	push	r17
    24d8:	cf 93       	push	r28
    24da:	df 93       	push	r29
    24dc:	cd b7       	in	r28, 0x3d	; 61
    24de:	de b7       	in	r29, 0x3e	; 62
    24e0:	ca 1b       	sub	r28, r26
    24e2:	db 0b       	sbc	r29, r27
    24e4:	cd bf       	out	0x3d, r28	; 61
    24e6:	de bf       	out	0x3e, r29	; 62
    24e8:	09 94       	ijmp

000024ea <__epilogue_restores__>:
    24ea:	2a 88       	ldd	r2, Y+18	; 0x12
    24ec:	39 88       	ldd	r3, Y+17	; 0x11
    24ee:	48 88       	ldd	r4, Y+16	; 0x10
    24f0:	5f 84       	ldd	r5, Y+15	; 0x0f
    24f2:	6e 84       	ldd	r6, Y+14	; 0x0e
    24f4:	7d 84       	ldd	r7, Y+13	; 0x0d
    24f6:	8c 84       	ldd	r8, Y+12	; 0x0c
    24f8:	9b 84       	ldd	r9, Y+11	; 0x0b
    24fa:	aa 84       	ldd	r10, Y+10	; 0x0a
    24fc:	b9 84       	ldd	r11, Y+9	; 0x09
    24fe:	c8 84       	ldd	r12, Y+8	; 0x08
    2500:	df 80       	ldd	r13, Y+7	; 0x07
    2502:	ee 80       	ldd	r14, Y+6	; 0x06
    2504:	fd 80       	ldd	r15, Y+5	; 0x05
    2506:	0c 81       	ldd	r16, Y+4	; 0x04
    2508:	1b 81       	ldd	r17, Y+3	; 0x03
    250a:	aa 81       	ldd	r26, Y+2	; 0x02
    250c:	b9 81       	ldd	r27, Y+1	; 0x01
    250e:	ce 0f       	add	r28, r30
    2510:	d1 1d       	adc	r29, r1
    2512:	cd bf       	out	0x3d, r28	; 61
    2514:	de bf       	out	0x3e, r29	; 62
    2516:	ed 01       	movw	r28, r26
    2518:	08 95       	ret

0000251a <_exit>:
    251a:	f8 94       	cli

0000251c <__stop_program>:
    251c:	ff cf       	rjmp	.-2      	; 0x251c <__stop_program>
