setting auto_restore_mw_cel_lib_setup true
icc2_shell> source../scripts/shield.tcl
Error: unknown command 'source../scripts/shield.tcl' (CMD-005)
icc2_shell> source ../scripts.shield.tcl
Error: could not open script file "../scripts.shield.tcl" (CMD-015)
icc2_shell> source ../scripts/shield.tcl
Information: User units loaded from library 'saed32hvt_c' (LNK-040)
Opening block 'ORCA_TOP_lib:ORCA_TOP.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Using libraries: ORCA_TOP_lib saed32hvt_c saed32hvt_ulvl_v saed32hvt_dlvl_v saed32rvt_c saed32rvt_ulvl_v saed32rvt_dlvl_v saed32lvt_c saed32lvt_ulvl_v saed32lvt_dlvl_v saed32sram_c
Visiting block ORCA_TOP_lib:ORCA_TOP.design
Information: The lower_domain_boundary design attribute will be made obsolete in future. Consider using -applies_to_boundary option of set_isolation/set_level_shifter/set_repeater strategy commands. (UPF-355)
Design 'ORCA_TOP' was successfully linked.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used  199  Alloctr  201  Proc 1755 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

[Start Shield Trimming] Elapsed real time: 0:00:00 
[Start Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Trimming] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Trimming] Total (MB): Used  232  Alloctr  234  Proc 1809 
Shld Trimmed    1/1530 Partitions, Violations = 120
Shld Trimmed    7/1530 Partitions, Violations = 120
Shld Trimmed    14/1530 Partitions, Violations =        120
Shld Trimmed    21/1530 Partitions, Violations =        120
Shld Trimmed    28/1530 Partitions, Violations =        120
Shld Trimmed    35/1530 Partitions, Violations =        120
Shld Trimmed    42/1530 Partitions, Violations =        120
Shld Trimmed    49/1530 Partitions, Violations =        120
Shld Trimmed    56/1530 Partitions, Violations =        120
Shld Trimmed    63/1530 Partitions, Violations =        120
Shld Trimmed    70/1530 Partitions, Violations =        120
Shld Trimmed    77/1530 Partitions, Violations =        120
Shld Trimmed    84/1530 Partitions, Violations =        120
Shld Trimmed    91/1530 Partitions, Violations =        120
Shld Trimmed    98/1530 Partitions, Violations =        120
Shld Trimmed    105/1530 Partitions, Violations =       120
Shld Trimmed    112/1530 Partitions, Violations =       120
Shld Trimmed    119/1530 Partitions, Violations =       120
Shld Trimmed    126/1530 Partitions, Violations =       120
Shld Trimmed    133/1530 Partitions, Violations =       120
Shld Trimmed    140/1530 Partitions, Violations =       120
Shld Trimmed    147/1530 Partitions, Violations =       120
Shld Trimmed    154/1530 Partitions, Violations =       120
Shld Trimmed    161/1530 Partitions, Violations =       120
Shld Trimmed    168/1530 Partitions, Violations =       120
Shld Trimmed    175/1530 Partitions, Violations =       120
Shld Trimmed    182/1530 Partitions, Violations =       120
Shld Trimmed    189/1530 Partitions, Violations =       120
Shld Trimmed    196/1530 Partitions, Violations =       120
Shld Trimmed    203/1530 Partitions, Violations =       120
Shld Trimmed    210/1530 Partitions, Violations =       120
Shld Trimmed    217/1530 Partitions, Violations =       120
Shld Trimmed    224/1530 Partitions, Violations =       120
Shld Trimmed    231/1530 Partitions, Violations =       120
Shld Trimmed    238/1530 Partitions, Violations =       120
Shld Trimmed    245/1530 Partitions, Violations =       120
Shld Trimmed    252/1530 Partitions, Violations =       120
Shld Trimmed    259/1530 Partitions, Violations =       120
Shld Trimmed    266/1530 Partitions, Violations =       120
Shld Trimmed    273/1530 Partitions, Violations =       120
Shld Trimmed    280/1530 Partitions, Violations =       120
Shld Trimmed    287/1530 Partitions, Violations =       120
Shld Trimmed    294/1530 Partitions, Violations =       6
Shld Trimmed    301/1530 Partitions, Violations =       6
Shld Trimmed    308/1530 Partitions, Violations =       6
Shld Trimmed    315/1530 Partitions, Violations =       6
Shld Trimmed    322/1530 Partitions, Violations =       6
Shld Trimmed    329/1530 Partitions, Violations =       6
Shld Trimmed    336/1530 Partitions, Violations =       6
Shld Trimmed    343/1530 Partitions, Violations =       6
Shld Trimmed    350/1530 Partitions, Violations =       6
Shld Trimmed    357/1530 Partitions, Violations =       6
Shld Trimmed    364/1530 Partitions, Violations =       6
Shld Trimmed    371/1530 Partitions, Violations =       6
Shld Trimmed    378/1530 Partitions, Violations =       6
Shld Trimmed    385/1530 Partitions, Violations =       6
Shld Trimmed    392/1530 Partitions, Violations =       6
Shld Trimmed    399/1530 Partitions, Violations =       6
Shld Trimmed    406/1530 Partitions, Violations =       6
Shld Trimmed    413/1530 Partitions, Violations =       6
Shld Trimmed    420/1530 Partitions, Violations =       6
Shld Trimmed    427/1530 Partitions, Violations =       6
Shld Trimmed    434/1530 Partitions, Violations =       6
Shld Trimmed    441/1530 Partitions, Violations =       6
Shld Trimmed    448/1530 Partitions, Violations =       6
Shld Trimmed    455/1530 Partitions, Violations =       6
Shld Trimmed    462/1530 Partitions, Violations =       6
Shld Trimmed    469/1530 Partitions, Violations =       6
Shld Trimmed    476/1530 Partitions, Violations =       6
Shld Trimmed    483/1530 Partitions, Violations =       6
Shld Trimmed    490/1530 Partitions, Violations =       6
Shld Trimmed    497/1530 Partitions, Violations =       6
Shld Trimmed    504/1530 Partitions, Violations =       6
Shld Trimmed    511/1530 Partitions, Violations =       6
Shld Trimmed    518/1530 Partitions, Violations =       6
Shld Trimmed    525/1530 Partitions, Violations =       6
Shld Trimmed    532/1530 Partitions, Violations =       6
Shld Trimmed    539/1530 Partitions, Violations =       6
Shld Trimmed    546/1530 Partitions, Violations =       6
Shld Trimmed    553/1530 Partitions, Violations =       6
Shld Trimmed    560/1530 Partitions, Violations =       6
Shld Trimmed    567/1530 Partitions, Violations =       6
Shld Trimmed    574/1530 Partitions, Violations =       6
Shld Trimmed    581/1530 Partitions, Violations =       6
Shld Trimmed    588/1530 Partitions, Violations =       6
Shld Trimmed    595/1530 Partitions, Violations =       6
Shld Trimmed    602/1530 Partitions, Violations =       6
Shld Trimmed    609/1530 Partitions, Violations =       6
Shld Trimmed    616/1530 Partitions, Violations =       6
Shld Trimmed    623/1530 Partitions, Violations =       6
Shld Trimmed    630/1530 Partitions, Violations =       6
Shld Trimmed    637/1530 Partitions, Violations =       6
Shld Trimmed    644/1530 Partitions, Violations =       6
Shld Trimmed    651/1530 Partitions, Violations =       6
Shld Trimmed    658/1530 Partitions, Violations =       6
Shld Trimmed    665/1530 Partitions, Violations =       6
Shld Trimmed    672/1530 Partitions, Violations =       6
Shld Trimmed    679/1530 Partitions, Violations =       6
Shld Trimmed    686/1530 Partitions, Violations =       6
Shld Trimmed    693/1530 Partitions, Violations =       6
Shld Trimmed    700/1530 Partitions, Violations =       6
Shld Trimmed    707/1530 Partitions, Violations =       6
Shld Trimmed    714/1530 Partitions, Violations =       6
Shld Trimmed    721/1530 Partitions, Violations =       6
Shld Trimmed    728/1530 Partitions, Violations =       6
Shld Trimmed    735/1530 Partitions, Violations =       6
Shld Trimmed    742/1530 Partitions, Violations =       6
Shld Trimmed    749/1530 Partitions, Violations =       6
Shld Trimmed    756/1530 Partitions, Violations =       6
Shld Trimmed    763/1530 Partitions, Violations =       6
Shld Trimmed    770/1530 Partitions, Violations =       6
Shld Trimmed    777/1530 Partitions, Violations =       6
Shld Trimmed    784/1530 Partitions, Violations =       6
Shld Trimmed    791/1530 Partitions, Violations =       6
Shld Trimmed    798/1530 Partitions, Violations =       6
Shld Trimmed    805/1530 Partitions, Violations =       6
Shld Trimmed    812/1530 Partitions, Violations =       6
Shld Trimmed    819/1530 Partitions, Violations =       6
Shld Trimmed    826/1530 Partitions, Violations =       6
Shld Trimmed    833/1530 Partitions, Violations =       6
Shld Trimmed    840/1530 Partitions, Violations =       6
Shld Trimmed    847/1530 Partitions, Violations =       6
Shld Trimmed    854/1530 Partitions, Violations =       6
Shld Trimmed    861/1530 Partitions, Violations =       6
Shld Trimmed    868/1530 Partitions, Violations =       6
Shld Trimmed    875/1530 Partitions, Violations =       6
Shld Trimmed    882/1530 Partitions, Violations =       6
Shld Trimmed    889/1530 Partitions, Violations =       6
Shld Trimmed    896/1530 Partitions, Violations =       6
Shld Trimmed    903/1530 Partitions, Violations =       6
Shld Trimmed    910/1530 Partitions, Violations =       6
Shld Trimmed    917/1530 Partitions, Violations =       6
Shld Trimmed    924/1530 Partitions, Violations =       6
Shld Trimmed    931/1530 Partitions, Violations =       6
Shld Trimmed    938/1530 Partitions, Violations =       6
Shld Trimmed    945/1530 Partitions, Violations =       6
Shld Trimmed    952/1530 Partitions, Violations =       6
Shld Trimmed    959/1530 Partitions, Violations =       6
Shld Trimmed    966/1530 Partitions, Violations =       6
Shld Trimmed    973/1530 Partitions, Violations =       6
Shld Trimmed    980/1530 Partitions, Violations =       6
Shld Trimmed    987/1530 Partitions, Violations =       6
Shld Trimmed    994/1530 Partitions, Violations =       6
Shld Trimmed    1001/1530 Partitions, Violations =      6
Shld Trimmed    1008/1530 Partitions, Violations =      6
Shld Trimmed    1015/1530 Partitions, Violations =      6
Shld Trimmed    1022/1530 Partitions, Violations =      6
Shld Trimmed    1029/1530 Partitions, Violations =      6
Shld Trimmed    1036/1530 Partitions, Violations =      6
Shld Trimmed    1043/1530 Partitions, Violations =      6
Shld Trimmed    1050/1530 Partitions, Violations =      6
Shld Trimmed    1057/1530 Partitions, Violations =      6
Shld Trimmed    1064/1530 Partitions, Violations =      6
Shld Trimmed    1071/1530 Partitions, Violations =      6
Shld Trimmed    1078/1530 Partitions, Violations =      6
Shld Trimmed    1085/1530 Partitions, Violations =      6
Shld Trimmed    1092/1530 Partitions, Violations =      6
Shld Trimmed    1099/1530 Partitions, Violations =      6
Shld Trimmed    1106/1530 Partitions, Violations =      6
Shld Trimmed    1113/1530 Partitions, Violations =      6
Shld Trimmed    1120/1530 Partitions, Violations =      6
Shld Trimmed    1127/1530 Partitions, Violations =      6
Shld Trimmed    1134/1530 Partitions, Violations =      6
Shld Trimmed    1141/1530 Partitions, Violations =      6
Shld Trimmed    1148/1530 Partitions, Violations =      6
Shld Trimmed    1155/1530 Partitions, Violations =      6
Shld Trimmed    1162/1530 Partitions, Violations =      6
Shld Trimmed    1169/1530 Partitions, Violations =      6
Shld Trimmed    1176/1530 Partitions, Violations =      6
Shld Trimmed    1183/1530 Partitions, Violations =      6
Shld Trimmed    1190/1530 Partitions, Violations =      6
Shld Trimmed    1197/1530 Partitions, Violations =      6
Shld Trimmed    1204/1530 Partitions, Violations =      6
Shld Trimmed    1211/1530 Partitions, Violations =      6
Shld Trimmed    1218/1530 Partitions, Violations =      6
Shld Trimmed    1225/1530 Partitions, Violations =      6
Shld Trimmed    1232/1530 Partitions, Violations =      6
Shld Trimmed    1239/1530 Partitions, Violations =      6
Shld Trimmed    1246/1530 Partitions, Violations =      6
Shld Trimmed    1253/1530 Partitions, Violations =      6
Shld Trimmed    1260/1530 Partitions, Violations =      6
Shld Trimmed    1267/1530 Partitions, Violations =      6
Shld Trimmed    1274/1530 Partitions, Violations =      6
Shld Trimmed    1281/1530 Partitions, Violations =      6
Shld Trimmed    1288/1530 Partitions, Violations =      6
Shld Trimmed    1295/1530 Partitions, Violations =      6
Shld Trimmed    1302/1530 Partitions, Violations =      6
Shld Trimmed    1309/1530 Partitions, Violations =      6
Shld Trimmed    1316/1530 Partitions, Violations =      6
Shld Trimmed    1323/1530 Partitions, Violations =      6
Shld Trimmed    1330/1530 Partitions, Violations =      6
Shld Trimmed    1337/1530 Partitions, Violations =      6
Shld Trimmed    1344/1530 Partitions, Violations =      6
Shld Trimmed    1351/1530 Partitions, Violations =      6
Shld Trimmed    1358/1530 Partitions, Violations =      6
Shld Trimmed    1365/1530 Partitions, Violations =      6
Shld Trimmed    1372/1530 Partitions, Violations =      6
Shld Trimmed    1379/1530 Partitions, Violations =      6
Shld Trimmed    1386/1530 Partitions, Violations =      6
Shld Trimmed    1393/1530 Partitions, Violations =      6
Shld Trimmed    1400/1530 Partitions, Violations =      6
Shld Trimmed    1407/1530 Partitions, Violations =      6
Shld Trimmed    1414/1530 Partitions, Violations =      6
Shld Trimmed    1421/1530 Partitions, Violations =      6
Shld Trimmed    1428/1530 Partitions, Violations =      6
Shld Trimmed    1435/1530 Partitions, Violations =      6
Shld Trimmed    1442/1530 Partitions, Violations =      6
Shld Trimmed    1449/1530 Partitions, Violations =      6
Shld Trimmed    1456/1530 Partitions, Violations =      6
Shld Trimmed    1463/1530 Partitions, Violations =      6
Shld Trimmed    1470/1530 Partitions, Violations =      6
Shld Trimmed    1477/1530 Partitions, Violations =      6
Shld Trimmed    1484/1530 Partitions, Violations =      6
Shld Trimmed    1491/1530 Partitions, Violations =      6
Shld Trimmed    1498/1530 Partitions, Violations =      6
Shld Trimmed    1505/1530 Partitions, Violations =      6
Shld Trimmed    1512/1530 Partitions, Violations =      6
Shld Trimmed    1519/1530 Partitions, Violations =      6
Shld Trimmed    1526/1530 Partitions, Violations =      6
Shld Trimmed    1/1 Partitions, Violations =    0
[End Shield Trimming] Elapsed real time: 0:00:00 
[End Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Shield Trimming] Stage (MB): Used    9  Alloctr    9  Proc   60 
[End Shield Trimming] Total (MB): Used  242  Alloctr  243  Proc 1870 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  229  Alloctr  231  Proc 1870 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,819.98,618.58)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used  234  Alloctr  235  Proc 1870 
Net statistics:
Total number of nets     = 49147
Number of nets to route  = 1
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  244  Alloctr  245  Proc 1870 
Average gCell capacity  1.96     on layer (1)    M1
Average gCell capacity  4.82     on layer (2)    M2
Average gCell capacity  2.80     on layer (3)    M3
Average gCell capacity  2.86     on layer (4)    M4
Average gCell capacity  1.42     on layer (5)    M5
Average gCell capacity  2.69     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.50     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.97         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.49  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 1821610
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   14  Alloctr   15  Proc    0 
[End of Build Congestion map] Total (MB): Used  258  Alloctr  261  Proc 1870 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   28  Alloctr   29  Proc    0 
[End of Build Data] Total (MB): Used  258  Alloctr  261  Proc 1870 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  258  Alloctr  261  Proc 1870 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Initial Routing] Total (MB): Used  290  Alloctr  293  Proc 1886 
Initial. Routing result:
Initial. Both Dirs: Overflow =     3 Max = 1 GRCs =    30 (0.01%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     3 Max = 1 (GRCs = 30) GRCs =    30 (0.02%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     3 Max = 1 (GRCs = 30) GRCs =    30 (0.02%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  1 GRCs =     6 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 12
Initial. Via VIA12SQ_C count = 7
Initial. Via VIA23SQ_C count = 3
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  290  Alloctr  293  Proc 1886 
phase1. Routing result:
phase1. Both Dirs: Overflow =     3 Max = 1 GRCs =    30 (0.01%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     3 Max = 1 (GRCs = 30) GRCs =    30 (0.02%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     3 Max = 1 (GRCs = 30) GRCs =    30 (0.02%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  1 GRCs =     6 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 12
phase1. Via VIA12SQ_C count = 7
phase1. Via VIA23SQ_C count = 3
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used   -1  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  289  Alloctr  292  Proc 1886 
phase2. Routing result:
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =    24 (0.01%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     3 Max = 1 (GRCs = 24) GRCs =    24 (0.01%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     3 Max = 1 (GRCs = 24) GRCs =    24 (0.01%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 12
phase2. Via VIA12SQ_C count = 7
phase2. Via VIA23SQ_C count = 3
phase2. Via VIA34SQ_C count = 2
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   59  Alloctr   60  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  289  Alloctr  292  Proc 1886 

Congestion utilization per direction:
Average vertical track utilization   =  0.28 %
Peak    vertical track utilization   = 61.11 %
Average horizontal track utilization =  0.01 %
Peak    horizontal track utilization = 25.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -13  Proc    0 
[GR: Done] Total (MB): Used  280  Alloctr  281  Proc 1886 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc   16 
[GR: Done] Total (MB): Used  280  Alloctr  281  Proc 1886 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Global Routing] Total (MB): Used  261  Alloctr  263  Proc 1886 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used  266  Alloctr  268  Proc 1886 

Start initial assignment
Routed partition 1/1       

Number of wires with overlap after iteration 0 = 32 of 33


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used  267  Alloctr  268  Proc 1893 

Reroute to fix overlaps
Routed partition 1/1       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    7 
[Track Assign: Iteration 1] Total (MB): Used  267  Alloctr  268  Proc 1893 

Number of wires with overlap after iteration 1 = 19 of 22


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 14           VIA12SQ_C: 7
Number of M3 wires: 6            VIA23SQ_C: 7
Number of M4 wires: 2            VIA34SQ_C: 2
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 22                vias: 16

Total M1 wire length: 0.0
Total M2 wire length: 4.8
Total M3 wire length: 3.0
Total M4 wire length: 0.4
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 8.2

Longest M1 wire length: 0.0
Longest M2 wire length: 0.9
Longest M3 wire length: 1.1
Longest M4 wire length: 0.2
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    7 
[Track Assign: Done] Total (MB): Used  259  Alloctr  261  Proc 1893 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used  230  Alloctr  232  Proc 1893 
Total number of nets = 49147, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/2 Partitions, Violations =    3
Routed  2/2 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Short : 3

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Iter 0] Total (MB): Used  247  Alloctr  249  Proc 1893 

End DR iteration 0 with 2 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Short : 3

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Iter 1] Total (MB): Used  247  Alloctr  249  Proc 1893 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:00:00 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 2] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Iter 2] Total (MB): Used  247  Alloctr  249  Proc 1893 

End DR iteration 2 with 1 parts

Stop DR since reached max number of iterations

[End Shield Detailed Routing] Elapsed real time: 0:00:00 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Shield Detailed Routing] Stage (MB): Used   -7  Alloctr   -7  Proc    0 
[End Shield Detailed Routing] Total (MB): Used  223  Alloctr  225  Proc 1893 

Shielding finished with 1 open nets, of which 0 are frozen

Shielding finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    1487064 micron
Total Number of Contacts =             474978
Total Number of Wires =                482679
Total Number of PtConns =              64563
Total Number of Routed Wires =       482679
Total Routed Wire Length =           1487064 micron
Total Number of Routed Contacts =       474978
        Layer                 M1 :       7551 micron
        Layer                 M2 :     333756 micron
        Layer                 M3 :     384550 micron
        Layer                 M4 :     287355 micron
        Layer                 M5 :     173186 micron
        Layer                 M6 :     255372 micron
        Layer                 M7 :      45294 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :       3214
        Via   VIA67SQ_C(rot)_1x2 :          7
        Via            VIA56SQ_C :      11276
        Via            VIA45SQ_C :         57
        Via       VIA45SQ_C(rot) :      28459
        Via            VIA34SQ_C :      72308
        Via       VIA34SQ_C(rot) :        414
        Via        VIA34SQ_C_2x1 :          2
        Via            VIA23SQ_C :       2808
        Via       VIA23SQ_C(rot) :     179809
        Via            VIA12SQ_C :     154396
        Via       VIA12SQ_C(rot) :      17409
        Via           VIA12BAR_C :       3831
        Via      VIA12BAR_C(rot) :         29
        Via             VIA12BAR :         21
        Via        VIA12BAR(rot) :        142
        Via        VIA12SQ_C_2x1 :        791
        Via   VIA12SQ_C(rot)_1x2 :          1
        Via   VIA12SQ_C(rot)_2x1 :          1
        Via          VIA12SQ_2x1 :          2
        Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.17% (805 / 474978 vias)
 
    Layer VIA1       =  0.45% (796    / 176624  vias)
        Weight 1     =  0.45% (796     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.55% (175828  vias)
    Layer VIA2       =  0.00% (0      / 182617  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (182617  vias)
    Layer VIA3       =  0.00% (2      / 72724   vias)
        Weight 1     =  0.00% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (72722   vias)
    Layer VIA4       =  0.00% (0      / 28516   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28516   vias)
    Layer VIA5       =  0.00% (0      / 11276   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11276   vias)
    Layer VIA6       =  0.22% (7      / 3221    vias)
        Weight 1     =  0.22% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.78% (3214    vias)
 
  Total double via conversion rate    =  0.17% (805 / 474978 vias)
 
    Layer VIA1       =  0.45% (796    / 176624  vias)
    Layer VIA2       =  0.00% (0      / 182617  vias)
    Layer VIA3       =  0.00% (2      / 72724   vias)
    Layer VIA4       =  0.00% (0      / 28516   vias)
    Layer VIA5       =  0.00% (0      / 11276   vias)
    Layer VIA6       =  0.22% (7      / 3221    vias)
 
  The optimized via conversion rate based on total routed via count =  0.17% (805 / 474978 vias)
 
    Layer VIA1       =  0.45% (796    / 176624  vias)
        Weight 1     =  0.45% (796     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.55% (175828  vias)
    Layer VIA2       =  0.00% (0      / 182617  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (182617  vias)
    Layer VIA3       =  0.00% (2      / 72724   vias)
        Weight 1     =  0.00% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (72722   vias)
    Layer VIA4       =  0.00% (0      / 28516   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28516   vias)
    Layer VIA5       =  0.00% (0      / 11276   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11276   vias)
    Layer VIA6       =  0.22% (7      / 3221    vias)
        Weight 1     =  0.22% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.78% (3214    vias)
 

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used  229  Alloctr  231  Proc 1893 
Total number of nets = 49147, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/2 Partitions, Violations =    5
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   22  Alloctr   22  Proc    0 
[Iter 0] Total (MB): Used  246  Alloctr  248  Proc 1893 

End DR iteration 0 with 2 parts

Finish DR since reached 0 DRC

[End Shield Detailed Routing] Elapsed real time: 0:00:00 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Shield Detailed Routing] Stage (MB): Used   -7  Alloctr   -7  Proc    0 
[End Shield Detailed Routing] Total (MB): Used  222  Alloctr  224  Proc 1893 
Total shielding edges - 11545
Deleted 1 floating shielding edges
Information: Shielded 51% side-wall of (I_BLENDER_0/n766) (ZRT-604)
Shielded 1 nets with average ratio as follows.
        1) 51.00%               (total shield ratio/number of shielded nets)
        2) 51.00%               (total shield length/total shielded net length)
Updating the database ...
[Shielding: End] Elapsed real time: 0:00:12 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:12
[Shielding: End] Stage (MB): Used -198  Alloctr -199  Proc  138 
[Shielding: End] Total (MB): Used    1  Alloctr    1  Proc 1893 
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
[Shielding: Start] Elapsed real time: 0:00:00 
[Shielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Shielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Shielding: Start] Total (MB): Used  199  Alloctr  201  Proc 1893 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

[Start Shield Trimming] Elapsed real time: 0:00:00 
[Start Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Trimming] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Trimming] Total (MB): Used  232  Alloctr  234  Proc 1893 
Shld Trimmed    1/1530 Partitions, Violations = 48
Shld Trimmed    7/1530 Partitions, Violations = 48
Shld Trimmed    14/1530 Partitions, Violations =        48
Shld Trimmed    21/1530 Partitions, Violations =        48
Shld Trimmed    28/1530 Partitions, Violations =        48
Shld Trimmed    35/1530 Partitions, Violations =        48
Shld Trimmed    42/1530 Partitions, Violations =        48
Shld Trimmed    49/1530 Partitions, Violations =        48
Shld Trimmed    56/1530 Partitions, Violations =        48
Shld Trimmed    63/1530 Partitions, Violations =        48
Shld Trimmed    70/1530 Partitions, Violations =        48
Shld Trimmed    77/1530 Partitions, Violations =        48
Shld Trimmed    84/1530 Partitions, Violations =        48
Shld Trimmed    91/1530 Partitions, Violations =        48
Shld Trimmed    98/1530 Partitions, Violations =        48
Shld Trimmed    105/1530 Partitions, Violations =       48
Shld Trimmed    112/1530 Partitions, Violations =       48
Shld Trimmed    119/1530 Partitions, Violations =       48
Shld Trimmed    126/1530 Partitions, Violations =       48
Shld Trimmed    133/1530 Partitions, Violations =       48
Shld Trimmed    140/1530 Partitions, Violations =       48
Shld Trimmed    147/1530 Partitions, Violations =       48
Shld Trimmed    154/1530 Partitions, Violations =       48
Shld Trimmed    161/1530 Partitions, Violations =       48
Shld Trimmed    168/1530 Partitions, Violations =       48
Shld Trimmed    175/1530 Partitions, Violations =       48
Shld Trimmed    182/1530 Partitions, Violations =       48
Shld Trimmed    189/1530 Partitions, Violations =       48
Shld Trimmed    196/1530 Partitions, Violations =       48
Shld Trimmed    203/1530 Partitions, Violations =       48
Shld Trimmed    210/1530 Partitions, Violations =       48
Shld Trimmed    217/1530 Partitions, Violations =       48
Shld Trimmed    224/1530 Partitions, Violations =       48
Shld Trimmed    231/1530 Partitions, Violations =       48
Shld Trimmed    238/1530 Partitions, Violations =       48
Shld Trimmed    245/1530 Partitions, Violations =       48
Shld Trimmed    252/1530 Partitions, Violations =       48
Shld Trimmed    259/1530 Partitions, Violations =       48
Shld Trimmed    266/1530 Partitions, Violations =       48
Shld Trimmed    273/1530 Partitions, Violations =       48
Shld Trimmed    280/1530 Partitions, Violations =       48
Shld Trimmed    287/1530 Partitions, Violations =       48
Shld Trimmed    294/1530 Partitions, Violations =       48
Shld Trimmed    301/1530 Partitions, Violations =       48
Shld Trimmed    308/1530 Partitions, Violations =       48
Shld Trimmed    315/1530 Partitions, Violations =       48
Shld Trimmed    322/1530 Partitions, Violations =       48
Shld Trimmed    329/1530 Partitions, Violations =       48
Shld Trimmed    336/1530 Partitions, Violations =       48
Shld Trimmed    343/1530 Partitions, Violations =       0
Shld Trimmed    350/1530 Partitions, Violations =       0
Shld Trimmed    357/1530 Partitions, Violations =       0
Shld Trimmed    364/1530 Partitions, Violations =       0
Shld Trimmed    371/1530 Partitions, Violations =       0
Shld Trimmed    378/1530 Partitions, Violations =       0
Shld Trimmed    385/1530 Partitions, Violations =       0
Shld Trimmed    392/1530 Partitions, Violations =       0
Shld Trimmed    399/1530 Partitions, Violations =       0
Shld Trimmed    406/1530 Partitions, Violations =       0
Shld Trimmed    413/1530 Partitions, Violations =       0
Shld Trimmed    420/1530 Partitions, Violations =       0
Shld Trimmed    427/1530 Partitions, Violations =       0
Shld Trimmed    434/1530 Partitions, Violations =       0
Shld Trimmed    441/1530 Partitions, Violations =       0
Shld Trimmed    448/1530 Partitions, Violations =       0
Shld Trimmed    455/1530 Partitions, Violations =       0
Shld Trimmed    462/1530 Partitions, Violations =       0
Shld Trimmed    469/1530 Partitions, Violations =       0
Shld Trimmed    476/1530 Partitions, Violations =       0
Shld Trimmed    483/1530 Partitions, Violations =       0
Shld Trimmed    490/1530 Partitions, Violations =       0
Shld Trimmed    497/1530 Partitions, Violations =       0
Shld Trimmed    504/1530 Partitions, Violations =       0
Shld Trimmed    511/1530 Partitions, Violations =       0
Shld Trimmed    518/1530 Partitions, Violations =       0
Shld Trimmed    525/1530 Partitions, Violations =       0
Shld Trimmed    532/1530 Partitions, Violations =       0
Shld Trimmed    539/1530 Partitions, Violations =       0
Shld Trimmed    546/1530 Partitions, Violations =       0
Shld Trimmed    553/1530 Partitions, Violations =       0
Shld Trimmed    560/1530 Partitions, Violations =       0
Shld Trimmed    567/1530 Partitions, Violations =       0
Shld Trimmed    574/1530 Partitions, Violations =       0
Shld Trimmed    581/1530 Partitions, Violations =       0
Shld Trimmed    588/1530 Partitions, Violations =       0
Shld Trimmed    595/1530 Partitions, Violations =       0
Shld Trimmed    602/1530 Partitions, Violations =       0
Shld Trimmed    609/1530 Partitions, Violations =       0
Shld Trimmed    616/1530 Partitions, Violations =       0
Shld Trimmed    623/1530 Partitions, Violations =       0
Shld Trimmed    630/1530 Partitions, Violations =       0
Shld Trimmed    637/1530 Partitions, Violations =       0
Shld Trimmed    644/1530 Partitions, Violations =       0
Shld Trimmed    651/1530 Partitions, Violations =       0
Shld Trimmed    658/1530 Partitions, Violations =       0
Shld Trimmed    665/1530 Partitions, Violations =       0
Shld Trimmed    672/1530 Partitions, Violations =       0
Shld Trimmed    679/1530 Partitions, Violations =       0
Shld Trimmed    686/1530 Partitions, Violations =       0
Shld Trimmed    693/1530 Partitions, Violations =       0
Shld Trimmed    700/1530 Partitions, Violations =       0
Shld Trimmed    707/1530 Partitions, Violations =       0
Shld Trimmed    714/1530 Partitions, Violations =       0
Shld Trimmed    721/1530 Partitions, Violations =       0
Shld Trimmed    728/1530 Partitions, Violations =       0
Shld Trimmed    735/1530 Partitions, Violations =       0
Shld Trimmed    742/1530 Partitions, Violations =       0
Shld Trimmed    749/1530 Partitions, Violations =       0
Shld Trimmed    756/1530 Partitions, Violations =       0
Shld Trimmed    763/1530 Partitions, Violations =       0
Shld Trimmed    770/1530 Partitions, Violations =       0
Shld Trimmed    777/1530 Partitions, Violations =       0
Shld Trimmed    784/1530 Partitions, Violations =       0
Shld Trimmed    791/1530 Partitions, Violations =       0
Shld Trimmed    798/1530 Partitions, Violations =       0
Shld Trimmed    805/1530 Partitions, Violations =       0
Shld Trimmed    812/1530 Partitions, Violations =       0
Shld Trimmed    819/1530 Partitions, Violations =       0
Shld Trimmed    826/1530 Partitions, Violations =       0
Shld Trimmed    833/1530 Partitions, Violations =       0
Shld Trimmed    840/1530 Partitions, Violations =       0
Shld Trimmed    847/1530 Partitions, Violations =       0
Shld Trimmed    854/1530 Partitions, Violations =       0
Shld Trimmed    861/1530 Partitions, Violations =       0
Shld Trimmed    868/1530 Partitions, Violations =       0
Shld Trimmed    875/1530 Partitions, Violations =       0
Shld Trimmed    882/1530 Partitions, Violations =       0
Shld Trimmed    889/1530 Partitions, Violations =       0
Shld Trimmed    896/1530 Partitions, Violations =       0
Shld Trimmed    903/1530 Partitions, Violations =       0
Shld Trimmed    910/1530 Partitions, Violations =       0
Shld Trimmed    917/1530 Partitions, Violations =       0
Shld Trimmed    924/1530 Partitions, Violations =       0
Shld Trimmed    931/1530 Partitions, Violations =       0
Shld Trimmed    938/1530 Partitions, Violations =       0
Shld Trimmed    945/1530 Partitions, Violations =       0
Shld Trimmed    952/1530 Partitions, Violations =       0
Shld Trimmed    959/1530 Partitions, Violations =       0
Shld Trimmed    966/1530 Partitions, Violations =       0
Shld Trimmed    973/1530 Partitions, Violations =       0
Shld Trimmed    980/1530 Partitions, Violations =       0
Shld Trimmed    987/1530 Partitions, Violations =       0
Shld Trimmed    994/1530 Partitions, Violations =       0
Shld Trimmed    1001/1530 Partitions, Violations =      0
Shld Trimmed    1008/1530 Partitions, Violations =      0
Shld Trimmed    1015/1530 Partitions, Violations =      0
Shld Trimmed    1022/1530 Partitions, Violations =      0
Shld Trimmed    1029/1530 Partitions, Violations =      0
Shld Trimmed    1036/1530 Partitions, Violations =      0
Shld Trimmed    1043/1530 Partitions, Violations =      0
Shld Trimmed    1050/1530 Partitions, Violations =      0
Shld Trimmed    1057/1530 Partitions, Violations =      0
Shld Trimmed    1064/1530 Partitions, Violations =      0
Shld Trimmed    1071/1530 Partitions, Violations =      0
Shld Trimmed    1078/1530 Partitions, Violations =      0
Shld Trimmed    1085/1530 Partitions, Violations =      0
Shld Trimmed    1092/1530 Partitions, Violations =      0
Shld Trimmed    1099/1530 Partitions, Violations =      0
Shld Trimmed    1106/1530 Partitions, Violations =      0
Shld Trimmed    1113/1530 Partitions, Violations =      0
Shld Trimmed    1120/1530 Partitions, Violations =      0
Shld Trimmed    1127/1530 Partitions, Violations =      0
Shld Trimmed    1134/1530 Partitions, Violations =      0
Shld Trimmed    1141/1530 Partitions, Violations =      0
Shld Trimmed    1148/1530 Partitions, Violations =      0
Shld Trimmed    1155/1530 Partitions, Violations =      0
Shld Trimmed    1162/1530 Partitions, Violations =      0
Shld Trimmed    1169/1530 Partitions, Violations =      0
Shld Trimmed    1176/1530 Partitions, Violations =      0
Shld Trimmed    1183/1530 Partitions, Violations =      0
Shld Trimmed    1190/1530 Partitions, Violations =      0
Shld Trimmed    1197/1530 Partitions, Violations =      0
Shld Trimmed    1204/1530 Partitions, Violations =      0
Shld Trimmed    1211/1530 Partitions, Violations =      0
Shld Trimmed    1218/1530 Partitions, Violations =      0
Shld Trimmed    1225/1530 Partitions, Violations =      0
Shld Trimmed    1232/1530 Partitions, Violations =      0
Shld Trimmed    1239/1530 Partitions, Violations =      0
Shld Trimmed    1246/1530 Partitions, Violations =      0
Shld Trimmed    1253/1530 Partitions, Violations =      0
Shld Trimmed    1260/1530 Partitions, Violations =      0
Shld Trimmed    1267/1530 Partitions, Violations =      0
Shld Trimmed    1274/1530 Partitions, Violations =      0
Shld Trimmed    1281/1530 Partitions, Violations =      0
Shld Trimmed    1288/1530 Partitions, Violations =      0
Shld Trimmed    1295/1530 Partitions, Violations =      0
Shld Trimmed    1302/1530 Partitions, Violations =      0
Shld Trimmed    1309/1530 Partitions, Violations =      0
Shld Trimmed    1316/1530 Partitions, Violations =      0
Shld Trimmed    1323/1530 Partitions, Violations =      0
Shld Trimmed    1330/1530 Partitions, Violations =      0
Shld Trimmed    1337/1530 Partitions, Violations =      0
Shld Trimmed    1344/1530 Partitions, Violations =      0
Shld Trimmed    1351/1530 Partitions, Violations =      0
Shld Trimmed    1358/1530 Partitions, Violations =      0
Shld Trimmed    1365/1530 Partitions, Violations =      0
Shld Trimmed    1372/1530 Partitions, Violations =      0
Shld Trimmed    1379/1530 Partitions, Violations =      0
Shld Trimmed    1386/1530 Partitions, Violations =      0
Shld Trimmed    1393/1530 Partitions, Violations =      0
Shld Trimmed    1400/1530 Partitions, Violations =      0
Shld Trimmed    1407/1530 Partitions, Violations =      0
Shld Trimmed    1414/1530 Partitions, Violations =      0
Shld Trimmed    1421/1530 Partitions, Violations =      0
Shld Trimmed    1428/1530 Partitions, Violations =      0
Shld Trimmed    1435/1530 Partitions, Violations =      0
Shld Trimmed    1442/1530 Partitions, Violations =      0
Shld Trimmed    1449/1530 Partitions, Violations =      0
Shld Trimmed    1456/1530 Partitions, Violations =      0
Shld Trimmed    1463/1530 Partitions, Violations =      0
Shld Trimmed    1470/1530 Partitions, Violations =      0
Shld Trimmed    1477/1530 Partitions, Violations =      0
Shld Trimmed    1484/1530 Partitions, Violations =      0
Shld Trimmed    1491/1530 Partitions, Violations =      0
Shld Trimmed    1498/1530 Partitions, Violations =      0
Shld Trimmed    1505/1530 Partitions, Violations =      0
Shld Trimmed    1512/1530 Partitions, Violations =      0
Shld Trimmed    1519/1530 Partitions, Violations =      0
Shld Trimmed    1526/1530 Partitions, Violations =      0
[End Shield Trimming] Elapsed real time: 0:00:00 
[End Shield Trimming] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Shield Trimming] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End Shield Trimming] Total (MB): Used  242  Alloctr  243  Proc 1893 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  229  Alloctr  231  Proc 1893 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,819.98,618.58)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used  234  Alloctr  235  Proc 1893 
Net statistics:
Total number of nets     = 49147
Number of nets to route  = 1
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build All Nets] Total (MB): Used  244  Alloctr  245  Proc 1893 
Average gCell capacity  1.96     on layer (1)    M1
Average gCell capacity  4.82     on layer (2)    M2
Average gCell capacity  2.80     on layer (3)    M3
Average gCell capacity  2.86     on layer (4)    M4
Average gCell capacity  1.42     on layer (5)    M5
Average gCell capacity  2.69     on layer (6)    M6
Average gCell capacity  0.32     on layer (7)    M7
Average gCell capacity  0.50     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.97         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.49  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 1821610
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   14  Alloctr   15  Proc    0 
[End of Build Congestion map] Total (MB): Used  258  Alloctr  261  Proc 1893 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   28  Alloctr   29  Proc    0 
[End of Build Data] Total (MB): Used  258  Alloctr  261  Proc 1893 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  258  Alloctr  261  Proc 1893 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Initial Routing] Total (MB): Used  290  Alloctr  293  Proc 1893 
Initial. Routing result:
Initial. Both Dirs: Overflow =     3 Max = 1 GRCs =    30 (0.01%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     3 Max = 1 (GRCs = 30) GRCs =    30 (0.02%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     3 Max = 1 (GRCs = 30) GRCs =    30 (0.02%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  1 GRCs =     6 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 5
Initial. Via VIA12SQ_C count = 4
Initial. Via VIA23SQ_C count = 1
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  290  Alloctr  293  Proc 1893 
phase1. Routing result:
phase1. Both Dirs: Overflow =     3 Max = 1 GRCs =    30 (0.01%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     3 Max = 1 (GRCs = 30) GRCs =    30 (0.02%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     3 Max = 1 (GRCs = 30) GRCs =    30 (0.02%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  1 GRCs =     6 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 5
phase1. Via VIA12SQ_C count = 4
phase1. Via VIA23SQ_C count = 1
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used   -1  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  289  Alloctr  292  Proc 1893 
phase2. Routing result:
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =    24 (0.01%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     3 Max = 1 (GRCs = 24) GRCs =    24 (0.01%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     3 Max = 1 (GRCs = 24) GRCs =    24 (0.01%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 5
phase2. Via VIA12SQ_C count = 4
phase2. Via VIA23SQ_C count = 1
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   59  Alloctr   60  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  289  Alloctr  292  Proc 1893 

Congestion utilization per direction:
Average vertical track utilization   =  0.28 %
Peak    vertical track utilization   = 61.11 %
Average horizontal track utilization =  0.01 %
Peak    horizontal track utilization = 25.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -13  Proc    0 
[GR: Done] Total (MB): Used  280  Alloctr  281  Proc 1893 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   50  Alloctr   50  Proc    0 
[GR: Done] Total (MB): Used  280  Alloctr  281  Proc 1893 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  261  Alloctr  263  Proc 1893 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used  266  Alloctr  268  Proc 1893 

Start initial assignment
Routed partition 1/1       

Number of wires with overlap after iteration 0 = 12 of 15


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used  267  Alloctr  268  Proc 1901 

Reroute to fix overlaps
Routed partition 1/1       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    7 
[Track Assign: Iteration 1] Total (MB): Used  267  Alloctr  268  Proc 1901 

Number of wires with overlap after iteration 1 = 5 of 10


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 7            VIA12SQ_C: 4
Number of M3 wires: 3            VIA23SQ_C: 3
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 10                vias: 7

Total M1 wire length: 0.0
Total M2 wire length: 3.1
Total M3 wire length: 0.5
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 3.6

Longest M1 wire length: 0.0
Longest M2 wire length: 0.8
Longest M3 wire length: 0.3
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    7 
[Track Assign: Done] Total (MB): Used  259  Alloctr  261  Proc 1901 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used  230  Alloctr  232  Proc 1901 
Total number of nets = 49147, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/2 Partitions, Violations =    13
Routed  2/2 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Short : 4

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Iter 0] Total (MB): Used  247  Alloctr  249  Proc 1901 

End DR iteration 0 with 2 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Short : 4

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Iter 1] Total (MB): Used  247  Alloctr  249  Proc 1901 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:00:00 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 2] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Iter 2] Total (MB): Used  247  Alloctr  249  Proc 1901 

End DR iteration 2 with 1 parts

Stop DR since reached max number of iterations

[End Shield Detailed Routing] Elapsed real time: 0:00:00 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Shield Detailed Routing] Stage (MB): Used   -7  Alloctr   -7  Proc    0 
[End Shield Detailed Routing] Total (MB): Used  223  Alloctr  225  Proc 1901 

Shielding finished with 0 open nets, of which 0 are frozen

Shielding finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    1487088 micron
Total Number of Contacts =             474985
Total Number of Wires =                482724
Total Number of PtConns =              64553
Total Number of Routed Wires =       482724
Total Routed Wire Length =           1487088 micron
Total Number of Routed Contacts =       474985
        Layer                 M1 :       7552 micron
        Layer                 M2 :     333762 micron
        Layer                 M3 :     384568 micron
        Layer                 M4 :     287355 micron
        Layer                 M5 :     173186 micron
        Layer                 M6 :     255372 micron
        Layer                 M7 :      45294 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :       3214
        Via   VIA67SQ_C(rot)_1x2 :          7
        Via            VIA56SQ_C :      11276
        Via            VIA45SQ_C :         57
        Via       VIA45SQ_C(rot) :      28459
        Via            VIA34SQ_C :      72308
        Via       VIA34SQ_C(rot) :        414
        Via        VIA34SQ_C_2x1 :          2
        Via            VIA23SQ_C :       2808
        Via       VIA23SQ_C(rot) :     179811
        Via            VIA12SQ_C :     154401
        Via       VIA12SQ_C(rot) :      17409
        Via           VIA12BAR_C :       3831
        Via      VIA12BAR_C(rot) :         29
        Via             VIA12BAR :         21
        Via        VIA12BAR(rot) :        142
        Via        VIA12SQ_C_2x1 :        791
        Via   VIA12SQ_C(rot)_1x2 :          1
        Via   VIA12SQ_C(rot)_2x1 :          1
        Via          VIA12SQ_2x1 :          2
        Via     VIA12SQ(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.17% (805 / 474985 vias)
 
    Layer VIA1       =  0.45% (796    / 176629  vias)
        Weight 1     =  0.45% (796     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.55% (175833  vias)
    Layer VIA2       =  0.00% (0      / 182619  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (182619  vias)
    Layer VIA3       =  0.00% (2      / 72724   vias)
        Weight 1     =  0.00% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (72722   vias)
    Layer VIA4       =  0.00% (0      / 28516   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28516   vias)
    Layer VIA5       =  0.00% (0      / 11276   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11276   vias)
    Layer VIA6       =  0.22% (7      / 3221    vias)
        Weight 1     =  0.22% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.78% (3214    vias)
 
  Total double via conversion rate    =  0.17% (805 / 474985 vias)
 
    Layer VIA1       =  0.45% (796    / 176629  vias)
    Layer VIA2       =  0.00% (0      / 182619  vias)
    Layer VIA3       =  0.00% (2      / 72724   vias)
    Layer VIA4       =  0.00% (0      / 28516   vias)
    Layer VIA5       =  0.00% (0      / 11276   vias)
    Layer VIA6       =  0.22% (7      / 3221    vias)
 
  The optimized via conversion rate based on total routed via count =  0.17% (805 / 474985 vias)
 
    Layer VIA1       =  0.45% (796    / 176629  vias)
        Weight 1     =  0.45% (796     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.55% (175833  vias)
    Layer VIA2       =  0.00% (0      / 182619  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (182619  vias)
    Layer VIA3       =  0.00% (2      / 72724   vias)
        Weight 1     =  0.00% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (72722   vias)
    Layer VIA4       =  0.00% (0      / 28516   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28516   vias)
    Layer VIA5       =  0.00% (0      / 11276   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11276   vias)
    Layer VIA6       =  0.22% (7      / 3221    vias)
        Weight 1     =  0.22% (7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.78% (3214    vias)
 

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Start Shield Detailed Routing] Elapsed real time: 0:00:00 
[Start Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Shield Detailed Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Shield Detailed Routing] Total (MB): Used  229  Alloctr  231  Proc 1901 
Total number of nets = 49147, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/4 Partitions, Violations =    50
Routed  2/4 Partitions, Violations =    28
Routed  3/4 Partitions, Violations =    5
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   22  Alloctr   22  Proc    0 
[Iter 0] Total (MB): Used  246  Alloctr  248  Proc 1901 

End DR iteration 0 with 4 parts

Finish DR since reached 0 DRC

[End Shield Detailed Routing] Elapsed real time: 0:00:00 
[End Shield Detailed Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Shield Detailed Routing] Stage (MB): Used   -7  Alloctr   -7  Proc    0 
[End Shield Detailed Routing] Total (MB): Used  222  Alloctr  224  Proc 1901 
Total shielding edges - 11576
Deleted 0 floating shielding edges
Information: Shielded 79% side-wall of (I_BLENDER_0/n3357) (ZRT-604)
Shielded 1 nets with average ratio as follows.
        1) 79.00%               (total shield ratio/number of shielded nets)
        2) 79.00%               (total shield length/total shielded net length)
Updating the database ...
[Shielding: End] Elapsed real time: 0:00:11 
[Shielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Shielding: End] Stage (MB): Used -198  Alloctr -199  Proc    7 
[Shielding: End] Total (MB): Used    1  Alloctr    1  Proc 1901 
Begin building search trees for block ORCA_TOP_lib:ORCA_TOP.design
Done building search trees for block ORCA_TOP_lib:ORCA_TOP.design (time 0s)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
[ReportShielding: Start] Elapsed real time: 0:00:00 
[ReportShielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: Start] Total (MB): Used  199  Alloctr  201  Proc 2091 
Information: Shielded 51% side-wall of (I_BLENDER_0/n766) (ZRT-604)
Information: Shielded 79% side-wall of (I_BLENDER_0/n3357) (ZRT-604)
Shielded 2 nets with average ratio as follows.
        1) 65.00%               (total shield ratio/number of shielded nets)
        2) 60.79%               (total shield length/total shielded net length)
[ReportShielding: End] Elapsed real time: 0:00:05 
[ReportShielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ReportShielding: End] Stage (MB): Used   17  Alloctr   16  Proc   33 
[ReportShielding: End] Total (MB): Used  216  Alloctr  218  Proc 2125 
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
[ReportShielding: Start] Elapsed real time: 0:00:00 
[ReportShielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: Start] Total (MB): Used  199  Alloctr  201  Proc 2125 
Information: Shielded 51% side-wall of (I_BLENDER_0/n766) (ZRT-604)
    Layer: M2  ratio: 46%
    Layer: M3  ratio: 39%
    Layer: M4  ratio: 72%
Information: Shielded 79% side-wall of (I_BLENDER_0/n3357) (ZRT-604)
    Layer: M2  ratio: 34%
    Layer: M3  ratio: 100%
Shielded 2 nets with average ratio as follows.
        1) 65.00%               (total shield ratio/number of shielded nets)
        2) 60.79%               (total shield length/total shielded net length)
[ReportShielding: End] Elapsed real time: 0:00:05 
[ReportShielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ReportShielding: End] Stage (MB): Used   17  Alloctr   16  Proc    0 
[ReportShielding: End] Total (MB): Used  216  Alloctr  218  Proc 2125 
icc2_shell> report_timing -nets -cap -crosstalk_delta  >  ../reports/reports.shield/timing.rpt
icc2_shell> report_timing -nets -cap -crosstalk_delta
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
        -input_pins
        -nets
        -capacitance
        -crosstalk_delta
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Mon Jun  1 13:02:49 2020
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: I_BLENDER_0/R_82_IP (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_BLENDER_0/R_384 (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: SYS_CLK
  Path Type: max

  Point                                          Fanout    Cap     Delta     Incr      Path  
  --------------------------------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                                                  0.00      0.00
  clock network delay (propagated)                                           1.44      1.44

  I_BLENDER_0/R_82_IP/CLK (SDFFX2_LVT)                                       0.00      1.44 r
  I_BLENDER_0/R_82_IP/QN (SDFFX2_LVT)                                        0.28      1.72 f
  I_BLENDER_0/n3021 (net)                           1      3.06
  I_BLENDER_0/ZINV_inst_3475/A (INVX4_LVT)                           --      0.00      1.72 f
  I_BLENDER_0/ZINV_inst_3475/Y (INVX4_LVT)                                   0.08      1.80 r
  I_BLENDER_0/ZINV_934 (net)                        1      5.63
  I_BLENDER_0/ZINV_inst_3474/A (INVX8_LVT)                           --      0.00      1.80 r
  I_BLENDER_0/ZINV_inst_3474/Y (INVX8_LVT)                                   0.05      1.85 f
  I_BLENDER_0/ZINV_933 (net)                       22     25.18
  I_BLENDER_0/U1468/A4 (NAND4X0_LVT)                                 0.00    0.00      1.85 f
  I_BLENDER_0/U1468/Y (NAND4X0_LVT)                                          0.11      1.96 r
  I_BLENDER_0/n320 (net)                            1      2.05
  I_BLENDER_0/SGI142_17737/A1 (NAND2X0_LVT)                          0.01    0.01      1.97 r
  I_BLENDER_0/SGI142_17737/Y (NAND2X0_LVT)                                   0.09      2.06 f
  I_BLENDER_0/copt_net_278 (net)                    1      2.15
  I_BLENDER_0/SGI143_17738/A1 (NAND2X4_LVT)                          0.01    0.01      2.06 f
  I_BLENDER_0/SGI143_17738/Y (NAND2X4_LVT)                                   0.17      2.23 r
  I_BLENDER_0/n699 (net)                            3      4.10
  I_BLENDER_0/U3199/A3 (NAND3X2_LVT)                                 0.00    0.00      2.24 r
  I_BLENDER_0/U3199/Y (NAND3X2_LVT)                                          0.14      2.38 f
  I_BLENDER_0/n536 (net)                            2      3.89
  I_BLENDER_0/U3200/A3 (NAND4X0_LVT)                                 0.00    0.00      2.38 f
  I_BLENDER_0/U3200/Y (NAND4X0_LVT)                                          0.11      2.48 r
  I_BLENDER_0/n617 (net)                            1      2.26
  I_BLENDER_0/U3227/A1 (NAND3X0_LVT)                                 0.02    0.02      2.51 r
  I_BLENDER_0/U3227/Y (NAND3X0_LVT)                                          0.12      2.62 f
  I_BLENDER_0/n555 (net)                            1      2.79
  I_BLENDER_0/U3225/A4 (NAND4X0_LVT)                                 0.00    0.00      2.63 f
  I_BLENDER_0/U3225/Y (NAND4X0_LVT)                                          0.22      2.85 r
  I_BLENDER_0/n725 (net)                            3      5.03
  I_BLENDER_0/U1356/A2 (NAND3X0_LVT)                                 0.02    0.02      2.87 r
  I_BLENDER_0/U1356/Y (NAND3X0_LVT)                                          0.12      2.99 f
  I_BLENDER_0/n418 (net)                            2      1.41
  I_BLENDER_0/U1742/A1 (NAND4X1_LVT)                                 0.00    0.00      2.99 f
  I_BLENDER_0/U1742/Y (NAND4X1_LVT)                                          0.86      3.85 r
  I_BLENDER_0/n416 (net)                            1     79.46
  I_BLENDER_0/U717/A1 (XNOR2X2_LVT)                                  0.00    0.06      3.91 r
  I_BLENDER_0/U717/Y (XNOR2X2_LVT)                                           0.50      4.41 r
  I_BLENDER_0/n766 (net)                            4      6.73
  I_BLENDER_0/U1741/A2 (OA21X1_LVT)                                  0.01    0.02      4.42 r
  I_BLENDER_0/U1741/Y (OA21X1_LVT)                                           0.14      4.57 r
  I_BLENDER_0/n762 (net)                            2      2.01
  I_BLENDER_0/U1690/A1 (NAND3X1_LVT)                                 0.00    0.00      4.57 r
  I_BLENDER_0/U1690/Y (NAND3X1_LVT)                                          0.12      4.69 f
  I_BLENDER_0/n393 (net)                            1      1.20
  I_BLENDER_0/U226/A3 (NAND3X0_LVT)                                  0.00    0.00      4.69 f
  I_BLENDER_0/U226/Y (NAND3X0_LVT)                                           0.08      4.77 r
  I_BLENDER_0/n3738 (net)                           1      1.54
  I_BLENDER_0/ZINV_inst_18651/A (INVX2_LVT)                          --      0.00      4.77 r
  I_BLENDER_0/ZINV_inst_18651/Y (INVX2_LVT)                                  0.06      4.82 f
  I_BLENDER_0/ZINV_1311 (net)                       2      6.86
  I_BLENDER_0/U198/A (INVX4_LVT)                                     0.00    0.00      4.82 f
  I_BLENDER_0/U198/Y (INVX4_LVT)                                             0.05      4.87 r
  I_BLENDER_0/n81 (net)                             1      2.52
  I_BLENDER_0/U1267/A1 (NAND2X4_LVT)                                 0.00    0.00      4.87 r
  I_BLENDER_0/U1267/Y (NAND2X4_LVT)                                          0.20      5.07 f
  I_BLENDER_0/n256 (net)                            2     81.70
  I_BLENDER_0/U1266/A1 (NAND3X0_LVT)                                 0.00    0.06      5.12 f
  I_BLENDER_0/U1266/Y (NAND3X0_LVT)                                          0.19      5.32 r
  I_BLENDER_0/n752 (net)                            2      2.15
  I_BLENDER_0/U3379/A1 (NAND4X0_LVT)                                 0.01    0.01      5.32 r
  I_BLENDER_0/U3379/Y (NAND4X0_LVT)                                          0.09      5.42 f
  I_BLENDER_0/n799 (net)                            2      1.40
  I_BLENDER_0/U3239/A1 (AO22X2_LVT)                                  --      0.00      5.42 f
  I_BLENDER_0/U3239/Y (AO22X2_LVT)                                           0.23      5.65 f
  I_BLENDER_0/n791 (net)                            5      7.82
  I_BLENDER_0/U494/A (INVX1_LVT)                                     0.00    0.00      5.65 f
  I_BLENDER_0/U494/Y (INVX1_LVT)                                             0.10      5.75 r
  I_BLENDER_0/n777 (net)                            1      4.54
  I_BLENDER_0/U3659/A2 (NAND3X0_LVT)                                 0.00    0.00      5.75 r
  I_BLENDER_0/U3659/Y (NAND3X0_LVT)                                          0.07      5.82 f
  I_BLENDER_0/n783 (net)                            1      0.63
  I_BLENDER_0/U3661/A3 (NAND4X0_LVT)                                 --      0.00      5.82 f
  I_BLENDER_0/U3661/Y (NAND4X0_LVT)                                          0.11      5.94 r
  I_BLENDER_0/n823 (net)                            2      1.77
  I_BLENDER_0/U3662/A3 (AOI22X1_LVT)                                 0.01    0.01      5.94 r
  I_BLENDER_0/U3662/Y (AOI22X1_LVT)                                          0.15      6.10 f
  I_BLENDER_0/n832 (net)                            5      4.12
  I_BLENDER_0/U3676/A1 (AND2X1_LVT)                                  0.00    0.00      6.10 f
  I_BLENDER_0/U3676/Y (AND2X1_LVT)                                           0.09      6.19 f
  I_BLENDER_0/n814 (net)                            1      1.18
  I_BLENDER_0/U3677/A4 (OA22X1_LVT)                                  0.00    0.00      6.19 f
  I_BLENDER_0/U3677/Y (OA22X1_LVT)                                           0.13      6.32 f
  I_BLENDER_0/n827 (net)                            3      2.94
  I_BLENDER_0/U3679/A4 (OA22X2_LVT)                                  0.00    0.00      6.32 f
  I_BLENDER_0/U3679/Y (OA22X2_LVT)                                           0.14      6.46 f
  I_BLENDER_0/n816 (net)                            1      1.33
  I_BLENDER_0/U3680/A2 (NAND2X0_LVT)                                 0.01    0.01      6.48 f
  I_BLENDER_0/U3680/Y (NAND2X0_LVT)                                          0.12      6.60 r
  I_BLENDER_0/n818 (net)                            1      1.95
  I_BLENDER_0/U3681/A4 (AO22X1_RVT)                                  0.01    0.01      6.61 r
  I_BLENDER_0/U3681/Y (AO22X1_RVT)                                           0.23      6.84 r
  I_BLENDER_0/n820 (net)                            1      1.19
  I_BLENDER_0/U3130/A3 (AO22X2_LVT)                                  0.00    0.00      6.85 r
  I_BLENDER_0/U3130/Y (AO22X2_LVT)                                           0.15      6.99 r
  I_BLENDER_0/n851 (net)                            3      4.94
  I_BLENDER_0/U3682/A2 (OR2X1_LVT)                                   0.00    0.00      6.99 r
  I_BLENDER_0/U3682/Y (OR2X1_LVT)                                            0.10      7.10 r
  I_BLENDER_0/n838 (net)                            2      3.02
  I_BLENDER_0/U1350/A1 (AND2X1_LVT)                                  0.00    0.00      7.10 r
  I_BLENDER_0/U1350/Y (AND2X1_LVT)                                           0.09      7.19 r
  I_BLENDER_0/n283 (net)                            1      2.24
  I_BLENDER_0/SGI75_18156/A2 (AND2X1_LVT)                            0.00    0.00      7.19 r
  I_BLENDER_0/SGI75_18156/Y (AND2X1_LVT)                                     0.10      7.29 r
  I_BLENDER_0/copt_net_360 (net)                    1      2.87
  I_BLENDER_0/SGI53_17956/A1 (NAND3X0_LVT)                           0.01    0.01      7.30 r
  I_BLENDER_0/SGI53_17956/Y (NAND3X0_LVT)                                    0.09      7.39 f
  I_BLENDER_0/n556 (net)                            2      2.24
  I_BLENDER_0/SGI128_17708/A2 (AND2X2_LVT)                           0.00    0.00      7.39 f
  I_BLENDER_0/SGI128_17708/Y (AND2X2_LVT)                                    0.18      7.58 f
  I_BLENDER_0/n857 (net)                           10     10.97
  I_BLENDER_0/U294/A2 (OR2X1_LVT)                                    0.00    0.00      7.58 f
  I_BLENDER_0/U294/Y (OR2X1_LVT)                                             0.11      7.69 f
  I_BLENDER_0/n663 (net)                            1      1.34
  I_BLENDER_0/U3386/A1 (NAND2X0_LVT)                                 0.00    0.00      7.69 f
  I_BLENDER_0/U3386/Y (NAND2X0_LVT)                                          0.15      7.83 r
  I_BLENDER_0/n3357 (net)                           2      3.97
  I_BLENDER_0/SGI90_18265/A1 (AND2X1_LVT)                            0.00    0.00      7.83 r
  I_BLENDER_0/SGI90_18265/Y (AND2X1_LVT)                                     0.10      7.94 r
  I_BLENDER_0/copt_net_481 (net)                    1      1.09
  I_BLENDER_0/SGI91_18266/A1 (NAND2X0_LVT)                           0.00    0.00      7.94 r
  I_BLENDER_0/SGI91_18266/Y (NAND2X0_LVT)                                    0.05      7.99 f
  I_BLENDER_0/copt_net_285 (net)                    1      1.00
  I_BLENDER_0/SGI145_17753/A1 (NAND2X0_LVT)                          0.00    0.00      7.99 f
  I_BLENDER_0/SGI145_17753/Y (NAND2X0_LVT)                                   0.09      8.08 r
  I_BLENDER_0/n3093 (net)                           1      0.98
  I_BLENDER_0/R_384/D (SDFFX1_LVT)                                   0.00    0.00      8.08 r
  data arrival time                                                                    8.08

  clock SYS_CLK (rise edge)                                                  4.80      4.80
  clock network delay (propagated)                                           1.21      6.01
  clock reconvergence pessimism                                              0.14      6.15
  I_BLENDER_0/R_384/CLK (SDFFX1_LVT)                                 0.00    0.00      6.15 r
  clock uncertainty                                                         -0.06      6.09
  library setup time                                                        -0.18      5.90
  data required time                                                                   5.90
  --------------------------------------------------------------------------------------------------
  data required time                                                                   5.90
  data arrival time                                                                   -8.08
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -2.18


1
icc2_shell> exit
Maximum memory usage for this session: 1249.02 MB
CPU usage for this session:    211 seconds (  0.06 hours)
Elapsed time for this session:    840 seconds (  0.23 hours)
Thank you for using IC Compiler II.

