{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717617005486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717617005487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 16:50:05 2024 " "Processing started: Wed Jun  5 16:50:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717617005487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617005487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetofinal -c projetofinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetofinal -c projetofinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617005487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717617005646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717617005646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717617009859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetofinal.v 1 1 " "Found 1 design units, including 1 entities, in source file projetofinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetofinal " "Found entity 1: projetofinal" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717617009861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset projetofinal.v(31) " "Verilog HDL Implicit Net warning at projetofinal.v(31): created implicit net for \"reset\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717617009861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetofinal " "Elaborating entity \"projetofinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717617009885 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estadoAnguloBola projetofinal.v(224) " "Verilog HDL or VHDL warning at projetofinal.v(224): object \"estadoAnguloBola\" assigned a value but never read" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717617009885 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(193) " "Verilog HDL assignment warning at projetofinal.v(193): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009886 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(194) " "Verilog HDL assignment warning at projetofinal.v(194): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009886 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(200) " "Verilog HDL assignment warning at projetofinal.v(200): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009887 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(201) " "Verilog HDL assignment warning at projetofinal.v(201): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009887 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 projetofinal.v(256) " "Verilog HDL assignment warning at projetofinal.v(256): truncated value with size 32 to match size of target (2)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009887 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 projetofinal.v(270) " "Verilog HDL assignment warning at projetofinal.v(270): truncated value with size 32 to match size of target (2)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009887 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(279) " "Verilog HDL assignment warning at projetofinal.v(279): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009887 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projetofinal.v(280) " "Verilog HDL assignment warning at projetofinal.v(280): truncated value with size 32 to match size of target (1)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009887 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(283) " "Verilog HDL assignment warning at projetofinal.v(283): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009887 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projetofinal.v(284) " "Verilog HDL assignment warning at projetofinal.v(284): truncated value with size 32 to match size of target (1)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009887 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projetofinal.v(293) " "Verilog HDL assignment warning at projetofinal.v(293): truncated value with size 32 to match size of target (1)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009888 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(302) " "Verilog HDL assignment warning at projetofinal.v(302): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009888 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projetofinal.v(305) " "Verilog HDL assignment warning at projetofinal.v(305): truncated value with size 32 to match size of target (1)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009888 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(306) " "Verilog HDL assignment warning at projetofinal.v(306): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009888 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(310) " "Verilog HDL assignment warning at projetofinal.v(310): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009888 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 projetofinal.v(312) " "Verilog HDL assignment warning at projetofinal.v(312): truncated value with size 32 to match size of target (1)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009888 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 projetofinal.v(313) " "Verilog HDL assignment warning at projetofinal.v(313): truncated value with size 32 to match size of target (10)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009888 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetofinal.v(330) " "Verilog HDL Case Statement warning at projetofinal.v(330): incomplete case statement has no default case item" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 330 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717617009889 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetofinal.v(342) " "Verilog HDL Case Statement warning at projetofinal.v(342): incomplete case statement has no default case item" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 342 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717617009889 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetofinal.v(354) " "Verilog HDL Case Statement warning at projetofinal.v(354): incomplete case statement has no default case item" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 354 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717617009889 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 projetofinal.v(329) " "Verilog HDL Always Construct warning at projetofinal.v(329): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717617009889 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 projetofinal.v(329) " "Verilog HDL Always Construct warning at projetofinal.v(329): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717617009889 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 projetofinal.v(329) " "Verilog HDL Always Construct warning at projetofinal.v(329): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717617009889 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetofinal.v(369) " "Verilog HDL Case Statement warning at projetofinal.v(369): incomplete case statement has no default case item" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 369 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717617009889 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetofinal.v(381) " "Verilog HDL Case Statement warning at projetofinal.v(381): incomplete case statement has no default case item" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 381 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717617009889 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetofinal.v(393) " "Verilog HDL Case Statement warning at projetofinal.v(393): incomplete case statement has no default case item" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 393 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1717617009890 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 projetofinal.v(368) " "Verilog HDL Always Construct warning at projetofinal.v(368): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717617009890 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 projetofinal.v(368) " "Verilog HDL Always Construct warning at projetofinal.v(368): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717617009890 "|projetofinal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 projetofinal.v(368) " "Verilog HDL Always Construct warning at projetofinal.v(368): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717617009890 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] projetofinal.v(368) " "Inferred latch for \"HEX5\[0\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009897 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] projetofinal.v(368) " "Inferred latch for \"HEX5\[1\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009897 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] projetofinal.v(368) " "Inferred latch for \"HEX5\[2\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009897 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] projetofinal.v(368) " "Inferred latch for \"HEX5\[3\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009897 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] projetofinal.v(368) " "Inferred latch for \"HEX5\[4\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009897 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] projetofinal.v(368) " "Inferred latch for \"HEX5\[5\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] projetofinal.v(368) " "Inferred latch for \"HEX5\[6\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] projetofinal.v(368) " "Inferred latch for \"HEX4\[0\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] projetofinal.v(368) " "Inferred latch for \"HEX4\[1\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] projetofinal.v(368) " "Inferred latch for \"HEX4\[2\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] projetofinal.v(368) " "Inferred latch for \"HEX4\[3\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] projetofinal.v(368) " "Inferred latch for \"HEX4\[4\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] projetofinal.v(368) " "Inferred latch for \"HEX4\[5\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] projetofinal.v(368) " "Inferred latch for \"HEX4\[6\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] projetofinal.v(368) " "Inferred latch for \"HEX3\[0\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] projetofinal.v(368) " "Inferred latch for \"HEX3\[1\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] projetofinal.v(368) " "Inferred latch for \"HEX3\[2\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] projetofinal.v(368) " "Inferred latch for \"HEX3\[3\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] projetofinal.v(368) " "Inferred latch for \"HEX3\[4\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] projetofinal.v(368) " "Inferred latch for \"HEX3\[5\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] projetofinal.v(368) " "Inferred latch for \"HEX3\[6\]\" at projetofinal.v(368)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] projetofinal.v(329) " "Inferred latch for \"HEX2\[0\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] projetofinal.v(329) " "Inferred latch for \"HEX2\[1\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] projetofinal.v(329) " "Inferred latch for \"HEX2\[2\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] projetofinal.v(329) " "Inferred latch for \"HEX2\[3\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] projetofinal.v(329) " "Inferred latch for \"HEX2\[4\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] projetofinal.v(329) " "Inferred latch for \"HEX2\[5\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] projetofinal.v(329) " "Inferred latch for \"HEX2\[6\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] projetofinal.v(329) " "Inferred latch for \"HEX1\[0\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] projetofinal.v(329) " "Inferred latch for \"HEX1\[1\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] projetofinal.v(329) " "Inferred latch for \"HEX1\[2\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] projetofinal.v(329) " "Inferred latch for \"HEX1\[3\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] projetofinal.v(329) " "Inferred latch for \"HEX1\[4\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] projetofinal.v(329) " "Inferred latch for \"HEX1\[5\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009898 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] projetofinal.v(329) " "Inferred latch for \"HEX1\[6\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009899 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] projetofinal.v(329) " "Inferred latch for \"HEX0\[0\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009899 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] projetofinal.v(329) " "Inferred latch for \"HEX0\[1\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009899 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] projetofinal.v(329) " "Inferred latch for \"HEX0\[2\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009899 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] projetofinal.v(329) " "Inferred latch for \"HEX0\[3\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009899 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] projetofinal.v(329) " "Inferred latch for \"HEX0\[4\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009899 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] projetofinal.v(329) " "Inferred latch for \"HEX0\[5\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009899 "|projetofinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] projetofinal.v(329) " "Inferred latch for \"HEX0\[6\]\" at projetofinal.v(329)" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617009899 "|projetofinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_instance " "Elaborating entity \"vga\" for hierarchy \"vga:vga_instance\"" {  } { { "projetofinal.v" "vga_instance" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717617009927 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(147) " "Verilog HDL assignment warning at vga.v(147): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/vga.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009928 "|projetofinal|vga:vga_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(148) " "Verilog HDL assignment warning at vga.v(148): truncated value with size 32 to match size of target (10)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/vga.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717617009928 "|projetofinal|vga:vga_instance"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[0\]\$latch " "LATCH primitive \"HEX2\[0\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[1\]\$latch " "LATCH primitive \"HEX2\[1\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[2\]\$latch " "LATCH primitive \"HEX2\[2\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[3\]\$latch " "LATCH primitive \"HEX2\[3\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[4\]\$latch " "LATCH primitive \"HEX2\[4\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[5\]\$latch " "LATCH primitive \"HEX2\[5\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX2\[6\]\$latch " "LATCH primitive \"HEX2\[6\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[0\]\$latch " "LATCH primitive \"HEX5\[0\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[1\]\$latch " "LATCH primitive \"HEX5\[1\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[2\]\$latch " "LATCH primitive \"HEX5\[2\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[3\]\$latch " "LATCH primitive \"HEX5\[3\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[4\]\$latch " "LATCH primitive \"HEX5\[4\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[5\]\$latch " "LATCH primitive \"HEX5\[5\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "HEX5\[6\]\$latch " "LATCH primitive \"HEX5\[6\]\$latch\" is permanently enabled" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1717617010210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[0\]\$latch " "Latch HEX0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[1\] " "Ports D and ENA on the latch are fed by the same signal placar\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[1\]\$latch " "Latch HEX0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[2\] " "Ports D and ENA on the latch are fed by the same signal placar\[2\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[2\]\$latch " "Latch HEX0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[1\] " "Ports D and ENA on the latch are fed by the same signal placar\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[3\]\$latch " "Latch HEX0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[1\] " "Ports D and ENA on the latch are fed by the same signal placar\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[4\]\$latch " "Latch HEX0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[1\] " "Ports D and ENA on the latch are fed by the same signal placar\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[5\]\$latch " "Latch HEX0\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[1\] " "Ports D and ENA on the latch are fed by the same signal placar\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[6\]\$latch " "Latch HEX0\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placar\[1\] " "Ports D and ENA on the latch are fed by the same signal placar\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[0\]\$latch " "Latch HEX1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd2\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd2\[5\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 327 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[1\]\$latch " "Latch HEX1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd2\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd2\[6\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 327 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[2\]\$latch " "Latch HEX1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd2\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd2\[6\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 327 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[3\]\$latch " "Latch HEX1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd2\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd2\[6\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 327 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[4\]\$latch " "Latch HEX1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd2\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd2\[6\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 327 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[5\]\$latch " "Latch HEX1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd2\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd2\[5\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 327 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[6\]\$latch " "Latch HEX1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd2\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd2\[5\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 327 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 329 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[0\]\$latch " "Latch HEX3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[1\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[1\]\$latch " "Latch HEX3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[2\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[2\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[2\]\$latch " "Latch HEX3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[1\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[3\]\$latch " "Latch HEX3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[1\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[4\]\$latch " "Latch HEX3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[1\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[5\]\$latch " "Latch HEX3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[1\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[6\]\$latch " "Latch HEX3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA placarOponente\[1\] " "Ports D and ENA on the latch are fed by the same signal placarOponente\[1\]" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 261 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[0\]\$latch " "Latch HEX4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd1\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd1\[5\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 326 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010348 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[1\]\$latch " "Latch HEX4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd1\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd1\[6\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 326 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010349 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[2\]\$latch " "Latch HEX4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd1\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd1\[6\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 326 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010349 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[3\]\$latch " "Latch HEX4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd1\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd1\[6\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 326 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010349 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[4\]\$latch " "Latch HEX4\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd1\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd1\[6\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 326 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010349 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[5\]\$latch " "Latch HEX4\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd1\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd1\[5\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 326 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010349 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[6\]\$latch " "Latch HEX4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd1\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd1\[5\]~synth" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 326 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717617010349 ""}  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 368 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717617010349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717617011075 "|projetofinal|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717617011075 "|projetofinal|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717617011075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717617011137 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717617011897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717617012013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717617012013 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717617012064 "|projetofinal|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717617012064 "|projetofinal|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717617012064 "|projetofinal|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717617012064 "|projetofinal|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717617012064 "|projetofinal|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717617012064 "|projetofinal|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717617012064 "|projetofinal|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717617012064 "|projetofinal|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "projetofinal.v" "" { Text "/home/ec2022/ra260711/Desktop/Projeto Final/2024s1-mc613-projeto-rat_race/projetofinal.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717617012064 "|projetofinal|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717617012064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "885 " "Implemented 885 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717617012066 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717617012066 ""} { "Info" "ICUT_CUT_TM_LCELLS" "799 " "Implemented 799 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717617012066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717617012066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1317 " "Peak virtual memory: 1317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717617012077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 16:50:12 2024 " "Processing ended: Wed Jun  5 16:50:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717617012077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717617012077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717617012077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717617012077 ""}
