Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Dec 13 15:09:20 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file uart_system_control_sets_placed.rpt
| Design       : uart_system
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      5 |            3 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |              71 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              35 |           13 |
| Yes          | Yes                   | No                     |              27 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal             |                                        Enable Signal                                        |                                        Set/Reset Signal                                       | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/Tx_sample_ENABLE        | sync_reset/reset_clean                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]_0[0] | sync_reset/reset_clean                                                                        |                1 |              4 |
|  FourDigitLEDdriver_inst/clk_ssd_BUFG |                                                                                             | sync_reset/reset_clean                                                                        |                2 |              4 |
|  clk_IBUF_BUFG                        |                                                                                             |                                                                                               |                3 |              5 |
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/Rx_sample_ENABLE                | uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_1_n_0 |                2 |              5 |
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/E[0]                       | sync_reset/reset_clean                                                                        |                1 |              5 |
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]_0 | sync_reset/reset_clean                                                                        |                5 |             10 |
|  clk_IBUF_BUFG                        | uart_transceiver_inst/uart_receiver/receive_module_inst/current_state                       | sync_reset/reset_clean                                                                        |                5 |             12 |
|  clk_IBUF_BUFG                        | clean_button/sel                                                                            | clean_button/counter[0]_i_1__0_n_0                                                            |                6 |             22 |
|  clk_IBUF_BUFG                        |                                                                                             | sync_reset/reset_clean                                                                        |               17 |             67 |
+---------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+----------------+


