<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:56:38.850+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:54:52.409+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:54:10.677+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:45:07.859+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:43:12.676+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:41:44.311+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:40:34.140+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:39:31.152+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:36:00.806+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:34:53.513+0800"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:34:07.186+0800"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'conv1d_0' (loop 'VITIS_LOOP_14_1'): Unable to schedule 'load' operation ('input_r_load_14') on array 'input_r' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'input_r'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:55.192+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'conv1d_0' (loop 'VITIS_LOOP_14_1'): Unable to schedule 'load' operation ('input_r_load_9') on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:55.089+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'conv1d_0' (loop 'VITIS_LOOP_14_1'): Unable to schedule 'load' operation ('input_r_load_3') on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:55.058+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'conv1d_0' (loop 'VITIS_LOOP_14_1'): Unable to schedule 'load' operation ('input_r_load_5') on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:55.046+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'conv1d_0' (loop 'VITIS_LOOP_14_1'): Unable to schedule 'load' operation ('input_r_load_1') on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:55.038+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'exp&lt;17, 9>' to 'exp_17_9_s'." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:54.921+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed&lt;17, 9>' to 'sqrt_fixed_17_9_s'." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:54.910+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'bn_beta_1.V' in function 'batchnorm_1'." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:54.065+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'bn_gamma_1.V' in function 'batchnorm_1'." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:54.042+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'bn_moving_mean_1.V' in function 'batchnorm_1'." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:54.040+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'maxpool_out.V' in function 'gesture_model' (vitis_test/nnet/core.cpp:43:21)." projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:54.037+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (vitis_test/nnet/core.cpp:43:19)" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:53.118+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (vitis_test/nnet/core.cpp:28:125)" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:53.114+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (vitis_test/nnet/core.cpp:28:35)" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:53.111+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (vitis_test/nnet/core.cpp:28:107)" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:53.108+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (vitis_test/nnet/core.cpp:28:48)" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:53.105+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-273] In function 'flatten_3(ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed&lt;16, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (vitis_test/nnet/core.cpp:40:0)" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:13:53.039+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 3921.031 ; gain = 1467.676 ; free physical = 1347 ; free virtual = 7310" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:17:40.884+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2527.418 ; gain = 394.422 ; free physical = 1661 ; free virtual = 7444&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1775.688; parent = 1571.633; children = 204.056&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3471.438; parent = 2495.406; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2974.512 ; gain = 841.516 ; free physical = 1322 ; free virtual = 6970&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2323.331; parent = 2119.307; children = 204.056&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3950.547; parent = 2974.516; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2974.512 ; gain = 841.516 ; free physical = 1322 ; free virtual = 6970&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2323.487; parent = 2119.463; children = 204.056&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3950.547; parent = 2974.516; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2993.543 ; gain = 860.547 ; free physical = 1286 ; free virtual = 6950&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.015; parent = 2119.990; children = 204.056&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3969.578; parent = 2993.547; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2999.480 ; gain = 866.484 ; free physical = 1286 ; free virtual = 6969&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.187; parent = 2120.162; children = 204.056&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3975.516; parent = 2999.484; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2999.480 ; gain = 866.484 ; free physical = 1286 ; free virtual = 6968&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.202; parent = 2120.178; children = 204.056&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3975.516; parent = 2999.484; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2999.480 ; gain = 866.484 ; free physical = 1286 ; free virtual = 6968&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.218; parent = 2120.193; children = 204.056&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3975.516; parent = 2999.484; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2999.480 ; gain = 866.484 ; free physical = 1278 ; free virtual = 6968&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.296; parent = 2120.271; children = 204.056&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3975.516; parent = 2999.484; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2999.480 ; gain = 866.484 ; free physical = 1269 ; free virtual = 6968&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.296; parent = 2120.271; children = 204.056&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3975.516; parent = 2999.484; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2999.480 ; gain = 866.484 ; free physical = 1269 ; free virtual = 6968&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.327; parent = 2120.303; children = 204.056&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3975.516; parent = 2999.484; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2999.480 ; gain = 866.484 ; free physical = 1269 ; free virtual = 6968&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 2324.343; parent = 2120.318; children = 204.056&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3975.516; parent = 2999.484; children = 976.031&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2999.480 ; gain = 786.609 ; free physical = 1261 ; free virtual = 6976&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2999.488 ; gain = 866.484 ; free physical = 1261 ; free virtual = 6976" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:17:01.095+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Thu Aug 29 18:15:06 2024] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /home/prince/vitis_test/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Thu Aug 29 18:15:06 2024] Launched synth_1...&#xA;Run output will be captured here: /home/prince/vitis_test/solution1/impl/verilog/project.runs/synth_1/runme.log&#xA;[Thu Aug 29 18:15:06 2024] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:16:31.090+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-08-29 18:15:06 +08&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:15:06.020+0800" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xA;#   }&#xA;# }&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xA;# assign_bd_address&#xA;Wrote  : &lt;/home/prince/vitis_test/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;Verilog Output written to : /home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xA;Verilog Output written to : /home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xA;Verilog Output written to : /home/prince/vitis_test/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xA;# add_files -norecurse $toprtl&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xA;Using BD top: bd_0_wrapper&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xA;# if { [llength $xdc_files] } {&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xA;# }&#xA;# launch_runs synth_1 -scripts_only" projectName="vitis_test" solutionName="solution1" date="2024-08-29T18:15:04.033+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
