Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May  6 18:30:30 2024
| Host         : HanBao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decoder_timing_summary_routed.rpt -pb decoder_timing_summary_routed.pb -rpx decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.428        0.000                      0                    8        0.188        0.000                      0                    8        1.500        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.428        0.000                      0                    8        0.188        0.000                      0                    8        1.500        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 grayInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grayInput_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.580ns (37.646%)  route 0.961ns (62.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 8.284 - 4.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  grayInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     5.101 r  grayInput_reg[0]/Q
                         net (fo=2, routed)           0.961     6.062    grayInput[0]
    SLICE_X1Y2           LUT3 (Prop_lut3_I0_O)        0.124     6.186 r  grayInput[1]_i_1/O
                         net (fo=1, routed)           0.000     6.186    grayInput[1]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.520     8.284    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[1]/C
                         clock pessimism              0.336     8.620    
                         clock uncertainty           -0.035     8.585    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)        0.029     8.614    grayInput_reg[1]
  -------------------------------------------------------------------
                         required time                          8.614    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 grayInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            D_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.580ns (39.257%)  route 0.897ns (60.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 8.284 - 4.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.639     4.645    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 r  grayInput_reg[3]/Q
                         net (fo=6, routed)           0.897     5.998    grayInput[3]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.124     6.122 r  D_out[0]_i_1/O
                         net (fo=1, routed)           0.000     6.122    D_out[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  D_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.520     8.284    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  D_out_reg[0]/C
                         clock pessimism              0.339     8.623    
                         clock uncertainty           -0.035     8.588    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.029     8.617    D_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 grayInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            D_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.580ns (39.450%)  route 0.890ns (60.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 8.284 - 4.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.639     4.645    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 r  grayInput_reg[3]/Q
                         net (fo=6, routed)           0.890     5.991    grayInput[3]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.124     6.115 r  D_out[1]_i_1/O
                         net (fo=1, routed)           0.000     6.115    D_out[1]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  D_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.520     8.284    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  D_out_reg[1]/C
                         clock pessimism              0.339     8.623    
                         clock uncertainty           -0.035     8.588    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.031     8.619    D_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 grayInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            E_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.608ns (40.386%)  route 0.897ns (59.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 8.284 - 4.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.639     4.645    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 r  grayInput_reg[3]/Q
                         net (fo=6, routed)           0.897     5.998    grayInput[3]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.152     6.150 r  E_i_2/O
                         net (fo=1, routed)           0.000     6.150    E_i_2_n_0
    SLICE_X0Y2           FDRE                                         r  E_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.520     8.284    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  E_reg/C
                         clock pessimism              0.339     8.623    
                         clock uncertainty           -0.035     8.588    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.075     8.663    E_reg
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -6.150    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 grayInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            D_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.608ns (40.581%)  route 0.890ns (59.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 8.284 - 4.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.639     4.645    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 r  grayInput_reg[3]/Q
                         net (fo=6, routed)           0.890     5.991    grayInput[3]
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.152     6.143 r  D_out[2]_i_1/O
                         net (fo=1, routed)           0.000     6.143    D_out[2]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  D_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.520     8.284    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  D_out_reg[2]/C
                         clock pessimism              0.339     8.623    
                         clock uncertainty           -0.035     8.588    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)        0.075     8.663    D_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -6.143    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 grayInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grayInput_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.549%)  route 0.666ns (53.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 8.284 - 4.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.639     4.645    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 r  grayInput_reg[3]/Q
                         net (fo=6, routed)           0.666     5.767    grayInput[3]
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.124     5.891 r  grayInput[3]_i_1/O
                         net (fo=1, routed)           0.000     5.891    grayInput[3]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.520     8.284    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[3]/C
                         clock pessimism              0.361     8.645    
                         clock uncertainty           -0.035     8.610    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)        0.031     8.641    grayInput_reg[3]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 grayInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            D_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.456ns (43.080%)  route 0.603ns (56.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 8.284 - 4.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.639     4.645    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 r  grayInput_reg[3]/Q
                         net (fo=6, routed)           0.603     5.703    grayInput[3]
    SLICE_X0Y2           FDRE                                         r  D_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.520     8.284    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  D_out_reg[3]/C
                         clock pessimism              0.339     8.623    
                         clock uncertainty           -0.035     8.588    
    SLICE_X0Y2           FDRE (Setup_fdre_C_D)       -0.061     8.527    D_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 grayInput_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grayInput_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.712ns (59.186%)  route 0.491ns (40.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 8.284 - 4.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.639     4.645    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.419     5.064 r  grayInput_reg[2]/Q
                         net (fo=6, routed)           0.491     5.555    grayInput[2]
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.293     5.848 r  grayInput[2]_i_1/O
                         net (fo=1, routed)           0.000     5.848    grayInput[2]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    M18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     4.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     6.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.520     8.284    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[2]/C
                         clock pessimism              0.361     8.645    
                         clock uncertainty           -0.035     8.610    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)        0.075     8.685    grayInput_reg[2]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  2.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 grayInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            E_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  grayInput_reg[1]/Q
                         net (fo=6, routed)           0.119     1.683    grayInput[1]
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.048     1.731 r  E_i_2/O
                         net (fo=1, routed)           0.000     1.731    E_i_2_n_0
    SLICE_X0Y2           FDRE                                         r  E_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  E_reg/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.107     1.543    E_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 grayInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            D_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  grayInput_reg[1]/Q
                         net (fo=6, routed)           0.120     1.684    grayInput[1]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.049     1.733 r  D_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.733    D_out[2]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  D_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  D_out_reg[2]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.107     1.543    D_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 grayInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            D_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  grayInput_reg[1]/Q
                         net (fo=6, routed)           0.119     1.683    grayInput[1]
    SLICE_X0Y2           LUT4 (Prop_lut4_I3_O)        0.045     1.728 r  D_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.728    D_out[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  D_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  D_out_reg[0]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.091     1.527    D_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 grayInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            D_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  grayInput_reg[1]/Q
                         net (fo=6, routed)           0.120     1.684    grayInput[1]
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.045     1.729 r  D_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.729    D_out[1]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  D_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  D_out_reg[1]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.092     1.528    D_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 grayInput_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grayInput_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.128     1.551 r  grayInput_reg[2]/Q
                         net (fo=6, routed)           0.068     1.618    grayInput[2]
    SLICE_X1Y2           LUT3 (Prop_lut3_I0_O)        0.099     1.717 r  grayInput[3]_i_1/O
                         net (fo=1, routed)           0.000     1.717    grayInput[3]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     1.940    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[3]/C
                         clock pessimism             -0.517     1.423    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.092     1.515    grayInput_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 grayInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grayInput_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  grayInput_reg[1]/Q
                         net (fo=6, routed)           0.178     1.742    grayInput[1]
    SLICE_X1Y2           LUT3 (Prop_lut3_I0_O)        0.042     1.784 r  grayInput[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    grayInput[2]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     1.940    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[2]/C
                         clock pessimism             -0.517     1.423    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.107     1.530    grayInput_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 grayInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            D_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.114%)  route 0.211ns (59.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  grayInput_reg[3]/Q
                         net (fo=6, routed)           0.211     1.774    grayInput[3]
    SLICE_X0Y2           FDRE                                         r  D_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  D_out_reg[3]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.070     1.506    D_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 grayInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grayInput_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  grayInput_reg[1]/Q
                         net (fo=6, routed)           0.178     1.742    grayInput[1]
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.045     1.787 r  grayInput[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    grayInput[1]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     1.940    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  grayInput_reg[1]/C
                         clock pessimism             -0.517     1.423    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091     1.514    grayInput_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X0Y2     D_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X0Y2     D_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X0Y2     D_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X0Y2     D_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X0Y2     E_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X0Y1     grayInput_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X1Y2     grayInput_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X1Y2     grayInput_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X1Y2     grayInput_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     D_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     D_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     D_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     D_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     E_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y1     grayInput_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y2     grayInput_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y2     grayInput_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y2     grayInput_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     D_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     D_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     D_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     D_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     D_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     E_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y1     grayInput_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y2     grayInput_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y2     grayInput_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X1Y2     grayInput_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y2     D_out_reg[0]/C



