timestamp 1757578771
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use nfet_03v3_EKTWUP nfet_03v3_EKTWUP_0 1 0 2350 0 1 -1630
use nfet_03v3_EKTWUP M2 1 0 2810 0 1 -1630
use pfet_03v3_L25D84 pfet_03v3_L25D84_0 1 0 2810 0 1 -810
use pfet_03v3_L25D84 M3 1 0 2350 0 1 -810
port "Vin2" 4 2811 -2178 2811 -2178 m2
port "VSS" 5 2583 -2020 2583 -2020 m1
port "Vin1" 3 2350 -2178 2350 -2178 m2
port "Vout2" 2 3290 -1318 3290 -1318 m2
port "Vout1" 1 1870 -1318 1870 -1318 m2
port "VDD" 0 2578 -420 2578 -420 m1
node "Vin2" 1 138.046 2811 -2178 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6080 312 24784 980 0 0 0 0 0 0
node "VSS" 2 477.888 2583 -2020 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 90160 2652 0 0 0 0 0 0 0 0
node "Vin1" 1 138.021 2350 -2178 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6080 312 24784 980 0 0 0 0 0 0
node "m1_2915_n1717#" 0 87.6323 2915 -1717 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18444 560 0 0 0 0 0 0 0 0
node "m1_2136_n1717#" 0 87.5093 2136 -1717 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18444 560 0 0 0 0 0 0 0 0
node "m1_2772_n1451#" 0 26.7042 2772 -1451 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2508 218 0 0 0 0 0 0 0 0
node "m1_2312_n1451#" 0 24.4973 2312 -1451 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2508 218 0 0 0 0 0 0 0 0
node "m1_2924_n897#" 0 87.5605 2924 -897 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18444 560 0 0 0 0 0 0 0 0
node "Vout2" 4 638.146 3290 -1318 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40512 1714 94288 3428 0 0 0 0 0 0
node "Vout1" 4 575.487 1870 -1318 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31984 1442 94552 3434 0 0 0 0 0 0
node "m1_2130_n897#" 0 87.5136 2130 -897 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18444 560 0 0 0 0 0 0 0 0
node "m1_2772_n631#" 0 18.4304 2772 -631 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2508 218 0 0 0 0 0 0 0 0
node "m1_2312_n631#" 0 18.6009 2312 -631 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2508 218 0 0 0 0 0 0 0 0
node "VDD" 2 469.662 2578 -420 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 89148 2608 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "Vout1" "m1_2130_n897#" 27.1946
cap "VSS" "m1_2924_n897#" 0.408296
cap "Vin1" "VSS" 93.2985
cap "VSS" "Vout2" 25.0045
cap "Vin1" "m1_2312_n1451#" 10.4894
cap "m1_2136_n1717#" "Vout2" 0.186249
cap "m1_2312_n1451#" "Vout2" 15.7784
cap "m1_2924_n897#" "m1_2130_n897#" 5.85572
cap "Vout2" "m1_2130_n897#" 0.182139
cap "m1_2312_n631#" "VDD" 42.8862
cap "m1_2772_n1451#" "m1_2312_n1451#" 3.57459
cap "m1_2312_n631#" "Vout1" 0.152914
cap "m1_2915_n1717#" "VSS" 21.6199
cap "Vout1" "VDD" 27.6451
cap "Vin2" "VDD" 0.064407
cap "m1_2915_n1717#" "m1_2136_n1717#" 5.9882
cap "Vin2" "Vout1" 0.122393
cap "m1_2924_n897#" "VDD" 23.9581
cap "m1_2312_n631#" "Vout2" 7.27641
cap "Vin1" "VDD" 0.064407
cap "m1_2924_n897#" "Vout1" 0.182139
cap "Vin1" "Vout1" 7.90459
cap "VSS" "m1_2136_n1717#" 22.7142
cap "Vout2" "VDD" 19.6124
cap "Vin1" "Vin2" 50.9646
cap "Vout1" "Vout2" 463.664
cap "Vin2" "Vout2" 7.90459
cap "m1_2312_n631#" "m1_2772_n631#" 3.57459
cap "VSS" "m1_2130_n897#" 0.272197
cap "VDD" "m1_2772_n631#" 42.8862
cap "m1_2136_n1717#" "m1_2130_n897#" 6.36981
cap "Vout1" "m1_2772_n631#" 7.53451
cap "m1_2772_n1451#" "Vout1" 8.8029
cap "m1_2772_n1451#" "Vin2" 10.4894
cap "m1_2915_n1717#" "VDD" 0.35296
cap "m1_2924_n897#" "Vout2" 27.1946
cap "Vin1" "Vout2" 0.155218
cap "m1_2915_n1717#" "Vout1" 0.188354
cap "m1_2772_n1451#" "Vout2" 6.57647
cap "Vout2" "m1_2772_n631#" 0.152914
cap "m1_2915_n1717#" "m1_2924_n897#" 6.17872
cap "VSS" "VDD" 6.07091
cap "m1_2312_n631#" "m1_2312_n1451#" 0.52139
cap "m1_2136_n1717#" "VDD" 0.235307
cap "VSS" "Vout1" 19.1789
cap "VSS" "Vin2" 93.2985
cap "m1_2915_n1717#" "Vout2" 32.042
cap "m1_2136_n1717#" "Vout1" 31.5321
cap "Vout1" "m1_2312_n1451#" 6.57647
cap "m1_2772_n1451#" "m1_2772_n631#" 0.52139
cap "VDD" "m1_2130_n897#" 23.9581
cap "M3/a_n128_n100#" "M2/a_n40_n192#" 1.50384
cap "M3/a_n40_n192#" "M2/a_40_n100#" 59.1302
cap "M3/a_n128_n100#" "M2/a_40_n100#" 25.3374
cap "M3/a_40_n100#" "nfet_03v3_EKTWUP_0/a_n40_n192#" 17.6345
cap "M3/a_40_n100#" "M2/a_n40_n192#" 3.51584
cap "nfet_03v3_EKTWUP_0/a_n40_n192#" "M2/a_n40_n192#" 0.601105
cap "M3/a_40_n100#" "M2/a_40_n100#" 40.4403
cap "nfet_03v3_EKTWUP_0/a_n40_n192#" "M2/a_40_n100#" 15.9275
cap "M2/a_40_n100#" "M2/a_n40_n192#" 15.9275
cap "M3/a_n128_n100#" "M3/a_n40_n192#" 97.3503
cap "M3/a_40_n100#" "M3/a_n40_n192#" 11.3255
cap "nfet_03v3_EKTWUP_0/a_n40_n192#" "M3/a_n40_n192#" 4.412
cap "M3/a_40_n100#" "M3/a_n128_n100#" 174.084
cap "M3/a_n40_n192#" "M2/a_n40_n192#" 17.6345
cap "M3/a_n128_n100#" "nfet_03v3_EKTWUP_0/a_n40_n192#" 1.18087
cap "M3/a_40_n100#" "M3/a_n40_n192#" 2.09279
cap "M3/a_40_n100#" "M3/a_n128_n100#" 19.2378
cap "M3/a_n128_n100#" "M2/a_40_n100#" -1.79198
cap "nfet_03v3_EKTWUP_0/a_n40_n192#" "M3/a_n128_n100#" 0.0155289
cap "nfet_03v3_EKTWUP_0/a_n40_n192#" "M3/a_n40_n192#" -0.260695
cap "M2/a_n40_n192#" "M3/a_n128_n100#" 0.0155289
cap "M2/a_n40_n192#" "M3/a_40_n100#" -0.260695
cap "M3/a_n128_n100#" "M3/a_n40_n192#" 21.0279
merge "M3/VSUBS" "pfet_03v3_L25D84_0/VSUBS" -472.082 0 0 0 0 0 0 -41184 -1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -22536 -2492 0 0 0 0 0 0 0 0
merge "pfet_03v3_L25D84_0/VSUBS" "M2/a_n266_n286#"
merge "M2/a_n266_n286#" "M2/a_40_n100#"
merge "M2/a_40_n100#" "m1_2915_n1717#"
merge "m1_2915_n1717#" "nfet_03v3_EKTWUP_0/a_n128_n100#"
merge "nfet_03v3_EKTWUP_0/a_n128_n100#" "VSUBS"
merge "VSUBS" "nfet_03v3_EKTWUP_0/a_n266_n286#"
merge "nfet_03v3_EKTWUP_0/a_n266_n286#" "VSS"
merge "VSS" "m1_2136_n1717#"
merge "M3/a_n128_n100#" "M3/w_n290_n310#" -830.863 -74400 -1480 0 0 -41184 -1288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -21524 -2448 0 0 0 0 0 0 0 0
merge "M3/w_n290_n310#" "m1_2130_n897#"
merge "m1_2130_n897#" "pfet_03v3_L25D84_0/w_n290_n310#"
merge "pfet_03v3_L25D84_0/w_n290_n310#" "VDD"
merge "VDD" "pfet_03v3_L25D84_0/a_40_n100#"
merge "pfet_03v3_L25D84_0/a_40_n100#" "m1_2924_n897#"
merge "nfet_03v3_EKTWUP_0/a_n40_n192#" "Vin1" -89.1336 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3116 -386 0 0 0 0 0 0 0 0
merge "Vin1" "m1_2312_n1451#"
merge "M3/a_n40_n192#" "m1_2312_n631#" -302.965 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6992 -752 0 0 0 0 0 0 0 0
merge "m1_2312_n631#" "pfet_03v3_L25D84_0/a_n128_n100#"
merge "pfet_03v3_L25D84_0/a_n128_n100#" "M2/a_n128_n100#"
merge "M2/a_n128_n100#" "Vout2"
merge "M3/a_40_n100#" "pfet_03v3_L25D84_0/a_n40_n192#" -316.216 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6992 -752 0 0 0 0 0 0 0 0
merge "pfet_03v3_L25D84_0/a_n40_n192#" "m1_2772_n631#"
merge "m1_2772_n631#" "nfet_03v3_EKTWUP_0/a_40_n100#"
merge "nfet_03v3_EKTWUP_0/a_40_n100#" "Vout1"
merge "M2/a_n40_n192#" "Vin2" -89.4566 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3116 -386 0 0 0 0 0 0 0 0
merge "Vin2" "m1_2772_n1451#"
