// Seed: 2152207507
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output wire id_2
);
  wire id_4;
  assign module_1.id_6 = 0;
  assign id_1 = 1;
  wire id_5;
  wire id_6 = id_5;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    output wor id_3,
    input tri1 id_4
);
  wand id_6, id_7, id_8, id_9;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_0
  );
  assign id_7 = 1;
  wire id_10;
endmodule
module module_2 (
    input  uwire id_0,
    input  wand  id_1,
    output tri0  id_2,
    output uwire id_3,
    input  wor   id_4,
    output tri   id_5,
    output wor   id_6
);
  wire id_8, id_9;
  or primCall (id_5, id_8, id_9);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_5
  );
endmodule
