{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 16:23:28 2014 " "Info: Processing started: Thu Mar 20 16:23:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgalab1 -c vgalab1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vgalab1 -c vgalab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info (12023): Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info (12023): Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_sync.v(41) " "Warning (10268): Verilog HDL information at vga_sync.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "vga_sync.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vga_sync.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_sync.v(69) " "Warning (10268): Verilog HDL information at vga_sync.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "vga_sync.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vga_sync.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Info (12023): Found entity 1: vga_sync" {  } { { "vga_sync.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vga_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgalab1.v(129) " "Warning (10268): Verilog HDL information at vgalab1.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(223) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(223): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.v" 223 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(224) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(224): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.v" 224 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(227) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(227): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.v" 227 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(229) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(229): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.v" 229 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(232) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(232): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.v" 232 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(233) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(233): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.v" 233 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vgalab1.v(239) " "Warning (10229): Verilog HDL Expression warning at vgalab1.v(239): truncated literal to match 10 bits" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.v" 239 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgalab1.v 3 3 " "Info (12021): Found 3 design units, including 3 entities, in source file vgalab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgalab1 " "Info (12023): Found entity 1: vgalab1" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 block " "Info (12023): Found entity 2: block" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 color_blocker " "Info (12023): Found entity 3: color_blocker" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bars.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file bars.v" { { "Info" "ISGN_ENTITY_NAME" "1 bars " "Info (12023): Found entity 1: bars" {  } { { "bars.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/bars.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PARTIALLY_INDEXED_ARRAY" "datagrid vgalab1.v(118) " "Error (10026): Verilog HDL Expression error at vgalab1.v(118): indexed name does not fully index unpacked array \"datagrid\"" {  } { { "vgalab1.v" "" { Text "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.v" 118 0 0 } }  } 0 10026 "Verilog HDL Expression error at %2!s!: indexed name does not fully index unpacked array \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.map.smsg " "Info (144001): Generated suppressed messages file //SRVA/Homes\$/aishihan/Desktop/hng/vgalab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Error: Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 20 16:23:31 2014 " "Error: Processing ended: Thu Mar 20 16:23:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
