 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : mul
Version: T-2022.03-SP2
Date   : Mon May 12 03:09:40 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a[1] (input port)
  Endpoint: z_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_7_U57/ZN (AND2_X1)                  0.01      0.04       0.04 f
  mult_7_ab_1__6_ (net)          1                   0.00       0.04 f
  mult_7_S0_6/S (FA_X1)                    0.02      0.15       0.19 r    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.19 r
  mult_7_U51/ZN (XNOR2_X1)                 0.03      0.06       0.25 r
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.25 r
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.12       0.37 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.37 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.50 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.50 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.62 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.62 f
  mult_7_S2_6_1/CO (FA_X1)                 0.02      0.09       0.71 f    mo 
  mult_7_CARRYB_6__1_ (net)      1                   0.00       0.71 f
  mult_7_S4_1/S (FA_X1)                    0.02      0.15       0.86 r    mo 
  mult_7_SUMB_7__1_ (net)        2                   0.00       0.86 r
  mult_7_U64/Z (XOR2_X1)                   0.04      0.08       0.95 r
  mult_7_n43 (net)               3                   0.00       0.95 r
  mult_7_FS_1_U72/ZN (OAI211_X1)           0.02      0.06       1.00 f
  mult_7_FS_1_n41 (net)          3                   0.00       1.00 f
  mult_7_FS_1_U48/ZN (NAND2_X1)            0.01      0.04       1.04 r
  mult_7_FS_1_n61 (net)          2                   0.00       1.04 r
  mult_7_FS_1_U31/ZN (INV_X1)              0.01      0.02       1.07 f
  mult_7_FS_1_n48 (net)          1                   0.00       1.07 f
  mult_7_FS_1_U69/ZN (OAI21_X1)            0.02      0.04       1.11 r
  mult_7_FS_1_n46 (net)          1                   0.00       1.11 r
  mult_7_FS_1_U70/ZN (XNOR2_X1)            0.02      0.06       1.17 r
  N14 (net)                      2                   0.00       1.17 r
  U18/ZN (AND2_X1)                         0.01      0.04       1.21 r
  n21 (net)                      1                   0.00       1.21 r
  U17/ZN (NAND4_X1)                        0.02      0.04       1.25 f
  n22 (net)                      1                   0.00       1.25 f
  U15/ZN (XNOR2_X1)                        0.01      0.06       1.31 f
  t[15] (net)                    1                   0.00       1.31 f
  z_reg_7_/D (DFF_X1)                      0.01      0.01       1.32 f
  data arrival time                                             1.32

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.26


  Startpoint: a[1] (input port)
  Endpoint: z_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_7_U57/ZN (AND2_X1)                  0.01      0.04       0.04 f
  mult_7_ab_1__6_ (net)          1                   0.00       0.04 f
  mult_7_S0_6/S (FA_X1)                    0.02      0.15       0.19 r    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.19 r
  mult_7_U51/ZN (XNOR2_X1)                 0.03      0.06       0.25 r
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.25 r
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.12       0.37 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.37 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.50 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.50 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.62 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.62 f
  mult_7_S2_6_1/S (FA_X1)                  0.01      0.13       0.75 r    mo 
  mult_7_SUMB_6__1_ (net)        1                   0.00       0.75 r
  mult_7_S4_0/S (FA_X1)                    0.02      0.12       0.87 f    mo 
  mult_7_SUMB_7__0_ (net)        3                   0.00       0.87 f
  mult_7_U35/ZN (NAND2_X1)                 0.01      0.03       0.90 r
  mult_7_n23 (net)               1                   0.00       0.90 r
  mult_7_U24/ZN (NAND3_X1)                 0.02      0.05       0.95 f
  mult_7_A2_6_ (net)             4                   0.00       0.95 f
  mult_7_FS_1_U72/ZN (OAI211_X1)           0.04      0.05       1.00 r
  mult_7_FS_1_n41 (net)          3                   0.00       1.00 r
  mult_7_FS_1_U20/ZN (AND2_X1)             0.01      0.05       1.05 r
  mult_7_FS_1_n79 (net)          1                   0.00       1.05 r
  mult_7_FS_1_U24/ZN (NOR2_X1)             0.01      0.02       1.07 f
  mult_7_FS_1_n77 (net)          1                   0.00       1.07 f
  mult_7_FS_1_U29/ZN (NOR2_X1)             0.02      0.04       1.11 r
  mult_7_FS_1_n76 (net)          1                   0.00       1.11 r
  mult_7_FS_1_U28/ZN (XNOR2_X1)            0.04      0.07       1.18 r
  N12 (net)                      4                   0.00       1.18 r
  U29/ZN (INV_X1)                          0.01      0.03       1.21 f
  n16 (net)                      1                   0.00       1.21 f
  U30/ZN (NOR2_X1)                         0.02      0.04       1.25 r
  n17 (net)                      1                   0.00       1.25 r
  U31/Z (XOR2_X1)                          0.02      0.06       1.31 r
  t[13] (net)                    1                   0.00       1.31 r
  z_reg_5_/D (DFF_X1)                      0.02      0.01       1.32 r
  data arrival time                                             1.32

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.32
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.26


  Startpoint: a[1] (input port)
  Endpoint: z_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_7_U57/ZN (AND2_X1)                  0.01      0.04       0.04 f
  mult_7_ab_1__6_ (net)          1                   0.00       0.04 f
  mult_7_S0_6/S (FA_X1)                    0.02      0.15       0.19 r    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.19 r
  mult_7_U51/ZN (XNOR2_X1)                 0.03      0.06       0.25 r
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.25 r
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.12       0.37 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.37 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.50 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.50 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.62 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.62 f
  mult_7_S2_6_1/S (FA_X1)                  0.01      0.13       0.75 r    mo 
  mult_7_SUMB_6__1_ (net)        1                   0.00       0.75 r
  mult_7_S4_0/S (FA_X1)                    0.02      0.12       0.87 f    mo 
  mult_7_SUMB_7__0_ (net)        3                   0.00       0.87 f
  mult_7_U35/ZN (NAND2_X1)                 0.01      0.03       0.90 r
  mult_7_n23 (net)               1                   0.00       0.90 r
  mult_7_U24/ZN (NAND3_X1)                 0.02      0.05       0.95 f
  mult_7_A2_6_ (net)             4                   0.00       0.95 f
  mult_7_FS_1_U72/ZN (OAI211_X1)           0.04      0.05       1.00 r
  mult_7_FS_1_n41 (net)          3                   0.00       1.00 r
  mult_7_FS_1_U87/ZN (INV_X1)              0.01      0.03       1.03 f
  mult_7_FS_1_n30 (net)          2                   0.00       1.03 f
  mult_7_FS_1_U22/ZN (OR2_X1)              0.01      0.06       1.09 f
  mult_7_FS_1_n14 (net)          1                   0.00       1.09 f
  mult_7_FS_1_U60/ZN (XNOR2_X2)            0.03      0.07       1.16 r
  N10 (net)                      5                   0.00       1.16 r
  U11/ZN (AND3_X1)                         0.01      0.06       1.22 r
  n7 (net)                       1                   0.00       1.22 r
  U32/ZN (NAND3_X1)                        0.02      0.03       1.25 f
  n19 (net)                      1                   0.00       1.25 f
  U19/ZN (XNOR2_X1)                        0.01      0.06       1.30 f
  t[14] (net)                    1                   0.00       1.30 f
  z_reg_6_/D (DFF_X1)                      0.01      0.01       1.31 f
  data arrival time                                             1.31

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.25


  Startpoint: a[1] (input port)
  Endpoint: z_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_7_U57/ZN (AND2_X1)                  0.01      0.04       0.04 f
  mult_7_ab_1__6_ (net)          1                   0.00       0.04 f
  mult_7_S0_6/S (FA_X1)                    0.02      0.15       0.19 r    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.19 r
  mult_7_U51/ZN (XNOR2_X1)                 0.03      0.06       0.25 r
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.25 r
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.12       0.37 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.37 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.50 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.50 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.62 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.62 f
  mult_7_S2_6_1/S (FA_X1)                  0.01      0.13       0.75 r    mo 
  mult_7_SUMB_6__1_ (net)        1                   0.00       0.75 r
  mult_7_S4_0/S (FA_X1)                    0.02      0.12       0.87 f    mo 
  mult_7_SUMB_7__0_ (net)        3                   0.00       0.87 f
  mult_7_U35/ZN (NAND2_X1)                 0.01      0.03       0.90 r
  mult_7_n23 (net)               1                   0.00       0.90 r
  mult_7_U24/ZN (NAND3_X1)                 0.02      0.05       0.95 f
  mult_7_A2_6_ (net)             4                   0.00       0.95 f
  mult_7_FS_1_U72/ZN (OAI211_X1)           0.04      0.05       1.00 r
  mult_7_FS_1_n41 (net)          3                   0.00       1.00 r
  mult_7_FS_1_U20/ZN (AND2_X1)             0.01      0.05       1.05 r
  mult_7_FS_1_n79 (net)          1                   0.00       1.05 r
  mult_7_FS_1_U24/ZN (NOR2_X1)             0.01      0.02       1.07 f
  mult_7_FS_1_n77 (net)          1                   0.00       1.07 f
  mult_7_FS_1_U29/ZN (NOR2_X1)             0.02      0.04       1.11 r
  mult_7_FS_1_n76 (net)          1                   0.00       1.11 r
  mult_7_FS_1_U28/ZN (XNOR2_X1)            0.04      0.07       1.18 r
  N12 (net)                      4                   0.00       1.18 r
  U10/Z (CLKBUF_X1)                        0.01      0.05       1.24 r
  n6 (net)                       1                   0.00       1.24 r
  U28/Z (XOR2_X1)                          0.02      0.06       1.30 r
  t[12] (net)                    1                   0.00       1.30 r
  z_reg_4_/D (DFF_X1)                      0.02      0.01       1.31 r
  data arrival time                                             1.31

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.31
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.24


  Startpoint: a[1] (input port)
  Endpoint: z_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_7_U57/ZN (AND2_X1)                  0.01      0.04       0.04 f
  mult_7_ab_1__6_ (net)          1                   0.00       0.04 f
  mult_7_S0_6/S (FA_X1)                    0.02      0.15       0.19 r    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.19 r
  mult_7_U51/ZN (XNOR2_X1)                 0.03      0.06       0.25 r
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.25 r
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.12       0.37 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.37 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.50 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.50 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.62 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.62 f
  mult_7_S2_6_1/S (FA_X1)                  0.01      0.13       0.75 r    mo 
  mult_7_SUMB_6__1_ (net)        1                   0.00       0.75 r
  mult_7_S4_0/S (FA_X1)                    0.02      0.12       0.87 f    mo 
  mult_7_SUMB_7__0_ (net)        3                   0.00       0.87 f
  mult_7_U35/ZN (NAND2_X1)                 0.01      0.03       0.90 r
  mult_7_n23 (net)               1                   0.00       0.90 r
  mult_7_U24/ZN (NAND3_X1)                 0.02      0.05       0.95 f
  mult_7_A2_6_ (net)             4                   0.00       0.95 f
  mult_7_FS_1_U72/ZN (OAI211_X1)           0.04      0.05       1.00 r
  mult_7_FS_1_n41 (net)          3                   0.00       1.00 r
  mult_7_FS_1_U87/ZN (INV_X1)              0.01      0.03       1.03 f
  mult_7_FS_1_n30 (net)          2                   0.00       1.03 f
  mult_7_FS_1_U22/ZN (OR2_X1)              0.01      0.06       1.09 f
  mult_7_FS_1_n14 (net)          1                   0.00       1.09 f
  mult_7_FS_1_U60/ZN (XNOR2_X2)            0.03      0.07       1.16 r
  N10 (net)                      5                   0.00       1.16 r
  U24/ZN (INV_X1)                          0.01      0.03       1.19 f
  n14 (net)                      2                   0.00       1.19 f
  U25/ZN (NOR2_X1)                         0.02      0.04       1.23 r
  n15 (net)                      1                   0.00       1.23 r
  U26/Z (XOR2_X1)                          0.02      0.06       1.30 r
  t[11] (net)                    1                   0.00       1.30 r
  z_reg_3_/D (DFF_X1)                      0.02      0.01       1.30 r
  data arrival time                                             1.30

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.30
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.24


  Startpoint: a[1] (input port)
  Endpoint: z_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_7_U57/ZN (AND2_X1)                  0.01      0.04       0.04 f
  mult_7_ab_1__6_ (net)          1                   0.00       0.04 f
  mult_7_S0_6/S (FA_X1)                    0.02      0.15       0.19 r    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.19 r
  mult_7_U51/ZN (XNOR2_X1)                 0.03      0.06       0.25 r
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.25 r
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.12       0.37 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.37 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.50 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.50 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.62 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.62 f
  mult_7_S2_6_1/S (FA_X1)                  0.01      0.13       0.75 r    mo 
  mult_7_SUMB_6__1_ (net)        1                   0.00       0.75 r
  mult_7_S4_0/S (FA_X1)                    0.02      0.12       0.87 f    mo 
  mult_7_SUMB_7__0_ (net)        3                   0.00       0.87 f
  mult_7_U35/ZN (NAND2_X1)                 0.01      0.03       0.90 r
  mult_7_n23 (net)               1                   0.00       0.90 r
  mult_7_U24/ZN (NAND3_X1)                 0.02      0.05       0.95 f
  mult_7_A2_6_ (net)             4                   0.00       0.95 f
  mult_7_FS_1_U72/ZN (OAI211_X1)           0.04      0.05       1.00 r
  mult_7_FS_1_n41 (net)          3                   0.00       1.00 r
  mult_7_FS_1_U87/ZN (INV_X1)              0.01      0.03       1.03 f
  mult_7_FS_1_n30 (net)          2                   0.00       1.03 f
  mult_7_FS_1_U22/ZN (OR2_X1)              0.01      0.06       1.09 f
  mult_7_FS_1_n14 (net)          1                   0.00       1.09 f
  mult_7_FS_1_U60/ZN (XNOR2_X2)            0.01      0.07       1.16 f
  N10 (net)                      5                   0.00       1.16 f
  U24/ZN (INV_X1)                          0.01      0.04       1.20 r
  n14 (net)                      2                   0.00       1.20 r
  U5/ZN (XNOR2_X1)                         0.02      0.06       1.25 r
  t[10] (net)                    1                   0.00       1.25 r
  z_reg_2_/D (DFF_X1)                      0.02      0.01       1.26 r
  data arrival time                                             1.26

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.26
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.20


  Startpoint: a[1] (input port)
  Endpoint: z_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_7_U57/ZN (AND2_X1)                  0.01      0.04       0.04 f
  mult_7_ab_1__6_ (net)          1                   0.00       0.04 f
  mult_7_S0_6/S (FA_X1)                    0.02      0.15       0.19 r    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.19 r
  mult_7_U51/ZN (XNOR2_X1)                 0.03      0.06       0.25 r
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.25 r
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.12       0.37 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.37 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.50 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.50 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.62 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.62 f
  mult_7_S2_6_1/CO (FA_X1)                 0.02      0.09       0.71 f    mo 
  mult_7_CARRYB_6__1_ (net)      1                   0.00       0.71 f
  mult_7_S4_1/S (FA_X1)                    0.02      0.15       0.86 r    mo 
  mult_7_SUMB_7__1_ (net)        2                   0.00       0.86 r
  mult_7_U64/Z (XOR2_X1)                   0.04      0.08       0.95 r
  mult_7_n43 (net)               3                   0.00       0.95 r
  mult_7_FS_1_U73/ZN (INV_X1)              0.01      0.03       0.98 f
  mult_7_FS_1_n72 (net)          2                   0.00       0.98 f
  mult_7_FS_1_U21/ZN (INV_X1)              0.01      0.03       1.01 r
  mult_7_FS_1_n13 (net)          2                   0.00       1.01 r
  mult_7_FS_1_U18/ZN (NAND2_X1)            0.01      0.03       1.04 f
  mult_7_FS_1_n12 (net)          1                   0.00       1.04 f
  mult_7_FS_1_U17/ZN (XNOR2_X1)            0.01      0.06       1.10 f
  N9 (net)                       2                   0.00       1.10 f
  U8/Z (CLKBUF_X1)                         0.01      0.05       1.14 f
  n4 (net)                       2                   0.00       1.14 f
  U23/Z (XOR2_X1)                          0.01      0.07       1.21 f
  t[9] (net)                     1                   0.00       1.21 f
  z_reg_1_/D (DFF_X1)                      0.01      0.01       1.22 f
  data arrival time                                             1.22

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.22
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.16


  Startpoint: a[1] (input port)
  Endpoint: z_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_7_U57/ZN (AND2_X1)                  0.01      0.04       0.04 f
  mult_7_ab_1__6_ (net)          1                   0.00       0.04 f
  mult_7_S0_6/S (FA_X1)                    0.02      0.15       0.19 r    mo 
  mult_7_SUMB_1__6_ (net)        3                   0.00       0.19 r
  mult_7_U51/ZN (XNOR2_X1)                 0.03      0.06       0.25 r
  mult_7_SUMB_2__5_ (net)        1                   0.00       0.25 r
  mult_7_S2_3_4/S (FA_X1)                  0.02      0.12       0.37 f    mo 
  mult_7_SUMB_3__4_ (net)        1                   0.00       0.37 f
  mult_7_S2_4_3/S (FA_X1)                  0.01      0.13       0.50 r    mo 
  mult_7_SUMB_4__3_ (net)        1                   0.00       0.50 r
  mult_7_S2_5_2/S (FA_X1)                  0.02      0.11       0.62 f    mo 
  mult_7_SUMB_5__2_ (net)        1                   0.00       0.62 f
  mult_7_S2_6_1/CO (FA_X1)                 0.02      0.09       0.71 f    mo 
  mult_7_CARRYB_6__1_ (net)      1                   0.00       0.71 f
  mult_7_S4_1/S (FA_X1)                    0.02      0.15       0.86 r    mo 
  mult_7_SUMB_7__1_ (net)        2                   0.00       0.86 r
  mult_7_U64/Z (XOR2_X1)                   0.04      0.08       0.95 r
  mult_7_n43 (net)               3                   0.00       0.95 r
  mult_7_FS_1_U73/ZN (INV_X1)              0.01      0.03       0.98 f
  mult_7_FS_1_n72 (net)          2                   0.00       0.98 f
  mult_7_FS_1_U21/ZN (INV_X1)              0.01      0.03       1.01 r
  mult_7_FS_1_n13 (net)          2                   0.00       1.01 r
  mult_7_FS_1_U71/ZN (NAND2_X1)            0.01      0.03       1.04 f
  mult_7_FS_1_n32 (net)          1                   0.00       1.04 f
  mult_7_FS_1_U5/ZN (AND2_X2)              0.01      0.04       1.08 f
  N8 (net)                       4                   0.00       1.08 f
  U3/ZN (XNOR2_X1)                         0.01      0.06       1.14 f
  t[8] (net)                     1                   0.00       1.14 f
  z_reg_0_/D (DFF_X1)                      0.01      0.01       1.15 f
  data arrival time                                             1.15

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.15
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.09


  Startpoint: z_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_7_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_7_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[7] (net)                     1                   0.00       0.08 r
  z[7] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_6_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_6_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[6] (net)                     1                   0.00       0.08 r
  z[6] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_5_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_5_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[5] (net)                     1                   0.00       0.08 r
  z[5] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_4_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_4_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[4] (net)                     1                   0.00       0.08 r
  z[4] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_3_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_3_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[3] (net)                     1                   0.00       0.08 r
  z[3] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_2_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_2_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[2] (net)                     1                   0.00       0.08 r
  z[2] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_1_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_1_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[1] (net)                     1                   0.00       0.08 r
  z[1] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mul                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_0_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_0_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[0] (net)                     1                   0.00       0.08 r
  z[0] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


1
