#../Verilog/conv2d_kernel_size_3.v
#../Verilog/conv3d_8_kernel_3_channel_size_3.v
#../Verilog/conv3d_kernel_3_channel_size_3.v

# rtl code
../Verilog/rtl/conv3d_kernel_8_channel_size_3.v
../Verilog/rtl/max_pooling.v
../Verilog/rtl/block1_conv1_8kernel_3channel.v

../Verilog/rtl/block1_demo.v


# tb code
../Verilog/tb/max_pooling_tb.v
../Verilog/tb/tb_conv2d_1kernel_1channel.v
../Verilog/tb/tb_conv3d_1kernel_3channel.v
../Verilog/tb/tb_floating_point.v
../Verilog/tb/tb_generator.v
../Verilog/tb/tb_writer.v
../Verilog/tb/tb_generator_3d.v
../Verilog/tb/tb_writer_3d.v