Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Tue Apr  6 12:58:39 2021
| Host             : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command          : report_power -file hydro_spartan_7_power_routed.rpt -pb hydro_spartan_7_power_summary_routed.pb -rpx hydro_spartan_7_power_routed.rpx
| Design           : hydro_spartan_7
| Device           : xc7s25ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.220        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.157        |
| Device Static (W)        | 0.063        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.007 |        9 |       --- |             --- |
| Slice Logic              |     0.012 |    32122 |       --- |             --- |
|   LUT as Logic           |     0.010 |    12042 |     14600 |           82.48 |
|   CARRY4                 |     0.001 |     1802 |      3650 |           49.37 |
|   Register               |     0.001 |    14172 |     29200 |           48.53 |
|   LUT as Shift Register  |    <0.001 |      412 |      5000 |            8.24 |
|   LUT as Distributed RAM |    <0.001 |       80 |      5000 |            1.60 |
|   F7/F8 Muxes            |    <0.001 |      127 |     14600 |            0.87 |
|   Others                 |    <0.001 |      792 |       --- |             --- |
| Signals                  |     0.015 |    24382 |       --- |             --- |
| Block RAM                |     0.006 |     28.5 |        45 |           63.33 |
| MMCM                     |     0.111 |        1 |         3 |           33.33 |
| DSPs                     |     0.003 |       42 |        80 |           52.50 |
| I/O                      |     0.003 |       36 |       100 |           36.00 |
| Static Power             |     0.063 |          |           |                 |
| Total                    |     0.220 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.050 |       0.044 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.071 |       0.062 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                                 | Constraint (ns) |
+-------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------+
| FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                   |            33.3 |
| FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           |            33.3 |
| clk                                                                     | clk                                                                    |            10.0 |
| clk_10mhz_mb_system_clk_wiz_0_0                                         | FPGA_system/mb_system_i/clk_wiz_0/inst/clk_10mhz_mb_system_clk_wiz_0_0 |           100.0 |
| clk_26mhz_mb_system_clk_wiz_0_0                                         | FPGA_system/mb_system_i/clk_wiz_0/inst/clk_26mhz_mb_system_clk_wiz_0_0 |            39.1 |
| clk_50mhz_mb_system_clk_wiz_0_0                                         | FPGA_system/mb_system_i/clk_wiz_0/inst/clk_50mhz_mb_system_clk_wiz_0_0 |            20.0 |
| clkfbout_mb_system_clk_wiz_0_0                                          | FPGA_system/mb_system_i/clk_wiz_0/inst/clkfbout_mb_system_clk_wiz_0_0  |            10.0 |
+-------------------------------------------------------------------------+------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| hydro_spartan_7                                  |     0.157 |
|   FPGA_system                                    |     0.116 |
|     mb_system_i                                  |     0.116 |
|       axi_quad_spi_0                             |     0.002 |
|       clk_wiz_0                                  |     0.112 |
|       microblaze_0                               |     0.001 |
|   PhaseHydrophones                               |     0.038 |
|     u_FFT_Hydro_1                                |     0.008 |
|       u_Complex_to_Magnitude_Angle_HDL_Optimized |     0.002 |
|       u_FFT_HDL_Optimized                        |     0.006 |
|     u_FFT_Hydro_2                                |     0.008 |
|       u_Complex_to_Magnitude_Angle_HDL_Optimized |     0.002 |
|       u_FFT_HDL_Optimized                        |     0.006 |
|     u_FFT_Hydro_3                                |     0.009 |
|       u_Complex_to_Magnitude_Angle_HDL_Optimized |     0.003 |
|       u_FFT_HDL_Optimized                        |     0.006 |
|     u_FFT_Hydro_Ref                              |     0.009 |
|       u_Complex_to_Magnitude_Angle_HDL_Optimized |     0.002 |
|       u_FFT_HDL_Optimized                        |     0.006 |
|     u_Subsystem4                                 |     0.004 |
|       u_Triggered_Subsystem1                     |     0.003 |
+--------------------------------------------------+-----------+


