[{"commit":{"message":"Use mv instead of li"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"3cf649c9b9e57e9d6291ff87a3524978c6e7ad80"},{"commit":{"message":"Prettify function"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"d7a7db505a7cb5631c0c36adbf8157280bd7e814"},{"commit":{"message":"Remove unnecessary zeroing of vtemp1, vtemp2"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"1a05ce2d750ed941d75c54d2e99443db1cd6fabe"},{"commit":{"message":"Remove unnecessary zeroing of v4, ..., v27"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"17e650432d4185f992a78ba8570cf470da29a34e"},{"commit":{"message":"Remove unnecessary assert"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"cac24780aeea4ec3352b3a8eecc09d528ba6d8ec"},{"commit":{"message":"Move similar unroll code to a function"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"f0143cf344fc1b6f75cb6643cb3d09b715ac9993"},{"commit":{"message":"Fix comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"fa2dfebe2817dc0b0d03bd39ab3cc158ed9e9257"},{"commit":{"message":"Dispose of unnecessary arguments in accum function"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"eff0960acbb4c9f01636087fa78c0ca3deabe04d"},{"commit":{"message":"Accelerate vectorization\n- Use two vredsum instead of vadd + vwredsum\n- Make use of more vector registers\n- Dispose of most of vsetivli instructions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"3359ec2a82d5d1ac38f9ec142948d37a7cc53590"},{"commit":{"message":"Prettify loop remainder"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"b682e0f52b273d251f623e5269be6991785c525a"},{"commit":{"message":"Fix comment"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"d63861d9543673abe4fb46e7cc3331a1fdea8275"},{"commit":{"message":"Use successor() of vtemp1 instead of v5"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"6f59dd5d34040d71c1231e4c16f3713d69f110e6"},{"commit":{"message":"Dispose of trailing whitespace"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"8a74349c55a94d06863da00d329fae20219bc13a"},{"commit":{"message":"Dispose of trailing whitespace"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"d06c15ca85e37fecf1f861ed05107393d89c07c5"},{"commit":{"message":"Vectorize intrinsic"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"8cef929325f4552b92d2eb6ec1f26698a97a59e8"},{"commit":{"message":"Use zext.h instructions when possible"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"6b2fe27cf23542a909f7815dcfe228f6b2f1781e"},{"commit":{"message":"Dispose of some unneeded instructions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"6c5ddd5964c5c7debc10d1cb5afc640b026f1e8e"},{"commit":{"message":"Move buf_end up"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"290964ff5ae1cb3ce60e79dbecff51c67d492f16"},{"commit":{"message":"Add missing instructions for accum function split"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"f5949adcae9e4021fcfd946018ed9affafa6db70"},{"commit":{"message":"Prettify labels and accum function"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"9c1083d8cab93f587fb315871c57f2de198bcd6d"},{"commit":{"message":"Split accum function"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"8c4322278d1c04970392b1d908ba6f9ee8966a5a"},{"commit":{"message":"Eliminate L_nmax loop counter"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"46631b60f584a9fccb4ab5033936c9eee0be05d1"},{"commit":{"message":"Move repeating code under function"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"06b5542101393b7a569a198985c203d2633bf4c8"},{"commit":{"message":"Add `enter` and `leave`"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"a8195a2d668de865300db8c5b507d2010046172e"},{"commit":{"message":"8317720: RISC-V: Implement Adler32 intrinsic"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"30d8bfa5b80ab6a2cbf45f5203d1b47d215ce0a1"}]