{"title":"点灯","tid":1003,"order":3,"content":"\n下面这个电路输出的是0（低电平）\n```wavedrom\n{ signal: [\n  [\"out\",{ name: \"a\", wave: '0.......' }],\n  {},\n  [\"ref\",{ name: \"a\", wave: '1.......' }],\n]}\n```\n\n请修改示例代码让它输出1（高电平）\n\n```wavedrom\n{ signal: [\n  [\"out\",{ name: \"a\", wave: '1.......' }],\n  {},\n  [\"ref\",{ name: \"a\", wave: '1.......' }],\n]}\n```\n\n你能帮帮我吗.jpg\n\n预估代码量：大约一行\n```verilog\nmodule top_module(\n    output a,\n);\n    assign a=0;\nendmodule\n```\n"}