[general]
   block=vlib/design/al_n2w
;

[path]
   vlib/design/base_reg=project
;

[rtl]
   design:
      top=al_n2w
   child:
      vlib/design/base_reg=rtl
   file:
      rtl/al_n2w.v
;