--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml exampleVerilog.twx exampleVerilog.ncd -o
exampleVerilog.twr exampleVerilog.pcf

Design file:              exampleVerilog.ncd
Physical constraint file: exampleVerilog.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7198 paths analyzed, 928 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.025ns.
--------------------------------------------------------------------------------

Paths for end point leds_4 (SLICE_X27Y28.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.440 - 0.471)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y29.A5      net (fanout=7)        0.864   processor/bank
    SLICE_X26Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D4      net (fanout=2)        0.843   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y15.A3      net (fanout=17)       1.486   port_id<1>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.362   processor/KCPSM6_OUT_PORT
                                                       leds_4
    -------------------------------------------------  ---------------------------
    Total                                      5.959ns (1.381ns logic, 4.578ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.440 - 0.471)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y29.A5      net (fanout=7)        0.864   processor/bank
    SLICE_X26Y29.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X24Y29.D2      net (fanout=2)        0.667   processor/sy<0>
    SLICE_X24Y29.DMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=17)       1.425   port_id<0>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.362   processor/KCPSM6_OUT_PORT
                                                       leds_4
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (1.485ns logic, 4.341ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.440 - 0.471)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y29.C5      net (fanout=7)        0.675   processor/bank
    SLICE_X26Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X24Y29.C4      net (fanout=2)        0.568   processor/sy<2>
    SLICE_X24Y29.CMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A2      net (fanout=12)       1.611   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.362   processor/KCPSM6_OUT_PORT
                                                       leds_4
    -------------------------------------------------  ---------------------------
    Total                                      5.724ns (1.485ns logic, 4.239ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point leds_6 (SLICE_X27Y28.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.957ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.440 - 0.471)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y29.A5      net (fanout=7)        0.864   processor/bank
    SLICE_X26Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D4      net (fanout=2)        0.843   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y15.A3      net (fanout=17)       1.486   port_id<1>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.360   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      5.957ns (1.379ns logic, 4.578ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.440 - 0.471)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y29.A5      net (fanout=7)        0.864   processor/bank
    SLICE_X26Y29.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X24Y29.D2      net (fanout=2)        0.667   processor/sy<0>
    SLICE_X24Y29.DMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=17)       1.425   port_id<0>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.360   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      5.824ns (1.483ns logic, 4.341ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.440 - 0.471)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y29.C5      net (fanout=7)        0.675   processor/bank
    SLICE_X26Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X24Y29.C4      net (fanout=2)        0.568   processor/sy<2>
    SLICE_X24Y29.CMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A2      net (fanout=12)       1.611   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.360   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (1.483ns logic, 4.239ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point leds_3 (SLICE_X27Y28.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.440 - 0.471)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y29.A5      net (fanout=7)        0.864   processor/bank
    SLICE_X26Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D4      net (fanout=2)        0.843   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y15.A3      net (fanout=17)       1.486   port_id<1>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.340   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      5.937ns (1.359ns logic, 4.578ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.804ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.440 - 0.471)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y29.A5      net (fanout=7)        0.864   processor/bank
    SLICE_X26Y29.AMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA
    SLICE_X24Y29.D2      net (fanout=2)        0.667   processor/sy<0>
    SLICE_X24Y29.DMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A5      net (fanout=17)       1.425   port_id<0>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.340   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (1.463ns logic, 4.341ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/bank_flop (FF)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.702ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.440 - 0.471)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/bank_flop to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.CQ      Tcko                  0.408   processor/KCPSM6_STACK1
                                                       processor/bank_flop
    SLICE_X26Y29.C5      net (fanout=7)        0.675   processor/bank
    SLICE_X26Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X24Y29.C4      net (fanout=2)        0.568   processor/sy<2>
    SLICE_X24Y29.CMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A2      net (fanout=12)       1.611   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.340   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      5.702ns (1.463ns logic, 4.239ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_P2P = MAXDELAY FROM TIMEGRP "FFS" TO TIMEGRP "FFS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point processor/zero_flag_flop (SLICE_X26Y30.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/flag_enable_flop (FF)
  Destination:          processor/zero_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/flag_enable_flop to processor/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y30.DMUX    Tshcko                0.244   processor/KCPSM6_STROBES
                                                       processor/flag_enable_flop
    SLICE_X26Y30.CE      net (fanout=1)        0.142   processor/flag_enable
    SLICE_X26Y30.CLK     Tckce       (-Th)     0.108   processor/KCPSM6_FLAGS
                                                       processor/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.136ns logic, 0.142ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------

Paths for end point processor/carry_flag_flop (SLICE_X26Y30.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/flag_enable_flop (FF)
  Destination:          processor/carry_flag_flop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/flag_enable_flop to processor/carry_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y30.DMUX    Tshcko                0.244   processor/KCPSM6_STROBES
                                                       processor/flag_enable_flop
    SLICE_X26Y30.CE      net (fanout=1)        0.142   processor/flag_enable
    SLICE_X26Y30.CLK     Tckce       (-Th)     0.092   processor/KCPSM6_FLAGS
                                                       processor/carry_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.152ns logic, 0.142ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------

Paths for end point simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_7 (SLICE_X32Y38.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_6 (FF)
  Destination:          simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         simple/instantiate_loader.jtag_loader_6_inst/shift_clk rising
  Destination Clock:    simple/instantiate_loader.jtag_loader_6_inst/shift_clk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_6 to simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y38.CQ      Tcko                  0.200   simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int<7>
                                                       simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_6
    SLICE_X32Y38.DX      net (fanout=2)        0.137   simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int<6>
    SLICE_X32Y38.CLK     Tckdi       (-Th)    -0.048   simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int<7>
                                                       simple/instantiate_loader.jtag_loader_6_inst/jtag_addr_int_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6837 paths analyzed, 793 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.549ns.
--------------------------------------------------------------------------------

Paths for end point leds_4 (SLICE_X27Y28.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.471ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.440 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y29.C1      net (fanout=7)        1.980   instruction<4>
    SLICE_X26Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X24Y29.C4      net (fanout=2)        0.568   processor/sy<2>
    SLICE_X24Y29.CMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A2      net (fanout=12)       1.611   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.362   processor/KCPSM6_OUT_PORT
                                                       leds_4
    -------------------------------------------------  ---------------------------
    Total                                      8.471ns (2.927ns logic, 5.544ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.440 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y29.A1      net (fanout=7)        1.845   instruction<4>
    SLICE_X26Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D4      net (fanout=2)        0.843   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y15.A3      net (fanout=17)       1.486   port_id<1>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.362   processor/KCPSM6_OUT_PORT
                                                       leds_4
    -------------------------------------------------  ---------------------------
    Total                                      8.382ns (2.823ns logic, 5.559ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.440 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA7    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y29.A4      net (fanout=9)        1.830   instruction<7>
    SLICE_X26Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D4      net (fanout=2)        0.843   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y15.A3      net (fanout=17)       1.486   port_id<1>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.362   processor/KCPSM6_OUT_PORT
                                                       leds_4
    -------------------------------------------------  ---------------------------
    Total                                      8.367ns (2.823ns logic, 5.544ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point leds_6 (SLICE_X27Y28.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.440 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y29.C1      net (fanout=7)        1.980   instruction<4>
    SLICE_X26Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X24Y29.C4      net (fanout=2)        0.568   processor/sy<2>
    SLICE_X24Y29.CMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A2      net (fanout=12)       1.611   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.360   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      8.469ns (2.925ns logic, 5.544ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.380ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.440 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y29.A1      net (fanout=7)        1.845   instruction<4>
    SLICE_X26Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D4      net (fanout=2)        0.843   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y15.A3      net (fanout=17)       1.486   port_id<1>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.360   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      8.380ns (2.821ns logic, 5.559ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.365ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.440 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA7    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y29.A4      net (fanout=9)        1.830   instruction<7>
    SLICE_X26Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D4      net (fanout=2)        0.843   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y15.A3      net (fanout=17)       1.486   port_id<1>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.360   processor/KCPSM6_OUT_PORT
                                                       leds_6
    -------------------------------------------------  ---------------------------
    Total                                      8.365ns (2.821ns logic, 5.544ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point leds_3 (SLICE_X27Y28.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.449ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.440 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y29.C1      net (fanout=7)        1.980   instruction<4>
    SLICE_X26Y29.CMUX    Tilo                  0.261   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMC
    SLICE_X24Y29.C4      net (fanout=2)        0.568   processor/sy<2>
    SLICE_X24Y29.CMUX    Tilo                  0.251   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5
    SLICE_X30Y15.A2      net (fanout=12)       1.611   port_id<2>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.340   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      8.449ns (2.905ns logic, 5.544ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.440 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA4    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y29.A1      net (fanout=7)        1.845   instruction<4>
    SLICE_X26Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D4      net (fanout=2)        0.843   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y15.A3      net (fanout=17)       1.486   port_id<1>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.340   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      8.360ns (2.801ns logic, 5.559ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               simple/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:          leds_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.440 - 0.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: simple/ram_1k_generate.s6.kcpsm6_rom to leds_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y18.DOA7    Trcko_DOA             1.850   simple/ram_1k_generate.s6.kcpsm6_rom
                                                       simple/ram_1k_generate.s6.kcpsm6_rom
    SLICE_X26Y29.A4      net (fanout=9)        1.830   instruction<7>
    SLICE_X26Y29.A       Tilo                  0.203   processor/KCPSM6_REG0
                                                       processor/lower_reg_banks_RAMA_D1
    SLICE_X24Y29.D4      net (fanout=2)        0.843   processor/sy<1>
    SLICE_X24Y29.D       Tilo                  0.205   processor/KCPSM6_PORT_ID
                                                       processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT6
    SLICE_X30Y15.A3      net (fanout=17)       1.486   port_id<1>
    SLICE_X30Y15.A       Tilo                  0.203   Val2<3>
                                                       _n0089_inv1
    SLICE_X27Y28.CE      net (fanout=2)        1.385   _n0089_inv
    SLICE_X27Y28.CLK     Tceck                 0.340   processor/KCPSM6_OUT_PORT
                                                       leds_3
    -------------------------------------------------  ---------------------------
    Total                                      8.345ns (2.801ns logic, 5.544ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMA (SLICE_X22Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/address_loop[4].pc_flop (FF)
  Destination:          processor/stack_ram_high_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.087 - 0.088)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/address_loop[4].pc_flop to processor/stack_ram_high_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.AQ      Tcko                  0.200   processor/KCPSM6_PC1
                                                       processor/address_loop[4].pc_flop
    SLICE_X22Y34.AX      net (fanout=3)        0.243   address<4>
    SLICE_X22Y34.CLK     Tdh         (-Th)     0.120   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.080ns logic, 0.243ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_low_RAMC (SLICE_X26Y33.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/address_loop[0].pc_flop (FF)
  Destination:          processor/stack_ram_low_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.099 - 0.089)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/address_loop[0].pc_flop to processor/stack_ram_low_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y33.AQ      Tcko                  0.200   processor/KCPSM6_PC0
                                                       processor/address_loop[0].pc_flop
    SLICE_X26Y33.CX      net (fanout=3)        0.241   address<0>
    SLICE_X26Y33.CLK     Tdh         (-Th)     0.098   processor/KCPSM6_STACK_RAM0
                                                       processor/stack_ram_low_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.102ns logic, 0.241ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point processor/stack_ram_high_RAMB (SLICE_X22Y34.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               processor/address_loop[6].pc_flop (FF)
  Destination:          processor/stack_ram_high_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.087 - 0.088)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: processor/address_loop[6].pc_flop to processor/stack_ram_high_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.CQ      Tcko                  0.200   processor/KCPSM6_PC1
                                                       processor/address_loop[6].pc_flop
    SLICE_X22Y34.BX      net (fanout=3)        0.245   address<6>
    SLICE_X22Y34.CLK     Tdh         (-Th)     0.111   processor/KCPSM6_STACK_RAM1
                                                       processor/stack_ram_high_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.089ns logic, 0.245ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: simple/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: simple/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: processor/KCPSM6_SPM0/CLK
  Logical resource: processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram_RAMA/CLK
  Location pin: SLICE_X18Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.549|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14035 paths, 0 nets, and 935 connections

Design statistics:
   Minimum period:   8.549ns{1}   (Maximum frequency: 116.973MHz)
   Maximum path delay from/to any node:   6.025ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 20 22:27:50 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



