Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu Mar 14 08:26:54 2024
| Host         : antigamer-pc running 64-bit Nobara Linux 39 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pclnegybit_timing_summary_routed.rpt -pb pclnegybit_timing_summary_routed.pb -rpx pclnegybit_timing_summary_routed.rpx -warn_on_violation
| Design       : pclnegybit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            S3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.747ns  (logic 5.296ns (54.334%)  route 4.451ns (45.666%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  b1_IBUF_inst/O
                         net (fo=4, routed)           1.635     3.132    b1_IBUF
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124     3.256 r  S3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.948     4.205    U5/Cy10__0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     4.329 r  S3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.868     6.196    S3_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.551     9.747 r  S3_OBUF_inst/O
                         net (fo=0)                   0.000     9.747    S3
    N14                                                               r  S3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            S2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.258ns  (logic 5.154ns (55.671%)  route 4.104ns (44.329%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  a0_IBUF_inst/O
                         net (fo=4, routed)           1.648     3.125    a0_IBUF
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.124     3.249 r  S2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.456     5.706    S2_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.258 r  S2_OBUF_inst/O
                         net (fo=0)                   0.000     9.258    S2
    J13                                                               r  S2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b0
                            (input port)
  Destination:            S0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 5.137ns (56.379%)  route 3.975ns (43.621%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b0 (IN)
                         net (fo=0)                   0.000     0.000    b0
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  b0_IBUF_inst/O
                         net (fo=4, routed)           1.872     3.364    b0_IBUF
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.124     3.488 r  S0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.103     5.591    S0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     9.111 r  S0_OBUF_inst/O
                         net (fo=0)                   0.000     9.111    S0
    H17                                                               r  S0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1
                            (input port)
  Destination:            S1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.099ns  (logic 5.387ns (59.201%)  route 3.712ns (40.799%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  b1 (IN)
                         net (fo=0)                   0.000     0.000    b1
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  b1_IBUF_inst/O
                         net (fo=4, routed)           1.635     3.132    b1_IBUF
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.152     3.284 r  S1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.077     5.362    S1_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.737     9.099 r  S1_OBUF_inst/O
                         net (fo=0)                   0.000     9.099    S1
    K15                                                               r  S1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            S3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.544ns (65.036%)  route 0.830ns (34.964%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  a1_IBUF_inst/O
                         net (fo=4, routed)           0.412     0.660    a1_IBUF
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.705 r  S3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.418     1.122    S3_OBUF
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.374 r  S3_OBUF_inst/O
                         net (fo=0)                   0.000     2.374    S3
    N14                                                               r  S3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a0
                            (input port)
  Destination:            S0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.512ns (59.576%)  route 1.026ns (40.424%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a0 (IN)
                         net (fo=0)                   0.000     0.000    a0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  a0_IBUF_inst/O
                         net (fo=4, routed)           0.507     0.753    a0_IBUF
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.045     0.798 r  S0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.519     1.316    S0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.538 r  S0_OBUF_inst/O
                         net (fo=0)                   0.000     2.538    S0
    H17                                                               r  S0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a1
                            (input port)
  Destination:            S1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.592ns (61.123%)  route 1.012ns (38.877%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  a1 (IN)
                         net (fo=0)                   0.000     0.000    a1
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  a1_IBUF_inst/O
                         net (fo=4, routed)           0.500     0.747    a1_IBUF
    SLICE_X0Y89          LUT4 (Prop_lut4_I2_O)        0.046     0.793 r  S1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.512     1.306    S1_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.604 r  S1_OBUF_inst/O
                         net (fo=0)                   0.000     2.604    S1
    K15                                                               r  S1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2
                            (input port)
  Destination:            S2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.551ns (59.398%)  route 1.060ns (40.602%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a2 (IN)
                         net (fo=0)                   0.000     0.000    a2
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  a2_IBUF_inst/O
                         net (fo=2, routed)           0.385     0.638    a2_IBUF
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.045     0.683 r  S2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.675     1.358    S2_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.612 r  S2_OBUF_inst/O
                         net (fo=0)                   0.000     2.612    S2
    J13                                                               r  S2 (OUT)
  -------------------------------------------------------------------    -------------------





