Analysis & Synthesis report for embertrail_fpga_deployment_top
Sun May 11 21:44:47 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for dMEM:inst3|altsyncram:altsyncram_component|altsyncram_88j2:auto_generated
 16. Source assignments for iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated
 17. Parameter Settings for User Entity Instance: lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component
 18. Parameter Settings for User Entity Instance: pll:inst13|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: dMEM:inst3|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: iMem:inst4|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: pcAdder:inst12|lpm_add_sub:LPM_ADD_SUB_component
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. altpll Parameter Settings by Entity Instance
 24. altsyncram Parameter Settings by Entity Instance
 25. SignalTap II Logic Analyzer Settings
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 11 21:44:47 2014      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; embertrail_fpga_deployment_top             ;
; Top-level Entity Name              ; embertrail_fpga_deployment_top             ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 7,058                                      ;
;     Total combinational functions  ; 3,832                                      ;
;     Dedicated logic registers      ; 4,766                                      ;
; Total registers                    ; 4766                                       ;
; Total pins                         ; 47                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 147,456                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP3C16F484C6                   ;                                ;
; Top-level entity name                                                      ; embertrail_fpga_deployment_top ; embertrail_fpga_deployment_top ;
; Family name                                                                ; Cyclone III                    ; Cyclone IV GX                  ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Restructure Multiplexers                                                   ; Auto                           ; Auto                           ;
; Create Debugging Nodes for IP Cores                                        ; Off                            ; Off                            ;
; Preserve fewer node names                                                  ; On                             ; On                             ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                            ; Off                            ;
; Verilog Version                                                            ; Verilog_2001                   ; Verilog_2001                   ;
; VHDL Version                                                               ; VHDL_1993                      ; VHDL_1993                      ;
; State Machine Processing                                                   ; Auto                           ; Auto                           ;
; Safe State Machine                                                         ; Off                            ; Off                            ;
; Extract Verilog State Machines                                             ; On                             ; On                             ;
; Extract VHDL State Machines                                                ; On                             ; On                             ;
; Ignore Verilog initial constructs                                          ; Off                            ; Off                            ;
; Iteration limit for constant Verilog loops                                 ; 5000                           ; 5000                           ;
; Iteration limit for non-constant Verilog loops                             ; 250                            ; 250                            ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                             ; On                             ;
; Infer RAMs from Raw Logic                                                  ; On                             ; On                             ;
; Parallel Synthesis                                                         ; On                             ; On                             ;
; DSP Block Balancing                                                        ; Auto                           ; Auto                           ;
; NOT Gate Push-Back                                                         ; On                             ; On                             ;
; Power-Up Don't Care                                                        ; On                             ; On                             ;
; Remove Redundant Logic Cells                                               ; Off                            ; Off                            ;
; Remove Duplicate Registers                                                 ; On                             ; On                             ;
; Ignore CARRY Buffers                                                       ; Off                            ; Off                            ;
; Ignore CASCADE Buffers                                                     ; Off                            ; Off                            ;
; Ignore GLOBAL Buffers                                                      ; Off                            ; Off                            ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                            ; Off                            ;
; Ignore LCELL Buffers                                                       ; Off                            ; Off                            ;
; Ignore SOFT Buffers                                                        ; On                             ; On                             ;
; Limit AHDL Integers to 32 Bits                                             ; Off                            ; Off                            ;
; Optimization Technique                                                     ; Balanced                       ; Balanced                       ;
; Carry Chain Length                                                         ; 70                             ; 70                             ;
; Auto Carry Chains                                                          ; On                             ; On                             ;
; Auto Open-Drain Pins                                                       ; On                             ; On                             ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                            ; Off                            ;
; Auto ROM Replacement                                                       ; On                             ; On                             ;
; Auto RAM Replacement                                                       ; On                             ; On                             ;
; Auto DSP Block Replacement                                                 ; On                             ; On                             ;
; Auto Shift Register Replacement                                            ; Auto                           ; Auto                           ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                           ; Auto                           ;
; Auto Clock Enable Replacement                                              ; On                             ; On                             ;
; Strict RAM Replacement                                                     ; Off                            ; Off                            ;
; Allow Synchronous Control Signals                                          ; On                             ; On                             ;
; Force Use of Synchronous Clear Signals                                     ; Off                            ; Off                            ;
; Auto RAM Block Balancing                                                   ; On                             ; On                             ;
; Auto RAM to Logic Cell Conversion                                          ; Off                            ; Off                            ;
; Auto Resource Sharing                                                      ; Off                            ; Off                            ;
; Allow Any RAM Size For Recognition                                         ; Off                            ; Off                            ;
; Allow Any ROM Size For Recognition                                         ; Off                            ; Off                            ;
; Allow Any Shift Register Size For Recognition                              ; Off                            ; Off                            ;
; Use LogicLock Constraints during Resource Balancing                        ; On                             ; On                             ;
; Ignore translate_off and synthesis_off directives                          ; Off                            ; Off                            ;
; Timing-Driven Synthesis                                                    ; On                             ; On                             ;
; Report Parameter Settings                                                  ; On                             ; On                             ;
; Report Source Assignments                                                  ; On                             ; On                             ;
; Report Connectivity Checks                                                 ; On                             ; On                             ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                            ; Off                            ;
; Synchronization Register Chain Length                                      ; 2                              ; 2                              ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; HDL message level                                                          ; Level2                         ; Level2                         ;
; Suppress Register Optimization Related Messages                            ; Off                            ; Off                            ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                           ; 5000                           ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                           ; 5000                           ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                            ; 100                            ;
; Clock MUX Protection                                                       ; On                             ; On                             ;
; Auto Gated Clock Conversion                                                ; Off                            ; Off                            ;
; Block Design Naming                                                        ; Auto                           ; Auto                           ;
; SDC constraint protection                                                  ; Off                            ; Off                            ;
; Synthesis Effort                                                           ; Auto                           ; Auto                           ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                             ; On                             ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                            ; Off                            ;
; Analysis & Synthesis Message Level                                         ; Medium                         ; Medium                         ;
; Disable Register Merging Across Hierarchies                                ; Auto                           ; Auto                           ;
; Resource Aware Inference For Block RAM                                     ; On                             ; On                             ;
; Synthesis Seed                                                             ; 1                              ; 1                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+-------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                        ; Library ;
+-------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; ../RegisterFile/registerFile.v      ; yes             ; User Verilog HDL File              ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/RegisterFile/registerFile.v                   ;         ;
; ../ALU/alu.v                        ; yes             ; User Verilog HDL File              ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/ALU/alu.v                                     ;         ;
; ../Embtertrail_Top/Embertrail_top.v ; yes             ; User Verilog HDL File              ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Embtertrail_Top/Embertrail_top.v              ;         ;
; ../Control unit/Embertrail_ctrl.v   ; yes             ; User Verilog HDL File              ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v                ;         ;
; iMem.v                              ; yes             ; User Wizard-Generated File         ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/iMem.v                             ;         ;
; dMEM.v                              ; yes             ; User Wizard-Generated File         ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/dMEM.v                             ;         ;
; pcAdder.vhd                         ; yes             ; User Wizard-Generated File         ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/pcAdder.vhd                        ;         ;
; embertrail_fpga_deployment_top.bdf  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/embertrail_fpga_deployment_top.bdf ;         ;
; pll.v                               ; yes             ; User Wizard-Generated File         ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/pll.v                              ;         ;
; iMem.mif                            ; yes             ; User Memory Initialization File    ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/iMem.mif                           ;         ;
; lpm_counter0.v                      ; yes             ; User Wizard-Generated File         ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/lpm_counter0.v                     ;         ;
; dMem.mif                            ; yes             ; User Memory Initialization File    ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/dMem.mif                           ;         ;
; 7segTextOutput.v                    ; yes             ; User Verilog HDL File              ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/7segTextOutput.v                   ;         ;
; lpm_counter.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                                      ;         ;
; lpm_constant.inc                    ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                     ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                       ;         ;
; lpm_add_sub.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                      ;         ;
; cmpconst.inc                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                                         ;         ;
; lpm_compare.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                      ;         ;
; lpm_counter.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                      ;         ;
; dffeea.inc                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                           ;         ;
; alt_counter_stratix.inc             ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                              ;         ;
; aglobal131.inc                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                       ;         ;
; db/cntr_lph.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/cntr_lph.tdf                    ;         ;
; altpll.tdf                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                           ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                      ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                    ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                    ;         ;
; db/pll_altpll.v                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/pll_altpll.v                    ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                       ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                          ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;         ;
; altrom.inc                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                           ;         ;
; altram.inc                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                           ;         ;
; altdpram.inc                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                         ;         ;
; db/altsyncram_88j2.tdf              ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/altsyncram_88j2.tdf             ;         ;
; db/altsyncram_sj12.tdf              ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/altsyncram_sj12.tdf             ;         ;
; lpm_add_sub.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                      ;         ;
; addcore.inc                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                          ;         ;
; look_add.inc                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                         ;         ;
; bypassff.inc                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                         ;         ;
; altshift.inc                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                         ;         ;
; alt_stratix_add_sub.inc             ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                              ;         ;
; db/add_sub_arh.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/add_sub_arh.tdf                 ;         ;
; sld_signaltap.vhd                   ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                    ;         ;
; sld_signaltap_impl.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                               ;         ;
; sld_ela_control.vhd                 ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                  ;         ;
; lpm_shiftreg.tdf                    ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                     ;         ;
; sld_mbpmg.vhd                       ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                        ;         ;
; sld_ela_trigger_flow_mgr.vhd        ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                         ;         ;
; sld_buffer_manager.vhd              ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                               ;         ;
; db/altsyncram_l024.tdf              ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/altsyncram_l024.tdf             ;         ;
; altdpram.tdf                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                                         ;         ;
; memmodes.inc                        ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                                       ;         ;
; a_hdffe.inc                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                          ;         ;
; alt_le_rden_reg.inc                 ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                  ;         ;
; altsyncram.inc                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                                       ;         ;
; lpm_mux.tdf                         ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                          ;         ;
; muxlut.inc                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                           ;         ;
; db/mux_nrc.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/mux_nrc.tdf                     ;         ;
; lpm_decode.tdf                      ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                                       ;         ;
; declut.inc                          ; yes             ; Megafunction                       ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                                           ;         ;
; db/decode_4uf.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/decode_4uf.tdf                  ;         ;
; db/cntr_0hi.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/cntr_0hi.tdf                    ;         ;
; db/cntr_85j.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/cntr_85j.tdf                    ;         ;
; db/cntr_afi.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/cntr_afi.tdf                    ;         ;
; db/cmpr_ifc.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/cmpr_ifc.tdf                    ;         ;
; db/cntr_p1j.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/cntr_p1j.tdf                    ;         ;
; db/cmpr_efc.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/db/cmpr_efc.tdf                    ;         ;
; sld_rom_sr.vhd                      ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                       ;         ;
; sld_hub.vhd                         ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                          ;         ;
; sld_jtag_hub.vhd                    ; yes             ; Encrypted Megafunction             ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                     ;         ;
+-------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 7,058  ;
;                                             ;        ;
; Total combinational functions               ; 3832   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 2416   ;
;     -- 3 input functions                    ; 1131   ;
;     -- <=2 input functions                  ; 285    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 3669   ;
;     -- arithmetic mode                      ; 163    ;
;                                             ;        ;
; Total registers                             ; 4766   ;
;     -- Dedicated logic registers            ; 4766   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 47     ;
; Total memory bits                           ; 147456 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out node                        ; inst14 ;
; Maximum fan-out                             ; 3737   ;
; Total fan-out                               ; 34171  ;
; Average fan-out                             ; 3.80   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |embertrail_fpga_deployment_top                                                                         ; 3832 (5)          ; 4766 (0)     ; 147456      ; 0            ; 0       ; 0         ; 47   ; 0            ; |embertrail_fpga_deployment_top                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Embertrail_top:inst|                                                                                ; 2487 (0)          ; 1278 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|Embertrail_top:inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |Embertrail_ctrl:i1|                                                                              ; 2487 (264)        ; 1278 (190)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1                                                                                                                                                                                                                                                                                                ; work         ;
;          |alu:A1|                                                                                       ; 188 (188)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1                                                                                                                                                                                                                                                                                         ; work         ;
;          |alu:A2|                                                                                       ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu:A2                                                                                                                                                                                                                                                                                         ; work         ;
;          |register_file:RF|                                                                             ; 1955 (1955)       ; 1088 (1088)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF                                                                                                                                                                                                                                                                               ; work         ;
;    |dMEM:inst3|                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|dMEM:inst3                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|dMEM:inst3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram_88j2:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|dMEM:inst3|altsyncram:altsyncram_component|altsyncram_88j2:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;    |iMem:inst4|                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|iMem:inst4                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|iMem:inst4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram_sj12:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;    |lpm_counter0:inst17|                                                                                ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|lpm_counter0:inst17                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                                                               ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                                 ; work         ;
;          |cntr_lph:auto_generated|                                                                      ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_lph:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;    |pcAdder:inst12|                                                                                     ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|pcAdder:inst12                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|                                                               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|pcAdder:inst12|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                                                                      ; work         ;
;          |add_sub_arh:auto_generated|                                                                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|pcAdder:inst12|lpm_add_sub:LPM_ADD_SUB_component|add_sub_arh:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |pll:inst13|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|pll:inst13                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|pll:inst13|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; work         ;
;          |pll_altpll:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|pll:inst13|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;    |seg7TextOutput:inst18|                                                                              ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|seg7TextOutput:inst18                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 121 (83)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1165 (1)          ; 3386 (512)   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1164 (0)          ; 2874 (0)     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1164 (88)         ; 2874 (1102)  ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_nrc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_nrc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_l024:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 74 (74)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 599 (1)           ; 1296 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 512 (0)           ; 1280 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 768 (768)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 512 (0)           ; 512 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 86 (86)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 332 (11)          ; 317 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_0hi:auto_generated|                                                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0hi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_85j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_afi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_afi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 256 (256)         ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; dMEM:inst3|altsyncram:altsyncram_component|altsyncram_88j2:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; ../dMem.mif ;
; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192   ; iMem.mif    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 256          ; 512          ; 256          ; 131072 ; None        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+---------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+---------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |embertrail_fpga_deployment_top|dMEM:inst3          ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/dMEM.v         ;
; Altera ; ROM: 2-PORT  ; 13.1    ; N/A          ; N/A          ; |embertrail_fpga_deployment_top|iMem:inst4          ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/iMem.v         ;
; Altera ; LPM_ADD_SUB  ; 13.1    ; N/A          ; N/A          ; |embertrail_fpga_deployment_top|pcAdder:inst12      ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/pcAdder.vhd    ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |embertrail_fpga_deployment_top|pll:inst13          ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/pll.v          ;
; Altera ; LPM_COUNTER  ; 13.1    ; N/A          ; N/A          ; |embertrail_fpga_deployment_top|lpm_counter0:inst17 ; C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/lpm_counter0.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_lph:auto_generated|counter_reg_bit[12..25]                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|noAluB2                                                                                                                                         ; Merged with Embertrail_top:inst|Embertrail_ctrl:i1|inst2Mem                                                                                                                                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst2Len[4]                                                                                                                                     ; Merged with Embertrail_top:inst|Embertrail_ctrl:i1|inst2Len[0]                                                                                                                                     ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2Op[6]                                                                                                                                       ; Merged with Embertrail_top:inst|Embertrail_ctrl:i1|inst2Len[0]                                                                                                                                     ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst2Len[3]                                                                                                                                     ; Merged with Embertrail_top:inst|Embertrail_ctrl:i1|inst2Len[0]                                                                                                                                     ;
; Embertrail_top:inst|Embertrail_ctrl:i1|alu2Op[5,7]                                                                                                                                     ; Merged with Embertrail_top:inst|Embertrail_ctrl:i1|inst2Len[0]                                                                                                                                     ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst2Len[1,2]                                                                                                                                   ; Merged with Embertrail_top:inst|Embertrail_ctrl:i1|inst2Len[0]                                                                                                                                     ;
; Embertrail_top:inst|Embertrail_ctrl:i1|noAluB1                                                                                                                                         ; Merged with Embertrail_top:inst|Embertrail_ctrl:i1|inst1Mem                                                                                                                                        ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst1Len[1..4]                                                                                                                                  ; Merged with Embertrail_top:inst|Embertrail_ctrl:i1|inst1Len[0]                                                                                                                                     ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst2StackOp                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst2Len[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Embertrail_top:inst|Embertrail_ctrl:i1|inst1Len[0]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 30                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 22                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4766  ;
; Number of registers using Synchronous Clear  ; 691   ;
; Number of registers using Synchronous Load   ; 108   ;
; Number of registers using Asynchronous Clear ; 1180  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2270  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Embertrail_top:inst|Embertrail_ctrl:i1|opStage[0]                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 15                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpA[8]                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData1[17]                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[13]                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[8]                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu1OpB[0]                                                                                                                   ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|NPC[6]                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu2Op[0]                                                                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31][9]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30][0]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29][14]                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28][14]                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27][4]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26][15]                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25][8]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24][11]                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23][13]                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22][15]                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21][14]                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20][1]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19][11]                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18][15]                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17][7]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16][8]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15][1]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14][1]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13][4]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12][15]                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11][12]                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10][15]                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9][11]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8][10]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][11]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][10]                                                                                                  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][9]                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][6]                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][1]                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][8]                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][4]                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0][5]                                                                                                   ;
; 33:1               ; 16 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1A_o[7]                                                                                             ;
; 33:1               ; 16 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2A_o[5]                                                                                             ;
; 33:1               ; 16 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[2]                                                                                             ;
; 33:1               ; 16 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[4]                                                                                             ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpA[3]                                                                                                                   ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[7]                                                                                                              ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|rfWriteData2[20]                                                                                                             ;
; 20:1               ; 8 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu1Op[7]                                                                                                                    ;
; 9:1                ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[10]                                                                                                                  ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[9]                                                                                                                   ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu2OpB[3]                                                                                                                   ;
; 32:1               ; 15 bits   ; 315 LEs       ; 90 LEs               ; 225 LEs                ; No         ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu:A2|Selector6                                                                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; No         ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector15                                                                                                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; No         ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector0                                                                                                             ;
; 24:1               ; 6 bits    ; 96 LEs        ; 42 LEs               ; 54 LEs                 ; No         ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector3                                                                                                             ;
; 24:1               ; 6 bits    ; 96 LEs        ; 42 LEs               ; 54 LEs                 ; No         ; |embertrail_fpga_deployment_top|Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1|Selector12                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |embertrail_fpga_deployment_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |embertrail_fpga_deployment_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |embertrail_fpga_deployment_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for dMEM:inst3|altsyncram:altsyncram_component|altsyncram_88j2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+-------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                        ;
+------------------------+-------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 26          ; Signed Integer                                              ;
; LPM_DIRECTION          ; UP          ; Untyped                                                     ;
; LPM_MODULUS            ; 0           ; Untyped                                                     ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                     ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                          ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                          ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                     ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                     ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                     ;
; CBXI_PARAMETER         ; cntr_lph    ; Untyped                                                     ;
+------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst13|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------+
; Parameter Name                ; Value                 ; Type                    ;
+-------------------------------+-----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                 ;
; LOCK_LOW                      ; 1                     ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                 ;
; BANDWIDTH                     ; 0                     ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; VCO_MIN                       ; 0                     ; Untyped                 ;
; VCO_MAX                       ; 0                     ; Untyped                 ;
; VCO_CENTER                    ; 0                     ; Untyped                 ;
; PFD_MIN                       ; 0                     ; Untyped                 ;
; PFD_MAX                       ; 0                     ; Untyped                 ;
; M_INITIAL                     ; 0                     ; Untyped                 ;
; M                             ; 0                     ; Untyped                 ;
; N                             ; 1                     ; Untyped                 ;
; M2                            ; 1                     ; Untyped                 ;
; N2                            ; 1                     ; Untyped                 ;
; SS                            ; 1                     ; Untyped                 ;
; C0_HIGH                       ; 0                     ; Untyped                 ;
; C1_HIGH                       ; 0                     ; Untyped                 ;
; C2_HIGH                       ; 0                     ; Untyped                 ;
; C3_HIGH                       ; 0                     ; Untyped                 ;
; C4_HIGH                       ; 0                     ; Untyped                 ;
; C5_HIGH                       ; 0                     ; Untyped                 ;
; C6_HIGH                       ; 0                     ; Untyped                 ;
; C7_HIGH                       ; 0                     ; Untyped                 ;
; C8_HIGH                       ; 0                     ; Untyped                 ;
; C9_HIGH                       ; 0                     ; Untyped                 ;
; C0_LOW                        ; 0                     ; Untyped                 ;
; C1_LOW                        ; 0                     ; Untyped                 ;
; C2_LOW                        ; 0                     ; Untyped                 ;
; C3_LOW                        ; 0                     ; Untyped                 ;
; C4_LOW                        ; 0                     ; Untyped                 ;
; C5_LOW                        ; 0                     ; Untyped                 ;
; C6_LOW                        ; 0                     ; Untyped                 ;
; C7_LOW                        ; 0                     ; Untyped                 ;
; C8_LOW                        ; 0                     ; Untyped                 ;
; C9_LOW                        ; 0                     ; Untyped                 ;
; C0_INITIAL                    ; 0                     ; Untyped                 ;
; C1_INITIAL                    ; 0                     ; Untyped                 ;
; C2_INITIAL                    ; 0                     ; Untyped                 ;
; C3_INITIAL                    ; 0                     ; Untyped                 ;
; C4_INITIAL                    ; 0                     ; Untyped                 ;
; C5_INITIAL                    ; 0                     ; Untyped                 ;
; C6_INITIAL                    ; 0                     ; Untyped                 ;
; C7_INITIAL                    ; 0                     ; Untyped                 ;
; C8_INITIAL                    ; 0                     ; Untyped                 ;
; C9_INITIAL                    ; 0                     ; Untyped                 ;
; C0_MODE                       ; BYPASS                ; Untyped                 ;
; C1_MODE                       ; BYPASS                ; Untyped                 ;
; C2_MODE                       ; BYPASS                ; Untyped                 ;
; C3_MODE                       ; BYPASS                ; Untyped                 ;
; C4_MODE                       ; BYPASS                ; Untyped                 ;
; C5_MODE                       ; BYPASS                ; Untyped                 ;
; C6_MODE                       ; BYPASS                ; Untyped                 ;
; C7_MODE                       ; BYPASS                ; Untyped                 ;
; C8_MODE                       ; BYPASS                ; Untyped                 ;
; C9_MODE                       ; BYPASS                ; Untyped                 ;
; C0_PH                         ; 0                     ; Untyped                 ;
; C1_PH                         ; 0                     ; Untyped                 ;
; C2_PH                         ; 0                     ; Untyped                 ;
; C3_PH                         ; 0                     ; Untyped                 ;
; C4_PH                         ; 0                     ; Untyped                 ;
; C5_PH                         ; 0                     ; Untyped                 ;
; C6_PH                         ; 0                     ; Untyped                 ;
; C7_PH                         ; 0                     ; Untyped                 ;
; C8_PH                         ; 0                     ; Untyped                 ;
; C9_PH                         ; 0                     ; Untyped                 ;
; L0_HIGH                       ; 1                     ; Untyped                 ;
; L1_HIGH                       ; 1                     ; Untyped                 ;
; G0_HIGH                       ; 1                     ; Untyped                 ;
; G1_HIGH                       ; 1                     ; Untyped                 ;
; G2_HIGH                       ; 1                     ; Untyped                 ;
; G3_HIGH                       ; 1                     ; Untyped                 ;
; E0_HIGH                       ; 1                     ; Untyped                 ;
; E1_HIGH                       ; 1                     ; Untyped                 ;
; E2_HIGH                       ; 1                     ; Untyped                 ;
; E3_HIGH                       ; 1                     ; Untyped                 ;
; L0_LOW                        ; 1                     ; Untyped                 ;
; L1_LOW                        ; 1                     ; Untyped                 ;
; G0_LOW                        ; 1                     ; Untyped                 ;
; G1_LOW                        ; 1                     ; Untyped                 ;
; G2_LOW                        ; 1                     ; Untyped                 ;
; G3_LOW                        ; 1                     ; Untyped                 ;
; E0_LOW                        ; 1                     ; Untyped                 ;
; E1_LOW                        ; 1                     ; Untyped                 ;
; E2_LOW                        ; 1                     ; Untyped                 ;
; E3_LOW                        ; 1                     ; Untyped                 ;
; L0_INITIAL                    ; 1                     ; Untyped                 ;
; L1_INITIAL                    ; 1                     ; Untyped                 ;
; G0_INITIAL                    ; 1                     ; Untyped                 ;
; G1_INITIAL                    ; 1                     ; Untyped                 ;
; G2_INITIAL                    ; 1                     ; Untyped                 ;
; G3_INITIAL                    ; 1                     ; Untyped                 ;
; E0_INITIAL                    ; 1                     ; Untyped                 ;
; E1_INITIAL                    ; 1                     ; Untyped                 ;
; E2_INITIAL                    ; 1                     ; Untyped                 ;
; E3_INITIAL                    ; 1                     ; Untyped                 ;
; L0_MODE                       ; BYPASS                ; Untyped                 ;
; L1_MODE                       ; BYPASS                ; Untyped                 ;
; G0_MODE                       ; BYPASS                ; Untyped                 ;
; G1_MODE                       ; BYPASS                ; Untyped                 ;
; G2_MODE                       ; BYPASS                ; Untyped                 ;
; G3_MODE                       ; BYPASS                ; Untyped                 ;
; E0_MODE                       ; BYPASS                ; Untyped                 ;
; E1_MODE                       ; BYPASS                ; Untyped                 ;
; E2_MODE                       ; BYPASS                ; Untyped                 ;
; E3_MODE                       ; BYPASS                ; Untyped                 ;
; L0_PH                         ; 0                     ; Untyped                 ;
; L1_PH                         ; 0                     ; Untyped                 ;
; G0_PH                         ; 0                     ; Untyped                 ;
; G1_PH                         ; 0                     ; Untyped                 ;
; G2_PH                         ; 0                     ; Untyped                 ;
; G3_PH                         ; 0                     ; Untyped                 ;
; E0_PH                         ; 0                     ; Untyped                 ;
; E1_PH                         ; 0                     ; Untyped                 ;
; E2_PH                         ; 0                     ; Untyped                 ;
; E3_PH                         ; 0                     ; Untyped                 ;
; M_PH                          ; 0                     ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                 ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE          ;
+-------------------------------+-----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dMEM:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 16                   ; Signed Integer              ;
; WIDTHAD_B                          ; 9                    ; Signed Integer              ;
; NUMWORDS_B                         ; 512                  ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ../dMem.mif          ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_88j2      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: iMem:inst4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 16                   ; Signed Integer              ;
; WIDTHAD_B                          ; 9                    ; Signed Integer              ;
; NUMWORDS_B                         ; 512                  ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; iMem.mif             ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_sj12      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcAdder:inst12|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+--------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                   ;
+------------------------+-------------+--------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                     ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                ;
; USE_WYS                ; OFF         ; Untyped                                                ;
; STYLE                  ; FAST        ; Untyped                                                ;
; CBXI_PARAMETER         ; add_sub_arh ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                         ;
+------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 256                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 45704                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 48119                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 791                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll:inst13|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 2                                          ;
; Entity Instance                           ; dMEM:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                            ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 512                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                     ;
;     -- WIDTH_B                            ; 16                                         ;
;     -- NUMWORDS_B                         ; 512                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; iMem:inst4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                            ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 512                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                     ;
;     -- WIDTH_B                            ; 16                                         ;
;     -- NUMWORDS_B                         ; 512                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 256                 ; 256              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:06     ;
; Top                            ; 00:00:08     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                               ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                 ; Details                                                                                                                                             ;
+--------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[0]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[0]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[10] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[10]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[10] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[11] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[11]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[11] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[12] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[12]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[12] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[13] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[13]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[13] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[14] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[14]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[14] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[15] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[15]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[15] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[16]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[0]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[16]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[0]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[17]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[1]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[17]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[1]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[18]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[2]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[18]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[2]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[19]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[3]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[19]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[3]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[1]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[1]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[20]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[4]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[20]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[4]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[21]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[5]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[21]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[5]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[22]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[6]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[22]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[6]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[23]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[7]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[23]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[7]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[24]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[8]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[24]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[8]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[25]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[9]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[25]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[9]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[26]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[10] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[26]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[10] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[27]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[11] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[27]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[11] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[28]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[12] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[28]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[12] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[29]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[13] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[29]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[13] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[2]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[2]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[30]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[14] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[30]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[14] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[31]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[15] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[31]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_b[15] ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[3]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[3]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[4]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[4]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[5]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[5]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[6]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[6]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[7]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[7]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[8]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[8]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[8]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[9]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|iIR[9]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated|q_a[9]  ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[0]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[10]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[11]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[12]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[13]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[14]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[15]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[16]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[17]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[18]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[19]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[1][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[20]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[21]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[22]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[23]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[24]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[25]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[26]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[27]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[28]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[29]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[2][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[30]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[31]    ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[3][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[4][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[5][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[6][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][0]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][10]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][11]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][12]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][13]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][14]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][15]                ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][1]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][2]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][3]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][4]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][5]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][6]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][7]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][8]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[7][9]                 ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[8]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|r_d[9]     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                               ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile. ;
; Embertrail_top:inst|iClock                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst14                                                                            ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[0]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[0]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[10]                                    ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[10]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[10]                                    ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[11]                                    ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[11]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[11]                                    ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[12]                                    ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[12]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[12]                                    ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[13]                                    ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[13]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[13]                                    ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[14]                                    ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[14]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[14]                                    ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[15]                                    ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[15]                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[15]                                    ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[1]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[1]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[2]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[2]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[3]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[3]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[3]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[4]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[4]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[4]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[5]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[5]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[5]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[6]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[6]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[6]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[7]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[7]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[7]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[8]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[8]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[8]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[9]                                     ; N/A                                                                                                                                                 ;
; Embertrail_top:inst|oInstAddrBus[9]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|NPC[9]                                     ; N/A                                                                                                                                                 ;
; dataBusAddr[0]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[0]           ; N/A                                                                                                                                                 ;
; dataBusAddr[0]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[0]           ; N/A                                                                                                                                                 ;
; dataBusAddr[10]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[10]          ; N/A                                                                                                                                                 ;
; dataBusAddr[10]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[10]          ; N/A                                                                                                                                                 ;
; dataBusAddr[11]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[11]          ; N/A                                                                                                                                                 ;
; dataBusAddr[11]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[11]          ; N/A                                                                                                                                                 ;
; dataBusAddr[12]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[12]          ; N/A                                                                                                                                                 ;
; dataBusAddr[12]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[12]          ; N/A                                                                                                                                                 ;
; dataBusAddr[13]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[13]          ; N/A                                                                                                                                                 ;
; dataBusAddr[13]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[13]          ; N/A                                                                                                                                                 ;
; dataBusAddr[14]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[14]          ; N/A                                                                                                                                                 ;
; dataBusAddr[14]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[14]          ; N/A                                                                                                                                                 ;
; dataBusAddr[15]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[15]          ; N/A                                                                                                                                                 ;
; dataBusAddr[15]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[15]          ; N/A                                                                                                                                                 ;
; dataBusAddr[16]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[0]           ; N/A                                                                                                                                                 ;
; dataBusAddr[16]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[0]           ; N/A                                                                                                                                                 ;
; dataBusAddr[17]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[1]           ; N/A                                                                                                                                                 ;
; dataBusAddr[17]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[1]           ; N/A                                                                                                                                                 ;
; dataBusAddr[18]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[2]           ; N/A                                                                                                                                                 ;
; dataBusAddr[18]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[2]           ; N/A                                                                                                                                                 ;
; dataBusAddr[19]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[3]           ; N/A                                                                                                                                                 ;
; dataBusAddr[19]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[3]           ; N/A                                                                                                                                                 ;
; dataBusAddr[1]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[1]           ; N/A                                                                                                                                                 ;
; dataBusAddr[1]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[1]           ; N/A                                                                                                                                                 ;
; dataBusAddr[20]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[4]           ; N/A                                                                                                                                                 ;
; dataBusAddr[20]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[4]           ; N/A                                                                                                                                                 ;
; dataBusAddr[21]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[5]           ; N/A                                                                                                                                                 ;
; dataBusAddr[21]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[5]           ; N/A                                                                                                                                                 ;
; dataBusAddr[22]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[6]           ; N/A                                                                                                                                                 ;
; dataBusAddr[22]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[6]           ; N/A                                                                                                                                                 ;
; dataBusAddr[23]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[7]           ; N/A                                                                                                                                                 ;
; dataBusAddr[23]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[7]           ; N/A                                                                                                                                                 ;
; dataBusAddr[24]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[8]           ; N/A                                                                                                                                                 ;
; dataBusAddr[24]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[8]           ; N/A                                                                                                                                                 ;
; dataBusAddr[25]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[9]           ; N/A                                                                                                                                                 ;
; dataBusAddr[25]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[9]           ; N/A                                                                                                                                                 ;
; dataBusAddr[26]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[10]          ; N/A                                                                                                                                                 ;
; dataBusAddr[26]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[10]          ; N/A                                                                                                                                                 ;
; dataBusAddr[27]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[11]          ; N/A                                                                                                                                                 ;
; dataBusAddr[27]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[11]          ; N/A                                                                                                                                                 ;
; dataBusAddr[28]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[12]          ; N/A                                                                                                                                                 ;
; dataBusAddr[28]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[12]          ; N/A                                                                                                                                                 ;
; dataBusAddr[29]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[13]          ; N/A                                                                                                                                                 ;
; dataBusAddr[29]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[13]          ; N/A                                                                                                                                                 ;
; dataBusAddr[2]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[2]           ; N/A                                                                                                                                                 ;
; dataBusAddr[2]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[2]           ; N/A                                                                                                                                                 ;
; dataBusAddr[30]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[14]          ; N/A                                                                                                                                                 ;
; dataBusAddr[30]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[14]          ; N/A                                                                                                                                                 ;
; dataBusAddr[31]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[15]          ; N/A                                                                                                                                                 ;
; dataBusAddr[31]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData2B_o[15]          ; N/A                                                                                                                                                 ;
; dataBusAddr[3]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[3]           ; N/A                                                                                                                                                 ;
; dataBusAddr[3]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[3]           ; N/A                                                                                                                                                 ;
; dataBusAddr[4]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[4]           ; N/A                                                                                                                                                 ;
; dataBusAddr[4]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[4]           ; N/A                                                                                                                                                 ;
; dataBusAddr[5]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[5]           ; N/A                                                                                                                                                 ;
; dataBusAddr[5]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[5]           ; N/A                                                                                                                                                 ;
; dataBusAddr[6]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[6]           ; N/A                                                                                                                                                 ;
; dataBusAddr[6]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[6]           ; N/A                                                                                                                                                 ;
; dataBusAddr[7]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[7]           ; N/A                                                                                                                                                 ;
; dataBusAddr[7]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[7]           ; N/A                                                                                                                                                 ;
; dataBusAddr[8]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[8]           ; N/A                                                                                                                                                 ;
; dataBusAddr[8]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[8]           ; N/A                                                                                                                                                 ;
; dataBusAddr[9]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[9]           ; N/A                                                                                                                                                 ;
; dataBusAddr[9]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF|readData1B_o[9]           ; N/A                                                                                                                                                 ;
; dataBusData[0]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[0]                            ; N/A                                                                                                                                                 ;
; dataBusData[0]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[0]                            ; N/A                                                                                                                                                 ;
; dataBusData[10]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[10]                           ; N/A                                                                                                                                                 ;
; dataBusData[10]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[10]                           ; N/A                                                                                                                                                 ;
; dataBusData[11]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[11]                           ; N/A                                                                                                                                                 ;
; dataBusData[11]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[11]                           ; N/A                                                                                                                                                 ;
; dataBusData[12]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[12]                           ; N/A                                                                                                                                                 ;
; dataBusData[12]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[12]                           ; N/A                                                                                                                                                 ;
; dataBusData[13]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[13]                           ; N/A                                                                                                                                                 ;
; dataBusData[13]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[13]                           ; N/A                                                                                                                                                 ;
; dataBusData[14]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[14]                           ; N/A                                                                                                                                                 ;
; dataBusData[14]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[14]                           ; N/A                                                                                                                                                 ;
; dataBusData[15]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[15]                           ; N/A                                                                                                                                                 ;
; dataBusData[15]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[15]                           ; N/A                                                                                                                                                 ;
; dataBusData[16]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[0]                            ; N/A                                                                                                                                                 ;
; dataBusData[16]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[0]                            ; N/A                                                                                                                                                 ;
; dataBusData[17]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[1]                            ; N/A                                                                                                                                                 ;
; dataBusData[17]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[1]                            ; N/A                                                                                                                                                 ;
; dataBusData[18]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[2]                            ; N/A                                                                                                                                                 ;
; dataBusData[18]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[2]                            ; N/A                                                                                                                                                 ;
; dataBusData[19]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[3]                            ; N/A                                                                                                                                                 ;
; dataBusData[19]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[3]                            ; N/A                                                                                                                                                 ;
; dataBusData[1]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[1]                            ; N/A                                                                                                                                                 ;
; dataBusData[1]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[1]                            ; N/A                                                                                                                                                 ;
; dataBusData[20]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[4]                            ; N/A                                                                                                                                                 ;
; dataBusData[20]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[4]                            ; N/A                                                                                                                                                 ;
; dataBusData[21]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[5]                            ; N/A                                                                                                                                                 ;
; dataBusData[21]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[5]                            ; N/A                                                                                                                                                 ;
; dataBusData[22]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[6]                            ; N/A                                                                                                                                                 ;
; dataBusData[22]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[6]                            ; N/A                                                                                                                                                 ;
; dataBusData[23]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[7]                            ; N/A                                                                                                                                                 ;
; dataBusData[23]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[7]                            ; N/A                                                                                                                                                 ;
; dataBusData[24]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[8]                            ; N/A                                                                                                                                                 ;
; dataBusData[24]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[8]                            ; N/A                                                                                                                                                 ;
; dataBusData[25]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[9]                            ; N/A                                                                                                                                                 ;
; dataBusData[25]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[9]                            ; N/A                                                                                                                                                 ;
; dataBusData[26]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[10]                           ; N/A                                                                                                                                                 ;
; dataBusData[26]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[10]                           ; N/A                                                                                                                                                 ;
; dataBusData[27]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[11]                           ; N/A                                                                                                                                                 ;
; dataBusData[27]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[11]                           ; N/A                                                                                                                                                 ;
; dataBusData[28]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[12]                           ; N/A                                                                                                                                                 ;
; dataBusData[28]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[12]                           ; N/A                                                                                                                                                 ;
; dataBusData[29]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[13]                           ; N/A                                                                                                                                                 ;
; dataBusData[29]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[13]                           ; N/A                                                                                                                                                 ;
; dataBusData[2]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[2]                            ; N/A                                                                                                                                                 ;
; dataBusData[2]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[2]                            ; N/A                                                                                                                                                 ;
; dataBusData[30]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[14]                           ; N/A                                                                                                                                                 ;
; dataBusData[30]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[14]                           ; N/A                                                                                                                                                 ;
; dataBusData[31]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[15]                           ; N/A                                                                                                                                                 ;
; dataBusData[31]                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData2[15]                           ; N/A                                                                                                                                                 ;
; dataBusData[3]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[3]                            ; N/A                                                                                                                                                 ;
; dataBusData[3]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[3]                            ; N/A                                                                                                                                                 ;
; dataBusData[4]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[4]                            ; N/A                                                                                                                                                 ;
; dataBusData[4]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[4]                            ; N/A                                                                                                                                                 ;
; dataBusData[5]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[5]                            ; N/A                                                                                                                                                 ;
; dataBusData[5]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[5]                            ; N/A                                                                                                                                                 ;
; dataBusData[6]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[6]                            ; N/A                                                                                                                                                 ;
; dataBusData[6]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[6]                            ; N/A                                                                                                                                                 ;
; dataBusData[7]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[7]                            ; N/A                                                                                                                                                 ;
; dataBusData[7]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[7]                            ; N/A                                                                                                                                                 ;
; dataBusData[8]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[8]                            ; N/A                                                                                                                                                 ;
; dataBusData[8]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[8]                            ; N/A                                                                                                                                                 ;
; dataBusData[9]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[9]                            ; N/A                                                                                                                                                 ;
; dataBusData[9]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Embertrail_top:inst|Embertrail_ctrl:i1|memDataData1[9]                            ; N/A                                                                                                                                                 ;
+--------------------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun May 11 21:44:20 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off embertrail_fpga_deployment -c embertrail_fpga_deployment_top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/matt/documents/github/embertrail2/embertrail/registerfile/registerfile.v
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file /users/matt/documents/github/embertrail2/embertrail/alu/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file /users/matt/documents/github/embertrail2/embertrail/embtertrail_top/embertrail_top.v
    Info (12023): Found entity 1: Embertrail_top
Info (12021): Found 1 design units, including 1 entities, in source file /users/matt/documents/github/embertrail2/embertrail/control unit/embertrail_ctrl.v
    Info (12023): Found entity 1: Embertrail_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: iMem
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dMEM
Info (12021): Found 2 design units, including 1 entities, in source file pcadder.vhd
    Info (12022): Found design unit 1: pcadder-SYN
    Info (12023): Found entity 1: pcAdder
Info (12021): Found 1 design units, including 1 entities, in source file embertrail_fpga_deployment_top.bdf
    Info (12023): Found entity 1: embertrail_fpga_deployment_top
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: pll2
Info (12021): Found 1 design units, including 1 entities, in source file lpm_counter0.v
    Info (12023): Found entity 1: lpm_counter0
Info (12021): Found 1 design units, including 1 entities, in source file char1.v
    Info (12023): Found entity 1: char1
Info (12021): Found 1 design units, including 1 entities, in source file output_files/char2.v
    Info (12023): Found entity 1: char2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/char3.v
    Info (12023): Found entity 1: char3
Info (12021): Found 1 design units, including 1 entities, in source file output_files/char4.v
    Info (12023): Found entity 1: char4
Info (12021): Found 1 design units, including 1 entities, in source file 7segtextoutput.v
    Info (12023): Found entity 1: seg7TextOutput
Info (12127): Elaborating entity "embertrail_fpga_deployment_top" for the top level hierarchy
Info (12128): Elaborating entity "lpm_counter0" for hierarchy "lpm_counter0:inst17"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "26"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lph.tdf
    Info (12023): Found entity 1: cntr_lph
Info (12128): Elaborating entity "cntr_lph" for hierarchy "lpm_counter0:inst17|lpm_counter:LPM_COUNTER_component|cntr_lph:auto_generated"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst13"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst13|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:inst13|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:inst13|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:inst13|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "Embertrail_top" for hierarchy "Embertrail_top:inst"
Info (12128): Elaborating entity "Embertrail_ctrl" for hierarchy "Embertrail_top:inst|Embertrail_ctrl:i1"
Warning (10036): Verilog HDL or VHDL warning at Embertrail_ctrl.v(98): object "dumbWire" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Embertrail_ctrl.v(113): object "rfWritePort1WB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Embertrail_ctrl.v(115): object "rfWritePort2WB" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Embertrail_ctrl.v(122): object "rfRead1A" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Embertrail_ctrl.v(123): object "rfRead2A" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Embertrail_ctrl.v(139): object "memData1Addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Embertrail_ctrl.v(140): object "memData2Addr" assigned a value but never read
Info (12128): Elaborating entity "register_file" for hierarchy "Embertrail_top:inst|Embertrail_ctrl:i1|register_file:RF"
Info (12128): Elaborating entity "alu" for hierarchy "Embertrail_top:inst|Embertrail_ctrl:i1|alu:A1"
Warning (10036): Verilog HDL or VHDL warning at alu.v(31): object "aluOutput_q" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at alu.v(36): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "dMEM" for hierarchy "dMEM:inst3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dMEM:inst3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dMEM:inst3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dMEM:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../dMem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_88j2.tdf
    Info (12023): Found entity 1: altsyncram_88j2
Info (12128): Elaborating entity "altsyncram_88j2" for hierarchy "dMEM:inst3|altsyncram:altsyncram_component|altsyncram_88j2:auto_generated"
Info (12128): Elaborating entity "iMem" for hierarchy "iMem:inst4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "iMem:inst4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "iMem:inst4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "iMem:inst4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "iMem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sj12.tdf
    Info (12023): Found entity 1: altsyncram_sj12
Info (12128): Elaborating entity "altsyncram_sj12" for hierarchy "iMem:inst4|altsyncram:altsyncram_component|altsyncram_sj12:auto_generated"
Info (12128): Elaborating entity "pcAdder" for hierarchy "pcAdder:inst12"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "pcAdder:inst12|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "pcAdder:inst12|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "pcAdder:inst12|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arh.tdf
    Info (12023): Found entity 1: add_sub_arh
Info (12128): Elaborating entity "add_sub_arh" for hierarchy "pcAdder:inst12|lpm_add_sub:LPM_ADD_SUB_component|add_sub_arh:auto_generated"
Info (12128): Elaborating entity "seg7TextOutput" for hierarchy "seg7TextOutput:inst18"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l024.tdf
    Info (12023): Found entity 1: altsyncram_l024
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nrc.tdf
    Info (12023): Found entity 1: mux_nrc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0hi.tdf
    Info (12023): Found entity 1: cntr_0hi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_afi.tdf
    Info (12023): Found entity 1: cntr_afi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/output_files/embertrail_fpga_deployment_top.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 449 of its 513 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 64 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7443 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 7102 logic cells
    Info (21064): Implemented 288 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 611 megabytes
    Info: Processing ended: Sun May 11 21:44:47 2014
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/deployment/output_files/embertrail_fpga_deployment_top.map.smsg.


