// Seed: 588645699
module module_0 #(
    parameter id_5 = 32'd36
) (
    id_1,
    module_0,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout tri1 id_1;
  always @(*) begin : LABEL_0
    cover (id_3);
  end
  assign id_1 = (-1);
  wire _id_5 = id_5;
  wand [!  id_5 : -1 'b0] id_6 = -1 * 1'h0;
  logic id_7;
  wire id_8;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout reg id_2;
  input logic [7:0] id_1;
  initial begin : LABEL_0
    id_2 = -1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
