# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# source /home/jvctr/0/POLIno_qsys/quartus_project/tcl_scripts/rtl_sim_base.tcl
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# [exec] com
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv -work error_adapter_0 
# -- Compiling module sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module sys_mm_interconnect_1_avalon_st_adapter
# 
# Top level modules:
# 	sys_mm_interconnect_1_avalon_st_adapter
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_rsp_mux_001.sv -work rsp_mux_001 
# -- Compiling module sys_mm_interconnect_1_rsp_mux_001
# 
# Top level modules:
# 	sys_mm_interconnect_1_rsp_mux_001
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_rsp_mux.sv -work rsp_mux 
# -- Compiling module sys_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	sys_mm_interconnect_1_rsp_mux
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_rsp_demux_012.sv -work rsp_demux_012 
# -- Compiling module sys_mm_interconnect_1_rsp_demux_012
# 
# Top level modules:
# 	sys_mm_interconnect_1_rsp_demux_012
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_rsp_demux.sv -work rsp_demux 
# -- Compiling module sys_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	sys_mm_interconnect_1_rsp_demux
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_cmd_mux_012.sv -work cmd_mux_012 
# -- Compiling module sys_mm_interconnect_1_cmd_mux_012
# 
# Top level modules:
# 	sys_mm_interconnect_1_cmd_mux_012
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux_012 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_cmd_mux.sv -work cmd_mux 
# -- Compiling module sys_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	sys_mm_interconnect_1_cmd_mux
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_cmd_demux_001.sv -work cmd_demux_001 
# -- Compiling module sys_mm_interconnect_1_cmd_demux_001
# 
# Top level modules:
# 	sys_mm_interconnect_1_cmd_demux_001
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_cmd_demux.sv -work cmd_demux 
# -- Compiling module sys_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	sys_mm_interconnect_1_cmd_demux
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_traffic_limiter.sv -work pulpino_0_avalon_master_lsu_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_traffic_limiter.sv(361): (vlog-13528) Extra Parentheses after time system function.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_reorder_memory.sv -work pulpino_0_avalon_master_lsu_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_sc_fifo.v -work pulpino_0_avalon_master_lsu_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:57:29 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:29 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_pipeline_base.v -work pulpino_0_avalon_master_lsu_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_router_015.sv -work router_015 
# -- Compiling module sys_mm_interconnect_1_router_015_default_decode
# -- Compiling module sys_mm_interconnect_1_router_015
# 
# Top level modules:
# 	sys_mm_interconnect_1_router_015
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_router_014.sv -work router_014 
# -- Compiling module sys_mm_interconnect_1_router_014_default_decode
# -- Compiling module sys_mm_interconnect_1_router_014
# 
# Top level modules:
# 	sys_mm_interconnect_1_router_014
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_router_002.sv -work router_002 
# -- Compiling module sys_mm_interconnect_1_router_002_default_decode
# -- Compiling module sys_mm_interconnect_1_router_002
# 
# Top level modules:
# 	sys_mm_interconnect_1_router_002
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_router_001.sv -work router_001 
# -- Compiling module sys_mm_interconnect_1_router_001_default_decode
# -- Compiling module sys_mm_interconnect_1_router_001
# 
# Top level modules:
# 	sys_mm_interconnect_1_router_001
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_router.sv -work router 
# -- Compiling module sys_mm_interconnect_1_router_default_decode
# -- Compiling module sys_mm_interconnect_1_router
# 
# Top level modules:
# 	sys_mm_interconnect_1_router
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_slave_agent.sv -work jtag_uart_0_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_burst_uncompressor.sv -work jtag_uart_0_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_master_agent.sv -work pulpino_0_avalon_master_lsu_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_slave_translator.sv -work onchip_memory2_0_s1_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_master_translator.sv -work pulpino_0_avalon_master_instr_translator 
# -- Compiling module altera_merlin_master_translator
# ** Warning: /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_master_translator.sv(536): (vlog-13528) Extra Parentheses after time system function.
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_master_0_p2b_adapter.sv -work p2b_adapter 
# -- Compiling module sys_master_0_p2b_adapter
# 
# Top level modules:
# 	sys_master_0_p2b_adapter
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_master_0_b2p_adapter.sv -work b2p_adapter 
# -- Compiling module sys_master_0_b2p_adapter
# 
# Top level modules:
# 	sys_master_0_b2p_adapter
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_packets_to_master.v -work transacto 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_packets_to_bytes.v -work p2b 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_bytes_to_packets.v -work b2p 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_sc_fifo.v -work fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_master_0_timing_adt.sv -work timing_adt 
# -- Compiling module sys_master_0_timing_adt
# 
# Top level modules:
# 	sys_master_0_timing_adt
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_jtag_interface.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_jtag_dc_streaming.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_jtag_sld_node.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_jtag_streaming.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_clock_crosser.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_std_synchronizer_nocut.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_pipeline_base.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_idle_remover.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_idle_inserter.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:30 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_pipeline_stage.sv -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 17:57:30 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_irq_mapper.sv -work irq_mapper 
# -- Compiling module sys_irq_mapper
# 
# Top level modules:
# 	sys_irq_mapper
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module sys_mm_interconnect_1
# 
# Top level modules:
# 	sys_mm_interconnect_1
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module sys_mm_interconnect_0
# 
# Top level modules:
# 	sys_mm_interconnect_0
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_timer_0.v -work timer_0 
# -- Compiling module sys_timer_0
# 
# Top level modules:
# 	sys_timer_0
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/adbg_config.sv -work pulpino_0 
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/config.sv -work pulpino_0 
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_config.sv -work pulpino_0 
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/apb_bus.sv -work pulpino_0 
# -- Compiling interface APB_BUS
# 
# Top level modules:
# 	--none--
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/axi_bus.sv -work pulpino_0 
# -- Compiling interface AXI_BUS
# 
# Top level modules:
# 	--none--
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/debug_bus.sv -work pulpino_0 
# -- Compiling interface DEBUG_BUS
# 
# Top level modules:
# 	--none--
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/cluster_clock_gating.sv -work pulpino_0 
# -- Compiling module cluster_clock_gating
# 
# Top level modules:
# 	cluster_clock_gating
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/cluster_clock_inverter.sv -work pulpino_0 
# -- Compiling module cluster_clock_inverter
# 
# Top level modules:
# 	cluster_clock_inverter
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/cluster_clock_mux2.sv -work pulpino_0 
# -- Compiling module cluster_clock_mux2
# 
# Top level modules:
# 	cluster_clock_mux2
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_defines.sv -work pulpino_0 
# -- Compiling package zeroriscy_defines
# 
# Top level modules:
# 	--none--
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_alu.sv -work pulpino_0 
# -- Compiling package zeroriscy_alu_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_alu
# 
# Top level modules:
# 	zeroriscy_alu
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_compressed_decoder.sv -work pulpino_0 
# -- Compiling package zeroriscy_compressed_decoder_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_compressed_decoder
# 
# Top level modules:
# 	zeroriscy_compressed_decoder
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_controller.sv -work pulpino_0 
# -- Compiling package zeroriscy_controller_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_controller
# 
# Top level modules:
# 	zeroriscy_controller
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_core.sv -work pulpino_0 
# -- Compiling package zeroriscy_core_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_core
# 
# Top level modules:
# 	zeroriscy_core
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_cs_registers.sv -work pulpino_0 
# -- Compiling package zeroriscy_cs_registers_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_cs_registers
# 
# Top level modules:
# 	zeroriscy_cs_registers
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_debug_unit.sv -work pulpino_0 
# -- Compiling package zeroriscy_debug_unit_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_debug_unit
# 
# Top level modules:
# 	zeroriscy_debug_unit
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_decoder.sv -work pulpino_0 
# -- Compiling package zeroriscy_decoder_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_decoder
# 
# Top level modules:
# 	zeroriscy_decoder
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_ex_block.sv -work pulpino_0 
# -- Compiling package zeroriscy_ex_block_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_ex_block
# 
# Top level modules:
# 	zeroriscy_ex_block
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_fetch_fifo.sv -work pulpino_0 
# -- Compiling module zeroriscy_fetch_fifo
# 
# Top level modules:
# 	zeroriscy_fetch_fifo
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_id_stage.sv -work pulpino_0 
# -- Compiling package zeroriscy_id_stage_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_id_stage
# 
# Top level modules:
# 	zeroriscy_id_stage
# End time: 17:57:31 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:31 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_if_stage.sv -work pulpino_0 
# -- Compiling package zeroriscy_if_stage_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_if_stage
# 
# Top level modules:
# 	zeroriscy_if_stage
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_int_controller.sv -work pulpino_0 
# -- Compiling package zeroriscy_int_controller_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_int_controller
# 
# Top level modules:
# 	zeroriscy_int_controller
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_load_store_unit.sv -work pulpino_0 
# -- Compiling module zeroriscy_load_store_unit
# 
# Top level modules:
# 	zeroriscy_load_store_unit
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_multdiv_fast.sv -work pulpino_0 
# -- Compiling package zeroriscy_multdiv_fast_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_multdiv_fast
# 
# Top level modules:
# 	zeroriscy_multdiv_fast
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_multdiv_slow.sv -work pulpino_0 
# -- Compiling package zeroriscy_multdiv_slow_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_multdiv_slow
# 
# Top level modules:
# 	zeroriscy_multdiv_slow
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_prefetch_buffer.sv -work pulpino_0 
# -- Compiling module zeroriscy_prefetch_buffer
# 
# Top level modules:
# 	zeroriscy_prefetch_buffer
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_register_file_ff.sv -work pulpino_0 
# -- Compiling module zeroriscy_register_file
# 
# Top level modules:
# 	zeroriscy_register_file
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/core_top.sv -work pulpino_0 
# -- Compiling interface AXI_BUS
# -- Compiling module core_top
# 
# Top level modules:
# 	core_top
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_onchip_memory2_0.v -work onchip_memory2_0 
# -- Compiling module sys_onchip_memory2_0
# 
# Top level modules:
# 	sys_onchip_memory2_0
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_master_0.v -work master_0 
# -- Compiling module sys_master_0
# 
# Top level modules:
# 	sys_master_0
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_jtag_uart.sv -work jtag_uart_0 
# -- Compiling module altera_avalon_jtag_uart
# 
# Top level modules:
# 	altera_avalon_jtag_uart
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_jtag_uart_log_module.sv -work jtag_uart_0 
# -- Compiling module altera_avalon_jtag_uart_log_module
# 
# Top level modules:
# 	altera_avalon_jtag_uart_log_module
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_jtag_uart_scfifo_r.sv -work jtag_uart_0 
# -- Compiling module altera_avalon_jtag_uart_scfifo_r
# 
# Top level modules:
# 	altera_avalon_jtag_uart_scfifo_r
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_jtag_uart_scfifo_w.sv -work jtag_uart_0 
# -- Compiling module altera_avalon_jtag_uart_scfifo_w
# 
# Top level modules:
# 	altera_avalon_jtag_uart_scfifo_w
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv -work jtag_uart_0 
# -- Compiling module altera_avalon_jtag_uart_sim_scfifo_r
# 
# Top level modules:
# 	altera_avalon_jtag_uart_sim_scfifo_r
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv -work jtag_uart_0 
# -- Compiling module altera_avalon_jtag_uart_sim_scfifo_w
# 
# Top level modules:
# 	altera_avalon_jtag_uart_sim_scfifo_w
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_GPIO_A_S.v -work GPIO_A_S 
# -- Compiling module sys_GPIO_A_S
# 
# Top level modules:
# 	sys_GPIO_A_S
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_GPIO_A_R.v -work GPIO_A_R 
# -- Compiling module sys_GPIO_A_R
# 
# Top level modules:
# 	sys_GPIO_A_R
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v 
# -- Compiling module sys
# 
# Top level modules:
# 	sys
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb"" /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/simple_rom.v 
# -- Compiling module simple_rom
# 
# Top level modules:
# 	simple_rom
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb"" /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/shift_register_bank.v 
# -- Compiling module shift_register_bank
# 
# Top level modules:
# 	shift_register_bank
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb"" /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/adc_mock.v 
# -- Compiling module adc_mock
# 
# Top level modules:
# 	adc_mock
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v 
# -- Compiling module pulpino_qsys_test
# 
# Top level modules:
# 	pulpino_qsys_test
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/main_pll"" /home/jvctr/0/POLIno_qsys/quartus_project/main_pll/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/main_pll/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:57:32 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:32 on Nov 28,2025
# vlog -reportprogress 300 -sv -work pll "+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/main_pll"" /home/jvctr/0/POLIno_qsys/quartus_project/main_pll/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 17:57:33 on Nov 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:33 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work "+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb"" /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv 
# -- Compiling module tbench
# 
# Top level modules:
# 	tbench
# End time: 17:57:33 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 17:57:33 on Nov 28,2025
# vlog -reportprogress 300 -sv -work work /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv 
# -- Compiling module tbench
# 
# Top level modules:
# 	tbench
# End time: 17:57:33 on Nov 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab_debug
# vsim -voptargs="+acc" -t ps -L work -L work_lib -L error_adapter_0 -L avalon_st_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux_012 -L rsp_demux -L cmd_mux_012 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L pulpino_0_avalon_master_lsu_limiter -L router_015 -L router_014 -L router_002 -L router_001 -L router -L jtag_uart_0_avalon_jtag_slave_agent -L pulpino_0_avalon_master_lsu_agent -L onchip_memory2_0_s1_translator -L pulpino_0_avalon_master_instr_translator -L p2b_adapter -L b2p_adapter -L transacto -L p2b -L b2p -L fifo -L timing_adt -L jtag_phy_embedded_in_jtag_master -L rst_controller -L irq_mapper -L mm_interconnect_1 -L mm_interconnect_0 -L timer_0 -L pulpino_0 -L onchip_memory2_0 -L master_0 -L jtag_uart_0 -L GPIO_A_S -L GPIO_A_R -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver work.tbench 
# Start time: 17:57:33 on Nov 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.tbench(fast)
# Loading work.pulpino_qsys_test(fast)
# Loading work.pll(fast)
# Loading altera_lnsim_ver.altera_lnsim_functions(fast)
# Loading altera_lnsim_ver.altera_pll(fast)
# Loading altera_lnsim_ver.dps_extra_kick(fast)
# Loading altera_lnsim_ver.dprio_init(fast)
# Loading altera_lnsim_ver.altera_generic_pll_functions(fast)
# Loading altera_lnsim_ver.generic_pll(fast)
# Loading work.sys(fast)
# Loading GPIO_A_R.sys_GPIO_A_R(fast)
# Loading GPIO_A_S.sys_GPIO_A_S(fast)
# Loading jtag_uart_0.altera_avalon_jtag_uart(fast)
# Loading jtag_uart_0.altera_avalon_jtag_uart_scfifo_w(fast)
# Loading jtag_uart_0.altera_avalon_jtag_uart_sim_scfifo_w(fast)
# Loading jtag_uart_0.altera_avalon_jtag_uart_log_module(fast)
# Loading jtag_uart_0.altera_avalon_jtag_uart_scfifo_r(fast)
# Loading jtag_uart_0.altera_avalon_jtag_uart_sim_scfifo_r(fast)
# Loading master_0.sys_master_0(fast)
# Loading jtag_phy_embedded_in_jtag_master.altera_avalon_st_jtag_interface(fast)
# Loading jtag_phy_embedded_in_jtag_master.altera_jtag_sld_node(fast)
# Loading jtag_phy_embedded_in_jtag_master.altera_jtag_dc_streaming(fast)
# Loading altera_mf_ver.altera_std_synchronizer(fast)
# Loading jtag_phy_embedded_in_jtag_master.altera_jtag_streaming(fast)
# Loading altera_mf_ver.altera_std_synchronizer(fast__1)
# Loading jtag_phy_embedded_in_jtag_master.altera_avalon_st_idle_remover(fast)
# Loading jtag_phy_embedded_in_jtag_master.altera_avalon_st_idle_inserter(fast)
# Loading jtag_phy_embedded_in_jtag_master.altera_avalon_st_clock_crosser(fast)
# Loading jtag_phy_embedded_in_jtag_master.altera_avalon_st_pipeline_base(fast)
# Loading jtag_phy_embedded_in_jtag_master.altera_std_synchronizer_nocut(fast)
# Loading jtag_phy_embedded_in_jtag_master.altera_std_synchronizer_nocut(fast__1)
# Loading jtag_phy_embedded_in_jtag_master.altera_jtag_src_crosser(fast)
# Loading jtag_phy_embedded_in_jtag_master.altera_jtag_control_signal_crosser(fast)
# Loading timing_adt.sys_master_0_timing_adt(fast)
# Loading pulpino_0_avalon_master_lsu_limiter.altera_avalon_sc_fifo(fast)
# Loading b2p.altera_avalon_st_bytes_to_packets(fast)
# Loading p2b.altera_avalon_st_packets_to_bytes(fast)
# Loading transacto.altera_avalon_packets_to_master(fast)
# Loading transacto.packets_to_master(fast)
# Loading b2p_adapter.sys_master_0_b2p_adapter(fast)
# Loading p2b_adapter.sys_master_0_p2b_adapter(fast)
# Loading rst_controller.altera_reset_controller(fast)
# Loading rst_controller.altera_reset_synchronizer(fast)
# Loading rst_controller.altera_reset_synchronizer(fast__1)
# Loading onchip_memory2_0.sys_onchip_memory2_0(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading pulpino_0.core_top(fast)
# Loading pulpino_0.zeroriscy_defines(fast)
# Loading pulpino_0.zeroriscy_core_sv_unit(fast)
# Loading pulpino_0.zeroriscy_core(fast)
# Loading pulpino_0.cluster_clock_gating(fast)
# Loading pulpino_0.zeroriscy_if_stage_sv_unit(fast)
# Loading pulpino_0.zeroriscy_if_stage(fast)
# Loading pulpino_0.zeroriscy_prefetch_buffer(fast)
# Loading pulpino_0.zeroriscy_fetch_fifo(fast)
# Loading pulpino_0.zeroriscy_compressed_decoder_sv_unit(fast)
# Loading pulpino_0.zeroriscy_compressed_decoder(fast)
# Loading pulpino_0.zeroriscy_id_stage_sv_unit(fast)
# Loading pulpino_0.zeroriscy_id_stage(fast)
# Loading pulpino_0.zeroriscy_register_file(fast)
# Loading pulpino_0.zeroriscy_decoder_sv_unit(fast)
# Loading pulpino_0.zeroriscy_decoder(fast)
# Loading pulpino_0.zeroriscy_controller_sv_unit(fast)
# Loading pulpino_0.zeroriscy_controller(fast)
# Loading pulpino_0.zeroriscy_int_controller_sv_unit(fast)
# Loading pulpino_0.zeroriscy_int_controller(fast)
# Loading pulpino_0.zeroriscy_ex_block_sv_unit(fast)
# Loading pulpino_0.zeroriscy_ex_block(fast)
# Loading pulpino_0.zeroriscy_alu_sv_unit(fast)
# Loading pulpino_0.zeroriscy_alu(fast)
# Loading pulpino_0.zeroriscy_multdiv_fast_sv_unit(fast)
# Loading pulpino_0.zeroriscy_multdiv_fast(fast)
# Loading pulpino_0.zeroriscy_load_store_unit(fast)
# Loading pulpino_0.zeroriscy_cs_registers_sv_unit(fast)
# Loading pulpino_0.zeroriscy_cs_registers(fast)
# Loading pulpino_0.zeroriscy_debug_unit_sv_unit(fast)
# Loading pulpino_0.zeroriscy_debug_unit(fast)
# Loading timer_0.sys_timer_0(fast)
# Loading mm_interconnect_0.sys_mm_interconnect_0(fast)
# Loading pulpino_0_avalon_master_instr_translator.altera_merlin_master_translator(fast)
# Loading onchip_memory2_0_s1_translator.altera_merlin_slave_translator(fast)
# Loading mm_interconnect_1.sys_mm_interconnect_1(fast)
# Loading pulpino_0_avalon_master_instr_translator.altera_merlin_master_translator(fast__1)
# Loading pulpino_0_avalon_master_instr_translator.altera_merlin_master_translator(fast__2)
# Loading onchip_memory2_0_s1_translator.altera_merlin_slave_translator(fast__1)
# Loading onchip_memory2_0_s1_translator.altera_merlin_slave_translator(fast__2)
# Loading onchip_memory2_0_s1_translator.altera_merlin_slave_translator(fast__3)
# Loading onchip_memory2_0_s1_translator.altera_merlin_slave_translator(fast__4)
# Loading pulpino_0_avalon_master_lsu_agent.altera_merlin_master_agent(fast)
# Loading pulpino_0_avalon_master_lsu_agent.altera_merlin_master_agent(fast__1)
# Loading jtag_uart_0_avalon_jtag_slave_agent.altera_merlin_slave_agent(fast)
# Loading jtag_uart_0_avalon_jtag_slave_agent.altera_merlin_burst_uncompressor(fast)
# Loading pulpino_0_avalon_master_lsu_limiter.altera_avalon_sc_fifo(fast__1)
# Loading router.sys_mm_interconnect_1_router(fast)
# Loading router.sys_mm_interconnect_1_router_default_decode(fast)
# Loading router_001.sys_mm_interconnect_1_router_001(fast)
# Loading router_001.sys_mm_interconnect_1_router_001_default_decode(fast)
# Loading router_002.sys_mm_interconnect_1_router_002(fast)
# Loading router_002.sys_mm_interconnect_1_router_002_default_decode(fast)
# Loading router_014.sys_mm_interconnect_1_router_014(fast)
# Loading router_014.sys_mm_interconnect_1_router_014_default_decode(fast)
# Loading router_015.sys_mm_interconnect_1_router_015(fast)
# Loading router_015.sys_mm_interconnect_1_router_015_default_decode(fast)
# Loading pulpino_0_avalon_master_lsu_limiter.altera_merlin_traffic_limiter(fast)
# Loading cmd_demux.sys_mm_interconnect_1_cmd_demux(fast)
# Loading cmd_demux_001.sys_mm_interconnect_1_cmd_demux_001(fast)
# Loading cmd_mux.sys_mm_interconnect_1_cmd_mux(fast)
# Loading cmd_mux_012.sys_mm_interconnect_1_cmd_mux_012(fast)
# Loading cmd_mux_012.altera_merlin_arbitrator(fast)
# Loading cmd_mux_012.altera_merlin_arb_adder(fast)
# Loading rsp_demux.sys_mm_interconnect_1_rsp_demux(fast)
# Loading rsp_demux_012.sys_mm_interconnect_1_rsp_demux_012(fast)
# Loading rsp_mux.sys_mm_interconnect_1_rsp_mux(fast)
# Loading rsp_mux.altera_merlin_arbitrator(fast)
# Loading rsp_mux.altera_merlin_arb_adder(fast)
# Loading rsp_mux_001.sys_mm_interconnect_1_rsp_mux_001(fast)
# Loading rsp_mux_001.altera_merlin_arbitrator(fast)
# Loading rsp_mux_001.altera_merlin_arb_adder(fast)
# Loading avalon_st_adapter.sys_mm_interconnect_1_avalon_st_adapter(fast)
# Loading error_adapter_0.sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0(fast)
# Loading irq_mapper.sys_irq_mapper(fast)
# Loading rst_controller.altera_reset_controller(fast__1)
# Loading work.adc_mock(fast)
# Loading work.simple_rom(fast)
# Loading work.shift_register_bank(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'ir_out'. The port definition is at: /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_jtag_sld_node.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /tbench/dut/u0/master_0/jtag_phy_embedded_in_jtag_master/genblk1/node File: /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_jtag_interface.v Line: 87
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$redmemh' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /tbench/adc/fake_adc_data File: /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/simple_rom.v Line: 15
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tbench.dut.clock_conversion.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tbench.dut.clock_conversion.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 25 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 20000.000000
# Info: output_clock_low_period = 20000.000000
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$redmemh'
#    Time: 0 ps  Iteration: 0  Process: /tbench/adc/fake_adc_data/#INITIAL#14 File: /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/simple_rom.v Line: 15
# 
# 
# 
# 
# =====================================
#              ADC MOC TEST
# =====================================
#  run -all
# 
# 
# 
# - - - - - - - - - - - - - - - - -
# TESTING MEMORY ADDRESS:           0
# - - - - - - - - - - - - - - - - -
# 
# 
# Button pressed
# Button released
# 
# 
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# 
# 
# 
# 
# Test case           0 ended
# 
# 
# 
# 
# 
# - - - - - - - - - - - - - - - - -
# TESTING MEMORY ADDRESS:           1
# - - - - - - - - - - - - - - - - -
# 
# 
# Button pressed
# Button released
# 
# 
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# -
# |
# 
# 
# 
# 
# Test case           1 ended
# 
# 
# 
# 
# 
# ============================
#       SIMULATION ENDED
# ============================
# Number of tasks:           0
# Number of errors:           0
# FInal time:             10500000
# 
# 
# 
# ** Note: $stop    : /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv(268)
#    Time: 10500 ns  Iteration: 0  Instance: /tbench
# Break in Module tbench at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/tbench.sv line 268
