Starting…
Running 'Verilator.Lint' at 'runs/RUN_2025-08-07_17-11-31/01-verilator-lint'…
Logging subprocess to [repr.filename]'runs/RUN_2025-08-07_17-11-31/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/RUN_2025-08-07_17-11-31/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/RUN_2025-08-07_17-11-31/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/RUN_2025-08-07_17-11-31/04-checker-lintwarnings'…
15 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/RUN_2025-08-07_17-11-31/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/RUN_2025-08-07_17-11-31/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Subprocess had a non-zero exit.
Last 10 line(s):
Generating RTLIL representation for module `\adder'.

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\reg_b'.
Generating RTLIL representation for module `\reg_b'.

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\reg_a'.
Generating RTLIL representation for module `\reg_a'.

4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\memory'.
/home/user/Documents/heiChips2025_project/sap_1/heichips25-template/src/memory.v:12: ERROR: Can not open file `../simulation_srcs/program.bin` for \$readmemh.

Full log file: 'runs/RUN_2025-08-07_17-11-31/05-yosys-jsonheader/yosys-jsonheader.log'
