#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Mon Mar 21 08:20:25 2022
# Process ID: 8704
# Current directory: C:/Users/student/Downloads/VGA_Wierzbinka
# Command line: vivado.exe -mode tcl -source run.tcl -tclargs simulation
# Log file: C:/Users/student/Downloads/VGA_Wierzbinka/vivado.log
# Journal file: C:/Users/student/Downloads/VGA_Wierzbinka\vivado.jou
#-----------------------------------------------------------
source run.tcl
source testbench.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source testbench.tcl
set_property -name {xsim.simulate.runtime} -value {100ms} -objects [get_filesets sim_1]
restart
run all
restart
run all
relaunch_sim
run all
file mkdir C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new
close [ open C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v w ]
add_files C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v w ]
add_files C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
refresh_design
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
close_sim
