rxfsts	,	V_128
ps	,	V_11
GMAC_RX_FLOW_CTRL_RFE	,	V_64
magic_pkt_en	,	V_31
trcsts	,	V_116
dwmac4_rane	,	F_27
GMAC_DEBUG_RFCFCSTS_MASK	,	V_161
FLOW_TX	,	V_66
dev	,	V_39
pmt	,	V_18
mtl_rx_fifo_read_ctrl_read_data	,	V_142
mac_tx_frame_ctrl_xfer	,	V_153
unlikely	,	F_34
GMAC_CONFIG_JE	,	V_10
perfect_uc_entries	,	V_167
"\tReceive Flow-Control ON\n"	,	L_6
PCS_RGSMIIIS_IRQ	,	V_108
CORE_IRQ_MTL_RX_OVERFLOW	,	V_107
GMAC_HASH_TAB_0_31	,	V_47
dwmac4_flow_ctrl	,	F_23
mmtl_fifo_ctrl	,	V_114
mtl_rx_fifo_ctrl_active	,	V_147
GFP_KERNEL	,	V_172
pcs_speed	,	V_87
GMAC_PHYIF_CTRLSTATUS_LNKMOD_MASK	,	V_91
pause_time	,	V_59
"\tReg No. %d (offset 0x%x): 0x%08x\n"	,	L_2
mac_tx_frame_ctrl_idle	,	V_158
mii	,	V_181
GMAC_INT_PMT_EN	,	V_19
netdev_for_each_uc_addr	,	F_22
dwmac_rane	,	F_28
GMAC_DEBUG_TFCSTS_XFER	,	V_152
hwid	,	V_170
bitrev32	,	F_18
MTL_DEBUG_RRCSTS_SHIFT	,	V_129
dwmac_pcs_isr	,	F_36
pr_info	,	F_32
MTL_CHAN_INT_CTRL	,	F_35
"Full"	,	L_10
GMAC_DEBUG_RFCFCSTS_SHIFT	,	V_163
i	,	V_23
MTL_DEBUG_RXFSTS_FULL	,	V_130
MTL_RX_OVERFLOW_INT	,	V_106
mtl_rx_fifo_fill_below_thresh	,	V_135
crc32_le	,	F_19
x	,	V_77
wake_up_frame_en	,	V_34
pcs_duplex	,	V_90
__iomem	,	T_1
duplex	,	V_57
dwmac4_phystatus	,	F_31
GMAC_DEBUG_TPESTS	,	V_159
MTL_INT_STATUS	,	V_104
mac_gmii_rx_proto_engine	,	V_165
HASH_TABLE_SIZE	,	V_45
reg	,	V_55
netdev_uc_count	,	F_20
netdev_mc_count	,	F_15
mtl_int_qx_status	,	V_92
ret	,	V_94
dwmac4_debug	,	F_37
dwmac4_dma_ops	,	V_188
"GMAC Flow-Control:\n"	,	L_5
netdev_mc_empty	,	F_16
SPEED_10	,	V_15
IFF_ALLMULTI	,	V_44
MTL_DEBUG_TRCSTS_WRITE	,	V_118
GMAC_MDIO_ADDR	,	V_182
ilog2	,	F_42
global_unicast	,	V_33
MTL_CHAN_RX_DEBUG	,	F_39
adv	,	V_75
MTL_DEBUG_RRCSTS_RSTAT	,	V_141
netdev_uc_empty	,	F_21
port	,	V_178
dwmac_ctrl_ane	,	F_26
dwmac410_dma_ops	,	V_187
GMAC_MAX_PERFECT_ADDRESSES	,	V_54
fc	,	V_58
GMAC_DEBUG_TFCSTS_SHIFT	,	V_151
"\tTransmit Flow-Control ON\n"	,	L_7
GMAC_CONFIG	,	V_7
pcs_link	,	V_83
mtl_rx_fifo_fill_above_thresh	,	V_133
speed	,	V_180
mtl_rx_fifo_read_ctrl_status	,	V_144
irq_rgmii_n	,	V_80
netdev_hw_addr	,	V_50
mtl_tx_fifo_read_ctrl_write	,	V_119
mtl_tx_fifo_read_ctrl_wait	,	V_121
kzalloc	,	F_41
rgmii_adv	,	V_74
mmc_rx_irq	,	V_98
GMAC_PCS_BASE	,	V_72
mac_gmii_tx_proto_engine	,	V_160
GMAC_REG_NUM	,	V_24
GMAC_PHYIF_CTRLSTATUS_SPEED_SHIFT	,	V_85
GMAC_TX_FLOW_CTRL_TFE	,	V_67
mac_tx_frame_ctrl_pause	,	V_155
pcs	,	V_20
WAKE_MAGIC	,	V_29
GMAC_PACKET_FILTER_HMC	,	V_52
synopsys_id	,	V_168
GMAC_VERSION	,	V_171
GMAC_MDIO_DATA	,	V_184
GMAC_PCS_IRQ_DEFAULT	,	V_21
mc_filter	,	V_49
MTL_DEBUG_RXFSTS_MASK	,	V_127
GMAC_RX_FLOW_CTRL	,	V_65
mtl_tx_fifo_read_ctrl_read	,	V_123
GMAC_INT_EN	,	V_22
ha	,	V_51
dma	,	V_186
WAKE_UCAST	,	V_32
pr_debug	,	F_5
dwmac4_set_filter	,	F_14
mmc_rx_irq_n	,	V_99
GMAC_PACKET_FILTER_PR	,	V_43
mmc_tx_irq_n	,	V_97
mtl_rx_fifo_read_ctrl_idle	,	V_145
channel	,	V_60
dwmac4_irq_status	,	F_33
pmt_irq	,	V_102
dwmac4_setup	,	F_40
"GMAC: WOL Magic frame\n"	,	L_3
bit_nr	,	V_53
MTL_DEBUG_TWCSTS	,	V_113
hw	,	V_2
GMAC_PACKET_FILTER_PM	,	V_46
mac_device_info	,	V_1
speed_value	,	V_82
GMAC_INT_DEFAULT_MASK	,	V_17
flow	,	V_62
dwmac4_get_umac_addr	,	F_12
loopback	,	V_71
MTL_DEBUG_TRCSTS_READ	,	V_122
GMAC_CONFIG_IPC	,	V_27
STMMAC_CHAN0	,	V_61
base_addr	,	V_40
dwmac4_set_umac_addr	,	F_8
mtl_tx_fifo_read_ctrl_idle	,	V_124
GMAC_PHYIF_CTRLSTATUS_SPEED_125	,	V_86
MTL_DEBUG_RWCSTS	,	V_146
GMAC_CONFIG_2K	,	V_9
SPEED_1000	,	V_13
dwmac4_ctrl_ane	,	F_25
dwmac_get_adv_lp	,	F_30
GMAC_ADDR_LOW	,	F_11
status	,	V_78
mcbins	,	V_166
MTL_DEBUG_RXFSTS_BT	,	V_134
flags	,	V_41
net_device	,	V_38
MTL_CHAN_TX_DEBUG	,	F_38
MTL_DEBUG_RRCSTS_MASK	,	V_137
mac	,	V_169
GMAC_HASH_TAB_32_63	,	V_48
MTL_DEBUG_RRCSTS_FLUSH	,	V_139
mtl_rx_fifo_read_ctrl_flush	,	V_140
stmmac_dwmac4_set_mac_addr	,	F_9
GMAC_TX_FLOW_CTRL_PT_SHIFT	,	V_68
dwmac4_ops	,	V_176
MTL_DEBUG_TXPAUSED	,	V_125
ioaddr	,	V_4
GMAC_CONFIG_PS	,	V_14
GMAC_PHYIF_CTRLSTATUS_SPEED	,	V_84
"Half"	,	L_11
restart	,	V_73
stmmac_extra_stats	,	V_76
stmmac_dwmac4_get_mac_addr	,	F_13
mtl_rx_fifo_fill_level_empty	,	V_136
IFF_PROMISC	,	V_42
"GMAC: WOL on global unicast\n"	,	L_4
GMAC_DEBUG_TFCSTS_MASK	,	V_149
"\tDWMAC4 regs (base addr = 0x%p)\n"	,	L_1
mtl_tx_status_fifo_full	,	V_110
srgmi_ral	,	V_70
mtl_rx_fifo_fill_level_full	,	V_131
data	,	V_183
GMAC_PACKET_FILTER	,	V_56
mmc_rx_csum_offload_irq_n	,	V_101
MTL_DEBUG_TRCSTS_SHIFT	,	V_117
GMAC_PHYIF_CONTROL_STATUS	,	V_79
mmc_tx_irq	,	V_96
mode	,	V_28
"\tduplex mode: PAUSE %d\n"	,	L_8
dwmac4_dump_regs	,	F_4
MTL_DEBUG_TXFSTS	,	V_111
u32	,	T_2
SPEED_100	,	V_89
offset	,	V_25
MTL_DEBUG_RXFSTS_AT	,	V_132
dwmac4_pmt	,	F_7
mcast_bits_log2	,	V_175
pcsr	,	V_5
dwmac4_rx_ipc_enable	,	F_6
intr_status	,	V_93
mtu	,	V_3
GMAC_CONFIG_FES	,	V_16
MTL_INT_Q0	,	V_105
"Link is Up - %d/%s\n"	,	L_9
irq_receive_pmt_irq_n	,	V_103
DWMAC_CORE_4_00	,	V_185
GMAC_PMT	,	V_35
GMAC_PHYIF_CTRLSTATUS_LNKSTS	,	V_81
multicast_filter_bins	,	V_173
link	,	V_177
GMAC_PHYIF_CTRLSTATUS_SPEED_25	,	V_88
GMAC_DEBUG_TFCSTS_GEN_PAUSE	,	V_154
"Link is Down\n"	,	L_12
FLOW_RX	,	V_63
rrcsts	,	V_138
dwmac4_core_init	,	F_1
unicast_filter_entries	,	V_174
rx_csum	,	V_26
GMAC_INT_STATUS	,	V_95
MTL_DEBUG_TRCSTS_TXW	,	V_120
mac_rx_frame_ctrl_fifo	,	V_162
ane	,	V_69
MTL_DEBUG_RRCSTS_RDATA	,	V_143
GMAC_CORE_INIT	,	V_8
addr	,	V_36
value	,	V_6
power_down	,	V_30
GMAC_CONFIG_TE	,	V_12
tfcsts	,	V_150
dwmac4_get_adv_lp	,	F_29
GMAC_DEBUG	,	V_148
GMAC_QX_TX_FLOW_CTRL	,	F_24
readl	,	F_2
stmmac_get_synopsys_id	,	F_43
writel	,	F_3
mac_tx_frame_ctrl_wait	,	V_157
netdev_for_each_mc_addr	,	F_17
mtl_tx_fifo_not_empty	,	V_112
GMAC_CONFIG_DM	,	V_179
MTL_DEBUG_TXSTSFSTS	,	V_109
reg_n	,	V_37
mmc_rx_csum_offload_irq	,	V_100
mac_tx_in_pause	,	V_126
MTL_DEBUG_TRCSTS_MASK	,	V_115
GMAC_DEBUG_RPESTS	,	V_164
GMAC_ADDR_HIGH	,	F_10
GMAC_DEBUG_TFCSTS_WAIT	,	V_156
