/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [19:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [10:0] celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [9:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [16:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [21:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_1z[0] ? in_data[140] : celloutsig_1_0z);
  assign celloutsig_0_19z = !(in_data[71] ? celloutsig_0_2z[9] : _00_);
  assign celloutsig_0_27z = !(celloutsig_0_1z[11] ? celloutsig_0_25z[0] : celloutsig_0_0z[1]);
  assign celloutsig_1_18z = ~(celloutsig_1_12z[10] | in_data[111]);
  assign celloutsig_0_40z = ~((celloutsig_0_37z[7] | celloutsig_0_26z[5]) & celloutsig_0_24z[3]);
  assign celloutsig_0_41z = ~((celloutsig_0_27z | celloutsig_0_18z) & celloutsig_0_9z);
  assign celloutsig_1_19z = ~((celloutsig_1_17z | celloutsig_1_8z) & celloutsig_1_11z);
  assign celloutsig_1_8z = celloutsig_1_0z | ~(celloutsig_1_1z[4]);
  assign celloutsig_1_11z = celloutsig_1_1z[0] | ~(celloutsig_1_5z[2]);
  assign celloutsig_0_1z = { in_data[19:11], celloutsig_0_0z, celloutsig_0_0z } + { in_data[93:81], celloutsig_0_0z };
  reg [3:0] _12_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _12_ <= 4'h0;
    else _12_ <= celloutsig_0_12z;
  assign { _00_, _01_[2:0] } = _12_;
  assign celloutsig_0_0z = in_data[10:7] / { 1'h1, in_data[92:90] };
  assign celloutsig_0_42z = { celloutsig_0_37z[5:2], celloutsig_0_39z, celloutsig_0_41z, celloutsig_0_19z, celloutsig_0_37z[9:1], 1'h0 } / { 1'h1, celloutsig_0_32z[3:1], celloutsig_0_40z, celloutsig_0_29z, celloutsig_0_39z };
  assign celloutsig_0_14z = in_data[59:40] / { 1'h1, celloutsig_0_3z[12:10], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_2z = in_data[133:110] === { in_data[187:169], celloutsig_1_1z };
  assign celloutsig_0_10z = in_data[48:41] === { in_data[60:58], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_18z = { celloutsig_0_6z[6], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z } === { celloutsig_0_14z[14:6], celloutsig_0_11z };
  assign celloutsig_0_4z = in_data[76:72] <= celloutsig_0_2z[8:4];
  assign celloutsig_0_7z = { celloutsig_0_2z[5:2], celloutsig_0_5z } <= { celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z } || { in_data[171:166], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_14z[14:13], celloutsig_0_5z, celloutsig_0_19z } < { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_6z = in_data[128] & ~(celloutsig_1_0z);
  assign celloutsig_0_32z = { celloutsig_0_27z, celloutsig_0_23z } * { celloutsig_0_3z[4:1], _00_, _01_[2:0] };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } * in_data[125:104];
  assign celloutsig_0_11z = in_data[47:42] * { celloutsig_0_2z[14:10], celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_15z, celloutsig_0_0z } * { celloutsig_0_1z[6:3], celloutsig_0_8z };
  assign celloutsig_0_2z = celloutsig_0_1z[14:0] * in_data[22:8];
  assign celloutsig_0_25z = { celloutsig_0_6z[3:2], celloutsig_0_10z } * { celloutsig_0_3z[2:1], celloutsig_0_8z };
  assign celloutsig_0_26z = celloutsig_0_2z[14:3] * celloutsig_0_6z[11:0];
  assign celloutsig_0_34z = { celloutsig_0_25z[1:0], celloutsig_0_25z, celloutsig_0_25z } != celloutsig_0_6z[10:3];
  assign celloutsig_1_9z = { celloutsig_1_5z[5:0], celloutsig_1_2z } != { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_9z = & celloutsig_0_1z[15:1];
  assign celloutsig_0_5z = | celloutsig_0_2z[12:6];
  assign celloutsig_1_4z = ^ in_data[183:180];
  assign celloutsig_1_1z = in_data[168:164] >> in_data[154:150];
  assign celloutsig_1_12z = { celloutsig_1_5z[17:14], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_10z } >> { celloutsig_1_5z[10:1], celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_22z = { celloutsig_0_6z[9], celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_18z } >> { celloutsig_0_3z[4:1], celloutsig_0_7z };
  assign celloutsig_0_24z = in_data[24:21] >> { celloutsig_0_14z[9:7], celloutsig_0_10z };
  assign celloutsig_0_3z = in_data[59:44] ^ celloutsig_0_1z[15:0];
  assign celloutsig_0_12z = { celloutsig_0_3z[2:1], celloutsig_0_4z, celloutsig_0_10z } ^ in_data[66:63];
  assign celloutsig_0_23z = { celloutsig_0_1z[2:1], celloutsig_0_16z } ^ { celloutsig_0_0z[1:0], celloutsig_0_8z, _00_, _01_[2:0] };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_6z = { celloutsig_0_2z[12:3], celloutsig_0_4z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_29z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_29z = { celloutsig_0_12z, celloutsig_0_23z };
  assign celloutsig_0_39z = ~((celloutsig_0_24z[2] & celloutsig_0_34z) | (celloutsig_0_7z & celloutsig_0_15z));
  assign celloutsig_1_0z = ~((in_data[118] & in_data[151]) | (in_data[126] & in_data[129]));
  assign celloutsig_1_3z = ~((in_data[104] & celloutsig_1_2z) | (celloutsig_1_0z & celloutsig_1_1z[1]));
  assign celloutsig_1_17z = ~((celloutsig_1_12z[3] & celloutsig_1_7z) | (celloutsig_1_9z & celloutsig_1_4z));
  assign celloutsig_0_8z = ~((celloutsig_0_5z & celloutsig_0_7z) | (in_data[67] & celloutsig_0_2z[14]));
  assign celloutsig_0_15z = ~((celloutsig_0_12z[3] & in_data[32]) | (celloutsig_0_0z[0] & celloutsig_0_12z[0]));
  assign { celloutsig_0_37z[8:4], celloutsig_0_37z[2:1], celloutsig_0_37z[3], celloutsig_0_37z[9] } = { celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_8z } ^ { celloutsig_0_26z[4:2], celloutsig_0_4z, _00_, _01_[1:0], _01_[2], celloutsig_0_26z[5] };
  assign _01_[3] = _00_;
  assign celloutsig_0_37z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
