\hypertarget{stm32h7xx__hal__rcc_8c_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+rcc.\+c}
\label{stm32h7xx__hal__rcc_8c_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_rcc.c@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_rcc.c}}
\mbox{\hyperlink{stm32h7xx__hal__rcc_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00068}00068\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00069}00069\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal_8h}{stm32h7xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00070}00070\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00080}00080\ \textcolor{preprocessor}{\#ifdef\ HAL\_RCC\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00081}00081\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00082}00082\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00083}00083\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00084}00084\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00088}00088\ \textcolor{preprocessor}{\#define\ MCO1\_CLK\_ENABLE()\ \ \ \ \ \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00089}00089\ \textcolor{preprocessor}{\#define\ MCO1\_GPIO\_PORT\ \ \ \ \ \ \ \ GPIOA}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00090}00090\ \textcolor{preprocessor}{\#define\ MCO1\_PIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PIN\_8}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00091}00091\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00092}00092\ \textcolor{preprocessor}{\#define\ MCO2\_CLK\_ENABLE()\ \ \ \ \ \ \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00093}00093\ \textcolor{preprocessor}{\#define\ MCO2\_GPIO\_PORT\ \ \ \ \ \ \ \ \ GPIOC}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00094}00094\ \textcolor{preprocessor}{\#define\ MCO2\_PIN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PIN\_9}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00099}00099\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00107}00107\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00108}00108\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00109}00109\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00190}00190\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{HAL\_RCC\_DeInit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00191}00191\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00192}00192\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00193}00193\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00194}00194\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Increasing\ the\ CPU\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00195}00195\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e97bd359d67e08994fb0ecb47f35329}{FLASH\_LATENCY\_DEFAULT}}\ \ >\ \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\_\_HAL\_FLASH\_GET\_LATENCY}}())}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00196}00196\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00197}00197\ \ \ \ \ \textcolor{comment}{/*\ Program\ the\ new\ number\ of\ wait\ states\ to\ the\ LATENCY\ bits\ in\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00198}00198\ \ \ \ \ \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gac1c9f459b798cc3700b90a6245df5a1a}{\_\_HAL\_FLASH\_SET\_LATENCY}}(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e97bd359d67e08994fb0ecb47f35329}{FLASH\_LATENCY\_DEFAULT}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00199}00199\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00200}00200\ \ \ \ \ \textcolor{comment}{/*\ Check\ that\ the\ new\ number\ of\ wait\ states\ is\ taken\ into\ account\ to\ access\ the\ Flash}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00201}00201\ \textcolor{comment}{\ \ \ \ memory\ by\ reading\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00202}00202\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\_\_HAL\_FLASH\_GET\_LATENCY}}()\ !=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e97bd359d67e08994fb0ecb47f35329}{FLASH\_LATENCY\_DEFAULT}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00203}00203\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00204}00204\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00205}00205\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00207}00207\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00208}00208\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00210}00210\ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00211}00211\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00212}00212\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00213}00213\ \ \ \textcolor{comment}{/*\ Set\ HSION\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00214}00214\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00215}00215\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00216}00216\ \ \ \textcolor{comment}{/*\ Wait\ till\ HSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00217}00217\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00218}00218\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00219}00219\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gad9e56670dcbbe9dbc3a8971b36bbec58}{HSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00220}00220\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00221}00221\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00222}00222\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00223}00223\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00224}00224\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00225}00225\ \ \ \textcolor{comment}{/*\ Set\ HSITRIM[6:0]\ bits\ to\ the\ reset\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00226}00226\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>HSICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8fd2c202c4be05550d6f177d5ce2b77}{RCC\_HSICFGR\_HSITRIM\_6}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00227}00227\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00228}00228\ \ \ \textcolor{comment}{/*\ Reset\ CFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00229}00229\ \ \ \mbox{\hyperlink{group___exported__macros_ga1378fbdda39f40b85420df55f41460ef}{CLEAR\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00230}00230\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00231}00231\ \ \ \textcolor{comment}{/*\ Update\ the\ SystemCoreClock\ and\ SystemD2Clock\ global\ variables\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00232}00232\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00233}00233\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}}\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00234}00234\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00235}00235\ \ \ \textcolor{comment}{/*\ Adapt\ Systick\ interrupt\ period\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00236}00236\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___h_a_l_ga879cdb21ef051eb81ec51c18147397d5}{HAL\_InitTick}}(\mbox{\hyperlink{group___h_a_l___exported___variables_ga3000c5e83924ed2debb1849c738d4be2}{uwTickPrio}})\ !=\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00237}00237\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00238}00238\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00239}00239\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00240}00240\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00241}00241\ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00242}00242\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00243}00243\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00244}00244\ \ \ \textcolor{comment}{/*\ Wait\ till\ clock\ switch\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00245}00245\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00246}00246\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00247}00247\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gab3caadc0f23d394d1033aba55d31fcdc}{CLOCKSWITCH\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00248}00248\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00249}00249\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00250}00250\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00251}00251\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00252}00252\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00253}00253\ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00254}00254\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00256}00256\ \ \ \textcolor{comment}{/*\ Reset\ CSION,\ CSIKERON,\ HSEON,\ HSI48ON,\ HSECSSON,\ HSIDIV\ bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00257}00257\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}}|\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\_CR\_HSIDIV}}|\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3fcb8d0f9b48b602b94bd55c31bdda4}{RCC\_CR\_HSIDIVF}}|\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\_CR\_CSION}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ce8304061c77e829afaa5f2abc4711}{RCC\_CR\_CSIKERON}}\ \ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00258}00258\ \ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\_CR\_HSI48ON}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82238a861d7c3fb32a66b060216c2d3}{RCC\_CR\_CSSHSEON}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00259}00259\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00260}00260\ \ \ \textcolor{comment}{/*\ Wait\ till\ HSE\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00261}00261\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00262}00262\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00263}00263\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gac0cd4ed24fa948844e1a40b12c450f32}{HSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00264}00264\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00265}00265\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00266}00266\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00267}00267\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00268}00268\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00269}00269\ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00270}00270\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00271}00271\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00272}00272\ \ \ \textcolor{comment}{/*\ Clear\ PLLON\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00273}00273\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cad9a81f5c5544f46c742ae1aa64ae2}{RCC\_CR\_PLL1ON}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00274}00274\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00275}00275\ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00276}00276\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\_CR\_PLL1RDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00277}00277\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00278}00278\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00279}00279\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00280}00280\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00281}00281\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00282}00282\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00284}00284\ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00285}00285\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00286}00286\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00287}00287\ \ \ \textcolor{comment}{/*\ Reset\ PLL2ON\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00288}00288\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250f64c1041b823f2bd5dbbb4c54a2d5}{RCC\_CR\_PLL2ON}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00289}00289\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00290}00290\ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL2\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00291}00291\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00292}00292\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00293}00293\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00294}00294\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00295}00295\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00296}00296\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00297}00297\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00298}00298\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00299}00299\ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00300}00300\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00301}00301\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00302}00302\ \ \ \textcolor{comment}{/*\ Reset\ PLL3\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00303}00303\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7f10468741ab47dc34808af0e49b2b}{RCC\_CR\_PLL3ON}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00304}00304\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00305}00305\ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL3\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00306}00306\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\_CR\_PLL3RDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00307}00307\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00308}00308\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00309}00309\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00310}00310\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00311}00311\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00312}00312\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00313}00313\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00314}00314\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_HPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00315}00315\ \ \ \textcolor{comment}{/*\ Reset\ D1CFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00316}00316\ \ \ \mbox{\hyperlink{group___exported__macros_ga1378fbdda39f40b85420df55f41460ef}{CLEAR\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00317}00317\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00318}00318\ \ \ \textcolor{comment}{/*\ Reset\ D2CFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00319}00319\ \ \ \mbox{\hyperlink{group___exported__macros_ga1378fbdda39f40b85420df55f41460ef}{CLEAR\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00320}00320\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00321}00321\ \ \ \textcolor{comment}{/*\ Reset\ D3CFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00322}00322\ \ \ \mbox{\hyperlink{group___exported__macros_ga1378fbdda39f40b85420df55f41460ef}{CLEAR\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D3CFGR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00323}00323\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00324}00324\ \ \ \textcolor{comment}{/*\ Reset\ CDCFGR1\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00325}00325\ \ \ \mbox{\hyperlink{group___exported__macros_ga1378fbdda39f40b85420df55f41460ef}{CLEAR\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00326}00326\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00327}00327\ \ \ \textcolor{comment}{/*\ Reset\ CDCFGR2\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00328}00328\ \ \ \mbox{\hyperlink{group___exported__macros_ga1378fbdda39f40b85420df55f41460ef}{CLEAR\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00329}00329\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00330}00330\ \ \ \textcolor{comment}{/*\ Reset\ SRDCFGR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00331}00331\ \ \ \mbox{\hyperlink{group___exported__macros_ga1378fbdda39f40b85420df55f41460ef}{CLEAR\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SRDCFGR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00332}00332\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00333}00333\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00334}00334\ \ \ \textcolor{comment}{/*\ Reset\ PLLCKSELR\ register\ to\ default\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00335}00335\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de51f5da38ab55c706f56483365e71c}{RCC\_PLLCKSELR\_DIVM1\_5}}|\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2df1b5326f40b5b6cbfd2fe94924252}{RCC\_PLLCKSELR\_DIVM2\_5}}|\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba177d0fbfd72b748225f350e18dbb0}{RCC\_PLLCKSELR\_DIVM3\_5}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00336}00336\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00337}00337\ \ \ \textcolor{comment}{/*\ Reset\ PLLCFGR\ register\ to\ default\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00338}00338\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR,\ 0x01FF0000U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00339}00339\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00340}00340\ \ \ \textcolor{comment}{/*\ Reset\ PLL1DIVR\ register\ to\ default\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00341}00341\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR,0x01010280U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00342}00342\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00343}00343\ \ \ \textcolor{comment}{/*\ Reset\ PLL1FRACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00344}00344\ \ \ \mbox{\hyperlink{group___exported__macros_ga1378fbdda39f40b85420df55f41460ef}{CLEAR\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1FRACR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00345}00345\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00346}00346\ \ \ \textcolor{comment}{/*\ Reset\ PLL2DIVR\ register\ to\ default\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00347}00347\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR,0x01010280U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00348}00348\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00349}00349\ \ \ \textcolor{comment}{/*\ Reset\ PLL2FRACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00350}00350\ \ \ \mbox{\hyperlink{group___exported__macros_ga1378fbdda39f40b85420df55f41460ef}{CLEAR\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2FRACR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00351}00351\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00352}00352\ \ \ \textcolor{comment}{/*\ Reset\ PLL3DIVR\ register\ to\ default\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00353}00353\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR,0x01010280U);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00355}00355\ \ \ \textcolor{comment}{/*\ Reset\ PLL3FRACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00356}00356\ \ \ \mbox{\hyperlink{group___exported__macros_ga1378fbdda39f40b85420df55f41460ef}{CLEAR\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3FRACR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00357}00357\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00358}00358\ \textcolor{preprocessor}{\#if\ defined(RCC\_CR\_HSEEXT)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00359}00359\ \ \ \textcolor{comment}{/*\ Reset\ HSEEXT\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00360}00360\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ RCC\_CR\_HSEEXT);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00361}00361\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CR\_HSEEXT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00362}00362\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00363}00363\ \ \ \textcolor{comment}{/*\ Reset\ HSEBYP\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00364}00364\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00365}00365\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00366}00366\ \ \ \textcolor{comment}{/*\ Disable\ all\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00367}00367\ \ \ \mbox{\hyperlink{group___exported__macros_ga1378fbdda39f40b85420df55f41460ef}{CLEAR\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CIER);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00368}00368\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00369}00369\ \ \ \textcolor{comment}{/*\ Clear\ all\ interrupts\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00370}00370\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CICR,0xFFFFFFFFU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00371}00371\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00372}00372\ \ \ \textcolor{comment}{/*\ Reset\ all\ RSR\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00373}00373\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>RSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4c5ba1c2b4a8793405eb9019194268}{RCC\_RSR\_RMVF}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00374}00374\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00375}00375\ \ \ \ \ \ \ \textcolor{comment}{/*\ Decreasing\ the\ number\ of\ wait\ states\ because\ of\ lower\ CPU\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00376}00376\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e97bd359d67e08994fb0ecb47f35329}{FLASH\_LATENCY\_DEFAULT}}\ \ <\ \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\_\_HAL\_FLASH\_GET\_LATENCY}}())}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00377}00377\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00378}00378\ \ \ \ \ \textcolor{comment}{/*\ Program\ the\ new\ number\ of\ wait\ states\ to\ the\ LATENCY\ bits\ in\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00379}00379\ \ \ \ \ \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gac1c9f459b798cc3700b90a6245df5a1a}{\_\_HAL\_FLASH\_SET\_LATENCY}}(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e97bd359d67e08994fb0ecb47f35329}{FLASH\_LATENCY\_DEFAULT}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00380}00380\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00381}00381\ \ \ \ \ \textcolor{comment}{/*\ Check\ that\ the\ new\ number\ of\ wait\ states\ is\ taken\ into\ account\ to\ access\ the\ Flash}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00382}00382\ \textcolor{comment}{\ \ \ \ memory\ by\ reading\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00383}00383\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\_\_HAL\_FLASH\_GET\_LATENCY}}()\ !=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e97bd359d67e08994fb0ecb47f35329}{FLASH\_LATENCY\_DEFAULT}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00384}00384\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00385}00385\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00386}00386\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00387}00387\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00388}00388\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00389}00389\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00390}00390\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00391}00391\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00392}00392\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00407}00407\ \_\_weak\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga9c504088722e03830df6caad932ad06b}{HAL\_RCC\_OscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ \ *RCC\_OscInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00408}00408\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00409}00409\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00410}00410\ \ \ uint32\_t\ temp1\_pllckcfg,\ temp2\_pllckcfg;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00411}00411\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00412}00412\ \ \ \ \ \textcolor{comment}{/*\ Check\ Null\ pointer\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00413}00413\ \ \ \textcolor{keywordflow}{if}(RCC\_OscInitStruct\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00414}00414\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00415}00415\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00416}00416\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00417}00417\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00418}00418\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00419}00419\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga3da0bb3923503cb8e84e5bd75912fbb8}{IS\_RCC\_OSCILLATORTYPE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00420}00420\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ HSE\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00421}00421\ \ \ \textcolor{keywordflow}{if}(((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{RCC\_OSCILLATORTYPE\_HSE}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{RCC\_OSCILLATORTYPE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00422}00422\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00423}00423\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00424}00424\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga287bbcafd73d07ec915c2f793301908a}{IS\_RCC\_HSE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00425}00425\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00426}00426\ \ \ \ \ \textcolor{keyword}{const}\ uint32\_t\ temp\_sysclksrc\ =\ \mbox{\hyperlink{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00427}00427\ \ \ \ \ \textcolor{keyword}{const}\ uint32\_t\ temp\_pllckselr\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00428}00428\ \ \ \ \ \textcolor{comment}{/*\ When\ the\ HSE\ is\ used\ as\ system\ clock\ or\ clock\ source\ for\ PLL\ in\ these\ cases\ HSE\ will\ not\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00429}00429\ \ \ \ \ \textcolor{keywordflow}{if}((temp\_sysclksrc\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\_CFGR\_SWS\_HSE}})\ ||\ ((temp\_sysclksrc\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776d54497552ddb777f9bb98a1c6af24}{RCC\_CFGR\_SWS\_PLL1}})\ \&\&\ ((temp\_pllckselr\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\_PLLCKSELR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3e57fce1733b4a53b9478a7d0e36e00}{RCC\_PLLCKSELR\_PLLSRC\_HSE}})))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00430}00430\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00431}00431\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\_FLAG\_HSERDY}})\ !=\ 0U)\ \&\&\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ ==\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\_HSE\_OFF}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00432}00432\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00433}00433\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00434}00434\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00435}00435\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00436}00436\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00437}00437\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00438}00438\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ new\ HSE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00439}00439\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_gaa3d98648399f15d02645ef84f6ca8e4b}{\_\_HAL\_RCC\_HSE\_CONFIG}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00440}00440\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00441}00441\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ HSE\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00442}00442\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ !=\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\_HSE\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00443}00443\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00444}00444\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00445}00445\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00446}00446\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00447}00447\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00448}00448\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\_FLAG\_HSERDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00449}00449\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00450}00450\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((uint32\_t)\ (\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gac0cd4ed24fa948844e1a40b12c450f32}{HSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00451}00451\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00452}00452\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00453}00453\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00454}00454\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00455}00455\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00456}00456\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00457}00457\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00458}00458\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00459}00459\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00460}00460\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00461}00461\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSE\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00462}00462\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\_FLAG\_HSERDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00463}00463\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00464}00464\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((uint32\_t)\ (\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gac0cd4ed24fa948844e1a40b12c450f32}{HSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00465}00465\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00466}00466\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00467}00467\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00468}00468\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00469}00469\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00470}00470\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00471}00471\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00472}00472\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ HSI\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00473}00473\ \ \ \textcolor{keywordflow}{if}(((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{RCC\_OSCILLATORTYPE\_HSI}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{RCC\_OSCILLATORTYPE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00474}00474\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00475}00475\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00476}00476\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga9d2bad5b4ad9ba8fb224ddbd949c27d6}{IS\_RCC\_HSI}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00477}00477\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga30ac800deb0d24eb3e2f929571e7efe8}{IS\_RCC\_HSICALIBRATION\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00478}00478\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00479}00479\ \ \ \ \ \textcolor{comment}{/*\ When\ the\ HSI\ is\ used\ as\ system\ clock\ it\ will\ not\ be\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00480}00480\ \ \ \ \ \textcolor{keyword}{const}\ uint32\_t\ temp\_sysclksrc\ =\ \mbox{\hyperlink{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00481}00481\ \ \ \ \ \textcolor{keyword}{const}\ uint32\_t\ temp\_pllckselr\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00482}00482\ \ \ \ \ \textcolor{keywordflow}{if}((temp\_sysclksrc\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\_CFGR\_SWS\_HSI}})\ ||\ ((temp\_sysclksrc\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776d54497552ddb777f9bb98a1c6af24}{RCC\_CFGR\_SWS\_PLL1}})\ \&\&\ ((temp\_pllckselr\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\_PLLCKSELR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c42706b17047912b1a38f9805c96cfb}{RCC\_PLLCKSELR\_PLLSRC\_HSI}})))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00483}00483\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00484}00484\ \ \ \ \ \ \ \textcolor{comment}{/*\ When\ HSI\ is\ used\ as\ system\ clock\ it\ will\ not\ be\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00485}00485\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\_FLAG\_HSIRDY}})\ !=\ 0U)\ \&\&\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}\ ==\ \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{RCC\_HSI\_OFF}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00486}00486\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00487}00487\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00488}00488\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00489}00489\ \ \ \ \ \ \ \textcolor{comment}{/*\ Otherwise,\ just\ the\ calibration\ is\ allowed\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00490}00490\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00491}00491\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00492}00492\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Adjusts\ the\ Internal\ High\ Speed\ oscillator\ (HSI)\ calibration\ value.*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00493}00493\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga7bccced288554b8598110b465701fad0}{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00494}00494\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00495}00495\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00496}00496\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00497}00497\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00498}00498\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00499}00499\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ HSI\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00500}00500\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}})!=\ \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{RCC\_HSI\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00501}00501\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00502}00502\ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Internal\ High\ Speed\ oscillator\ (HSI,\ HSIDIV2,HSIDIV4,\ or\ HSIDIV8)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00503}00503\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga0b407a9e7c3eda603326c29e57d065e4}{\_\_HAL\_RCC\_HSI\_CONFIG}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00504}00504\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00505}00505\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00506}00506\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00507}00507\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00508}00508\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00509}00509\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\_FLAG\_HSIRDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00510}00510\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00511}00511\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gad9e56670dcbbe9dbc3a8971b36bbec58}{HSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00512}00512\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00513}00513\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00514}00514\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00515}00515\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00516}00516\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00517}00517\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Adjusts\ the\ Internal\ High\ Speed\ oscillator\ (HSI)\ calibration\ value.*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00518}00518\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga7bccced288554b8598110b465701fad0}{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00519}00519\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00520}00520\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00521}00521\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00522}00522\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Internal\ High\ Speed\ oscillator\ (HSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00523}00523\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga0c0dc8bc0ef58703782f45b4e487c031}{\_\_HAL\_RCC\_HSI\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00524}00524\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00525}00525\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00526}00526\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00527}00527\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00528}00528\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSI\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00529}00529\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\_FLAG\_HSIRDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00530}00530\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00531}00531\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gad9e56670dcbbe9dbc3a8971b36bbec58}{HSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00532}00532\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00533}00533\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00534}00534\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00535}00535\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00536}00536\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00537}00537\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00538}00538\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00539}00539\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ CSI\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00540}00540\ \ \ \textcolor{keywordflow}{if}(((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga6c622a0350a09009f47653935364a911}{RCC\_OSCILLATORTYPE\_CSI}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga6c622a0350a09009f47653935364a911}{RCC\_OSCILLATORTYPE\_CSI}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00541}00541\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00542}00542\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00543}00543\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaf62b4757433d3aeb751491cf6ddc189f}{IS\_RCC\_CSI}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7a5e7e72ba93d00a31f04c2bfead181c}{CSIState}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00544}00544\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga059fb6f33fe25d512289cc5151962c24}{IS\_RCC\_CSICALIBRATION\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a5b2e252e8336482c5e9a333610321116}{CSICalibrationValue}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00545}00545\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00546}00546\ \ \ \ \ \textcolor{comment}{/*\ When\ the\ CSI\ is\ used\ as\ system\ clock\ it\ will\ not\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00547}00547\ \ \ \ \ \textcolor{keyword}{const}\ uint32\_t\ temp\_sysclksrc\ =\ \mbox{\hyperlink{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00548}00548\ \ \ \ \ \textcolor{keyword}{const}\ uint32\_t\ temp\_pllckselr\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00549}00549\ \ \ \ \ \textcolor{keywordflow}{if}((temp\_sysclksrc\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9224f51c8ff898d674651e0d1f42cb17}{RCC\_CFGR\_SWS\_CSI}})\ ||\ ((temp\_sysclksrc\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776d54497552ddb777f9bb98a1c6af24}{RCC\_CFGR\_SWS\_PLL1}})\ \&\&\ ((temp\_pllckselr\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\_PLLCKSELR\_PLLSRC}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0cbb42400ca201719e4c9c70872a62}{RCC\_PLLCKSELR\_PLLSRC\_CSI}})))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00550}00550\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00551}00551\ \ \ \ \ \ \ \textcolor{comment}{/*\ When\ CSI\ is\ used\ as\ system\ clock\ it\ will\ not\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00552}00552\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga6b84dcd98a71967f9b7db70bd1d4fbf5}{RCC\_FLAG\_CSIRDY}})\ !=\ 0U)\ \&\&\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7a5e7e72ba93d00a31f04c2bfead181c}{CSIState}}\ !=\ \mbox{\hyperlink{group___r_c_c___c_s_i___config_gacd0c6e9d10d8d059ab7915a45176e423}{RCC\_CSI\_ON}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00553}00553\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00554}00554\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00555}00555\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00556}00556\ \ \ \ \ \ \ \textcolor{comment}{/*\ Otherwise,\ just\ the\ calibration\ is\ allowed\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00557}00557\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00558}00558\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00559}00559\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Adjusts\ the\ Internal\ High\ Speed\ oscillator\ (CSI)\ calibration\ value.*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00560}00560\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga54e1aa79a9bcfa75e52f2125d45ebb45}{\_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a5b2e252e8336482c5e9a333610321116}{CSICalibrationValue}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00561}00561\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00562}00562\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00563}00563\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00564}00564\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00565}00565\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ CSI\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00566}00566\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7a5e7e72ba93d00a31f04c2bfead181c}{CSIState}})!=\ \mbox{\hyperlink{group___r_c_c___c_s_i___config_ga484f6b4b798edd46671980a25ae00e72}{RCC\_CSI\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00567}00567\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00568}00568\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Internal\ High\ Speed\ oscillator\ (CSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00569}00569\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_gaa84c473d288b2cd3f4e651ffedb24bf2}{\_\_HAL\_RCC\_CSI\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00570}00570\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00571}00571\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00572}00572\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00573}00573\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00574}00574\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ CSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00575}00575\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga6b84dcd98a71967f9b7db70bd1d4fbf5}{RCC\_FLAG\_CSIRDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00576}00576\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00577}00577\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gaea1c07a1c2fb29b7bbeae3152dcc0341}{CSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00578}00578\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00579}00579\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00580}00580\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00581}00581\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00582}00582\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00583}00583\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Adjusts\ the\ Internal\ High\ Speed\ oscillator\ (CSI)\ calibration\ value.*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00584}00584\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga54e1aa79a9bcfa75e52f2125d45ebb45}{\_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a5b2e252e8336482c5e9a333610321116}{CSICalibrationValue}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00585}00585\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00586}00586\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00587}00587\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00588}00588\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Internal\ High\ Speed\ oscillator\ (CSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00589}00589\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga38ba86c735ee6c2c84eb4a3db654dd91}{\_\_HAL\_RCC\_CSI\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00590}00590\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00591}00591\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00592}00592\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00593}00593\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00594}00594\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ CSI\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00595}00595\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga6b84dcd98a71967f9b7db70bd1d4fbf5}{RCC\_FLAG\_CSIRDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00596}00596\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00597}00597\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gaea1c07a1c2fb29b7bbeae3152dcc0341}{CSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00598}00598\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00599}00599\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00600}00600\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00601}00601\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00602}00602\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00603}00603\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00604}00604\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00605}00605\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LSI\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00606}00606\ \ \ \textcolor{keywordflow}{if}(((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{RCC\_OSCILLATORTYPE\_LSI}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{RCC\_OSCILLATORTYPE\_LSI}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00607}00607\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00608}00608\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00609}00609\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaaa7381dd9821c69346ce64453863b786}{IS\_RCC\_LSI}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00610}00610\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00611}00611\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ LSI\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00612}00612\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}})!=\ \mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{RCC\_LSI\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00613}00613\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00614}00614\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Internal\ Low\ Speed\ oscillator\ (LSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00615}00615\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga560de8b8991db4a296de878a7a8aa58b}{\_\_HAL\_RCC\_LSI\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00616}00616\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00617}00617\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00618}00618\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00619}00619\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00620}00620\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00621}00621\ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{RCC\_FLAG\_LSIRDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00622}00622\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00623}00623\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gad52c7f624c88b0c82ab41b9dbd2b347f}{LSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00624}00624\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00625}00625\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00626}00626\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00627}00627\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00628}00628\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00629}00629\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00630}00630\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00631}00631\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Internal\ Low\ Speed\ oscillator\ (LSI).\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00632}00632\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga4f96095bb4acda60b7f66d5d927da181}{\_\_HAL\_RCC\_LSI\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00633}00633\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00634}00634\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00635}00635\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00636}00636\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00637}00637\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSI\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00638}00638\ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{RCC\_FLAG\_LSIRDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00639}00639\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00640}00640\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gad52c7f624c88b0c82ab41b9dbd2b347f}{LSI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00641}00641\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00642}00642\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00643}00643\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00644}00644\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00645}00645\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00646}00646\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00647}00647\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00648}00648\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ HSI48\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00649}00649\ \ \ \textcolor{keywordflow}{if}(((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga0dd3e581c81f5044ff0865a5e20eb77b}{RCC\_OSCILLATORTYPE\_HSI48}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga0dd3e581c81f5044ff0865a5e20eb77b}{RCC\_OSCILLATORTYPE\_HSI48}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00650}00650\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00651}00651\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00652}00652\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga87cb017c40c63651af966309b70bf88a}{IS\_RCC\_HSI48}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_aaba578c1921a07e6421d9c1166d84854}{HSI48State}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00653}00653\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00654}00654\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ HSI48\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00655}00655\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_aaba578c1921a07e6421d9c1166d84854}{HSI48State}})!=\ \mbox{\hyperlink{group___r_c_c___h_s_i48___config_ga5a653d6f271d56c96b63e02468ed3b65}{RCC\_HSI48\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00656}00656\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00657}00657\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Internal\ Low\ Speed\ oscillator\ (HSI48).\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00658}00658\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga93d851ecdcd6c910044b0533261945f3}{\_\_HAL\_RCC\_HSI48\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00659}00659\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00660}00660\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ time-\/out\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00661}00661\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00662}00662\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00663}00663\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSI48\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00664}00664\ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaac8daab93988feb4b8b4d9dfe4f72f40}{RCC\_FLAG\_HSI48RDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00665}00665\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00666}00666\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_ga74c428476bf09522ab368920c9743fd2}{HSI48\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00667}00667\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00668}00668\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00669}00669\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00670}00670\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00671}00671\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00672}00672\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00673}00673\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00674}00674\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Internal\ Low\ Speed\ oscillator\ (HSI48).\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00675}00675\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga963c000b8bce770c16acb68476919120}{\_\_HAL\_RCC\_HSI48\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00676}00676\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00677}00677\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ time-\/out\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00678}00678\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00679}00679\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00680}00680\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ HSI48\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00681}00681\ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaac8daab93988feb4b8b4d9dfe4f72f40}{RCC\_FLAG\_HSI48RDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00682}00682\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00683}00683\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_ga74c428476bf09522ab368920c9743fd2}{HSI48\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00684}00684\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00685}00685\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00686}00686\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00687}00687\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00688}00688\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00689}00689\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00690}00690\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LSE\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00691}00691\ \ \ \textcolor{keywordflow}{if}(((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}})\ \&\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{RCC\_OSCILLATORTYPE\_LSE}})\ ==\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{RCC\_OSCILLATORTYPE\_LSE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00692}00692\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00693}00693\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00694}00694\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga95d2678bf8f46e932e7cba75619a4d2c}{IS\_RCC\_LSE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00695}00695\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00696}00696\ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ access\ to\ Backup\ domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00697}00697\ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00698}00698\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00699}00699\ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ Backup\ domain\ Write\ protection\ disable\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00700}00700\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00701}00701\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00702}00702\ \ \ \ \ \textcolor{keywordflow}{while}((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00703}00703\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00704}00704\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\_DBP\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00705}00705\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00706}00706\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00707}00707\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00708}00708\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00709}00709\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00710}00710\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ new\ LSE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00711}00711\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga6b2b48f429e347c1c9c469122c64798b}{\_\_HAL\_RCC\_LSE\_CONFIG}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00712}00712\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ LSE\ State\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00713}00713\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}})\ !=\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{RCC\_LSE\_OFF}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00714}00714\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00715}00715\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00716}00716\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00717}00717\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00718}00718\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00719}00719\ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00720}00720\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00721}00721\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00722}00722\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00723}00723\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00724}00724\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00725}00725\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00726}00726\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00727}00727\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00728}00728\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00729}00729\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00730}00730\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00731}00731\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00732}00732\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00733}00733\ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00734}00734\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00735}00735\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00736}00736\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00737}00737\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00738}00738\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00739}00739\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00740}00740\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00741}00741\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00742}00742\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PLL\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00743}00743\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00744}00744\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga373b85039eb8036373fe80948c153ee0}{IS\_RCC\_PLL}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00745}00745\ \ \ \textcolor{keywordflow}{if}\ ((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ !=\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_gae47a612f8e15c32917ee2181362d88f3}{RCC\_PLL\_NONE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00746}00746\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00747}00747\ \ \ \ \ \textcolor{comment}{/*\ Check\ if\ the\ PLL\ is\ used\ as\ system\ clock\ or\ not\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00748}00748\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ !=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776d54497552ddb777f9bb98a1c6af24}{RCC\_CFGR\_SWS\_PLL1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00749}00749\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00750}00750\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_gaf86dbee130304ba5760818f56d34ec91}{RCC\_PLL\_ON}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00751}00751\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00752}00752\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00753}00753\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae1aef66aae2c0374be3c7c62d389282f}{IS\_RCC\_PLLSOURCE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00754}00754\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga99e364438d03030e80e9ddcc2f964509}{IS\_RCC\_PLLRGE\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a7175400cda0e366abd960394d52905db}{PLLRGE}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00755}00755\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga839a2381e5e15dabdbd859c14a0fe3d2}{IS\_RCC\_PLLVCO\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ac2fdb3d3270549f0d2c3be2d0af676e1}{PLLVCOSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00756}00756\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga8db327c085e20aeb673a9784f8508597}{IS\_RCC\_PLLM\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00757}00757\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga12835741fbedd278ad1e91abebe00837}{IS\_RCC\_PLLN\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00758}00758\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad808f83505f4e802e5bafab7831f0235}{IS\_RCC\_PLLP\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00759}00759\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad66dbe75bf8ab2b64b200e796281a851}{IS\_RCC\_PLLQ\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00760}00760\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga73abbfc3c2f9e5e3621a6d8321c88c3b}{IS\_RCC\_PLLR\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a5777f8788531e0fc3f35b0e5d1c7a445}{PLLR}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00761}00761\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga5206be7b66589b81309ee462699c6b11}{IS\_RCC\_PLLFRACN\_VALUE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a50ac04466d7fd9e74f833e825970ab37}{PLLFRACN}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00762}00762\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00763}00763\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ main\ PLL.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00764}00764\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga718a6afcb1492cc2796be78445a7d5ab}{\_\_HAL\_RCC\_PLL\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00765}00765\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00766}00766\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00767}00767\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00768}00768\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00769}00769\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00770}00770\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\_FLAG\_PLLRDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00771}00771\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00772}00772\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00773}00773\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00774}00774\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00775}00775\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00776}00776\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00777}00777\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00778}00778\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ main\ PLL\ clock\ source,\ multiplication\ and\ division\ factors.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00779}00779\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga69b310a74311ec6719ab9463ecaebcb9}{\_\_HAL\_RCC\_PLL\_CONFIG}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00780}00780\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00781}00781\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00782}00782\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00783}00783\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00784}00784\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a5777f8788531e0fc3f35b0e5d1c7a445}{PLLR}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00785}00785\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00786}00786\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ PLLFRACN\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00787}00787\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_gad7afed1d1075825e286f7880b8f72dd1}{\_\_HAL\_RCC\_PLLFRACN\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00788}00788\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00789}00789\ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Configure\ PLL\ PLL1FRACN\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00790}00790\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_gaa7662098d7459db3e7888ed8e60c88c6}{\_\_HAL\_RCC\_PLLFRACN\_CONFIG}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a50ac04466d7fd9e74f833e825970ab37}{PLLFRACN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00791}00791\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00792}00792\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Select\ PLL1\ input\ reference\ frequency\ range:\ VCI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00793}00793\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3c75fa8ed4bf3c61dd2ac24b41da6f6d}{\_\_HAL\_RCC\_PLL\_VCIRANGE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a7175400cda0e366abd960394d52905db}{PLLRGE}})\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00794}00794\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00795}00795\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Select\ PLL1\ output\ frequency\ range\ :\ VCO\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00796}00796\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga1cfc604e0630d8556dd383cf3d50b9e8}{\_\_HAL\_RCC\_PLL\_VCORANGE}}(RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ac2fdb3d3270549f0d2c3be2d0af676e1}{PLLVCOSEL}})\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00797}00797\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00798}00798\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLL\ System\ Clock\ output.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00799}00799\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_gaf14f5e060d1cd0eefbdea80b8701819c}{RCC\_PLL1\_DIVP}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00800}00800\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00801}00801\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLL1Q\ Clock\ output.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00802}00802\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00803}00803\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00804}00804\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLL1R\ \ Clock\ output.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00805}00805\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga2832fd9d69e723c0f667fe8f08863e0d}{RCC\_PLL1\_DIVR}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00806}00806\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00807}00807\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLL1FRACN\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00808}00808\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga55ff917129b4eafb127d90ba35a0ce0e}{\_\_HAL\_RCC\_PLLFRACN\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00809}00809\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00810}00810\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ main\ PLL.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00811}00811\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_gaaf196a2df41b0bcbc32745c2b218e696}{\_\_HAL\_RCC\_PLL\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00812}00812\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00813}00813\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00814}00814\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00815}00815\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00816}00816\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00817}00817\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\_FLAG\_PLLRDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00818}00818\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00819}00819\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00820}00820\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00821}00821\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00822}00822\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00823}00823\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00824}00824\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00825}00825\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00826}00826\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00827}00827\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ main\ PLL.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00828}00828\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga718a6afcb1492cc2796be78445a7d5ab}{\_\_HAL\_RCC\_PLL\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00829}00829\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00830}00830\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00831}00831\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00832}00832\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00833}00833\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00834}00834\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\_FLAG\_PLLRDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00835}00835\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00836}00836\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gad54d8ad9b3511329efee38b3ad0665de}{PLL\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00837}00837\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00838}00838\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00839}00839\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00840}00840\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00841}00841\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00842}00842\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00843}00843\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00844}00844\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00845}00845\ \ \ \ \ \ \ \textcolor{comment}{/*\ Do\ not\ return\ HAL\_ERROR\ if\ request\ repeats\ the\ current\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00846}00846\ \ \ \ \ \ \ temp1\_pllckcfg\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00847}00847\ \ \ \ \ \ \ temp2\_pllckcfg\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00848}00848\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(((RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}})\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{RCC\_PLL\_OFF}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00849}00849\ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(temp1\_pllckcfg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\_PLLCKSELR\_PLLSRC}})\ !=\ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00850}00850\ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(temp1\_pllckcfg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d7520bd8319bbd736bdce7fcd14abd}{RCC\_PLLCKSELR\_DIVM1}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cf6e351f10e2475f3cac59aee1ab2b}{RCC\_PLLCKSELR\_DIVM1\_Pos}})\ !=\ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}})\ ||}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00851}00851\ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(temp2\_pllckcfg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}\ -\/\ 1U))\ ||}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00852}00852\ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(temp2\_pllckcfg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284e67aeb169d8333cb135a1a9a22672}{RCC\_PLL1DIVR\_P1}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43126098be00476839be9484ea13ad56}{RCC\_PLL1DIVR\_P1\_Pos}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}\ -\/\ 1U))\ ||}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00853}00853\ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(temp2\_pllckcfg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6965c5f2e17323730cd19e0f6aed913}{RCC\_PLL1DIVR\_Q1}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab782f45e0c011720d0cc26cfd640039b}{RCC\_PLL1DIVR\_Q1\_Pos}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}\ -\/\ 1U))\ ||}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00854}00854\ \ \ \ \ \ \ \ \ \ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(temp2\_pllckcfg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb12b765200d5379ce6c31533bd7467}{RCC\_PLL1DIVR\_R1}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11cc8d7999de42224597805ae25e668e}{RCC\_PLL1DIVR\_R1\_Pos}})\ !=\ (RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a5777f8788531e0fc3f35b0e5d1c7a445}{PLLR}}\ -\/\ 1U)))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00855}00855\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00856}00856\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00857}00857\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00858}00858\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00859}00859\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00860}00860\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00861}00861\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00862}00862\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00889}00889\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gad0a4b5c7459219fafc15f3f867563ef3}{HAL\_RCC\_ClockConfig}}(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ \ *RCC\_ClkInitStruct,\ uint32\_t\ FLatency)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00890}00890\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00891}00891\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ halstatus;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00892}00892\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00893}00893\ \ \ uint32\_t\ common\_system\_clock;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00894}00894\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00895}00895\ \ \ \ \textcolor{comment}{/*\ Check\ Null\ pointer\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00896}00896\ \ \ \textcolor{keywordflow}{if}(RCC\_ClkInitStruct\ ==\ \mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00897}00897\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00898}00898\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00899}00899\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00900}00900\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00901}00901\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00902}00902\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaedf7abbab300ed340b88d5f665910707}{IS\_RCC\_CLOCKTYPE}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00903}00903\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___f_l_a_s_h_ex___i_s___f_l_a_s_h___definitions_gafcbd098d482318a622a58bf168547389}{IS\_FLASH\_LATENCY}}(FLatency));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00904}00904\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00905}00905\ \ \ \textcolor{comment}{/*\ To\ correctly\ read\ data\ from\ FLASH\ memory,\ the\ number\ of\ wait\ states\ (LATENCY)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00906}00906\ \textcolor{comment}{\ \ \ \ must\ be\ correctly\ programmed\ according\ to\ the\ frequency\ of\ the\ CPU\ clock}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00907}00907\ \textcolor{comment}{\ \ \ \ (HCLK)\ and\ the\ supply\ voltage\ of\ the\ device.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00908}00908\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00909}00909\ \ \ \textcolor{comment}{/*\ Increasing\ the\ CPU\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00910}00910\ \ \ \textcolor{keywordflow}{if}(FLatency\ >\ \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\_\_HAL\_FLASH\_GET\_LATENCY}}())}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00911}00911\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00912}00912\ \ \ \ \ \textcolor{comment}{/*\ Program\ the\ new\ number\ of\ wait\ states\ to\ the\ LATENCY\ bits\ in\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00913}00913\ \ \ \ \ \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gac1c9f459b798cc3700b90a6245df5a1a}{\_\_HAL\_FLASH\_SET\_LATENCY}}(FLatency);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00914}00914\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00915}00915\ \ \ \ \ \textcolor{comment}{/*\ Check\ that\ the\ new\ number\ of\ wait\ states\ is\ taken\ into\ account\ to\ access\ the\ Flash}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00916}00916\ \textcolor{comment}{\ \ \ \ memory\ by\ reading\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00917}00917\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\_\_HAL\_FLASH\_GET\_LATENCY}}()\ !=\ FLatency)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00918}00918\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00919}00919\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00920}00920\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00921}00921\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00922}00922\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00923}00923\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00924}00924\ \ \ \textcolor{comment}{/*\ Increasing\ the\ BUS\ frequency\ divider\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00925}00925\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ D1PCLK1/CDPCLK1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00926}00926\ \ \ \textcolor{keywordflow}{if}(((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_ga824f7d56b52257c113946c34ff67b6e7}{RCC\_CLOCKTYPE\_D1PCLK1}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_ga824f7d56b52257c113946c34ff67b6e7}{RCC\_CLOCKTYPE\_D1PCLK1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00927}00927\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00928}00928\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D1CFGR\_D1PPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00929}00929\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}})\ >\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156ad49f4491b54e9c1bd6029814a03d}{RCC\_D1CFGR\_D1PPRE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00930}00930\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00931}00931\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga4fac8fd59f31b2e9a55e49bf3664efd9}{IS\_RCC\_D1PCLK1}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00932}00932\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156ad49f4491b54e9c1bd6029814a03d}{RCC\_D1CFGR\_D1PPRE}},\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00933}00933\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00934}00934\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00935}00935\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}})\ >\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_CDPPRE))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00936}00936\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00937}00937\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga94982534527278010cd63b036d38557c}{IS\_RCC\_CDPCLK1}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00938}00938\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1,\ RCC\_CDCFGR1\_CDPPRE,\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00939}00939\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00940}00940\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00941}00941\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00942}00942\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00943}00943\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PCLK1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00944}00944\ \ \ \textcolor{keywordflow}{if}(((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\_CLOCKTYPE\_PCLK1}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\_CLOCKTYPE\_PCLK1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00945}00945\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00946}00946\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D2CFGR\_D2PPRE1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00947}00947\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}})\ >\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0b703ac99ca7cbbb12cd785b2d836}{RCC\_D2CFGR\_D2PPRE1}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00948}00948\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00949}00949\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga996af6fee7a02b51ed472e9819e9c2b8}{IS\_RCC\_PCLK1}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00950}00950\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0b703ac99ca7cbbb12cd785b2d836}{RCC\_D2CFGR\_D2PPRE1}},\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00951}00951\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00952}00952\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00953}00953\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}})\ >\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2\ \&\ RCC\_CDCFGR2\_CDPPRE1))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00954}00954\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00955}00955\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga996af6fee7a02b51ed472e9819e9c2b8}{IS\_RCC\_PCLK1}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00956}00956\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2,\ RCC\_CDCFGR2\_CDPPRE1,\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00957}00957\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00958}00958\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00959}00959\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00960}00960\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PCLK2\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00961}00961\ \ \ \textcolor{keywordflow}{if}(((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{RCC\_CLOCKTYPE\_PCLK2}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{RCC\_CLOCKTYPE\_PCLK2}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00962}00962\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00963}00963\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CFGR\_D2PPRE2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00964}00964\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}})\ >\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37ebc780e5ce2006ace8919baaae06a}{RCC\_D2CFGR\_D2PPRE2}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00965}00965\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00966}00966\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae3cd45124620ae28e71fbdb91afd0c02}{IS\_RCC\_PCLK2}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00967}00967\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37ebc780e5ce2006ace8919baaae06a}{RCC\_D2CFGR\_D2PPRE2}},\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00968}00968\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00969}00969\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00970}00970\ \ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}})\ >\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2\ \&\ RCC\_CDCFGR2\_CDPPRE2))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00971}00971\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00972}00972\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae3cd45124620ae28e71fbdb91afd0c02}{IS\_RCC\_PCLK2}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00973}00973\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2,\ RCC\_CDCFGR2\_CDPPRE2,\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00974}00974\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00975}00975\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00976}00976\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00977}00977\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00978}00978\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ D3PCLK1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00979}00979\ \ \ \textcolor{keywordflow}{if}(((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaede3cb126b461ab7dfa55a245ef8f800}{RCC\_CLOCKTYPE\_D3PCLK1}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaede3cb126b461ab7dfa55a245ef8f800}{RCC\_CLOCKTYPE\_D3PCLK1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00980}00980\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00981}00981\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CFGR\_D3PPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00982}00982\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}})\ >\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D3CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6b1922986a9444c5835cb0f9de4be5}{RCC\_D3CFGR\_D3PPRE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00983}00983\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00984}00984\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga1f858833fa3728e6e823d666c3d42ee4}{IS\_RCC\_D3PCLK1}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00985}00985\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D3CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6b1922986a9444c5835cb0f9de4be5}{RCC\_D3CFGR\_D3PPRE}},\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}})\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00986}00986\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00987}00987\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00988}00988\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}})\ >\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SRDCFGR\ \&\ RCC\_SRDCFGR\_SRDPPRE))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00989}00989\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00990}00990\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga1f858833fa3728e6e823d666c3d42ee4}{IS\_RCC\_D3PCLK1}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00991}00991\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SRDCFGR,\ RCC\_SRDCFGR\_SRDPPRE,\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}})\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00992}00992\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00993}00993\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00994}00994\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00995}00995\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00996}00996\ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ HCLK\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00997}00997\ \ \ \textcolor{keywordflow}{if}(((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{RCC\_CLOCKTYPE\_HCLK}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{RCC\_CLOCKTYPE\_HCLK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00998}00998\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l00999}00999\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D1CFGR\_HPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01000}01000\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}})\ >\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b9d04afa68703b8bca77c5c02b4df}{RCC\_D1CFGR\_HPRE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01001}01001\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01002}01002\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ new\ HCLK\ clock\ divider\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01003}01003\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{IS\_RCC\_HCLK}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01004}01004\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b9d04afa68703b8bca77c5c02b4df}{RCC\_D1CFGR\_HPRE}},\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01005}01005\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01006}01006\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01007}01007\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}})\ >\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_HPRE))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01008}01008\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01009}01009\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ new\ HCLK\ clock\ divider\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01010}01010\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{IS\_RCC\_HCLK}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01011}01011\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1,\ RCC\_CDCFGR1\_HPRE,\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01012}01012\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01013}01013\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01014}01014\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01015}01015\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01016}01016\ \ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SYSCLK\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01017}01017\ \ \ \ \ \textcolor{keywordflow}{if}(((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{RCC\_CLOCKTYPE\_SYSCLK}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{RCC\_CLOCKTYPE\_SYSCLK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01018}01018\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01019}01019\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga7c7dfc41a7f7f051286393bb468dabe0}{IS\_RCC\_SYSCLK}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a48b92ad9cf7689a8a3a5d3ef8e61c789}{SYSCLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01020}01020\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga0797bfc445903525324cbd06a6cebbd2}{IS\_RCC\_SYSCLKSOURCE}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01021}01021\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_D1CPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01022}01022\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540a30f12c991c09836c93c80f4162c}{RCC\_D1CFGR\_D1CPRE}},\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a48b92ad9cf7689a8a3a5d3ef8e61c789}{SYSCLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01023}01023\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01024}01024\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1,\ RCC\_CDCFGR1\_CDCPRE,\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a48b92ad9cf7689a8a3a5d3ef8e61c789}{SYSCLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01025}01025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01026}01026\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSE\ is\ selected\ as\ System\ Clock\ Source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01027}01027\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}{RCC\_SYSCLKSOURCE\_HSE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01028}01028\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01029}01029\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ HSE\ ready\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01030}01030\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\_FLAG\_HSERDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01031}01031\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01032}01032\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01033}01033\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01034}01034\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01035}01035\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ selected\ as\ System\ Clock\ Source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01036}01036\ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}{RCC\_SYSCLKSOURCE\_PLLCLK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01037}01037\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01038}01038\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ PLL\ ready\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01039}01039\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\_FLAG\_PLLRDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01040}01040\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01041}01041\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01042}01042\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01043}01043\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01044}01044\ \ \ \ \ \ \ \textcolor{comment}{/*\ CSI\ is\ selected\ as\ System\ Clock\ Source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01045}01045\ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___source_ga89be13498e06c34be6cde9c9b8ff88be}{RCC\_SYSCLKSOURCE\_CSI}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01046}01046\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01047}01047\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ PLL\ ready\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01048}01048\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga6b84dcd98a71967f9b7db70bd1d4fbf5}{RCC\_FLAG\_CSIRDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01049}01049\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01050}01050\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01051}01051\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01052}01052\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01053}01053\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ is\ selected\ as\ System\ Clock\ Source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01054}01054\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01055}01055\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01056}01056\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ HSI\ ready\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01057}01057\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\_FLAG\_HSIRDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01058}01058\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01059}01059\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01060}01060\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01061}01061\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01062}01062\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\_CFGR\_SW}},\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01063}01063\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01064}01064\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01065}01065\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01066}01066\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01067}01067\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}()\ !=\ \ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\_CFGR\_SWS\_Pos}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01068}01068\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01069}01069\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gab3caadc0f23d394d1033aba55d31fcdc}{CLOCKSWITCH\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01070}01070\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01071}01071\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01072}01072\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01073}01073\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01074}01074\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01075}01075\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01076}01076\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01077}01077\ \ \ \ \ \textcolor{comment}{/*\ Decreasing\ the\ BUS\ frequency\ divider\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01078}01078\ \ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ HCLK\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01079}01079\ \ \ \textcolor{keywordflow}{if}(((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{RCC\_CLOCKTYPE\_HCLK}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{RCC\_CLOCKTYPE\_HCLK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01080}01080\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01081}01081\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_HPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01082}01082\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}})\ <\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b9d04afa68703b8bca77c5c02b4df}{RCC\_D1CFGR\_HPRE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01083}01083\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01084}01084\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ new\ HCLK\ clock\ divider\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01085}01085\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{IS\_RCC\_HCLK}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01086}01086\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b9d04afa68703b8bca77c5c02b4df}{RCC\_D1CFGR\_HPRE}},\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01087}01087\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01088}01088\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01089}01089\ \ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}})\ <\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_HPRE))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01090}01090\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01091}01091\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ new\ HCLK\ clock\ divider\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01092}01092\ \ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{IS\_RCC\_HCLK}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01093}01093\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1,\ RCC\_CDCFGR1\_HPRE,\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01094}01094\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01095}01095\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01096}01096\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01097}01097\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01098}01098\ \ \ \textcolor{comment}{/*\ Decreasing\ the\ number\ of\ wait\ states\ because\ of\ lower\ CPU\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01099}01099\ \ \ \textcolor{keywordflow}{if}(FLatency\ <\ \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\_\_HAL\_FLASH\_GET\_LATENCY}}())}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01100}01100\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01101}01101\ \ \ \ \ \textcolor{comment}{/*\ Program\ the\ new\ number\ of\ wait\ states\ to\ the\ LATENCY\ bits\ in\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01102}01102\ \ \ \ \ \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gac1c9f459b798cc3700b90a6245df5a1a}{\_\_HAL\_FLASH\_SET\_LATENCY}}(FLatency);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01103}01103\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01104}01104\ \ \ \ \ \textcolor{comment}{/*\ Check\ that\ the\ new\ number\ of\ wait\ states\ is\ taken\ into\ account\ to\ access\ the\ Flash}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01105}01105\ \textcolor{comment}{\ \ \ \ memory\ by\ reading\ the\ FLASH\_ACR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01106}01106\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\_\_HAL\_FLASH\_GET\_LATENCY}}()\ !=\ FLatency)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01107}01107\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01108}01108\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01109}01109\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01110}01110\ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01111}01111\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01112}01112\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ D1PCLK1/CDPCLK\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01113}01113\ \ \textcolor{keywordflow}{if}(((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_ga824f7d56b52257c113946c34ff67b6e7}{RCC\_CLOCKTYPE\_D1PCLK1}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_ga824f7d56b52257c113946c34ff67b6e7}{RCC\_CLOCKTYPE\_D1PCLK1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01114}01114\ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01115}01115\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_D1PPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01116}01116\ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}})\ <\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156ad49f4491b54e9c1bd6029814a03d}{RCC\_D1CFGR\_D1PPRE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01117}01117\ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01118}01118\ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga4fac8fd59f31b2e9a55e49bf3664efd9}{IS\_RCC\_D1PCLK1}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01119}01119\ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156ad49f4491b54e9c1bd6029814a03d}{RCC\_D1CFGR\_D1PPRE}},\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01120}01120\ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01121}01121\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01122}01122\ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}})\ <\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_CDPPRE))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01123}01123\ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01124}01124\ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga94982534527278010cd63b036d38557c}{IS\_RCC\_CDPCLK1}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01125}01125\ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1,\ RCC\_CDCFGR1\_CDPPRE,\ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01126}01126\ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01127}01127\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01128}01128\ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01129}01129\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01130}01130\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PCLK1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01131}01131\ \ \textcolor{keywordflow}{if}(((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\_CLOCKTYPE\_PCLK1}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\_CLOCKTYPE\_PCLK1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01132}01132\ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01133}01133\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CFGR\_D2PPRE1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01134}01134\ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}})\ <\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0b703ac99ca7cbbb12cd785b2d836}{RCC\_D2CFGR\_D2PPRE1}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01135}01135\ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01136}01136\ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga996af6fee7a02b51ed472e9819e9c2b8}{IS\_RCC\_PCLK1}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01137}01137\ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0b703ac99ca7cbbb12cd785b2d836}{RCC\_D2CFGR\_D2PPRE1}},\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01138}01138\ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01139}01139\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01140}01140\ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}})\ <\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2\ \&\ RCC\_CDCFGR2\_CDPPRE1))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01141}01141\ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01142}01142\ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga996af6fee7a02b51ed472e9819e9c2b8}{IS\_RCC\_PCLK1}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01143}01143\ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2,\ RCC\_CDCFGR2\_CDPPRE1,\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01144}01144\ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01145}01145\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01146}01146\ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01147}01147\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01148}01148\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PCLK2\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01149}01149\ \ \textcolor{keywordflow}{if}(((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{RCC\_CLOCKTYPE\_PCLK2}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{RCC\_CLOCKTYPE\_PCLK2}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01150}01150\ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01151}01151\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D2CFGR\_D2PPRE2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01152}01152\ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}})\ <\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37ebc780e5ce2006ace8919baaae06a}{RCC\_D2CFGR\_D2PPRE2}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01153}01153\ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01154}01154\ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae3cd45124620ae28e71fbdb91afd0c02}{IS\_RCC\_PCLK2}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01155}01155\ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37ebc780e5ce2006ace8919baaae06a}{RCC\_D2CFGR\_D2PPRE2}},\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01156}01156\ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01157}01157\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01158}01158\ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}})\ <\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2\ \&\ RCC\_CDCFGR2\_CDPPRE2))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01159}01159\ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01160}01160\ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gae3cd45124620ae28e71fbdb91afd0c02}{IS\_RCC\_PCLK2}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01161}01161\ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2,\ RCC\_CDCFGR2\_CDPPRE2,\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01162}01162\ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01163}01163\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01164}01164\ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01165}01165\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01166}01166\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ D3PCLK1/SRDPCLK1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01167}01167\ \ \textcolor{keywordflow}{if}(((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}})\ \&\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaede3cb126b461ab7dfa55a245ef8f800}{RCC\_CLOCKTYPE\_D3PCLK1}})\ ==\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaede3cb126b461ab7dfa55a245ef8f800}{RCC\_CLOCKTYPE\_D3PCLK1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01168}01168\ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01169}01169\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CFGR\_D3PPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01170}01170\ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}})\ <\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D3CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6b1922986a9444c5835cb0f9de4be5}{RCC\_D3CFGR\_D3PPRE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01171}01171\ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01172}01172\ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga1f858833fa3728e6e823d666c3d42ee4}{IS\_RCC\_D3PCLK1}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01173}01173\ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D3CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6b1922986a9444c5835cb0f9de4be5}{RCC\_D3CFGR\_D3PPRE}},\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}})\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01174}01174\ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01175}01175\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01176}01176\ \ \ \ \textcolor{keywordflow}{if}((RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}})\ <\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SRDCFGR\ \&\ RCC\_SRDCFGR\_SRDPPRE))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01177}01177\ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01178}01178\ \ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga1842759b9678d7a014294edd5a9813fa}{IS\_RCC\_SRDPCLK1}}(RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01179}01179\ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SRDCFGR,\ RCC\_SRDCFGR\_SRDPPRE,\ (RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}})\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01180}01180\ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01181}01181\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01182}01182\ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01183}01183\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01184}01184\ \ \ \textcolor{comment}{/*\ Update\ the\ SystemCoreClock\ global\ variable\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01185}01185\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_D1CPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01186}01186\ \ \ common\_system\_clock\ =\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}()\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540a30f12c991c09836c93c80f4162c}{RCC\_D1CFGR\_D1CPRE}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf075091ec4a9333ce9b1f9e0ae70f157}{RCC\_D1CFGR\_D1CPRE\_Pos}}])\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01187}01187\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01188}01188\ \ \ common\_system\_clock\ =\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}()\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_CDCPRE)>>\ RCC\_CDCFGR1\_CDCPRE\_Pos])\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01189}01189\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01190}01190\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01191}01191\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_HPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01192}01192\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}}\ =\ (common\_system\_clock\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b9d04afa68703b8bca77c5c02b4df}{RCC\_D1CFGR\_HPRE}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf921ff3e34351696bdd78d5302c47f02}{RCC\_D1CFGR\_HPRE\_Pos}}])\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01193}01193\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01194}01194\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}}\ =\ (common\_system\_clock\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_HPRE)>>\ RCC\_CDCFGR1\_HPRE\_Pos])\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01195}01195\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01196}01196\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01197}01197\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ \&\&\ defined(CORE\_CM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01198}01198\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01199}01199\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01200}01200\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ common\_system\_clock;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01201}01201\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ \&\&\ CORE\_CM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01202}01202\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01203}01203\ \ \ \textcolor{comment}{/*\ Configure\ the\ source\ of\ time\ base\ considering\ new\ system\ clocks\ settings*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01204}01204\ \ \ halstatus\ =\ \mbox{\hyperlink{group___h_a_l_ga879cdb21ef051eb81ec51c18147397d5}{HAL\_InitTick}}\ (\mbox{\hyperlink{group___h_a_l___exported___variables_ga3000c5e83924ed2debb1849c738d4be2}{uwTickPrio}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01205}01205\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01206}01206\ \ \ \textcolor{keywordflow}{return}\ halstatus;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01207}01207\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01208}01208\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01253}01253\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{HAL\_RCC\_MCOConfig}}(uint32\_t\ RCC\_MCOx,\ uint32\_t\ RCC\_MCOSource,\ uint32\_t\ RCC\_MCODiv)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01254}01254\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01255}01255\ \ \ \mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\_InitTypeDef}}\ GPIO\_InitStruct;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01256}01256\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01257}01257\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gaac2d2f9b0c3e2f4fbe2131d779080964}{IS\_RCC\_MCO}}(RCC\_MCOx));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01258}01258\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga152403e1f22fd14bb9a5d86406fe593f}{IS\_RCC\_MCODIV}}(RCC\_MCODiv));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01259}01259\ \ \ \textcolor{comment}{/*\ RCC\_MCO1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01260}01260\ \ \ \textcolor{keywordflow}{if}(RCC\_MCOx\ ==\ \mbox{\hyperlink{group___r_c_c___m_c_o___index_ga152dd1ae9455e528526c4e23a817937b}{RCC\_MCO1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01261}01261\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01262}01262\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga073031d9c90c555f7874912b7e4905f6}{IS\_RCC\_MCO1SOURCE}}(RCC\_MCOSource));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01263}01263\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01264}01264\ \ \ \ \ \textcolor{comment}{/*\ MCO1\ Clock\ Enable\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01265}01265\ \ \ \ \ MCO1\_CLK\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01266}01266\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01267}01267\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ MCO1\ pin\ in\ alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01268}01268\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a871d0ab74071724e96b7cc9ae2a7532b}{Pin}}\ =\ MCO1\_PIN;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01269}01269\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ =\ \mbox{\hyperlink{group___g_p_i_o__mode__define_ga526c72c5264316fc05c775b6cad4aa6a}{GPIO\_MODE\_AF\_PP}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01270}01270\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_ad04b2041f59d32492ec36a891418f3fd}{Speed}}\ =\ \mbox{\hyperlink{group___g_p_i_o__speed__define_ga1944cf10e2ab172810d38b681d40b771}{GPIO\_SPEED\_FREQ\_VERY\_HIGH}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01271}01271\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a6cdde08eb507b710f8179a4326548e26}{Pull}}\ =\ \mbox{\hyperlink{group___g_p_i_o__pull__define_ga5c2862579882c1cc64e36d38fbd07a4c}{GPIO\_NOPULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01272}01272\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a9a352764836bb14ec56a94f77697b52d}{Alternate}}\ =\ \mbox{\hyperlink{group___g_p_i_o___alternate__function__selection_ga2c2c2ebb2b09db35be06740566eeda5d}{GPIO\_AF0\_MCO}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01273}01273\ \ \ \ \ \mbox{\hyperlink{group___g_p_i_o___exported___functions___group1_ga41bda93b6dd639e4905fdb1454eff98e}{HAL\_GPIO\_Init}}(MCO1\_GPIO\_PORT,\ \&GPIO\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01274}01274\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01275}01275\ \ \ \ \ \textcolor{comment}{/*\ Mask\ MCO1\ and\ MCO1PRE[3:0]\ bits\ then\ Select\ MCO1\ clock\ source\ and\ pre-\/scaler\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01276}01276\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\_CFGR\_MCO1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\_CFGR\_MCO1PRE}}),\ (RCC\_MCOSource\ |\ RCC\_MCODiv));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01277}01277\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01278}01278\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01279}01279\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01280}01280\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f}{IS\_RCC\_MCO2SOURCE}}(RCC\_MCOSource));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01281}01281\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01282}01282\ \ \ \ \ \textcolor{comment}{/*\ MCO2\ Clock\ Enable\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01283}01283\ \ \ \ \ MCO2\_CLK\_ENABLE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01284}01284\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01285}01285\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ MCO2\ pin\ in\ alternate\ function\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01286}01286\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a871d0ab74071724e96b7cc9ae2a7532b}{Pin}}\ =\ MCO2\_PIN;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01287}01287\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ =\ \mbox{\hyperlink{group___g_p_i_o__mode__define_ga526c72c5264316fc05c775b6cad4aa6a}{GPIO\_MODE\_AF\_PP}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01288}01288\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_ad04b2041f59d32492ec36a891418f3fd}{Speed}}\ =\ \mbox{\hyperlink{group___g_p_i_o__speed__define_ga1944cf10e2ab172810d38b681d40b771}{GPIO\_SPEED\_FREQ\_VERY\_HIGH}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01289}01289\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a6cdde08eb507b710f8179a4326548e26}{Pull}}\ =\ \mbox{\hyperlink{group___g_p_i_o__pull__define_ga5c2862579882c1cc64e36d38fbd07a4c}{GPIO\_NOPULL}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01290}01290\ \ \ \ \ GPIO\_InitStruct.\mbox{\hyperlink{struct_g_p_i_o___init_type_def_a9a352764836bb14ec56a94f77697b52d}{Alternate}}\ =\ \mbox{\hyperlink{group___g_p_i_o___alternate__function__selection_ga2c2c2ebb2b09db35be06740566eeda5d}{GPIO\_AF0\_MCO}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01291}01291\ \ \ \ \ \mbox{\hyperlink{group___g_p_i_o___exported___functions___group1_ga41bda93b6dd639e4905fdb1454eff98e}{HAL\_GPIO\_Init}}(MCO2\_GPIO\_PORT,\ \&GPIO\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01292}01292\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01293}01293\ \ \ \ \ \textcolor{comment}{/*\ Mask\ MCO2\ and\ MCO2PRE[3:0]\ bits\ then\ Select\ MCO2\ clock\ source\ and\ pre-\/scaler\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01294}01294\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{RCC\_CFGR\_MCO2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{RCC\_CFGR\_MCO2PRE}}),\ (RCC\_MCOSource\ |\ (RCC\_MCODiv\ <<\ 7U)));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01295}01295\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01296}01296\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01297}01297\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01307}01307\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{HAL\_RCC\_EnableCSS}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01308}01308\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01309}01309\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82238a861d7c3fb32a66b060216c2d3}{RCC\_CR\_CSSHSEON}})\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01310}01310\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01311}01311\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01316}01316\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb}{HAL\_RCC\_DisableCSS}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01317}01317\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01318}01318\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82238a861d7c3fb32a66b060216c2d3}{RCC\_CR\_CSSHSEON}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01319}01319\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01320}01320\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01355}01355\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01356}01356\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01357}01357\ \ \ uint32\_t\ pllp,\ pllsource,\ pllm,\ pllfracen,\ hsivalue;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01358}01358\ \ \ float\_t\ fracn1,\ pllvco;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01359}01359\ \ \ uint32\_t\ sysclockfreq;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01360}01360\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01361}01361\ \ \ \textcolor{comment}{/*\ Get\ SYSCLK\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01362}01362\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01363}01363\ \ \ \textcolor{keywordflow}{switch}\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01364}01364\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01365}01365\ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\_CFGR\_SWS\_HSI}}:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01366}01366\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01367}01367\ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga6e292483906a4b87c6edefa8c53366ea}{RCC\_FLAG\_HSIDIV}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01368}01368\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01369}01369\ \ \ \ \ \ \ \ \ sysclockfreq\ =\ (uint32\_t)\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01370}01370\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01371}01371\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01372}01372\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01373}01373\ \ \ \ \ \ \ \ \ sysclockfreq\ =\ (uint32\_t)\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01374}01374\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01375}01375\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01376}01376\ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01377}01377\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01378}01378\ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9224f51c8ff898d674651e0d1f42cb17}{RCC\_CFGR\_SWS\_CSI}}:\ \ \textcolor{comment}{/*\ CSI\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01379}01379\ \ \ \ \ sysclockfreq\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01380}01380\ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01381}01381\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01382}01382\ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\_CFGR\_SWS\_HSE}}:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01383}01383\ \ \ \ \ sysclockfreq\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01384}01384\ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01385}01385\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01386}01386\ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776d54497552ddb777f9bb98a1c6af24}{RCC\_CFGR\_SWS\_PLL1}}:\ \ \textcolor{comment}{/*\ PLL1\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01387}01387\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01388}01388\ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ or\ CSI\_VALUE/\ PLLM)\ *\ PLLN}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01389}01389\ \textcolor{comment}{\ \ \ \ SYSCLK\ =\ PLL\_VCO\ /\ PLLR}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01390}01390\ \textcolor{comment}{\ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01391}01391\ \ \ \ \ pllsource\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\_PLLCKSELR\_PLLSRC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01392}01392\ \ \ \ \ pllm\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d7520bd8319bbd736bdce7fcd14abd}{RCC\_PLLCKSELR\_DIVM1}})>>\ 4)\ \ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01393}01393\ \ \ \ \ pllfracen\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>\ PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccc906cb3df07252188f3f032dab36a}{RCC\_PLLCFGR\_PLL1FRACEN}})>>\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f985e5e3a1e28f4846f41378e38a1a4}{RCC\_PLLCFGR\_PLL1FRACEN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01394}01394\ \ \ \ \ fracn1\ =\ (float\_t)(uint32\_t)(pllfracen*\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1FRACR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffe166d187ebffffc8a3d6cbee864ea}{RCC\_PLL1FRACR\_FRACN1}})>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01395}01395\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01396}01396\ \ \ \ \ \textcolor{keywordflow}{if}\ (pllm\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01397}01397\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01398}01398\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (pllsource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01399}01399\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01400}01400\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}}:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01401}01401\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01402}01402\ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga6e292483906a4b87c6edefa8c53366ea}{RCC\_FLAG\_HSIDIV}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01403}01403\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01404}01404\ \ \ \ \ \ \ \ \ \ \ hsivalue=\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01405}01405\ \ \ \ \ \ \ \ \ \ \ pllvco\ =\ (\ (float\_t)hsivalue\ /\ (float\_t)pllm)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01406}01406\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01407}01407\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01408}01408\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01409}01409\ \ \ \ \ \ \ \ \ \ \ pllvco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (float\_t)pllm)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01410}01410\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01411}01411\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01412}01412\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01413}01413\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_gaa89dc859b01ab8b7d925976e684c9057}{RCC\_PLLSOURCE\_CSI}}:\ \ \textcolor{comment}{/*\ CSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01414}01414\ \ \ \ \ \ \ \ \ pllvco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}}\ /\ (float\_t)pllm)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01415}01415\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01416}01416\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01417}01417\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}}:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01418}01418\ \ \ \ \ \ \ \ \ pllvco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (float\_t)pllm)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01419}01419\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01420}01420\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01421}01421\ \ \ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01422}01422\ \ \ \ \ \ \ \ \ pllvco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}}\ /\ (float\_t)pllm)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01423}01423\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01424}01424\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01425}01425\ \ \ \ \ \ \ pllp\ =\ (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284e67aeb169d8333cb135a1a9a22672}{RCC\_PLL1DIVR\_P1}})\ >>9)\ +\ 1U\ )\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01426}01426\ \ \ \ \ \ \ sysclockfreq\ =\ \ (uint32\_t)(float\_t)(pllvco/(float\_t)pllp);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01427}01427\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01428}01428\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01429}01429\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01430}01430\ \ \ \ \ \ \ sysclockfreq\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01431}01431\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01432}01432\ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01433}01433\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01434}01434\ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01435}01435\ \ \ \ \ sysclockfreq\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01436}01436\ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01437}01437\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01438}01438\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01439}01439\ \ \ \textcolor{keywordflow}{return}\ sysclockfreq;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01440}01440\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01441}01441\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01442}01442\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01452}01452\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01453}01453\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01454}01454\ uint32\_t\ common\_system\_clock;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01455}01455\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01456}01456\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_D1CPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01457}01457\ \ \ common\_system\_clock\ =\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}()\ >>\ (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540a30f12c991c09836c93c80f4162c}{RCC\_D1CFGR\_D1CPRE}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf075091ec4a9333ce9b1f9e0ae70f157}{RCC\_D1CFGR\_D1CPRE\_Pos}}]\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01458}01458\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01459}01459\ \ \ common\_system\_clock\ =\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}()\ >>\ (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_CDCPRE)>>\ RCC\_CDCFGR1\_CDCPRE\_Pos]\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01460}01460\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01461}01461\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01462}01462\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_HPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01463}01463\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}}\ =\ (common\_system\_clock\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b9d04afa68703b8bca77c5c02b4df}{RCC\_D1CFGR\_HPRE}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf921ff3e34351696bdd78d5302c47f02}{RCC\_D1CFGR\_HPRE\_Pos}}])\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01464}01464\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01465}01465\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}}\ =\ (common\_system\_clock\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_HPRE)>>\ RCC\_CDCFGR1\_HPRE\_Pos])\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01466}01466\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01467}01467\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01468}01468\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ \&\&\ defined(CORE\_CM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01469}01469\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01470}01470\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01471}01471\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ common\_system\_clock;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01472}01472\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ \&\&\ CORE\_CM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01473}01473\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01474}01474\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01475}01475\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01476}01476\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01477}01477\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01484}01484\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{HAL\_RCC\_GetPCLK1Freq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01485}01485\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01486}01486\ \textcolor{preprocessor}{\#if\ defined\ (RCC\_D2CFGR\_D2PPRE1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01487}01487\ \ \ \textcolor{comment}{/*\ Get\ HCLK\ source\ and\ Compute\ PCLK1\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01488}01488\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}()\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0b703ac99ca7cbbb12cd785b2d836}{RCC\_D2CFGR\_D2PPRE1}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a2479508b83b86cd2a4c4eaadddda9}{RCC\_D2CFGR\_D2PPRE1\_Pos}}])\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01489}01489\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01490}01490\ \ \textcolor{comment}{/*\ Get\ HCLK\ source\ and\ Compute\ PCLK1\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01491}01491\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}()\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2\ \&\ RCC\_CDCFGR2\_CDPPRE1)>>\ RCC\_CDCFGR2\_CDPPRE1\_Pos])\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01492}01492\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01493}01493\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01494}01494\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01495}01495\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01502}01502\ uint32\_t\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabbd5f8933a5ee05e4b3384e33026aca1}{HAL\_RCC\_GetPCLK2Freq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01503}01503\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01504}01504\ \ \ \textcolor{comment}{/*\ Get\ HCLK\ source\ and\ Compute\ PCLK1\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01505}01505\ \textcolor{preprocessor}{\#if\ defined(RCC\_D2CFGR\_D2PPRE2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01506}01506\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}()\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37ebc780e5ce2006ace8919baaae06a}{RCC\_D2CFGR\_D2PPRE2}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeac92f6b43a8f2af36a5cf445de9e6d9}{RCC\_D2CFGR\_D2PPRE2\_Pos}}])\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01507}01507\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01508}01508\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}()\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2\ \&\ RCC\_CDCFGR2\_CDPPRE2)>>\ RCC\_CDCFGR2\_CDPPRE2\_Pos])\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01509}01509\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01510}01510\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01511}01511\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01519}01519\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{HAL\_RCC\_GetOscConfig}}(\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\_OscInitTypeDef}}\ \ *RCC\_OscInitStruct)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01520}01520\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01521}01521\ \ \ \textcolor{comment}{/*\ Set\ all\ possible\ values\ for\ the\ Oscillator\ type\ parameter\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01522}01522\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a23b9d1da2a92936c618d2416406275a3}{OscillatorType}}\ =\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{RCC\_OSCILLATORTYPE\_HSE}}\ |\ \mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{RCC\_OSCILLATORTYPE\_HSI}}\ |\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga6c622a0350a09009f47653935364a911}{RCC\_OSCILLATORTYPE\_CSI}}\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01523}01523\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{RCC\_OSCILLATORTYPE\_LSE}}\ |\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{RCC\_OSCILLATORTYPE\_LSI}}|\ \mbox{\hyperlink{group___r_c_c___oscillator___type_ga0dd3e581c81f5044ff0865a5e20eb77b}{RCC\_OSCILLATORTYPE\_HSI48}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01524}01524\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01525}01525\ \ \ \textcolor{comment}{/*\ Get\ the\ HSE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01526}01526\ \textcolor{preprocessor}{\#if\ defined(RCC\_CR\_HSEEXT)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01527}01527\ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}}\ |\ RCC\_CR\_HSEEXT))\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01528}01528\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01529}01529\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga5ca515db2d5c4d5bdb9ee3d154df2704}{RCC\_HSE\_BYPASS}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01530}01530\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01531}01531\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}}\ |\ RCC\_CR\_HSEEXT))\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}}\ |\ RCC\_CR\_HSEEXT))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01532}01532\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01533}01533\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ RCC\_HSE\_BYPASS\_DIGITAL;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01534}01534\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01535}01535\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01536}01536\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01537}01537\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_gabc4f70a44776c557af20496b04d9a9db}{RCC\_HSE\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01538}01538\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01539}01539\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01540}01540\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01541}01541\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\_HSE\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01542}01542\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01543}01543\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01544}01544\ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01545}01545\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01546}01546\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga5ca515db2d5c4d5bdb9ee3d154df2704}{RCC\_HSE\_BYPASS}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01547}01547\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01548}01548\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01549}01549\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01550}01550\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_gabc4f70a44776c557af20496b04d9a9db}{RCC\_HSE\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01551}01551\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01552}01552\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01553}01553\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01554}01554\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad499b1bbeeb8096235b534a9bfa53c9d}{HSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\_HSE\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01555}01555\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01556}01556\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CR\_HSEEXT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01557}01557\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01558}01558\ \ \ \ \textcolor{comment}{/*\ Get\ the\ CSI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01559}01559\ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\_CR\_CSION}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\_CR\_CSION}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01560}01560\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01561}01561\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7a5e7e72ba93d00a31f04c2bfead181c}{CSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___c_s_i___config_gacd0c6e9d10d8d059ab7915a45176e423}{RCC\_CSI\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01562}01562\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01563}01563\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01564}01564\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01565}01565\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7a5e7e72ba93d00a31f04c2bfead181c}{CSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___c_s_i___config_ga484f6b4b798edd46671980a25ae00e72}{RCC\_CSI\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01566}01566\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01567}01567\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01568}01568\ \textcolor{preprocessor}{\#if\ defined(RCC\_VER\_X)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01569}01569\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___h_a_l_gae051ef9e932404b21f5877c7186406b8}{HAL\_GetREVID}}()\ <=\ \mbox{\hyperlink{group___r_e_v___i_d_ga498b4d7f48050305fc773434d2ccfc96}{REV\_ID\_Y}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01570}01570\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01571}01571\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a5b2e252e8336482c5e9a333610321116}{CSICalibrationValue}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>HSICFGR,\ HAL\_RCC\_REV\_Y\_CSITRIM\_Msk)\ >>\ HAL\_RCC\_REV\_Y\_CSITRIM\_Pos);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01572}01572\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01573}01573\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01574}01574\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01575}01575\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a5b2e252e8336482c5e9a333610321116}{CSICalibrationValue}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841b37f161d57def8ced6cd757ab0461}{RCC\_CSICFGR\_CSITRIM}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9e08fe998be57d919692e3f548908c}{RCC\_CSICFGR\_CSITRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01576}01576\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01577}01577\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01578}01578\ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a5b2e252e8336482c5e9a333610321116}{CSICalibrationValue}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841b37f161d57def8ced6cd757ab0461}{RCC\_CSICFGR\_CSITRIM}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9e08fe998be57d919692e3f548908c}{RCC\_CSICFGR\_CSITRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01579}01579\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*RCC\_VER\_X*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01580}01580\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01581}01581\ \ \ \textcolor{comment}{/*\ Get\ the\ HSI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01582}01582\ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01583}01583\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01584}01584\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{RCC\_HSI\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01585}01585\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01586}01586\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01587}01587\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01588}01588\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a49183e0be5cf522de0fa1968df0bf0d7}{HSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{RCC\_HSI\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01589}01589\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01590}01590\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01591}01591\ \textcolor{preprocessor}{\#if\ defined(RCC\_VER\_X)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01592}01592\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___h_a_l_gae051ef9e932404b21f5877c7186406b8}{HAL\_GetREVID}}()\ <=\ \mbox{\hyperlink{group___r_e_v___i_d_ga498b4d7f48050305fc773434d2ccfc96}{REV\_ID\_Y}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01593}01593\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01594}01594\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>HSICFGR,\ HAL\_RCC\_REV\_Y\_HSITRIM\_Msk)\ >>\ HAL\_RCC\_REV\_Y\_HSITRIM\_Pos);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01595}01595\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01596}01596\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01597}01597\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01598}01598\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>HSICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4142773cbc937f72e59f77ea1b8128c2}{RCC\_HSICFGR\_HSITRIM}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga210c926d535d7c2623293eeaa2d80fa2}{RCC\_HSICFGR\_HSITRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01599}01599\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01600}01600\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01601}01601\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_ad28b977e258a3ee788cd6c2d72430c30}{HSICalibrationValue}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>HSICFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4142773cbc937f72e59f77ea1b8128c2}{RCC\_HSICFGR\_HSITRIM}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga210c926d535d7c2623293eeaa2d80fa2}{RCC\_HSICFGR\_HSITRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01602}01602\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*RCC\_VER\_X*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01603}01603\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01604}01604\ \ \ \textcolor{comment}{/*\ Get\ the\ LSE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01605}01605\ \textcolor{preprocessor}{\#if\ defined(RCC\_BDCR\_LSEEXT)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01606}01606\ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}}|RCC\_BDCR\_LSEEXT))\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01607}01607\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01608}01608\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{RCC\_LSE\_BYPASS}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01609}01609\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01610}01610\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}}|RCC\_BDCR\_LSEEXT))\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}}|RCC\_BDCR\_LSEEXT))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01611}01611\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01612}01612\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ RCC\_LSE\_BYPASS\_DIGITAL;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01613}01613\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01614}01614\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01615}01615\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01616}01616\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{RCC\_LSE\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01617}01617\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01618}01618\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01619}01619\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01620}01620\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{RCC\_LSE\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01621}01621\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01622}01622\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01623}01623\ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\_BDCR\_LSEBYP}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01624}01624\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01625}01625\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{RCC\_LSE\_BYPASS}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01626}01626\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01627}01627\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01628}01628\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01629}01629\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{RCC\_LSE\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01630}01630\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01631}01631\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01632}01632\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01633}01633\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_abb72dd5bfb99667e36d99b6887f80a0a}{LSEState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{RCC\_LSE\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01634}01634\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01635}01635\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_BDCR\_LSEEXT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01636}01636\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01637}01637\ \ \ \textcolor{comment}{/*\ Get\ the\ LSI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01638}01638\ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR\ \&\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\_CSR\_LSION}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01639}01639\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01640}01640\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{RCC\_LSI\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01641}01641\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01642}01642\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01643}01643\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01644}01644\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a9acc15f6278f950ef02d5d6f819f68e8}{LSIState}}\ =\ \mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{RCC\_LSI\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01645}01645\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01646}01646\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01647}01647\ \ \ \textcolor{comment}{/*\ Get\ the\ HSI48\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01648}01648\ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\_CR\_HSI48ON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\_CR\_HSI48ON}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01649}01649\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01650}01650\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_aaba578c1921a07e6421d9c1166d84854}{HSI48State}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_i48___config_gabfc9b19a84e1ac8bee6ff607afc10b0d}{RCC\_HSI48\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01651}01651\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01652}01652\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01653}01653\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01654}01654\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_aaba578c1921a07e6421d9c1166d84854}{HSI48State}}\ =\ \mbox{\hyperlink{group___r_c_c___h_s_i48___config_ga5a653d6f271d56c96b63e02468ed3b65}{RCC\_HSI48\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01655}01655\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01656}01656\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01657}01657\ \ \ \textcolor{comment}{/*\ Get\ the\ PLL\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01658}01658\ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\_CR\_PLLON}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01659}01659\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01660}01660\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}}\ =\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_gaf86dbee130304ba5760818f56d34ec91}{RCC\_PLL\_ON}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01661}01661\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01662}01662\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01663}01663\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01664}01664\ \ \ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ab3bb33f461bb409576e1c899c962e0b0}{PLLState}}\ =\ \mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{RCC\_PLL\_OFF}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01665}01665\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01666}01666\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a418ecda4a355c6a161e4893a7bc1897f}{PLLSource}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\_PLLCKSELR\_PLLSRC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01667}01667\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d7520bd8319bbd736bdce7fcd14abd}{RCC\_PLLCKSELR\_DIVM1}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cf6e351f10e2475f3cac59aee1ab2b}{RCC\_PLLCKSELR\_DIVM1\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01668}01668\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5310890de9acde35c16f1806fb11562}{RCC\_PLL1DIVR\_N1\_Pos}})+\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01669}01669\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a5777f8788531e0fc3f35b0e5d1c7a445}{PLLR}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb12b765200d5379ce6c31533bd7467}{RCC\_PLL1DIVR\_R1}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11cc8d7999de42224597805ae25e668e}{RCC\_PLL1DIVR\_R1\_Pos}})+\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01670}01670\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284e67aeb169d8333cb135a1a9a22672}{RCC\_PLL1DIVR\_P1}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43126098be00476839be9484ea13ad56}{RCC\_PLL1DIVR\_P1\_Pos}})+\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01671}01671\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a4f9e0db99adb7afb9d2a87a2b4f433ab}{PLLQ}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6965c5f2e17323730cd19e0f6aed913}{RCC\_PLL1DIVR\_Q1}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab782f45e0c011720d0cc26cfd640039b}{RCC\_PLL1DIVR\_Q1\_Pos}})+\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01672}01672\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a7175400cda0e366abd960394d52905db}{PLLRGE}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c12993eb7784047984425fd50589f9}{RCC\_PLLCFGR\_PLL1RGE}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01673}01673\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_ac2fdb3d3270549f0d2c3be2d0af676e1}{PLLVCOSEL}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b4721f452904f3d6b746023e56b52ea}{RCC\_PLLCFGR\_PLL1VCOSEL}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e8faa04f9cc0484eda685f35fa9282}{RCC\_PLLCFGR\_PLL1VCOSEL\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01674}01674\ \ \ RCC\_OscInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___osc_init_type_def_a7ec4025786fa81e2a4bfc42832c0eddf}{PLL}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a50ac04466d7fd9e74f833e825970ab37}{PLLFRACN}}\ =\ (uint32\_t)(((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1FRACR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffe166d187ebffffc8a3d6cbee864ea}{RCC\_PLL1FRACR\_FRACN1}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43aff0df2354bc2b16c810793d8a94bd}{RCC\_PLL1FRACR\_FRACN1\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01675}01675\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01676}01676\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01685}01685\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{HAL\_RCC\_GetClockConfig}}(\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\_ClkInitTypeDef}}\ \ *RCC\_ClkInitStruct,\ uint32\_t\ *pFLatency)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01686}01686\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01687}01687\ \ \ \textcolor{comment}{/*\ Set\ all\ possible\ values\ for\ the\ Clock\ type\ parameter\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01688}01688\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{ClockType}}\ =\ \mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{RCC\_CLOCKTYPE\_SYSCLK}}\ |\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{RCC\_CLOCKTYPE\_HCLK}}\ |\ \mbox{\hyperlink{group___r_c_c___system___clock___type_ga824f7d56b52257c113946c34ff67b6e7}{RCC\_CLOCKTYPE\_D1PCLK1}}\ |\ \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\_CLOCKTYPE\_PCLK1}}\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01689}01689\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaef7e78706e597a6551d71f5f9ad60cc0}{RCC\_CLOCKTYPE\_PCLK2}}\ |\ \ \mbox{\hyperlink{group___r_c_c___system___clock___type_gaede3cb126b461ab7dfa55a245ef8f800}{RCC\_CLOCKTYPE\_D3PCLK1}}\ \ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01690}01690\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01691}01691\ \ \ \textcolor{comment}{/*\ Get\ the\ SYSCLK\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01692}01692\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\_CFGR\_SW}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01693}01693\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01694}01694\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_D1CPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01695}01695\ \ \ \textcolor{comment}{/*\ Get\ the\ SYSCLK\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01696}01696\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a48b92ad9cf7689a8a3a5d3ef8e61c789}{SYSCLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540a30f12c991c09836c93c80f4162c}{RCC\_D1CFGR\_D1CPRE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01697}01697\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01698}01698\ \ \ \textcolor{comment}{/*\ Get\ the\ D1HCLK\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01699}01699\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b9d04afa68703b8bca77c5c02b4df}{RCC\_D1CFGR\_HPRE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01700}01700\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01701}01701\ \ \ \textcolor{comment}{/*\ Get\ the\ APB3\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01702}01702\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156ad49f4491b54e9c1bd6029814a03d}{RCC\_D1CFGR\_D1PPRE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01703}01703\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01704}01704\ \ \ \textcolor{comment}{/*\ Get\ the\ APB1\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01705}01705\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0b703ac99ca7cbbb12cd785b2d836}{RCC\_D2CFGR\_D2PPRE1}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01706}01706\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01707}01707\ \ \ \textcolor{comment}{/*\ Get\ the\ APB2\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01708}01708\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D2CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37ebc780e5ce2006ace8919baaae06a}{RCC\_D2CFGR\_D2PPRE2}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01709}01709\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01710}01710\ \ \ \textcolor{comment}{/*\ Get\ the\ APB4\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01711}01711\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D3CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6b1922986a9444c5835cb0f9de4be5}{RCC\_D3CFGR\_D3PPRE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01712}01712\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01713}01713\ \ \ \textcolor{comment}{/*\ Get\ the\ SYSCLK\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01714}01714\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a48b92ad9cf7689a8a3a5d3ef8e61c789}{SYSCLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_CDCPRE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01715}01715\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01716}01716\ \ \ \textcolor{comment}{/*\ Get\ the\ D1HCLK\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01717}01717\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_HPRE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01718}01718\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01719}01719\ \ \ \textcolor{comment}{/*\ Get\ the\ APB3\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01720}01720\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_af332d27fb41b049e7daa96fd6d07e7e8}{APB3CLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_CDPPRE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01721}01721\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01722}01722\ \ \ \textcolor{comment}{/*\ Get\ the\ APB1\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01723}01723\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1CLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2\ \&\ RCC\_CDCFGR2\_CDPPRE1);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01724}01724\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01725}01725\ \ \ \textcolor{comment}{/*\ Get\ the\ APB2\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01726}01726\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2CLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR2\ \&\ RCC\_CDCFGR2\_CDPPRE2);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01727}01727\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01728}01728\ \ \ \textcolor{comment}{/*\ Get\ the\ APB4\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01729}01729\ \ \ RCC\_ClkInitStruct-\/>\mbox{\hyperlink{struct_r_c_c___clk_init_type_def_aae8dd6a48095356f2054f3da6507ce94}{APB4CLKDivider}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SRDCFGR\ \&\ RCC\_SRDCFGR\_SRDPPRE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01730}01730\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01731}01731\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01732}01732\ \ \ \textcolor{comment}{/*\ Get\ the\ Flash\ Wait\ State\ (Latency)\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01733}01733\ \ \ *pFLatency\ =\ (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/>ACR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\_ACR\_LATENCY}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01734}01734\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01735}01735\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01741}01741\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{HAL\_RCC\_NMI\_IRQHandler}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01742}01742\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01743}01743\ \ \ \textcolor{comment}{/*\ Check\ RCC\ CSSF\ flag\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01744}01744\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}{\_\_HAL\_RCC\_GET\_IT}}(\mbox{\hyperlink{group___r_c_c___interrupt_ga9bb34a4912d2084dc1c0834eb53aa7a3}{RCC\_IT\_CSS}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01745}01745\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01746}01746\ \ \ \ \ \textcolor{comment}{/*\ RCC\ Clock\ Security\ System\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01747}01747\ \ \ \ \ \mbox{\hyperlink{group___h_a_l___r_c_c___aliased_gaf922427772f235d505406232d98de18c}{HAL\_RCC\_CCSCallback}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01748}01748\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01749}01749\ \ \ \ \ \textcolor{comment}{/*\ Clear\ RCC\ CSS\ pending\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01750}01750\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}{\_\_HAL\_RCC\_CLEAR\_IT}}(\mbox{\hyperlink{group___r_c_c___interrupt_ga9bb34a4912d2084dc1c0834eb53aa7a3}{RCC\_IT\_CSS}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01751}01751\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01752}01752\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01753}01753\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01758}01758\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___h_a_l___r_c_c___aliased_gaf922427772f235d505406232d98de18c}{HAL\_RCC\_CCSCallback}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01759}01759\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01760}01760\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01761}01761\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_RCC\_CCSCallback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01762}01762\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01763}01763\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01764}01764\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01773}01773\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_RCC\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc_8c_source_l01782}01782\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
