#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 16 14:46:19 2023
# Process ID: 5440
# Current directory: D:/FPGA/ARM_SPI/CortexM3_Eval
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15396 D:\FPGA\ARM_SPI\CortexM3_Eval\CortexM3_Eval.xpr
# Log file: D:/FPGA/ARM_SPI/CortexM3_Eval/vivado.log
# Journal file: D:/FPGA/ARM_SPI/CortexM3_Eval\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.xpr
update_compile_order -fileset sources_1
set_property part xc7a35tfgg484-2 [current_project]
reset_run synth_1
reset_run clk_wiz_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {192.113} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.ip_user_files -ipstatic_source_dir D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.cache/compile_simlib/modelsim} {questa=D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.cache/compile_simlib/questa} {riviera=D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.cache/compile_simlib/riviera} {activehdl=D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/ARM_SOC_TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/ARM_SOC_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
