#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 17 18:09:26 2018
# Process ID: 16904
# Current directory: /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0_synth_1
# Command line: vivado -log design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0.tcl
# Log file: /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0_synth_1/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0.vds
# Journal file: /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0.tcl -notrace
Command: synth_design -top design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1223] The version limit for your license is '2018.05' and will expire in 14 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18109 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1608.535 ; gain = 0.000 ; free physical = 5993 ; free virtual = 16240
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0/synth/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:12]
	Parameter ap_ST_fsm_state1 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 68'b00000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 68'b00000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 68'b00000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 68'b00000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 68'b00000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 68'b00000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 68'b00000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 68'b00000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 68'b00000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 68'b00000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 68'b00000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 68'b00000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 68'b00000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 68'b00000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 68'b00000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 68'b00000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 68'b00000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 68'b00000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 68'b00000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 68'b00000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 68'b00000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 68'b00000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 68'b00000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 68'b00000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 68'b00000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 68'b00000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 68'b00000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 68'b00000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 68'b00000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 68'b00000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 68'b00000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 68'b00000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 68'b00000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 68'b00000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 68'b00000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 68'b00000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 68'b00000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 68'b00000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 68'b00000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 68'b00000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 68'b00000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 68'b00000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 68'b00000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 68'b00000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 68'b00000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 68'b00000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 68'b00000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 68'b00000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 68'b00000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 68'b00000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 68'b00000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 68'b00000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 68'b00000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 68'b00000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 68'b00000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 68'b00000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 68'b00000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 68'b00000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 68'b00001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 68'b00010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 68'b00100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 68'b01000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 68'b10000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_BUS_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_M_AXI_BUS_SRC_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_SRC_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_BUS_SRC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_SRC_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_SRC_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_SRC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_SRC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_SRC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_SRC_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_SRC_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_SRC_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_DST_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_DST_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_BUS_DST_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUS_DST_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_DST_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_DST_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_DST_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_DST_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUS_DST_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_DST_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUS_DST_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_BUS_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BUS_SRC_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BUS_DST_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:378]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_STORE_DATA_0 bound to: 6'b010000 
	Parameter ADDR_STORE_DATA_1 bound to: 6'b010100 
	Parameter ADDR_STORE_CTRL bound to: 6'b011000 
	Parameter ADDR_OUT_BUF_DATA_0 bound to: 6'b011100 
	Parameter ADDR_OUT_BUF_DATA_1 bound to: 6'b100000 
	Parameter ADDR_OUT_BUF_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi.v:209]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi' (1#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_DATA_0 bound to: 6'b010000 
	Parameter ADDR_WIDTH_CTRL bound to: 6'b010100 
	Parameter ADDR_HEIGHT_DATA_0 bound to: 6'b011000 
	Parameter ADDR_HEIGHT_CTRL bound to: 6'b011100 
	Parameter ADDR_VOFFS_DATA_0 bound to: 6'b100000 
	Parameter ADDR_VOFFS_CTRL bound to: 6'b100100 
	Parameter ADDR_HOFFS_DATA_0 bound to: 6'b101000 
	Parameter ADDR_HOFFS_CTRL bound to: 6'b101100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi.v:186]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi' (2#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_throttl' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_throttl' (3#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:399]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo' (4#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_reg_slice' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:295]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_reg_slice' (5#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo__parameterized0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:399]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo__parameterized0' (5#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_buffer' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_buffer' (6#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo__parameterized1' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo__parameterized1' (6#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo__parameterized2' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo__parameterized2' (6#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:399]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:1903]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write' (7#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_buffer__parameterized0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_buffer__parameterized0' (7#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_reg_slice__parameterized0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:295]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_reg_slice__parameterized0' (7#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:295]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:1088]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read' (8#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi' (9#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_throttl' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:689]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_throttl' (10#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:689]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:1536]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:399]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo' (11#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_decoder' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:673]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_decoder' (12#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:673]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_reg_slice' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:295]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_reg_slice' (13#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:295]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo__parameterized0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:399]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo__parameterized0' (13#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_buffer' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_buffer' (14#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo__parameterized1' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo__parameterized1' (14#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:399]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo__parameterized2' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:399]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo__parameterized2' (14#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:399]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write' (15#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:1536]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:741]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_buffer__parameterized0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:508]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_buffer__parameterized0' (15#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:508]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_reg_slice__parameterized0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:295]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_reg_slice__parameterized0' (15#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:295]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read' (16#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:741]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi' (17#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2rbkb' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rbkb.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2rbkb_ram' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rbkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rbkb.v:22]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2rbkb_ram' (18#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2rbkb' (19#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rbkb.v:46]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2rfYi' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rfYi.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1328 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2rfYi_ram' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rfYi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1328 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rfYi.v:25]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2rfYi_ram' (20#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2rfYi' (21#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rfYi.v:58]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2rhbi' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rhbi.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1327 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2rhbi_ram' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rhbi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1327 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rhbi.v:25]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2rhbi_ram' (22#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rhbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2rhbi' (23#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rhbi.v:58]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2rjbC' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rjbC.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2rjbC_ram' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rjbC.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rjbC.v:25]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2rjbC_ram' (24#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rjbC.v:9]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2rjbC' (25#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rjbC.v:58]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2rkbM' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rkbM.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2rkbM_MulnS_0' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rkbM.v:11]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2rkbM_MulnS_0' (26#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rkbM.v:11]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2rkbM' (27#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rkbM.v:29]
INFO: [Synth 8-638] synthesizing module 'WriteOneBlock_f2rlbW' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rlbW.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2rlbW' (28#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rlbW.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:3985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:3987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:3989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:3991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:3993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:3995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:3997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:3999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:4001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:4003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:4005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:4007]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:4223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:4257]
INFO: [Synth 8-256] done synthesizing module 'WriteOneBlock_f2r_entry_s2e_forEnd13' (29#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0' (30#1) [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0/synth/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0.v:59]
WARNING: [Synth 8-3331] design WriteOneBlock_f2rkbM has unconnected port reset
WARNING: [Synth 8-3331] design WriteOneBlock_f2rjbC has unconnected port reset
WARNING: [Synth 8-3331] design WriteOneBlock_f2rhbi has unconnected port reset
WARNING: [Synth 8-3331] design WriteOneBlock_f2rfYi has unconnected port reset
WARNING: [Synth 8-3331] design WriteOneBlock_f2rbkb has unconnected port reset
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1608.539 ; gain = 0.004 ; free physical = 5837 ; free virtual = 16095
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1608.539 ; gain = 0.004 ; free physical = 5863 ; free virtual = 16121
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0/constraints/WriteOneBlock_f2r_entry_s2e_forEnd13_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0/constraints/WriteOneBlock_f2r_entry_s2e_forEnd13_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2283.883 ; gain = 3.996 ; free physical = 5431 ; free virtual = 16627
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:01:25 . Memory (MB): peak = 2283.883 ; gain = 675.348 ; free physical = 5146 ; free virtual = 16349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:01:25 . Memory (MB): peak = 2283.883 ; gain = 675.348 ; free physical = 5145 ; free virtual = 16348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:25 . Memory (MB): peak = 2283.883 ; gain = 675.348 ; free physical = 5145 ; free virtual = 16348
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:2119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:1161]
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:589]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:487]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:500]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.len_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:2361]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:591]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:1161]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.len_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi.v:1379]
INFO: [Synth 8-4471] merging register 'BUS_SRC_addr_reg_3873_reg[63:63]' into 'tmp_27_cast_reg_3865_reg[62:62]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:4315]
INFO: [Synth 8-4471] merging register 'BUS_SRC_addr_1_reg_3900_reg[63:63]' into 'tmp_27_cast_reg_3865_reg[62:62]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:4316]
INFO: [Synth 8-4471] merging register 'BUS_SRC_addr_2_reg_3906_reg[63:63]' into 'tmp_27_cast_reg_3865_reg[62:62]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:4317]
INFO: [Synth 8-4471] merging register 'BUS_SRC_addr_3_reg_3912_reg[63:63]' into 'tmp_27_cast_reg_3865_reg[62:62]' [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:4318]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_2_3_2_reg_4606_reg' and it is trimmed from '32' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:2179]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_2_reg_3994_reg' and it is trimmed from '32' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:2192]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_2_1_reg_4171_reg' and it is trimmed from '32' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:2145]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_2_2_reg_4348_reg' and it is trimmed from '32' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:2165]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_2_3_reg_4525_reg' and it is trimmed from '32' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:2185]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_2_3_1_reg_4564_reg' and it is trimmed from '32' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:2172]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_2_2_1_reg_4387_reg' and it is trimmed from '32' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:2152]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_2_2_2_reg_4426_reg' and it is trimmed from '32' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:2159]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_2_1_1_reg_4210_reg' and it is trimmed from '32' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:2132]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_2_1_2_reg_4249_reg' and it is trimmed from '32' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:2139]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_2_0_1_reg_4033_reg' and it is trimmed from '32' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:2119]
WARNING: [Synth 8-3936] Found unconnected internal register 'l_2_0_2_reg_4072_reg' and it is trimmed from '32' to '6' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:2126]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex1_reg_3895_reg' and it is trimmed from '5' to '4' bits. [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1970]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond7_fu_1802_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp_fu_3576_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_3586_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_3581_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_3621_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_3626_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_3631_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_3765_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_3775_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_3770_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_3720_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_3730_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_3725_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element e_2_reg_1658_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1789]
WARNING: [Synth 8-6014] Unused sequential element e_3_reg_1694_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1797]
WARNING: [Synth 8-6014] Unused sequential element e_reg_1586_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1805]
WARNING: [Synth 8-6014] Unused sequential element e_s_reg_1622_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1813]
WARNING: [Synth 8-6014] Unused sequential element l_1_1_reg_1611_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1837]
WARNING: [Synth 8-6014] Unused sequential element l_1_2_reg_1647_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1845]
WARNING: [Synth 8-6014] Unused sequential element l_1_3_reg_1683_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1853]
WARNING: [Synth 8-6014] Unused sequential element l_1_reg_1575_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1909]
INFO: [Synth 8-5546] ROM "exitcond7_fu_1802_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp_fu_3576_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_3586_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_3581_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_3621_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_3626_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_3631_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_3765_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_3775_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_3770_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_3720_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_3730_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_3725_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:28 . Memory (MB): peak = 2283.883 ; gain = 675.348 ; free physical = 5041 ; free virtual = 16244
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 10    
	   2 Input     63 Bit       Adders := 4     
	   2 Input     52 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 53    
	   2 Input     30 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 17    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 12    
	               68 Bit    Registers := 1     
	               64 Bit    Registers := 25    
	               63 Bit    Registers := 4     
	               62 Bit    Registers := 1     
	               52 Bit    Registers := 4     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 58    
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 42    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 18    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 130   
+---Multipliers : 
	                32x32  Multipliers := 4     
+---RAMs : 
	              10K Bit         RAMs := 4     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 2     
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 4     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 23    
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 4     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 4     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 3     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 22    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 87    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 56    
	   5 Input      2 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 170   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module WriteOneBlock_f2rbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module WriteOneBlock_f2rfYi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module WriteOneBlock_f2rhbi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module WriteOneBlock_f2rjbC_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module WriteOneBlock_f2rkbM_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module WriteOneBlock_f2rlbW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module WriteOneBlock_f2r_entry_s2e_forEnd13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     63 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 49    
	   2 Input     30 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               68 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               63 Bit    Registers := 4     
	               62 Bit    Registers := 1     
	               32 Bit    Registers := 35    
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 4     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 3     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 3     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_3581_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_3586_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_3576_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_3631_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_3626_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_3621_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_3725_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_3730_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_3720_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_3770_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_3775_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_3765_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond7_fu_1802_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element e_3_reg_1694_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1797]
WARNING: [Synth 8-6014] Unused sequential element e_reg_1586_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1805]
WARNING: [Synth 8-6014] Unused sequential element e_s_reg_1622_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1813]
WARNING: [Synth 8-6014] Unused sequential element e_2_reg_1658_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1789]
WARNING: [Synth 8-6014] Unused sequential element l_1_reg_1575_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1909]
WARNING: [Synth 8-6014] Unused sequential element l_1_1_reg_1611_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1837]
WARNING: [Synth 8-6014] Unused sequential element l_1_2_reg_1647_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1845]
WARNING: [Synth 8-6014] Unused sequential element l_1_3_reg_1683_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13.v:1853]
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:723]
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element fifo_resp/pout_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:1976]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:2119]
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:437]
WARNING: [Synth 8-6014] Unused sequential element buff_rdata/usedw_reg was removed.  [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.v:589]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_3581_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_3586_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_3576_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_3626_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_3631_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp6_fu_3621_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_3725_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_3730_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_3720_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp10_fu_3770_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp11_fu_3775_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_3765_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond7_fu_1802_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rkbM.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rkbM.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rkbM.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ipshared/0d42/hdl/verilog/WriteOneBlock_f2rkbM.v:20]
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: operator WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg is absorbed into DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: operator WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg is absorbed into DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: operator WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg is absorbed into DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: operator WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg is absorbed into DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U11/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: operator WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg is absorbed into DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: operator WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg is absorbed into DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U6/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: operator WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg is absorbed into DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: operator WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product.
DSP Report: Generating DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg is absorbed into DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
DSP Report: operator WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product is absorbed into DSP WriteOneBlock_f2rkbM_U1/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg.
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write has unconnected port wreq_prot[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[70]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[68]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[67]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_write/rs_wreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/\bus_write/rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[70]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[68]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]' (FDE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/\bus_read/rs_rreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[32]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[33]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[34]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[35]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[4]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[5]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[6]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[7]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[8]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[9]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[10]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[11]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[12]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[13]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[14]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[15]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[16]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[17]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[18]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[19]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[20]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[21]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[22]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[23]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[24]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[25]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[26]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[27]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[28]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[29]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[30]' (FD) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_writei_2/bus_write/buff_wdata/q_buf_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[7]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[6]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[5]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[4]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[3]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[2]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[1]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttl/throttl_cnt_reg[0]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[31]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[2]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[1]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/pout_reg[0]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/full_n_reg) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/data_vld_reg) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_equal_gen.fifo_burst/empty_n_reg) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/full_n_reg) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/state_reg[1]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/state_reg[0]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/s_ready_t_reg) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[95]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[94]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[93]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[92]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[91]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[90]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[89]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[88]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[87]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[86]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[85]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[84]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[83]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[82]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[81]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[80]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[79]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[78]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[77]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[76]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[75]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[74]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[73]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[72]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[71]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[70]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[69]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[68]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[67]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[66]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[65]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[64]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[60]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[59]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[58]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[57]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[56]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[55]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[54]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[53]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[52]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[51]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[50]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[49]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[48]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[47]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[46]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[45]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[44]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[43]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[42]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[40]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[39]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[38]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[37]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[36]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[35]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[34]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[28]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[27]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[26]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[25]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[24]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[23]) is unused and will be removed from module WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:57 . Memory (MB): peak = 2283.883 ; gain = 675.348 ; free physical = 4908 ; free virtual = 16113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_buffer:                 | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|WriteOneBlock_f2rfYi_ram:                                                  | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|WriteOneBlock_f2rfYi_ram:                                                  | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|WriteOneBlock_f2rhbi_ram:                                                  | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|WriteOneBlock_f2rhbi_ram:                                                  | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|WriteOneBlock_f2rjbC_ram:                                                  | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                                      | Inference      | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------------+----------------+----------------------+----------------+
|inst        | inp1_buf_2_U/WriteOneBlock_f2rbkb_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | inp1_buf_1_U/WriteOneBlock_f2rbkb_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | inp1_buf_0_U/WriteOneBlock_f2rbkb_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | inp1_buf_3_U/WriteOneBlock_f2rbkb_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
+------------+-------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|WriteOneBlock_f2r_entry_s2e_forEnd13 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|WriteOneBlock_f2r_entry_s2e_forEnd13 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:03:28 . Memory (MB): peak = 2930.820 ; gain = 1322.285 ; free physical = 3253 ; free virtual = 14459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM index_U/WriteOneBlock_f2rjbC_ram_U/ram_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:03:52 . Memory (MB): peak = 3131.047 ; gain = 1522.512 ; free physical = 2568 ; free virtual = 13776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_buffer__parameterized0: | mem_reg                                    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_buffer:                 | mem_reg                                    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|WriteOneBlock_f2rfYi_ram:                                                  | ram_reg                                    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|WriteOneBlock_f2rfYi_ram:                                                  | ram_reg                                    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|WriteOneBlock_f2rhbi_ram:                                                  | ram_reg                                    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|WriteOneBlock_f2rhbi_ram:                                                  | ram_reg                                    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|inst                                                                       | index_U/WriteOneBlock_f2rjbC_ram_U/ram_reg | 64 x 32(WRITE_FIRST)   | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+------------+-------------------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                                      | Inference      | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------------+----------------+----------------------+----------------+
|inst        | inp1_buf_2_U/WriteOneBlock_f2rbkb_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | inp1_buf_1_U/WriteOneBlock_f2rbkb_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | inp1_buf_0_U/WriteOneBlock_f2rbkb_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
|inst        | inp1_buf_3_U/WriteOneBlock_f2rbkb_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1S x 8   | 
+------------+-------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U/bus_write/buff_wdata/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/out1_buf_0_U/WriteOneBlock_f2rfYi_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/out1_buf_0_U/WriteOneBlock_f2rfYi_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/out1_buf_1_U/WriteOneBlock_f2rfYi_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/out1_buf_1_U/WriteOneBlock_f2rfYi_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/out1_buf_2_U/WriteOneBlock_f2rhbi_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/out1_buf_2_U/WriteOneBlock_f2rhbi_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/out1_buf_3_U/WriteOneBlock_f2rhbi_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/out1_buf_3_U/WriteOneBlock_f2rhbi_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/index_U/WriteOneBlock_f2rjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/index_U/WriteOneBlock_f2rjbC_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:03:59 . Memory (MB): peak = 3131.047 ; gain = 1522.512 ; free physical = 2370 ; free virtual = 13579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:24 ; elapsed = 00:04:01 . Memory (MB): peak = 3131.051 ; gain = 1522.516 ; free physical = 2288 ; free virtual = 13496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:24 ; elapsed = 00:04:01 . Memory (MB): peak = 3131.051 ; gain = 1522.516 ; free physical = 2284 ; free virtual = 13492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:26 ; elapsed = 00:04:03 . Memory (MB): peak = 3131.051 ; gain = 1522.516 ; free physical = 2251 ; free virtual = 13459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:26 ; elapsed = 00:04:03 . Memory (MB): peak = 3131.051 ; gain = 1522.516 ; free physical = 2239 ; free virtual = 13448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:04:03 . Memory (MB): peak = 3131.051 ; gain = 1522.516 ; free physical = 2228 ; free virtual = 13436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:26 ; elapsed = 00:04:03 . Memory (MB): peak = 3131.051 ; gain = 1522.516 ; free physical = 2226 ; free virtual = 13434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 8      | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   402|
|2     |DSP_ALU         |    12|
|3     |DSP_A_B_DATA    |    12|
|4     |DSP_C_DATA      |    12|
|5     |DSP_MULTIPLIER  |    12|
|6     |DSP_M_DATA      |    12|
|7     |DSP_OUTPUT      |     4|
|8     |DSP_OUTPUT_1    |     8|
|9     |DSP_PREADD      |    12|
|10    |DSP_PREADD_DATA |    12|
|11    |LUT1            |   124|
|12    |LUT2            |   925|
|13    |LUT3            |  1195|
|14    |LUT4            |  1129|
|15    |LUT5            |   296|
|16    |LUT6            |  1114|
|17    |MUXF7           |    14|
|18    |RAM16X1S        |    32|
|19    |RAMB18E2        |     1|
|20    |RAMB18E2_1      |     1|
|21    |RAMB18E2_2      |     4|
|22    |RAMB36E2        |     1|
|23    |SRL16E          |   138|
|24    |FDRE            |  4153|
|25    |FDSE            |    10|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------+--------------------------------------------------------------------------------+------+
|      |Instance                                                  |Module                                                                          |Cells |
+------+----------------------------------------------------------+--------------------------------------------------------------------------------+------+
|1     |top                                                       |                                                                                |  9635|
|2     |  inst                                                    |WriteOneBlock_f2r_entry_s2e_forEnd13                                            |  9635|
|3     |    WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi                             |   426|
|4     |    WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U  |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi                              |  1587|
|5     |      bus_read                                            |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_read                         |    44|
|6     |        buff_rdata                                        |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_buffer__parameterized0       |    31|
|7     |        rs_rdata                                          |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_reg_slice__parameterized0    |     7|
|8     |      bus_write                                           |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_write                        |  1525|
|9     |        buff_wdata                                        |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_buffer                       |   127|
|10    |        \bus_wide_gen.fifo_burst                          |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo                         |   159|
|11    |        fifo_resp                                         |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo__parameterized1         |    26|
|12    |        fifo_resp_to_user                                 |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo__parameterized2         |    24|
|13    |        fifo_wreq                                         |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_fifo__parameterized0         |   166|
|14    |        rs_wreq                                           |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_reg_slice                    |   337|
|15    |      wreq_throttl                                        |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_throttl                      |    18|
|16    |    WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U  |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi                              |  1348|
|17    |      bus_read                                            |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_read                         |  1348|
|18    |        buff_rdata                                        |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_buffer__parameterized0       |   100|
|19    |        fifo_rctl                                         |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo__parameterized1         |    97|
|20    |        fifo_rreq                                         |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_fifo__parameterized0         |   166|
|21    |        rs_rdata                                          |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_reg_slice__parameterized0    |    42|
|22    |        rs_rreq                                           |WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_reg_slice                    |   325|
|23    |    WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi_U |WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi                             |   379|
|24    |    WriteOneBlock_f2rkbM_U1                               |WriteOneBlock_f2rkbM                                                            |    58|
|25    |      WriteOneBlock_f2rkbM_MulnS_0_U                      |WriteOneBlock_f2rkbM_MulnS_0_15                                                 |    58|
|26    |        tmp_product                                       |\WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg__0_funnel__4     |     8|
|27    |        tmp_product__0                                    |\WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product_funnel__7  |     8|
|28    |        p_reg__0                                          |\WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg__0_funnel__3     |     8|
|29    |    WriteOneBlock_f2rkbM_U11                              |WriteOneBlock_f2rkbM_0                                                          |    58|
|30    |      WriteOneBlock_f2rkbM_MulnS_0_U                      |WriteOneBlock_f2rkbM_MulnS_0_14                                                 |    58|
|31    |        tmp_product                                       |\WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg__0_funnel__6     |     8|
|32    |        tmp_product__0                                    |\WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product_funnel__3  |     8|
|33    |        p_reg__0                                          |\WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg__0_funnel__1     |     8|
|34    |    WriteOneBlock_f2rkbM_U16                              |WriteOneBlock_f2rkbM_1                                                          |    58|
|35    |      WriteOneBlock_f2rkbM_MulnS_0_U                      |WriteOneBlock_f2rkbM_MulnS_0_13                                                 |    58|
|36    |        tmp_product                                       |\WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg__0_funnel__7     |     8|
|37    |        tmp_product__0                                    |\WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product_funnel__1  |     8|
|38    |        p_reg__0                                          |\WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg__0_funnel        |     8|
|39    |    WriteOneBlock_f2rkbM_U6                               |WriteOneBlock_f2rkbM_2                                                          |    58|
|40    |      WriteOneBlock_f2rkbM_MulnS_0_U                      |WriteOneBlock_f2rkbM_MulnS_0                                                    |    58|
|41    |        tmp_product                                       |\WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg__0_funnel__5     |     8|
|42    |        tmp_product__0                                    |\WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/tmp_product_funnel__5  |     8|
|43    |        p_reg__0                                          |\WriteOneBlock_f2rkbM_U16/WriteOneBlock_f2rkbM_MulnS_0_U/p_reg__0_funnel__2     |     8|
|44    |    index_U                                               |WriteOneBlock_f2rjbC                                                            |   994|
|45    |      WriteOneBlock_f2rjbC_ram_U                          |WriteOneBlock_f2rjbC_ram                                                        |   994|
|46    |    inp1_buf_0_U                                          |WriteOneBlock_f2rbkb                                                            |    98|
|47    |      WriteOneBlock_f2rbkb_ram_U                          |WriteOneBlock_f2rbkb_ram_12                                                     |    98|
|48    |    inp1_buf_1_U                                          |WriteOneBlock_f2rbkb_3                                                          |    68|
|49    |      WriteOneBlock_f2rbkb_ram_U                          |WriteOneBlock_f2rbkb_ram_11                                                     |    68|
|50    |    inp1_buf_2_U                                          |WriteOneBlock_f2rbkb_4                                                          |    72|
|51    |      WriteOneBlock_f2rbkb_ram_U                          |WriteOneBlock_f2rbkb_ram_10                                                     |    72|
|52    |    inp1_buf_3_U                                          |WriteOneBlock_f2rbkb_5                                                          |   137|
|53    |      WriteOneBlock_f2rbkb_ram_U                          |WriteOneBlock_f2rbkb_ram                                                        |   137|
|54    |    out1_buf_0_U                                          |WriteOneBlock_f2rfYi                                                            |    11|
|55    |      WriteOneBlock_f2rfYi_ram_U                          |WriteOneBlock_f2rfYi_ram_9                                                      |    11|
|56    |    out1_buf_1_U                                          |WriteOneBlock_f2rfYi_6                                                          |    12|
|57    |      WriteOneBlock_f2rfYi_ram_U                          |WriteOneBlock_f2rfYi_ram                                                        |    12|
|58    |    out1_buf_2_U                                          |WriteOneBlock_f2rhbi                                                            |    44|
|59    |      WriteOneBlock_f2rhbi_ram_U                          |WriteOneBlock_f2rhbi_ram_8                                                      |    44|
|60    |    out1_buf_3_U                                          |WriteOneBlock_f2rhbi_7                                                          |    27|
|61    |      WriteOneBlock_f2rhbi_ram_U                          |WriteOneBlock_f2rhbi_ram                                                        |    27|
+------+----------------------------------------------------------+--------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:26 ; elapsed = 00:04:03 . Memory (MB): peak = 3131.051 ; gain = 1522.516 ; free physical = 2225 ; free virtual = 13434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2488 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:59 ; elapsed = 00:03:07 . Memory (MB): peak = 3131.051 ; gain = 847.172 ; free physical = 2265 ; free virtual = 13473
Synthesis Optimization Complete : Time (s): cpu = 00:02:26 ; elapsed = 00:04:03 . Memory (MB): peak = 3131.055 ; gain = 1522.516 ; free physical = 2265 ; free virtual = 13473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 460 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
432 Infos, 328 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:33 ; elapsed = 00:04:10 . Memory (MB): peak = 3163.066 ; gain = 1582.043 ; free physical = 2329 ; free virtual = 13537
INFO: [Common 17-1381] The checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0_synth_1/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/jpeg-rs.srcs/sources_1/bd/design_1/ip/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0.xci
INFO: [Coretcl 2-1174] Renamed 48 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/giorgio/workspace/jpeg-rs-clean/sys/jpeg-rs/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0_synth_1/design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0_utilization_synth.rpt -pb design_1_WriteOneBlock_f2r_entry_s2e_forEnd13_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3187.082 ; gain = 0.000 ; free physical = 2285 ; free virtual = 13505
INFO: [Common 17-206] Exiting Vivado at Thu May 17 18:15:10 2018...
