<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/rsd/Processor/Src/XilinxMacros.vh
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">//</span>
<a name="l-2"></a><span class="c1">// AXI4 bus parameters for RSD</span>
<a name="l-3"></a><span class="c1">//</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">// Offset of RSD memory space and PS (ARM) memory space</span>
<a name="l-6"></a><span class="c1">// Processes of PS (ARM) must not use the space after the address specified here </span>
<a name="l-7"></a><span class="c1">// for any purpose unless explicit data sharing with the RSD.</span>
<a name="l-8"></a>
<a name="l-9"></a><span class="cp">`define MEMORY_AXI4_BASE_ADDR 32&#39;h10000000</span>
<a name="l-10"></a>
<a name="l-11"></a><span class="c1">// Data width of Axi4 bus</span>
<a name="l-12"></a><span class="cp">`define MEMORY_AXI4_DATA_BIT_NUM 64</span>
<a name="l-13"></a>
<a name="l-14"></a><span class="c1">// # of Maximum outstanding read process.</span>
<a name="l-15"></a><span class="c1">// Maximum number of requests from D-Cache is MSHR_NUM, request from I-Cache is 1, </span>
<a name="l-16"></a><span class="c1">// maximum number of requests is MSHR_NUM+1</span>
<a name="l-17"></a><span class="cp">`define MEMORY_AXI4_READ_ID_WIDTH 2 </span><span class="c1">// NOTE: This value must be the same as </span>
<a name="l-18"></a>                                    <span class="c1">// CacheSystemTypes::MEM_ACCESS_SERIAL_BIT_SIZE;</span>
<a name="l-19"></a><span class="cp">`define MEMORY_AXI4_READ_ID_NUM (1&lt;&lt;`MEMORY_AXI4_READ_ID_WIDTH)</span>
<a name="l-20"></a>
<a name="l-21"></a><span class="c1">// # of Maximum outstanding write process is power of 2.</span>
<a name="l-22"></a><span class="c1">// Currently, the next write cannot be performed until a write completion response comes,</span>
<a name="l-23"></a><span class="c1">// so only one write request can be processed at a time.</span>
<a name="l-24"></a><span class="c1">// However, because the address request (aw handshake) can be performed in advance </span>
<a name="l-25"></a><span class="c1">// by receiving and buffering the write request from RSD, </span>
<a name="l-26"></a><span class="c1">// it is preferable that this value is equal to # of MSHR</span>
<a name="l-27"></a><span class="cp">`define MEMORY_AXI4_WRITE_ID_WIDTH 1 </span><span class="c1">// NOTE: This value must be the same as </span>
<a name="l-28"></a>                                     <span class="c1">// CacheSystemTypes::MEM_WRITE_SERIAL_BIT_SIZE;</span>
<a name="l-29"></a><span class="cp">`define MEMORY_AXI4_WRITE_ID_NUM (1&lt;&lt;`MEMORY_AXI4_WRITE_ID_WIDTH)</span>
<a name="l-30"></a>
<a name="l-31"></a><span class="c1">// Address width of AXI4</span>
<a name="l-32"></a><span class="cp">`define MEMORY_AXI4_ADDR_BIT_SIZE 32</span>
<a name="l-33"></a>
<a name="l-34"></a><span class="c1">// *USER buses are not used currently</span>
<a name="l-35"></a><span class="cp">`define MEMORY_AXI4_AWUSER_WIDTH 0</span>
<a name="l-36"></a><span class="cp">`define MEMORY_AXI4_ARUSER_WIDTH 0</span>
<a name="l-37"></a><span class="cp">`define MEMORY_AXI4_WUSER_WIDTH 0</span>
<a name="l-38"></a><span class="cp">`define MEMORY_AXI4_RUSER_WIDTH 0</span>
<a name="l-39"></a><span class="cp">`define MEMORY_AXI4_BUSER_WIDTH 0</span>
<a name="l-40"></a>
<a name="l-41"></a><span class="c1">// Data width of input/output of Axi4MemoryIF</span>
<a name="l-42"></a><span class="cp">`define MEMORY_AXI4_ADDR_BIT_SIZE 32</span>
<a name="l-43"></a><span class="cp">`define MEMORY_AXI4_AWLEN_WIDTH 8</span>
<a name="l-44"></a><span class="cp">`define MEMORY_AXI4_AWSIZE_WIDTH 3</span>
<a name="l-45"></a><span class="cp">`define MEMORY_AXI4_AWBURST_WIDTH 2</span>
<a name="l-46"></a><span class="cp">`define MEMORY_AXI4_AWCACHE_WIDTH 4</span>
<a name="l-47"></a><span class="cp">`define MEMORY_AXI4_AWPROT_WIDTH 3</span>
<a name="l-48"></a><span class="cp">`define MEMORY_AXI4_AWQOS_WIDTH 2</span>
<a name="l-49"></a><span class="cp">`define MEMORY_AXI4_BRESP_WIDTH 2</span>
<a name="l-50"></a><span class="cp">`define MEMORY_AXI4_ARLEN_WIDTH 8</span>
<a name="l-51"></a><span class="cp">`define MEMORY_AXI4_ARSIZE_WIDTH 3</span>
<a name="l-52"></a><span class="cp">`define MEMORY_AXI4_ARBURST_WIDTH 2</span>
<a name="l-53"></a><span class="cp">`define MEMORY_AXI4_ARCACHE_WIDTH 4</span>
<a name="l-54"></a><span class="cp">`define MEMORY_AXI4_ARPROT_WIDTH 3</span>
<a name="l-55"></a><span class="cp">`define MEMORY_AXI4_ARQOS_WIDTH 4</span>
<a name="l-56"></a><span class="cp">`define MEMORY_AXI4_RRESP_WIDTH 2</span>
<a name="l-57"></a><span class="cp">`define MEMORY_AXI4_WSTRB_WIDTH (`MEMORY_AXI4_DATA_BIT_NUM/8)</span>
<a name="l-58"></a>
<a name="l-59"></a><span class="c1">// Size of PS-PL Memory</span>
<a name="l-60"></a><span class="cp">`define PS_PL_MEMORY_DATA_BIT_SIZE 32</span>
<a name="l-61"></a><span class="cp">`define PS_PL_MEMORY_ADDR_BIT_SIZE 11</span>
<a name="l-62"></a><span class="cp">`define PS_PL_MEMORY_ADDR_LSB (`PS_PL_MEMORY_DATA_BIT_SIZE/32)+1 </span><span class="c1">// 32-bit: 2, 64-bit: 3</span>
<a name="l-63"></a><span class="cp">`define PS_PL_MEMORY_SIZE 1&lt;&lt;(`PS_PL_MEMORY_ADDR_BIT_SIZE-`PS_PL_MEMORY_ADDR_LSB) </span><span class="c1">// 512</span>
<a name="l-64"></a>
<a name="l-65"></a><span class="c1">// Data width of input/output of ControlRegisterIF</span>
<a name="l-66"></a><span class="cp">`define PS_PL_CTRL_REG_DATA_BIT_SIZE 32</span>
<a name="l-67"></a><span class="cp">`define PS_PL_CTRL_REG_ADDR_BIT_SIZE 7</span>
<a name="l-68"></a><span class="cp">`define PS_PL_CTRL_REG_ADDR_LSB (`PS_PL_CTRL_REG_DATA_BIT_SIZE/32)+1 </span><span class="c1">// 32-bit: 2, 64-bit: 3</span>
<a name="l-69"></a><span class="cp">`define PS_PL_CTRL_REG_SIZE (1&lt;&lt;(`PS_PL_CTRL_REG_ADDR_BIT_SIZE-`PS_PL_CTRL_REG_ADDR_LSB)) </span><span class="c1">// 32</span>
<a name="l-70"></a><span class="cp">`define PS_PL_CTRL_REG_AWPROT_WIDTH 3</span>
<a name="l-71"></a><span class="cp">`define PS_PL_CTRL_REG_BRESP_WIDTH 2</span>
<a name="l-72"></a><span class="cp">`define PS_PL_CTRL_REG_ARPROT_WIDTH 3</span>
<a name="l-73"></a><span class="cp">`define PS_PL_CTRL_REG_RRESP_WIDTH 2</span>
<a name="l-74"></a><span class="cp">`define PS_PL_CTRL_REG_WSTRB_WIDTH (`PS_PL_CTRL_REG_DATA_BIT_SIZE/8)</span>
<a name="l-75"></a>
<a name="l-76"></a>
<a name="l-77"></a><span class="c1">// PS-PL ControlQueue</span>
<a name="l-78"></a><span class="cp">`define PS_PL_CTRL_QUEUE_DATA_BIT_SIZE `PS_PL_CTRL_REG_DATA_BIT_SIZE</span>
<a name="l-79"></a><span class="cp">`define PS_PL_CTRL_QUEUE_ADDR_BIT_SIZE 6</span>
<a name="l-80"></a><span class="cp">`define PS_PL_CTRL_QUEUE_SIZE 1&lt;&lt;`PS_PL_CTRL_QUEUE_ADDR_BIT_SIZE </span><span class="c1">// 64</span>
<a name="l-81"></a>
<a name="l-82"></a>
<a name="l-83"></a><span class="c1">// Hacking for Synplify2017...</span>
<a name="l-84"></a><span class="c1">// When interface is used in top level module, </span>
<a name="l-85"></a><span class="c1">// Vivado cannot synthesis RSD correctly from synplify netlist.</span>
<a name="l-86"></a><span class="c1">// Hence, we have to define input/output ports without interface.</span>
<a name="l-87"></a><span class="c1">// However, this process is very dirty, so we uses macro to define in/out ports</span>
<a name="l-88"></a><span class="cp">`define EXPAND_AXI4MEMORY_PORT \</span>
<a name="l-89"></a><span class="cp">input \</span>
<a name="l-90"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_ACLK, \</span>
<a name="l-91"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_ARESETN, \</span>
<a name="l-92"></a><span class="cp">output \</span>
<a name="l-93"></a><span class="cp">    logic [`MEMORY_AXI4_WRITE_ID_WIDTH-1 : 0] axi4MemoryIF_M_AXI_AWID, \</span>
<a name="l-94"></a><span class="cp">    logic [`MEMORY_AXI4_ADDR_BIT_SIZE-1 : 0] axi4MemoryIF_M_AXI_AWADDR, \</span>
<a name="l-95"></a><span class="cp">    logic [`MEMORY_AXI4_AWLEN_WIDTH-1 : 0] axi4MemoryIF_M_AXI_AWLEN, \</span>
<a name="l-96"></a><span class="cp">    logic [`MEMORY_AXI4_AWSIZE_WIDTH-1 : 0] axi4MemoryIF_M_AXI_AWSIZE, \</span>
<a name="l-97"></a><span class="cp">    logic [`MEMORY_AXI4_AWBURST_WIDTH-1 : 0] axi4MemoryIF_M_AXI_AWBURST, \</span>
<a name="l-98"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_AWLOCK, \</span>
<a name="l-99"></a><span class="cp">    logic [`MEMORY_AXI4_AWCACHE_WIDTH-1 : 0] axi4MemoryIF_M_AXI_AWCACHE, \</span>
<a name="l-100"></a><span class="cp">    logic [`MEMORY_AXI4_AWPROT_WIDTH-1 : 0] axi4MemoryIF_M_AXI_AWPROT, \</span>
<a name="l-101"></a><span class="cp">    logic [`MEMORY_AXI4_AWQOS_WIDTH-1 : 0] axi4MemoryIF_M_AXI_AWQOS, \</span>
<a name="l-102"></a><span class="cp">    logic [`MEMORY_AXI4_AWUSER_WIDTH-1 : 0] axi4MemoryIF_M_AXI_AWUSER, \</span>
<a name="l-103"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_AWVALID, \</span>
<a name="l-104"></a><span class="cp">input \</span>
<a name="l-105"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_AWREADY, \</span>
<a name="l-106"></a><span class="cp">output \</span>
<a name="l-107"></a><span class="cp">    logic [`MEMORY_AXI4_DATA_BIT_NUM-1 : 0] axi4MemoryIF_M_AXI_WDATA, \</span>
<a name="l-108"></a><span class="cp">    logic [`MEMORY_AXI4_WSTRB_WIDTH-1 : 0] axi4MemoryIF_M_AXI_WSTRB, \</span>
<a name="l-109"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_WLAST, \</span>
<a name="l-110"></a><span class="cp">    logic [`MEMORY_AXI4_WUSER_WIDTH-1 : 0] axi4MemoryIF_M_AXI_WUSER, \</span>
<a name="l-111"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_WVALID, \</span>
<a name="l-112"></a><span class="cp">input \</span>
<a name="l-113"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_WREADY, \</span>
<a name="l-114"></a><span class="cp">    logic [`MEMORY_AXI4_WRITE_ID_WIDTH-1 : 0] axi4MemoryIF_M_AXI_BID, \</span>
<a name="l-115"></a><span class="cp">    logic [`MEMORY_AXI4_BRESP_WIDTH-1 : 0] axi4MemoryIF_M_AXI_BRESP, \</span>
<a name="l-116"></a><span class="cp">    logic [`MEMORY_AXI4_BUSER_WIDTH-1 : 0] axi4MemoryIF_M_AXI_BUSER, \</span>
<a name="l-117"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_BVALID, \</span>
<a name="l-118"></a><span class="cp">output \</span>
<a name="l-119"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_BREADY, \</span>
<a name="l-120"></a><span class="cp">    logic [`MEMORY_AXI4_READ_ID_WIDTH-1 : 0] axi4MemoryIF_M_AXI_ARID, \</span>
<a name="l-121"></a><span class="cp">    logic [`MEMORY_AXI4_ADDR_BIT_SIZE-1 : 0] axi4MemoryIF_M_AXI_ARADDR, \</span>
<a name="l-122"></a><span class="cp">    logic [`MEMORY_AXI4_ARLEN_WIDTH-1 : 0] axi4MemoryIF_M_AXI_ARLEN, \</span>
<a name="l-123"></a><span class="cp">    logic [`MEMORY_AXI4_ARSIZE_WIDTH-1 : 0] axi4MemoryIF_M_AXI_ARSIZE, \</span>
<a name="l-124"></a><span class="cp">    logic [`MEMORY_AXI4_ARBURST_WIDTH-1 : 0] axi4MemoryIF_M_AXI_ARBURST, \</span>
<a name="l-125"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_ARLOCK, \</span>
<a name="l-126"></a><span class="cp">    logic [`MEMORY_AXI4_ARCACHE_WIDTH-1 : 0] axi4MemoryIF_M_AXI_ARCACHE, \</span>
<a name="l-127"></a><span class="cp">    logic [`MEMORY_AXI4_ARPROT_WIDTH-1 : 0] axi4MemoryIF_M_AXI_ARPROT, \</span>
<a name="l-128"></a><span class="cp">    logic [`MEMORY_AXI4_ARQOS_WIDTH-1 : 0] axi4MemoryIF_M_AXI_ARQOS, \</span>
<a name="l-129"></a><span class="cp">    logic [`MEMORY_AXI4_ARUSER_WIDTH-1 : 0] axi4MemoryIF_M_AXI_ARUSER, \</span>
<a name="l-130"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_ARVALID, \</span>
<a name="l-131"></a><span class="cp">input \</span>
<a name="l-132"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_ARREADY, \</span>
<a name="l-133"></a><span class="cp">    logic [`MEMORY_AXI4_READ_ID_WIDTH-1 : 0] axi4MemoryIF_M_AXI_RID, \</span>
<a name="l-134"></a><span class="cp">    logic [`MEMORY_AXI4_DATA_BIT_NUM-1 : 0] axi4MemoryIF_M_AXI_RDATA, \</span>
<a name="l-135"></a><span class="cp">    logic [`MEMORY_AXI4_RRESP_WIDTH-1 : 0] axi4MemoryIF_M_AXI_RRESP, \</span>
<a name="l-136"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_RLAST, \</span>
<a name="l-137"></a><span class="cp">    logic [`MEMORY_AXI4_RUSER_WIDTH-1 : 0] axi4MemoryIF_M_AXI_RUSER, \</span>
<a name="l-138"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_RVALID, \</span>
<a name="l-139"></a><span class="cp">output \</span>
<a name="l-140"></a><span class="cp">    logic  axi4MemoryIF_M_AXI_RREADY,</span>
<a name="l-141"></a>
<a name="l-142"></a><span class="cp">`define CONNECT_AXI4MEMORY_IF \</span>
<a name="l-143"></a><span class="cp">    axi4MemoryIF.M_AXI_ACLK = axi4MemoryIF_M_AXI_ACLK; \</span>
<a name="l-144"></a><span class="cp">    axi4MemoryIF.M_AXI_ARESETN = axi4MemoryIF_M_AXI_ARESETN; \</span>
<a name="l-145"></a><span class="cp">    axi4MemoryIF_M_AXI_AWID = axi4MemoryIF.M_AXI_AWID; \</span>
<a name="l-146"></a><span class="cp">    axi4MemoryIF_M_AXI_AWADDR = axi4MemoryIF.M_AXI_AWADDR; \</span>
<a name="l-147"></a><span class="cp">    axi4MemoryIF_M_AXI_AWLEN = axi4MemoryIF.M_AXI_AWLEN; \</span>
<a name="l-148"></a><span class="cp">    axi4MemoryIF_M_AXI_AWSIZE = axi4MemoryIF.M_AXI_AWSIZE; \</span>
<a name="l-149"></a><span class="cp">    axi4MemoryIF_M_AXI_AWBURST = axi4MemoryIF.M_AXI_AWBURST; \</span>
<a name="l-150"></a><span class="cp">    axi4MemoryIF_M_AXI_AWLOCK = axi4MemoryIF.M_AXI_AWLOCK; \</span>
<a name="l-151"></a><span class="cp">    axi4MemoryIF_M_AXI_AWCACHE = axi4MemoryIF.M_AXI_AWCACHE; \</span>
<a name="l-152"></a><span class="cp">    axi4MemoryIF_M_AXI_AWPROT = axi4MemoryIF.M_AXI_AWPROT; \</span>
<a name="l-153"></a><span class="cp">    axi4MemoryIF_M_AXI_AWQOS = axi4MemoryIF.M_AXI_AWQOS; \</span>
<a name="l-154"></a><span class="cp">    axi4MemoryIF_M_AXI_AWUSER = axi4MemoryIF.M_AXI_AWUSER; \</span>
<a name="l-155"></a><span class="cp">    axi4MemoryIF_M_AXI_AWVALID = axi4MemoryIF.M_AXI_AWVALID; \</span>
<a name="l-156"></a><span class="cp">    axi4MemoryIF.M_AXI_AWREADY = axi4MemoryIF_M_AXI_AWREADY; \</span>
<a name="l-157"></a><span class="cp">    axi4MemoryIF_M_AXI_WDATA = axi4MemoryIF.M_AXI_WDATA; \</span>
<a name="l-158"></a><span class="cp">    axi4MemoryIF_M_AXI_WSTRB = axi4MemoryIF.M_AXI_WSTRB; \</span>
<a name="l-159"></a><span class="cp">    axi4MemoryIF_M_AXI_WLAST = axi4MemoryIF.M_AXI_WLAST; \</span>
<a name="l-160"></a><span class="cp">    axi4MemoryIF_M_AXI_WUSER = axi4MemoryIF.M_AXI_WUSER; \</span>
<a name="l-161"></a><span class="cp">    axi4MemoryIF_M_AXI_WVALID = axi4MemoryIF.M_AXI_WVALID; \</span>
<a name="l-162"></a><span class="cp">    axi4MemoryIF.M_AXI_WREADY = axi4MemoryIF_M_AXI_WREADY; \</span>
<a name="l-163"></a><span class="cp">    axi4MemoryIF.M_AXI_BID = axi4MemoryIF_M_AXI_BID; \</span>
<a name="l-164"></a><span class="cp">    axi4MemoryIF.M_AXI_BRESP = axi4MemoryIF_M_AXI_BRESP; \</span>
<a name="l-165"></a><span class="cp">    axi4MemoryIF.M_AXI_BUSER = axi4MemoryIF_M_AXI_BUSER; \</span>
<a name="l-166"></a><span class="cp">    axi4MemoryIF.M_AXI_BVALID = axi4MemoryIF_M_AXI_BVALID; \</span>
<a name="l-167"></a><span class="cp">    axi4MemoryIF_M_AXI_BREADY = axi4MemoryIF.M_AXI_BREADY; \</span>
<a name="l-168"></a><span class="cp">    axi4MemoryIF_M_AXI_ARID = axi4MemoryIF.M_AXI_ARID; \</span>
<a name="l-169"></a><span class="cp">    axi4MemoryIF_M_AXI_ARADDR = axi4MemoryIF.M_AXI_ARADDR; \</span>
<a name="l-170"></a><span class="cp">    axi4MemoryIF_M_AXI_ARLEN = axi4MemoryIF.M_AXI_ARLEN; \</span>
<a name="l-171"></a><span class="cp">    axi4MemoryIF_M_AXI_ARSIZE = axi4MemoryIF.M_AXI_ARSIZE; \</span>
<a name="l-172"></a><span class="cp">    axi4MemoryIF_M_AXI_ARBURST = axi4MemoryIF.M_AXI_ARBURST; \</span>
<a name="l-173"></a><span class="cp">    axi4MemoryIF_M_AXI_ARLOCK = axi4MemoryIF.M_AXI_ARLOCK; \</span>
<a name="l-174"></a><span class="cp">    axi4MemoryIF_M_AXI_ARCACHE = axi4MemoryIF.M_AXI_ARCACHE; \</span>
<a name="l-175"></a><span class="cp">    axi4MemoryIF_M_AXI_ARPROT = axi4MemoryIF.M_AXI_ARPROT; \</span>
<a name="l-176"></a><span class="cp">    axi4MemoryIF_M_AXI_ARQOS = axi4MemoryIF.M_AXI_ARQOS; \</span>
<a name="l-177"></a><span class="cp">    axi4MemoryIF_M_AXI_ARUSER = axi4MemoryIF.M_AXI_ARUSER; \</span>
<a name="l-178"></a><span class="cp">    axi4MemoryIF_M_AXI_ARVALID = axi4MemoryIF.M_AXI_ARVALID; \</span>
<a name="l-179"></a><span class="cp">    axi4MemoryIF.M_AXI_ARREADY = axi4MemoryIF_M_AXI_ARREADY; \</span>
<a name="l-180"></a><span class="cp">    axi4MemoryIF.M_AXI_RID = axi4MemoryIF_M_AXI_RID; \</span>
<a name="l-181"></a><span class="cp">    axi4MemoryIF.M_AXI_RDATA = axi4MemoryIF_M_AXI_RDATA; \</span>
<a name="l-182"></a><span class="cp">    axi4MemoryIF.M_AXI_RRESP = axi4MemoryIF_M_AXI_RRESP; \</span>
<a name="l-183"></a><span class="cp">    axi4MemoryIF.M_AXI_RLAST = axi4MemoryIF_M_AXI_RLAST; \</span>
<a name="l-184"></a><span class="cp">    axi4MemoryIF.M_AXI_RUSER = axi4MemoryIF_M_AXI_RUSER; \</span>
<a name="l-185"></a><span class="cp">    axi4MemoryIF.M_AXI_RVALID = axi4MemoryIF_M_AXI_RVALID; \</span>
<a name="l-186"></a><span class="cp">    axi4MemoryIF_M_AXI_RREADY = axi4MemoryIF.M_AXI_RREADY;</span>
<a name="l-187"></a>
<a name="l-188"></a>
<a name="l-189"></a><span class="cp">`define EXPAND_CONTROL_REGISTER_PORT \</span>
<a name="l-190"></a><span class="cp">input \</span>
<a name="l-191"></a><span class="cp">    logic axi4LitePlToPsControlRegisterIF_S_AXI_ACLK, \</span>
<a name="l-192"></a><span class="cp">    logic axi4LitePlToPsControlRegisterIF_S_AXI_ARESETN, \</span>
<a name="l-193"></a><span class="cp">    logic [`PS_PL_CTRL_REG_ADDR_BIT_SIZE-1 : 0] axi4LitePlToPsControlRegisterIF_S_AXI_ARADDR, \</span>
<a name="l-194"></a><span class="cp">    logic [`PS_PL_CTRL_REG_AWPROT_WIDTH-1 : 0] axi4LitePlToPsControlRegisterIF_S_AXI_ARPROT, \</span>
<a name="l-195"></a><span class="cp">    logic  axi4LitePlToPsControlRegisterIF_S_AXI_ARVALID, \</span>
<a name="l-196"></a><span class="cp">output \</span>
<a name="l-197"></a><span class="cp">    logic  axi4LitePlToPsControlRegisterIF_S_AXI_ARREADY, \</span>
<a name="l-198"></a><span class="cp">    logic [`PS_PL_CTRL_REG_DATA_BIT_SIZE-1 : 0] axi4LitePlToPsControlRegisterIF_S_AXI_RDATA, \</span>
<a name="l-199"></a><span class="cp">    logic [`PS_PL_CTRL_REG_RRESP_WIDTH-1 : 0] axi4LitePlToPsControlRegisterIF_S_AXI_RRESP, \</span>
<a name="l-200"></a><span class="cp">    logic  axi4LitePlToPsControlRegisterIF_S_AXI_RVALID, \</span>
<a name="l-201"></a><span class="cp">input \</span>
<a name="l-202"></a><span class="cp">    logic  axi4LitePlToPsControlRegisterIF_S_AXI_RREADY, \</span>
<a name="l-203"></a><span class="cp">    logic axi4LitePsToPlControlRegisterIF_S_AXI_ACLK, \</span>
<a name="l-204"></a><span class="cp">    logic axi4LitePsToPlControlRegisterIF_S_AXI_ARESETN, \</span>
<a name="l-205"></a><span class="cp">    logic [`PS_PL_CTRL_REG_ADDR_BIT_SIZE-1 : 0] axi4LitePsToPlControlRegisterIF_S_AXI_AWADDR, \</span>
<a name="l-206"></a><span class="cp">    logic [`PS_PL_CTRL_REG_AWPROT_WIDTH-1 : 0] axi4LitePsToPlControlRegisterIF_S_AXI_AWPROT, \</span>
<a name="l-207"></a><span class="cp">    logic  axi4LitePsToPlControlRegisterIF_S_AXI_AWVALID, \</span>
<a name="l-208"></a><span class="cp">output \</span>
<a name="l-209"></a><span class="cp">    logic  axi4LitePsToPlControlRegisterIF_S_AXI_AWREADY, \</span>
<a name="l-210"></a><span class="cp">input \</span>
<a name="l-211"></a><span class="cp">    logic [`PS_PL_CTRL_REG_DATA_BIT_SIZE-1 : 0] axi4LitePsToPlControlRegisterIF_S_AXI_WDATA, \</span>
<a name="l-212"></a><span class="cp">    logic [`PS_PL_CTRL_REG_WSTRB_WIDTH-1 : 0] axi4LitePsToPlControlRegisterIF_S_AXI_WSTRB, \</span>
<a name="l-213"></a><span class="cp">    logic  axi4LitePsToPlControlRegisterIF_S_AXI_WVALID, \</span>
<a name="l-214"></a><span class="cp">output \</span>
<a name="l-215"></a><span class="cp">    logic  axi4LitePsToPlControlRegisterIF_S_AXI_WREADY, \</span>
<a name="l-216"></a><span class="cp">    logic [`PS_PL_CTRL_REG_BRESP_WIDTH-1 : 0] axi4LitePsToPlControlRegisterIF_S_AXI_BRESP, \</span>
<a name="l-217"></a><span class="cp">    logic  axi4LitePsToPlControlRegisterIF_S_AXI_BVALID, \</span>
<a name="l-218"></a><span class="cp">input \</span>
<a name="l-219"></a><span class="cp">    logic  axi4LitePsToPlControlRegisterIF_S_AXI_BREADY, \</span>
<a name="l-220"></a><span class="cp">    logic [`PS_PL_CTRL_REG_ADDR_BIT_SIZE-1 : 0] axi4LitePsToPlControlRegisterIF_S_AXI_ARADDR, \</span>
<a name="l-221"></a><span class="cp">    logic [`PS_PL_CTRL_REG_ARPROT_WIDTH-1 : 0] axi4LitePsToPlControlRegisterIF_S_AXI_ARPROT, \</span>
<a name="l-222"></a><span class="cp">    logic  axi4LitePsToPlControlRegisterIF_S_AXI_ARVALID, \</span>
<a name="l-223"></a><span class="cp">output \</span>
<a name="l-224"></a><span class="cp">    logic  axi4LitePsToPlControlRegisterIF_S_AXI_ARREADY, \</span>
<a name="l-225"></a><span class="cp">    logic [`PS_PL_CTRL_REG_DATA_BIT_SIZE-1 : 0] axi4LitePsToPlControlRegisterIF_S_AXI_RDATA, \</span>
<a name="l-226"></a><span class="cp">    logic [`PS_PL_CTRL_REG_RRESP_WIDTH-1 : 0] axi4LitePsToPlControlRegisterIF_S_AXI_RRESP, \</span>
<a name="l-227"></a><span class="cp">    logic  axi4LitePsToPlControlRegisterIF_S_AXI_RVALID, \</span>
<a name="l-228"></a><span class="cp">input \</span>
<a name="l-229"></a><span class="cp">    logic  axi4LitePsToPlControlRegisterIF_S_AXI_RREADY</span>
<a name="l-230"></a>
<a name="l-231"></a><span class="cp">`define CONNECT_CONTROL_REGISTER_IF \</span>
<a name="l-232"></a><span class="cp">    axi4LitePlToPsControlRegisterIF.S_AXI_ACLK = axi4LitePlToPsControlRegisterIF_S_AXI_ACLK; \</span>
<a name="l-233"></a><span class="cp">    axi4LitePlToPsControlRegisterIF.S_AXI_ARESETN = axi4LitePlToPsControlRegisterIF_S_AXI_ARESETN; \</span>
<a name="l-234"></a><span class="cp">    axi4LitePlToPsControlRegisterIF.S_AXI_ARADDR = axi4LitePlToPsControlRegisterIF_S_AXI_ARADDR; \</span>
<a name="l-235"></a><span class="cp">    axi4LitePlToPsControlRegisterIF.S_AXI_ARPROT = axi4LitePlToPsControlRegisterIF_S_AXI_ARPROT; \</span>
<a name="l-236"></a><span class="cp">    axi4LitePlToPsControlRegisterIF.S_AXI_ARVALID = axi4LitePlToPsControlRegisterIF_S_AXI_ARVALID; \</span>
<a name="l-237"></a><span class="cp">    axi4LitePlToPsControlRegisterIF_S_AXI_ARREADY = axi4LitePlToPsControlRegisterIF.S_AXI_ARREADY; \</span>
<a name="l-238"></a><span class="cp">    axi4LitePlToPsControlRegisterIF_S_AXI_RDATA = axi4LitePlToPsControlRegisterIF.S_AXI_RDATA; \</span>
<a name="l-239"></a><span class="cp">    axi4LitePlToPsControlRegisterIF_S_AXI_RRESP = axi4LitePlToPsControlRegisterIF.S_AXI_RRESP; \</span>
<a name="l-240"></a><span class="cp">    axi4LitePlToPsControlRegisterIF_S_AXI_RVALID = axi4LitePlToPsControlRegisterIF.S_AXI_RVALID; \</span>
<a name="l-241"></a><span class="cp">    axi4LitePlToPsControlRegisterIF.S_AXI_RREADY = axi4LitePlToPsControlRegisterIF_S_AXI_RREADY; \</span>
<a name="l-242"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_ACLK = axi4LitePsToPlControlRegisterIF_S_AXI_ACLK; \</span>
<a name="l-243"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_ARESETN = axi4LitePsToPlControlRegisterIF_S_AXI_ARESETN; \</span>
<a name="l-244"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_AWADDR = axi4LitePsToPlControlRegisterIF_S_AXI_AWADDR; \</span>
<a name="l-245"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_AWPROT = axi4LitePsToPlControlRegisterIF_S_AXI_AWPROT; \</span>
<a name="l-246"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_AWVALID = axi4LitePsToPlControlRegisterIF_S_AXI_AWVALID; \</span>
<a name="l-247"></a><span class="cp">    axi4LitePsToPlControlRegisterIF_S_AXI_AWREADY = axi4LitePsToPlControlRegisterIF.S_AXI_AWREADY; \</span>
<a name="l-248"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_WDATA = axi4LitePsToPlControlRegisterIF_S_AXI_WDATA; \</span>
<a name="l-249"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_WSTRB = axi4LitePsToPlControlRegisterIF_S_AXI_WSTRB; \</span>
<a name="l-250"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_WVALID = axi4LitePsToPlControlRegisterIF_S_AXI_WVALID; \</span>
<a name="l-251"></a><span class="cp">    axi4LitePsToPlControlRegisterIF_S_AXI_WREADY = axi4LitePsToPlControlRegisterIF.S_AXI_WREADY; \</span>
<a name="l-252"></a><span class="cp">    axi4LitePsToPlControlRegisterIF_S_AXI_BRESP = axi4LitePsToPlControlRegisterIF.S_AXI_BRESP; \</span>
<a name="l-253"></a><span class="cp">    axi4LitePsToPlControlRegisterIF_S_AXI_BVALID = axi4LitePsToPlControlRegisterIF.S_AXI_BVALID; \</span>
<a name="l-254"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_BREADY = axi4LitePsToPlControlRegisterIF_S_AXI_BREADY; \</span>
<a name="l-255"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_ARADDR = axi4LitePsToPlControlRegisterIF_S_AXI_ARADDR; \</span>
<a name="l-256"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_ARPROT = axi4LitePsToPlControlRegisterIF_S_AXI_ARPROT; \</span>
<a name="l-257"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_ARVALID = axi4LitePsToPlControlRegisterIF_S_AXI_ARVALID; \</span>
<a name="l-258"></a><span class="cp">    axi4LitePsToPlControlRegisterIF_S_AXI_ARREADY = axi4LitePsToPlControlRegisterIF.S_AXI_ARREADY; \</span>
<a name="l-259"></a><span class="cp">    axi4LitePsToPlControlRegisterIF_S_AXI_RDATA = axi4LitePsToPlControlRegisterIF.S_AXI_RDATA; \</span>
<a name="l-260"></a><span class="cp">    axi4LitePsToPlControlRegisterIF_S_AXI_RRESP = axi4LitePsToPlControlRegisterIF.S_AXI_RRESP; \</span>
<a name="l-261"></a><span class="cp">    axi4LitePsToPlControlRegisterIF_S_AXI_RVALID = axi4LitePsToPlControlRegisterIF.S_AXI_RVALID; \</span>
<a name="l-262"></a><span class="cp">    axi4LitePsToPlControlRegisterIF.S_AXI_RREADY = axi4LitePsToPlControlRegisterIF_S_AXI_RREADY;</span>
</pre></div>
</td></tr></table>
  </body>
</html>