$date
	Sun Oct 23 02:31:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#478549
b1000 !
1"
#478550
b1000 &
b1000 %
1$
#478551
0"
#478554
b100 &
b100 %
#478558
b10 &
b10 %
#478562
b1 &
b1 %
1#
#478566
b0 &
0#
b0 %
0$
#1467695
b1011 !
1"
#1467698
b1011 &
b1011 %
1$
#1467699
0"
#1467702
b100010 &
b100010 %
#1467706
b10001 &
b10001 %
#1467710
b110100 &
b110100 %
#1467714
b11010 &
b11010 %
#1467718
b1101 &
b1101 %
#1467722
b101000 &
b101000 %
#1467726
b10100 &
b10100 %
#1467730
b1010 &
b1010 %
#1467734
b101 &
b101 %
#1467738
b10000 &
b10000 %
#1467742
b1000 &
b1000 %
#1467746
b100 &
b100 %
#1467750
b10 &
b10 %
#1467754
b1 &
b1 %
1#
#1467758
b0 &
0#
b0 %
0$
#2474652
b1100 !
1"
#2474654
b1100 &
b1100 %
1$
#2474655
0"
#2474658
b110 &
b110 %
#2474662
b11 &
b11 %
#2474666
b1010 &
b1010 %
#2474670
b101 &
b101 %
#2474674
b10000 &
b10000 %
#2474678
b1000 &
b1000 %
#2474682
b100 &
b100 %
#2474686
b10 &
b10 %
#2474690
b1 &
b1 %
1#
#2474694
b0 &
0#
b0 %
0$
#4500012
