STIL 1.0;

Header  {
Title "chip_test_Local_Reset_stil" ;
  Date     "Sun Oct 19 20:50:47 2025" ;
  Source  "Tessent Shell  2024.2" ;
  History  {
    Ann {*  Begin_Verify_Section  *}
    Ann {*    format            = STIL  *}
    Ann {*    serial_flag       = OFF  *}
    Ann {*    test_set_type     = IJTAG_TEST  *}
    Ann {*    pad_value         = X  *}
    Ann {*    one_setup         = ON  *}
    Ann {*    no_initialization = ON  *}
    Ann {*  End_Verify_Section  *}
  }
}

Signals {
  "ijtag_ce" In; "ijtag_reset" In; "ijtag_se" In; "ijtag_sel" In; "ijtag_si" In; "ijtag_tck" In; "ijtag_ue" In; 
  "ijtag_so" Out; 
}

SignalGroups {
  _pi_ = '"ijtag_ce" + "ijtag_reset" + "ijtag_se" + "ijtag_sel" + "ijtag_si" + "ijtag_tck" + "ijtag_ue"';
  _po_ = '"ijtag_so"';
  input_time_gen_0 = '"ijtag_reset" + "ijtag_si"';
  input_time_gen_1 = '"ijtag_ce" + "ijtag_se" + "ijtag_sel"';
  input_time_gen_2 = '"ijtag_tck"';
  input_time_gen_3 = '"ijtag_ue"';
}

Timing RETARGET_timing {
  WaveformTable tset_gen_tp1  {
    Period '100ns' ;
    Waveforms  {
      input_time_gen_0  { 01N { '0ns' D/U/N; }}
      input_time_gen_1  { 01N { '99ns' D/U/N; }}
      input_time_gen_2  { 01 { '0ns' D; '25ns' D/U; '75ns' D;}}
      input_time_gen_3  { 01N { '49ns' D/U/N; }}
      _po_ { LHXT { '24ns' L/H/X/T;}}
    }
  }
}
PatternBurst ijtagpats {
  PatList { ijtag_test; }
}

PatternExec {
  Timing RETARGET_timing;
  PatternBurst ijtagpats;
}


Pattern ijtag_test  {
  //Pattern:0  Vector:0  TesterCycle:0
  Ann {* Pattern:0  Vector:0  TesterCycle:0 *}
  Ann {* TESSENT_PRAGMA icl_checksum 22ec9c424e500440b99fbde328488266_1 *}
  //Pattern:0  Vector:0  TesterCycle:0
  Ann {* Pattern:0  Vector:0  TesterCycle:0 *}
  Ann {* TESSENT_PRAGMA pattern_set TDR_fix *}
  Ann {* Pattern_set TDR_fix *}
  Ann {* + System reset *}
  W tset_gen_tp1;
  V {
       _pi_=0000010;
       _po_=X;
  }
  //Pattern:0  Vector:1  TesterCycle:1
  Ann {* Pattern:0  Vector:1  TesterCycle:1 *}
  V {
       _pi_=0100010;
  }
  //Pattern:0  Vector:2  TesterCycle:2
  Ann {* Pattern:0  Vector:2  TesterCycle:2 *}
  Ann {*  Write 001 to Block_1 and Block_2. *}
  Ann {* + Targets: *}
  Ann {* +   Apply 0 *}
  Ann {* +     reads: *}
  Ann {* +        Block_1.TDR_2.tdr[8:3]  =  000000 *}
  Ann {* +        Block_1.TDR_3.tdr[8:3]  =  000000 *}
  Ann {* +        Block_2.TDR_2.tdr[8:3]  =  000000 *}
  Ann {* +        Block_2.TDR_3.tdr[8:3]  =  000000 *}
  Ann {* +     writes: *}
  Ann {* +        Block_1.TDR_2.tdr[2:0]  =  001 *}
  Ann {* +        Block_1.TDR_3.tdr[2:0]  =  001 *}
  Ann {* +        Block_2.TDR_2.tdr[2:0]  =  001 *}
  Ann {* +        Block_2.TDR_3.tdr[2:0]  =  001 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 1:1    R 1:1   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 0:0    R 0:0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_1 *}
  Ann {* + Unloading: 0_0 *}
  Ann {* + Associated TAP transition: IDLE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:3  TesterCycle:3
  Ann {* Pattern:0  Vector:3  TesterCycle:3 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:4  TesterCycle:4
  Ann {* Pattern:0  Vector:4  TesterCycle:4 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:5  TesterCycle:5
  Ann {* Pattern:0  Vector:5  TesterCycle:5 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:6  TesterCycle:6
  Ann {* Pattern:0  Vector:6  TesterCycle:6 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:7  TesterCycle:7
  Ann {* Pattern:0  Vector:7  TesterCycle:7 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:8  TesterCycle:8
  Ann {* Pattern:0  Vector:8  TesterCycle:8 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 5:5    R 5:5   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 4:4    R 4:4   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 3:3    R 3:3   Block_1.SIB_1.sib *}
  Ann {* +        W 2:2    R 2:2   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 1:1    R 1:1   Block_2.SIB_1.sib *}
  Ann {* +        W 0:0    R 0:0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_1_0_1_1 *}
  Ann {* + Unloading: 0_0_0_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:9  TesterCycle:9
  Ann {* Pattern:0  Vector:9  TesterCycle:9 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:10  TesterCycle:10
  Ann {* Pattern:0  Vector:10  TesterCycle:10 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:11  TesterCycle:11
  Ann {* Pattern:0  Vector:11  TesterCycle:11 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(1) -type read -var_bits {0} -pin ijtag_so -relative_cycles {5} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(1) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr -type read -var_bits {0} -pin ijtag_so -relative_cycles {4} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib -type read -var_bits {0} -pin ijtag_so -relative_cycles {3} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(1) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:12  TesterCycle:12
  Ann {* Pattern:0  Vector:12  TesterCycle:12 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:13  TesterCycle:13
  Ann {* Pattern:0  Vector:13  TesterCycle:13 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:14  TesterCycle:14
  Ann {* Pattern:0  Vector:14  TesterCycle:14 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:15  TesterCycle:15
  Ann {* Pattern:0  Vector:15  TesterCycle:15 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:16  TesterCycle:16
  Ann {* Pattern:0  Vector:16  TesterCycle:16 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(1) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:17  TesterCycle:17
  Ann {* Pattern:0  Vector:17  TesterCycle:17 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:18  TesterCycle:18
  Ann {* Pattern:0  Vector:18  TesterCycle:18 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 25:25    R 25:25   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 24:24    R 24:24   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 23:15    R 23:15   Block_1.TDR_2.tdr[8:0] *}
  Ann {* +        W 14:14    R 14:14   Block_1.SIB_2.sib *}
  Ann {* +        W 13:13    R 13:13   Block_1.SIB_1.sib *}
  Ann {* +        W 12:12    R 12:12   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_000000000_1_1_0_000000000_1_1_1 *}
  Ann {* + Unloading: 0_0_000000000_0_0_0_000000000_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:19  TesterCycle:19
  Ann {* Pattern:0  Vector:19  TesterCycle:19 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:20  TesterCycle:20
  Ann {* Pattern:0  Vector:20  TesterCycle:20 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:21  TesterCycle:21
  Ann {* Pattern:0  Vector:21  TesterCycle:21 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(2) -type read -var_bits {0} -pin ijtag_so -relative_cycles {25} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(2) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(1) -type read -var_bits {0} -pin ijtag_so -relative_cycles {12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(1) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_2.tdr -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {23:15} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(1) -type read -var_bits {0} -pin ijtag_so -relative_cycles {24} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_2.sib -type read -var_bits {0} -pin ijtag_so -relative_cycles {14} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(1) -type read -var_bits {0} -pin ijtag_so -relative_cycles {13} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(2) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:22  TesterCycle:22
  Ann {* Pattern:0  Vector:22  TesterCycle:22 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(1) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:23  TesterCycle:23
  Ann {* Pattern:0  Vector:23  TesterCycle:23 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:24  TesterCycle:24
  Ann {* Pattern:0  Vector:24  TesterCycle:24 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:25  TesterCycle:25
  Ann {* Pattern:0  Vector:25  TesterCycle:25 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:26  TesterCycle:26
  Ann {* Pattern:0  Vector:26  TesterCycle:26 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:27  TesterCycle:27
  Ann {* Pattern:0  Vector:27  TesterCycle:27 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:28  TesterCycle:28
  Ann {* Pattern:0  Vector:28  TesterCycle:28 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:29  TesterCycle:29
  Ann {* Pattern:0  Vector:29  TesterCycle:29 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:30  TesterCycle:30
  Ann {* Pattern:0  Vector:30  TesterCycle:30 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:31  TesterCycle:31
  Ann {* Pattern:0  Vector:31  TesterCycle:31 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:32  TesterCycle:32
  Ann {* Pattern:0  Vector:32  TesterCycle:32 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:33  TesterCycle:33
  Ann {* Pattern:0  Vector:33  TesterCycle:33 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(1) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:34  TesterCycle:34
  Ann {* Pattern:0  Vector:34  TesterCycle:34 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(1) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:35  TesterCycle:35
  Ann {* Pattern:0  Vector:35  TesterCycle:35 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_2.sib -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:36  TesterCycle:36
  Ann {* Pattern:0  Vector:36  TesterCycle:36 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:37  TesterCycle:37
  Ann {* Pattern:0  Vector:37  TesterCycle:37 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:38  TesterCycle:38
  Ann {* Pattern:0  Vector:38  TesterCycle:38 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:39  TesterCycle:39
  Ann {* Pattern:0  Vector:39  TesterCycle:39 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:40  TesterCycle:40
  Ann {* Pattern:0  Vector:40  TesterCycle:40 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:41  TesterCycle:41
  Ann {* Pattern:0  Vector:41  TesterCycle:41 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:42  TesterCycle:42
  Ann {* Pattern:0  Vector:42  TesterCycle:42 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:43  TesterCycle:43
  Ann {* Pattern:0  Vector:43  TesterCycle:43 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:44  TesterCycle:44
  Ann {* Pattern:0  Vector:44  TesterCycle:44 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:45  TesterCycle:45
  Ann {* Pattern:0  Vector:45  TesterCycle:45 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(1) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:46  TesterCycle:46
  Ann {* Pattern:0  Vector:46  TesterCycle:46 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(2) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:47  TesterCycle:47
  Ann {* Pattern:0  Vector:47  TesterCycle:47 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:48  TesterCycle:48
  Ann {* Pattern:0  Vector:48  TesterCycle:48 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 43:43    R 43:43   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 42:42    R 42:42   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 41:33    R 41:33   Block_1.TDR_2.tdr[8:0] *}
  Ann {* +        W 32:24    R 32:24   Block_1.TDR_3.tdr[8:0] *}
  Ann {* +        W 23:23    R 23:23   Block_1.SIB_2.sib *}
  Ann {* +        W 22:22    R 22:22   Block_1.SIB_1.sib *}
  Ann {* +        W 21:21    R 21:21   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 20:12    R 20:12   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_3.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_000000001_000000001_1_1_0_000000001_000000001_1_1_1 *}
  Ann {* + Unloading: 0_0_XXXXXX000_000000000_0_0_0_XXXXXX000_000000000_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:49  TesterCycle:49
  Ann {* Pattern:0  Vector:49  TesterCycle:49 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:50  TesterCycle:50
  Ann {* Pattern:0  Vector:50  TesterCycle:50 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:51  TesterCycle:51
  Ann {* Pattern:0  Vector:51  TesterCycle:51 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(3) -type read -var_bits {0} -pin ijtag_so -relative_cycles {43} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(3) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_3.tdr -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr(1) -type read -var_bits {2:0} -var_length 3 -pin ijtag_so -relative_cycles {14:12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(2) -type read -var_bits {0} -pin ijtag_so -relative_cycles {21} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib(1) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(2) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_3.tdr -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {32:24} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_2.tdr(1) -type read -var_bits {2:0} -var_length 3 -pin ijtag_so -relative_cycles {35:33} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(2) -type read -var_bits {0} -pin ijtag_so -relative_cycles {42} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_2.sib(1) -type read -var_bits {0} -pin ijtag_so -relative_cycles {23} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(2) -type read -var_bits {0} -pin ijtag_so -relative_cycles {22} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(3) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:52  TesterCycle:52
  Ann {* Pattern:0  Vector:52  TesterCycle:52 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(2) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:53  TesterCycle:53
  Ann {* Pattern:0  Vector:53  TesterCycle:53 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib(1) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:54  TesterCycle:54
  Ann {* Pattern:0  Vector:54  TesterCycle:54 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:55  TesterCycle:55
  Ann {* Pattern:0  Vector:55  TesterCycle:55 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:56  TesterCycle:56
  Ann {* Pattern:0  Vector:56  TesterCycle:56 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:57  TesterCycle:57
  Ann {* Pattern:0  Vector:57  TesterCycle:57 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:58  TesterCycle:58
  Ann {* Pattern:0  Vector:58  TesterCycle:58 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:59  TesterCycle:59
  Ann {* Pattern:0  Vector:59  TesterCycle:59 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:60  TesterCycle:60
  Ann {* Pattern:0  Vector:60  TesterCycle:60 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:61  TesterCycle:61
  Ann {* Pattern:0  Vector:61  TesterCycle:61 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:62  TesterCycle:62
  Ann {* Pattern:0  Vector:62  TesterCycle:62 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:63  TesterCycle:63
  Ann {* Pattern:0  Vector:63  TesterCycle:63 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(1) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:64  TesterCycle:64
  Ann {* Pattern:0  Vector:64  TesterCycle:64 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(1) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:65  TesterCycle:65
  Ann {* Pattern:0  Vector:65  TesterCycle:65 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(1) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:66  TesterCycle:66
  Ann {* Pattern:0  Vector:66  TesterCycle:66 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  V {
       _pi_=0111010;
       _po_=X;
  }
  //Pattern:0  Vector:67  TesterCycle:67
  Ann {* Pattern:0  Vector:67  TesterCycle:67 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:68  TesterCycle:68
  Ann {* Pattern:0  Vector:68  TesterCycle:68 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:69  TesterCycle:69
  Ann {* Pattern:0  Vector:69  TesterCycle:69 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:70  TesterCycle:70
  Ann {* Pattern:0  Vector:70  TesterCycle:70 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:71  TesterCycle:71
  Ann {* Pattern:0  Vector:71  TesterCycle:71 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:72  TesterCycle:72
  Ann {* Pattern:0  Vector:72  TesterCycle:72 *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(2) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:73  TesterCycle:73
  Ann {* Pattern:0  Vector:73  TesterCycle:73 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(2) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:74  TesterCycle:74
  Ann {* Pattern:0  Vector:74  TesterCycle:74 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_2.sib(1) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:75  TesterCycle:75
  Ann {* Pattern:0  Vector:75  TesterCycle:75 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:76  TesterCycle:76
  Ann {* Pattern:0  Vector:76  TesterCycle:76 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:77  TesterCycle:77
  Ann {* Pattern:0  Vector:77  TesterCycle:77 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:78  TesterCycle:78
  Ann {* Pattern:0  Vector:78  TesterCycle:78 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:79  TesterCycle:79
  Ann {* Pattern:0  Vector:79  TesterCycle:79 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:80  TesterCycle:80
  Ann {* Pattern:0  Vector:80  TesterCycle:80 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:81  TesterCycle:81
  Ann {* Pattern:0  Vector:81  TesterCycle:81 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:82  TesterCycle:82
  Ann {* Pattern:0  Vector:82  TesterCycle:82 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:83  TesterCycle:83
  Ann {* Pattern:0  Vector:83  TesterCycle:83 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:84  TesterCycle:84
  Ann {* Pattern:0  Vector:84  TesterCycle:84 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(1) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:85  TesterCycle:85
  Ann {* Pattern:0  Vector:85  TesterCycle:85 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(1) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:86  TesterCycle:86
  Ann {* Pattern:0  Vector:86  TesterCycle:86 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(1) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:87  TesterCycle:87
  Ann {* Pattern:0  Vector:87  TesterCycle:87 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[2]  *}
  V {
       _pi_=0111010;
       _po_=X;
  }
  //Pattern:0  Vector:88  TesterCycle:88
  Ann {* Pattern:0  Vector:88  TesterCycle:88 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:89  TesterCycle:89
  Ann {* Pattern:0  Vector:89  TesterCycle:89 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:90  TesterCycle:90
  Ann {* Pattern:0  Vector:90  TesterCycle:90 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:91  TesterCycle:91
  Ann {* Pattern:0  Vector:91  TesterCycle:91 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:92  TesterCycle:92
  Ann {* Pattern:0  Vector:92  TesterCycle:92 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:93  TesterCycle:93
  Ann {* Pattern:0  Vector:93  TesterCycle:93 *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(2) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:94  TesterCycle:94
  Ann {* Pattern:0  Vector:94  TesterCycle:94 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(3) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:95  TesterCycle:95
  Ann {* Pattern:0  Vector:95  TesterCycle:95 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:96  TesterCycle:96
  Ann {* Pattern:0  Vector:96  TesterCycle:96 *}
  Ann {*  Write 010 to Block_1 and Block_2. *}
  Ann {* + Targets: *}
  Ann {* +   Apply 0 *}
  Ann {* +     reads: *}
  Ann {* +        Block_1.TDR_2.tdr[8:3]  =  000101 *}
  Ann {* +        Block_1.TDR_3.tdr[8:3]  =  000101 *}
  Ann {* +        Block_2.TDR_2.tdr[8:3]  =  000101 *}
  Ann {* +        Block_2.TDR_3.tdr[8:3]  =  000101 *}
  Ann {* +     writes: *}
  Ann {* +        Block_1.TDR_2.tdr[2:0]  =  010 *}
  Ann {* +        Block_1.TDR_3.tdr[2:0]  =  010 *}
  Ann {* +        Block_2.TDR_2.tdr[2:0]  =  010 *}
  Ann {* +        Block_2.TDR_3.tdr[2:0]  =  010 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 43:43    R 43:43   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 42:42    R 42:42   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 41:33    R 41:33   Block_1.TDR_2.tdr[8:0] *}
  Ann {* +        W 32:24    R 32:24   Block_1.TDR_3.tdr[8:0] *}
  Ann {* +        W 23:23    R 23:23   Block_1.SIB_2.sib *}
  Ann {* +        W 22:22    R 22:22   Block_1.SIB_1.sib *}
  Ann {* +        W 21:21    R 21:21   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 20:12    R 20:12   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_3.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_000000010_000000010_1_1_0_000000010_000000010_1_1_1 *}
  Ann {* + Unloading: 0_0_000101001_000101001_0_0_0_000101001_000101001_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:97  TesterCycle:97
  Ann {* Pattern:0  Vector:97  TesterCycle:97 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:98  TesterCycle:98
  Ann {* Pattern:0  Vector:98  TesterCycle:98 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:99  TesterCycle:99
  Ann {* Pattern:0  Vector:99  TesterCycle:99 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(4) -type read -var_bits {0} -pin ijtag_so -relative_cycles {43} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(4) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_3.tdr(1) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr(2) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {20:12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(3) -type read -var_bits {0} -pin ijtag_so -relative_cycles {21} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib(2) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(3) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_3.tdr(1) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {32:24} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_2.tdr(2) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {41:33} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(3) -type read -var_bits {0} -pin ijtag_so -relative_cycles {42} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_2.sib(2) -type read -var_bits {0} -pin ijtag_so -relative_cycles {23} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(3) -type read -var_bits {0} -pin ijtag_so -relative_cycles {22} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(4) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:100  TesterCycle:100
  Ann {* Pattern:0  Vector:100  TesterCycle:100 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(3) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:101  TesterCycle:101
  Ann {* Pattern:0  Vector:101  TesterCycle:101 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib(2) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:102  TesterCycle:102
  Ann {* Pattern:0  Vector:102  TesterCycle:102 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(1) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:103  TesterCycle:103
  Ann {* Pattern:0  Vector:103  TesterCycle:103 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(1) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:104  TesterCycle:104
  Ann {* Pattern:0  Vector:104  TesterCycle:104 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(1) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:105  TesterCycle:105
  Ann {* Pattern:0  Vector:105  TesterCycle:105 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(1) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:106  TesterCycle:106
  Ann {* Pattern:0  Vector:106  TesterCycle:106 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(1) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:107  TesterCycle:107
  Ann {* Pattern:0  Vector:107  TesterCycle:107 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(1) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:108  TesterCycle:108
  Ann {* Pattern:0  Vector:108  TesterCycle:108 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(1) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:109  TesterCycle:109
  Ann {* Pattern:0  Vector:109  TesterCycle:109 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(1) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:110  TesterCycle:110
  Ann {* Pattern:0  Vector:110  TesterCycle:110 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(1) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:111  TesterCycle:111
  Ann {* Pattern:0  Vector:111  TesterCycle:111 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(2) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:112  TesterCycle:112
  Ann {* Pattern:0  Vector:112  TesterCycle:112 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(2) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:113  TesterCycle:113
  Ann {* Pattern:0  Vector:113  TesterCycle:113 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(2) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:114  TesterCycle:114
  Ann {* Pattern:0  Vector:114  TesterCycle:114 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(2) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:115  TesterCycle:115
  Ann {* Pattern:0  Vector:115  TesterCycle:115 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(2) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:116  TesterCycle:116
  Ann {* Pattern:0  Vector:116  TesterCycle:116 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(2) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:117  TesterCycle:117
  Ann {* Pattern:0  Vector:117  TesterCycle:117 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(2) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:118  TesterCycle:118
  Ann {* Pattern:0  Vector:118  TesterCycle:118 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(2) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:119  TesterCycle:119
  Ann {* Pattern:0  Vector:119  TesterCycle:119 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(2) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:120  TesterCycle:120
  Ann {* Pattern:0  Vector:120  TesterCycle:120 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(3) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:121  TesterCycle:121
  Ann {* Pattern:0  Vector:121  TesterCycle:121 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(3) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:122  TesterCycle:122
  Ann {* Pattern:0  Vector:122  TesterCycle:122 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_2.sib(2) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:123  TesterCycle:123
  Ann {* Pattern:0  Vector:123  TesterCycle:123 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(1) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:124  TesterCycle:124
  Ann {* Pattern:0  Vector:124  TesterCycle:124 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(1) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:125  TesterCycle:125
  Ann {* Pattern:0  Vector:125  TesterCycle:125 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(1) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:126  TesterCycle:126
  Ann {* Pattern:0  Vector:126  TesterCycle:126 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(1) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:127  TesterCycle:127
  Ann {* Pattern:0  Vector:127  TesterCycle:127 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(1) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:128  TesterCycle:128
  Ann {* Pattern:0  Vector:128  TesterCycle:128 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(1) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:129  TesterCycle:129
  Ann {* Pattern:0  Vector:129  TesterCycle:129 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(1) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:130  TesterCycle:130
  Ann {* Pattern:0  Vector:130  TesterCycle:130 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(1) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:131  TesterCycle:131
  Ann {* Pattern:0  Vector:131  TesterCycle:131 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(1) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:132  TesterCycle:132
  Ann {* Pattern:0  Vector:132  TesterCycle:132 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(2) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:133  TesterCycle:133
  Ann {* Pattern:0  Vector:133  TesterCycle:133 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(2) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:134  TesterCycle:134
  Ann {* Pattern:0  Vector:134  TesterCycle:134 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(2) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:135  TesterCycle:135
  Ann {* Pattern:0  Vector:135  TesterCycle:135 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(2) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:136  TesterCycle:136
  Ann {* Pattern:0  Vector:136  TesterCycle:136 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(2) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:137  TesterCycle:137
  Ann {* Pattern:0  Vector:137  TesterCycle:137 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(2) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:138  TesterCycle:138
  Ann {* Pattern:0  Vector:138  TesterCycle:138 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(2) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:139  TesterCycle:139
  Ann {* Pattern:0  Vector:139  TesterCycle:139 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(2) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:140  TesterCycle:140
  Ann {* Pattern:0  Vector:140  TesterCycle:140 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(2) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:141  TesterCycle:141
  Ann {* Pattern:0  Vector:141  TesterCycle:141 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(3) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:142  TesterCycle:142
  Ann {* Pattern:0  Vector:142  TesterCycle:142 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(4) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:143  TesterCycle:143
  Ann {* Pattern:0  Vector:143  TesterCycle:143 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:144  TesterCycle:144
  Ann {* Pattern:0  Vector:144  TesterCycle:144 *}
  Ann {*  Write 011 to Block_2. *}
  Ann {* + Targets: *}
  Ann {* +   Apply 0 *}
  Ann {* +     reads: *}
  Ann {* +        Block_1.TDR_2.tdr[8:3]  =  001010 *}
  Ann {* +        Block_1.TDR_3.tdr[8:3]  =  001010 *}
  Ann {* +        Block_2.TDR_2.tdr[8:3]  =  001010 *}
  Ann {* +        Block_2.TDR_3.tdr[8:3]  =  001010 *}
  Ann {* +     writes: *}
  Ann {* +        Block_2.TDR_2.tdr[2:0]  =  011 *}
  Ann {* +        Block_2.TDR_3.tdr[2:0]  =  011 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 43:43    R 43:43   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 42:42    R 42:42   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 41:33    R 41:33   Block_1.TDR_2.tdr[8:0] *}
  Ann {* +        W 32:24    R 32:24   Block_1.TDR_3.tdr[8:0] *}
  Ann {* +        W 23:23    R 23:23   Block_1.SIB_2.sib *}
  Ann {* +        W 22:22    R 22:22   Block_1.SIB_1.sib *}
  Ann {* +        W 21:21    R 21:21   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 20:12    R 20:12   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_3.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_000000010_000000010_1_1_0_000000011_000000011_1_1_1 *}
  Ann {* + Unloading: 0_0_001010010_001010010_0_0_0_001010010_001010010_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:145  TesterCycle:145
  Ann {* Pattern:0  Vector:145  TesterCycle:145 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:146  TesterCycle:146
  Ann {* Pattern:0  Vector:146  TesterCycle:146 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:147  TesterCycle:147
  Ann {* Pattern:0  Vector:147  TesterCycle:147 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(5) -type read -var_bits {0} -pin ijtag_so -relative_cycles {43} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(5) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_3.tdr(2) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr(3) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {20:12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(4) -type read -var_bits {0} -pin ijtag_so -relative_cycles {21} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib(3) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(4) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_3.tdr(2) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {32:24} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_2.tdr(3) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {41:33} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(4) -type read -var_bits {0} -pin ijtag_so -relative_cycles {42} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_2.sib(3) -type read -var_bits {0} -pin ijtag_so -relative_cycles {23} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(4) -type read -var_bits {0} -pin ijtag_so -relative_cycles {22} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(5) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:148  TesterCycle:148
  Ann {* Pattern:0  Vector:148  TesterCycle:148 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(4) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:149  TesterCycle:149
  Ann {* Pattern:0  Vector:149  TesterCycle:149 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib(3) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:150  TesterCycle:150
  Ann {* Pattern:0  Vector:150  TesterCycle:150 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(2) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:151  TesterCycle:151
  Ann {* Pattern:0  Vector:151  TesterCycle:151 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(2) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:152  TesterCycle:152
  Ann {* Pattern:0  Vector:152  TesterCycle:152 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(2) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:153  TesterCycle:153
  Ann {* Pattern:0  Vector:153  TesterCycle:153 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(2) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:154  TesterCycle:154
  Ann {* Pattern:0  Vector:154  TesterCycle:154 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(2) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:155  TesterCycle:155
  Ann {* Pattern:0  Vector:155  TesterCycle:155 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(2) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:156  TesterCycle:156
  Ann {* Pattern:0  Vector:156  TesterCycle:156 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(2) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:157  TesterCycle:157
  Ann {* Pattern:0  Vector:157  TesterCycle:157 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(2) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:158  TesterCycle:158
  Ann {* Pattern:0  Vector:158  TesterCycle:158 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(2) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:159  TesterCycle:159
  Ann {* Pattern:0  Vector:159  TesterCycle:159 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(3) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:160  TesterCycle:160
  Ann {* Pattern:0  Vector:160  TesterCycle:160 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(3) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:161  TesterCycle:161
  Ann {* Pattern:0  Vector:161  TesterCycle:161 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(3) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:162  TesterCycle:162
  Ann {* Pattern:0  Vector:162  TesterCycle:162 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(3) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:163  TesterCycle:163
  Ann {* Pattern:0  Vector:163  TesterCycle:163 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(3) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:164  TesterCycle:164
  Ann {* Pattern:0  Vector:164  TesterCycle:164 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(3) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:165  TesterCycle:165
  Ann {* Pattern:0  Vector:165  TesterCycle:165 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(3) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:166  TesterCycle:166
  Ann {* Pattern:0  Vector:166  TesterCycle:166 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(3) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:167  TesterCycle:167
  Ann {* Pattern:0  Vector:167  TesterCycle:167 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(3) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:168  TesterCycle:168
  Ann {* Pattern:0  Vector:168  TesterCycle:168 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(4) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:169  TesterCycle:169
  Ann {* Pattern:0  Vector:169  TesterCycle:169 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(4) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:170  TesterCycle:170
  Ann {* Pattern:0  Vector:170  TesterCycle:170 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_2.sib(3) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:171  TesterCycle:171
  Ann {* Pattern:0  Vector:171  TesterCycle:171 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(2) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:172  TesterCycle:172
  Ann {* Pattern:0  Vector:172  TesterCycle:172 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(2) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:173  TesterCycle:173
  Ann {* Pattern:0  Vector:173  TesterCycle:173 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(2) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:174  TesterCycle:174
  Ann {* Pattern:0  Vector:174  TesterCycle:174 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(2) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:175  TesterCycle:175
  Ann {* Pattern:0  Vector:175  TesterCycle:175 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(2) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:176  TesterCycle:176
  Ann {* Pattern:0  Vector:176  TesterCycle:176 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(2) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:177  TesterCycle:177
  Ann {* Pattern:0  Vector:177  TesterCycle:177 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(2) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:178  TesterCycle:178
  Ann {* Pattern:0  Vector:178  TesterCycle:178 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(2) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:179  TesterCycle:179
  Ann {* Pattern:0  Vector:179  TesterCycle:179 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(2) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:180  TesterCycle:180
  Ann {* Pattern:0  Vector:180  TesterCycle:180 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(3) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:181  TesterCycle:181
  Ann {* Pattern:0  Vector:181  TesterCycle:181 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(3) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:182  TesterCycle:182
  Ann {* Pattern:0  Vector:182  TesterCycle:182 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(3) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:183  TesterCycle:183
  Ann {* Pattern:0  Vector:183  TesterCycle:183 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(3) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:184  TesterCycle:184
  Ann {* Pattern:0  Vector:184  TesterCycle:184 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(3) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:185  TesterCycle:185
  Ann {* Pattern:0  Vector:185  TesterCycle:185 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(3) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:186  TesterCycle:186
  Ann {* Pattern:0  Vector:186  TesterCycle:186 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(3) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:187  TesterCycle:187
  Ann {* Pattern:0  Vector:187  TesterCycle:187 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(3) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:188  TesterCycle:188
  Ann {* Pattern:0  Vector:188  TesterCycle:188 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(3) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:189  TesterCycle:189
  Ann {* Pattern:0  Vector:189  TesterCycle:189 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(4) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:190  TesterCycle:190
  Ann {* Pattern:0  Vector:190  TesterCycle:190 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(5) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:191  TesterCycle:191
  Ann {* Pattern:0  Vector:191  TesterCycle:191 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:192  TesterCycle:192
  Ann {* Pattern:0  Vector:192  TesterCycle:192 *}
  Ann {*  Reset Block_2 and automatically unreset Block_2. *}
  Ann {* + Targets: *}
  Ann {* +   Apply 0 *}
  Ann {* +     reads: *}
  Ann {* +        Block_1.TDR_2.tdr[8:3]  =  001010 *}
  Ann {* +        Block_1.TDR_3.tdr[8:3]  =  001010 *}
  Ann {* +        Block_2.TDR_2.tdr[8:3]  =  001111 *}
  Ann {* +        Block_2.TDR_3.tdr[8:3]  =  001111 *}
  Ann {* +     writes: *}
  Ann {* +        Block_2.TDR_1_RESET.tdr.EN  =  1 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 43:43    R 43:43   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 42:42    R 42:42   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 41:33    R 41:33   Block_1.TDR_2.tdr[8:0] *}
  Ann {* +        W 32:24    R 32:24   Block_1.TDR_3.tdr[8:0] *}
  Ann {* +        W 23:23    R 23:23   Block_1.SIB_2.sib *}
  Ann {* +        W 22:22    R 22:22   Block_1.SIB_1.sib *}
  Ann {* +        W 21:21    R 21:21   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 20:12    R 20:12   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_3.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_000000010_000000010_1_1_1_000000011_000000011_1_1_1 *}
  Ann {* + Unloading: 0_0_001010010_001010010_0_0_0_001111011_001111011_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:193  TesterCycle:193
  Ann {* Pattern:0  Vector:193  TesterCycle:193 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:194  TesterCycle:194
  Ann {* Pattern:0  Vector:194  TesterCycle:194 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:195  TesterCycle:195
  Ann {* Pattern:0  Vector:195  TesterCycle:195 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(6) -type read -var_bits {0} -pin ijtag_so -relative_cycles {43} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(6) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_3.tdr(3) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr(4) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {20:12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(5) -type read -var_bits {0} -pin ijtag_so -relative_cycles {21} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib(4) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(5) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_3.tdr(3) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {32:24} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_2.tdr(4) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {41:33} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(5) -type read -var_bits {0} -pin ijtag_so -relative_cycles {42} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_2.sib(4) -type read -var_bits {0} -pin ijtag_so -relative_cycles {23} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(5) -type read -var_bits {0} -pin ijtag_so -relative_cycles {22} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(6) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:196  TesterCycle:196
  Ann {* Pattern:0  Vector:196  TesterCycle:196 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(5) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:197  TesterCycle:197
  Ann {* Pattern:0  Vector:197  TesterCycle:197 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib(4) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:198  TesterCycle:198
  Ann {* Pattern:0  Vector:198  TesterCycle:198 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(3) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:199  TesterCycle:199
  Ann {* Pattern:0  Vector:199  TesterCycle:199 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(3) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:200  TesterCycle:200
  Ann {* Pattern:0  Vector:200  TesterCycle:200 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(3) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:201  TesterCycle:201
  Ann {* Pattern:0  Vector:201  TesterCycle:201 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(3) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:202  TesterCycle:202
  Ann {* Pattern:0  Vector:202  TesterCycle:202 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(3) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:203  TesterCycle:203
  Ann {* Pattern:0  Vector:203  TesterCycle:203 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(3) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:204  TesterCycle:204
  Ann {* Pattern:0  Vector:204  TesterCycle:204 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(3) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:205  TesterCycle:205
  Ann {* Pattern:0  Vector:205  TesterCycle:205 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(3) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:206  TesterCycle:206
  Ann {* Pattern:0  Vector:206  TesterCycle:206 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(3) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:207  TesterCycle:207
  Ann {* Pattern:0  Vector:207  TesterCycle:207 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(4) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:208  TesterCycle:208
  Ann {* Pattern:0  Vector:208  TesterCycle:208 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(4) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:209  TesterCycle:209
  Ann {* Pattern:0  Vector:209  TesterCycle:209 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(4) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:210  TesterCycle:210
  Ann {* Pattern:0  Vector:210  TesterCycle:210 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(4) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:211  TesterCycle:211
  Ann {* Pattern:0  Vector:211  TesterCycle:211 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(4) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:212  TesterCycle:212
  Ann {* Pattern:0  Vector:212  TesterCycle:212 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(4) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:213  TesterCycle:213
  Ann {* Pattern:0  Vector:213  TesterCycle:213 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(4) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:214  TesterCycle:214
  Ann {* Pattern:0  Vector:214  TesterCycle:214 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(4) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:215  TesterCycle:215
  Ann {* Pattern:0  Vector:215  TesterCycle:215 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(4) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:216  TesterCycle:216
  Ann {* Pattern:0  Vector:216  TesterCycle:216 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(5) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:217  TesterCycle:217
  Ann {* Pattern:0  Vector:217  TesterCycle:217 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(5) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:218  TesterCycle:218
  Ann {* Pattern:0  Vector:218  TesterCycle:218 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_2.sib(4) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:219  TesterCycle:219
  Ann {* Pattern:0  Vector:219  TesterCycle:219 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(3) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:220  TesterCycle:220
  Ann {* Pattern:0  Vector:220  TesterCycle:220 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(3) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:221  TesterCycle:221
  Ann {* Pattern:0  Vector:221  TesterCycle:221 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(3) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:222  TesterCycle:222
  Ann {* Pattern:0  Vector:222  TesterCycle:222 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(3) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:223  TesterCycle:223
  Ann {* Pattern:0  Vector:223  TesterCycle:223 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(3) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:224  TesterCycle:224
  Ann {* Pattern:0  Vector:224  TesterCycle:224 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(3) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:225  TesterCycle:225
  Ann {* Pattern:0  Vector:225  TesterCycle:225 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(3) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:226  TesterCycle:226
  Ann {* Pattern:0  Vector:226  TesterCycle:226 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(3) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:227  TesterCycle:227
  Ann {* Pattern:0  Vector:227  TesterCycle:227 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(3) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:228  TesterCycle:228
  Ann {* Pattern:0  Vector:228  TesterCycle:228 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(4) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:229  TesterCycle:229
  Ann {* Pattern:0  Vector:229  TesterCycle:229 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(4) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:230  TesterCycle:230
  Ann {* Pattern:0  Vector:230  TesterCycle:230 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(4) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:231  TesterCycle:231
  Ann {* Pattern:0  Vector:231  TesterCycle:231 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(4) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:232  TesterCycle:232
  Ann {* Pattern:0  Vector:232  TesterCycle:232 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(4) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:233  TesterCycle:233
  Ann {* Pattern:0  Vector:233  TesterCycle:233 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(4) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:234  TesterCycle:234
  Ann {* Pattern:0  Vector:234  TesterCycle:234 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(4) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:235  TesterCycle:235
  Ann {* Pattern:0  Vector:235  TesterCycle:235 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(4) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:236  TesterCycle:236
  Ann {* Pattern:0  Vector:236  TesterCycle:236 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(4) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:237  TesterCycle:237
  Ann {* Pattern:0  Vector:237  TesterCycle:237 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(5) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:238  TesterCycle:238
  Ann {* Pattern:0  Vector:238  TesterCycle:238 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(6) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:239  TesterCycle:239
  Ann {* Pattern:0  Vector:239  TesterCycle:239 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:240  TesterCycle:240
  Ann {* Pattern:0  Vector:240  TesterCycle:240 *}
  Ann {* + Associated TAP transition: DRUPDATE -> IDLE *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:241  TesterCycle:241
  Ann {* Pattern:0  Vector:241  TesterCycle:241 *}
  Ann {*  Write 100 to Block_1 and Block_2. *}
  Ann {*  Has automatically unreset Block_2. *}
  Ann {* + Targets: *}
  Ann {* +   Apply 0 *}
  Ann {* +     reads: *}
  Ann {* +        Block_1.TDR_2.tdr[8:3]  =  001010 *}
  Ann {* +        Block_1.TDR_3.tdr[8:3]  =  001010 *}
  Ann {* +        Block_2.TDR_2.tdr[8:3]  =  000000 *}
  Ann {* +        Block_2.TDR_3.tdr[8:3]  =  000000 *}
  Ann {* +     writes: *}
  Ann {* +        Block_1.TDR_2.tdr[2:0]  =  100 *}
  Ann {* +        Block_1.TDR_3.tdr[2:0]  =  100 *}
  Ann {* +        Block_2.TDR_2.tdr[2:0]  =  100 *}
  Ann {* +        Block_2.TDR_3.tdr[2:0]  =  100 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 34:34    R 34:34   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 33:33    R 33:33   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 32:24    R 32:24   Block_1.TDR_2.tdr[8:0] *}
  Ann {* +        W 23:15    R 23:15   Block_1.TDR_3.tdr[8:0] *}
  Ann {* +        W 14:14    R 14:14   Block_1.SIB_2.sib *}
  Ann {* +        W 13:13    R 13:13   Block_1.SIB_1.sib *}
  Ann {* +        W 12:12    R 12:12   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_000000100_000000100_1_0_0_000000000_1_1_1 *}
  Ann {* + Unloading: 0_0_001010010_001010010_0_0_0_000000000_0_0_0 *}
  Ann {* + Associated TAP transition: IDLE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:242  TesterCycle:242
  Ann {* Pattern:0  Vector:242  TesterCycle:242 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:243  TesterCycle:243
  Ann {* Pattern:0  Vector:243  TesterCycle:243 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:244  TesterCycle:244
  Ann {* Pattern:0  Vector:244  TesterCycle:244 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(7) -type read -var_bits {0} -pin ijtag_so -relative_cycles {34} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(7) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr(5) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(6) -type read -var_bits {0} -pin ijtag_so -relative_cycles {12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib(5) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(6) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_3.tdr(4) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {23:15} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_2.tdr(5) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {32:24} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(6) -type read -var_bits {0} -pin ijtag_so -relative_cycles {33} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_2.sib(5) -type read -var_bits {0} -pin ijtag_so -relative_cycles {14} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(6) -type read -var_bits {0} -pin ijtag_so -relative_cycles {13} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(7) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:245  TesterCycle:245
  Ann {* Pattern:0  Vector:245  TesterCycle:245 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(6) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:246  TesterCycle:246
  Ann {* Pattern:0  Vector:246  TesterCycle:246 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib(5) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:247  TesterCycle:247
  Ann {* Pattern:0  Vector:247  TesterCycle:247 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(5) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:248  TesterCycle:248
  Ann {* Pattern:0  Vector:248  TesterCycle:248 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(5) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:249  TesterCycle:249
  Ann {* Pattern:0  Vector:249  TesterCycle:249 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(5) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:250  TesterCycle:250
  Ann {* Pattern:0  Vector:250  TesterCycle:250 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(5) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:251  TesterCycle:251
  Ann {* Pattern:0  Vector:251  TesterCycle:251 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(5) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:252  TesterCycle:252
  Ann {* Pattern:0  Vector:252  TesterCycle:252 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(5) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:253  TesterCycle:253
  Ann {* Pattern:0  Vector:253  TesterCycle:253 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(5) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:254  TesterCycle:254
  Ann {* Pattern:0  Vector:254  TesterCycle:254 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(5) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:255  TesterCycle:255
  Ann {* Pattern:0  Vector:255  TesterCycle:255 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(5) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:256  TesterCycle:256
  Ann {* Pattern:0  Vector:256  TesterCycle:256 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(6) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:257  TesterCycle:257
  Ann {* Pattern:0  Vector:257  TesterCycle:257 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(6) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:258  TesterCycle:258
  Ann {* Pattern:0  Vector:258  TesterCycle:258 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_2.sib(5) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:259  TesterCycle:259
  Ann {* Pattern:0  Vector:259  TesterCycle:259 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(4) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:260  TesterCycle:260
  Ann {* Pattern:0  Vector:260  TesterCycle:260 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(4) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:261  TesterCycle:261
  Ann {* Pattern:0  Vector:261  TesterCycle:261 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(4) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:262  TesterCycle:262
  Ann {* Pattern:0  Vector:262  TesterCycle:262 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(4) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:263  TesterCycle:263
  Ann {* Pattern:0  Vector:263  TesterCycle:263 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(4) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:264  TesterCycle:264
  Ann {* Pattern:0  Vector:264  TesterCycle:264 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(4) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:265  TesterCycle:265
  Ann {* Pattern:0  Vector:265  TesterCycle:265 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(4) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:266  TesterCycle:266
  Ann {* Pattern:0  Vector:266  TesterCycle:266 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(4) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:267  TesterCycle:267
  Ann {* Pattern:0  Vector:267  TesterCycle:267 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(4) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:268  TesterCycle:268
  Ann {* Pattern:0  Vector:268  TesterCycle:268 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(5) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:269  TesterCycle:269
  Ann {* Pattern:0  Vector:269  TesterCycle:269 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(5) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:270  TesterCycle:270
  Ann {* Pattern:0  Vector:270  TesterCycle:270 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(5) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:271  TesterCycle:271
  Ann {* Pattern:0  Vector:271  TesterCycle:271 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(5) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:272  TesterCycle:272
  Ann {* Pattern:0  Vector:272  TesterCycle:272 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(5) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:273  TesterCycle:273
  Ann {* Pattern:0  Vector:273  TesterCycle:273 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(5) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:274  TesterCycle:274
  Ann {* Pattern:0  Vector:274  TesterCycle:274 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(5) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:275  TesterCycle:275
  Ann {* Pattern:0  Vector:275  TesterCycle:275 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(5) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:276  TesterCycle:276
  Ann {* Pattern:0  Vector:276  TesterCycle:276 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(5) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:277  TesterCycle:277
  Ann {* Pattern:0  Vector:277  TesterCycle:277 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(6) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:278  TesterCycle:278
  Ann {* Pattern:0  Vector:278  TesterCycle:278 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(7) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:279  TesterCycle:279
  Ann {* Pattern:0  Vector:279  TesterCycle:279 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:280  TesterCycle:280
  Ann {* Pattern:0  Vector:280  TesterCycle:280 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 24:24    R 24:24   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 23:23    R 23:23   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 22:22    R 22:22   Block_1.SIB_1.sib *}
  Ann {* +        W 21:21    R 21:21   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 20:12    R 20:12   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_3.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_1_0_000000100_000000100_1_1_1 *}
  Ann {* + Unloading: 0_0_0_0_XXXXXX000_000000000_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:281  TesterCycle:281
  Ann {* Pattern:0  Vector:281  TesterCycle:281 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:282  TesterCycle:282
  Ann {* Pattern:0  Vector:282  TesterCycle:282 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:283  TesterCycle:283
  Ann {* Pattern:0  Vector:283  TesterCycle:283 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(8) -type read -var_bits {0} -pin ijtag_so -relative_cycles {24} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(8) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_3.tdr(4) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr(6) -type read -var_bits {2:0} -var_length 3 -pin ijtag_so -relative_cycles {14:12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(7) -type read -var_bits {0} -pin ijtag_so -relative_cycles {21} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib(6) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(7) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(7) -type read -var_bits {0} -pin ijtag_so -relative_cycles {23} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(7) -type read -var_bits {0} -pin ijtag_so -relative_cycles {22} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(8) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:284  TesterCycle:284
  Ann {* Pattern:0  Vector:284  TesterCycle:284 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(7) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:285  TesterCycle:285
  Ann {* Pattern:0  Vector:285  TesterCycle:285 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib(6) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:286  TesterCycle:286
  Ann {* Pattern:0  Vector:286  TesterCycle:286 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(4) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:287  TesterCycle:287
  Ann {* Pattern:0  Vector:287  TesterCycle:287 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(4) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:288  TesterCycle:288
  Ann {* Pattern:0  Vector:288  TesterCycle:288 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(4) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:289  TesterCycle:289
  Ann {* Pattern:0  Vector:289  TesterCycle:289 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(4) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:290  TesterCycle:290
  Ann {* Pattern:0  Vector:290  TesterCycle:290 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(4) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:291  TesterCycle:291
  Ann {* Pattern:0  Vector:291  TesterCycle:291 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(4) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:292  TesterCycle:292
  Ann {* Pattern:0  Vector:292  TesterCycle:292 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(4) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:293  TesterCycle:293
  Ann {* Pattern:0  Vector:293  TesterCycle:293 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(4) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:294  TesterCycle:294
  Ann {* Pattern:0  Vector:294  TesterCycle:294 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(4) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:295  TesterCycle:295
  Ann {* Pattern:0  Vector:295  TesterCycle:295 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(6) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:296  TesterCycle:296
  Ann {* Pattern:0  Vector:296  TesterCycle:296 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(6) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:297  TesterCycle:297
  Ann {* Pattern:0  Vector:297  TesterCycle:297 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(6) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:298  TesterCycle:298
  Ann {* Pattern:0  Vector:298  TesterCycle:298 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  V {
       _pi_=0111010;
       _po_=X;
  }
  //Pattern:0  Vector:299  TesterCycle:299
  Ann {* Pattern:0  Vector:299  TesterCycle:299 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:300  TesterCycle:300
  Ann {* Pattern:0  Vector:300  TesterCycle:300 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:301  TesterCycle:301
  Ann {* Pattern:0  Vector:301  TesterCycle:301 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:302  TesterCycle:302
  Ann {* Pattern:0  Vector:302  TesterCycle:302 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:303  TesterCycle:303
  Ann {* Pattern:0  Vector:303  TesterCycle:303 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:304  TesterCycle:304
  Ann {* Pattern:0  Vector:304  TesterCycle:304 *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(7) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:305  TesterCycle:305
  Ann {* Pattern:0  Vector:305  TesterCycle:305 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(7) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:306  TesterCycle:306
  Ann {* Pattern:0  Vector:306  TesterCycle:306 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(7) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:307  TesterCycle:307
  Ann {* Pattern:0  Vector:307  TesterCycle:307 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(8) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:308  TesterCycle:308
  Ann {* Pattern:0  Vector:308  TesterCycle:308 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:309  TesterCycle:309
  Ann {* Pattern:0  Vector:309  TesterCycle:309 *}
  Ann {*  Has automatically unreset Block_2. *}
  Ann {* + Targets: *}
  Ann {* +   Apply 0 *}
  Ann {* +     reads: *}
  Ann {* +        Block_1.TDR_2.tdr[8:3]  =  010100 *}
  Ann {* +        Block_1.TDR_3.tdr[8:3]  =  010100 *}
  Ann {* +        Block_2.TDR_2.tdr[8:3]  =  010100 *}
  Ann {* +        Block_2.TDR_3.tdr[8:3]  =  010100 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 43:43    R 43:43   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 42:42    R 42:42   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 41:33    R 41:33   Block_1.TDR_2.tdr[8:0] *}
  Ann {* +        W 32:24    R 32:24   Block_1.TDR_3.tdr[8:0] *}
  Ann {* +        W 23:23    R 23:23   Block_1.SIB_2.sib *}
  Ann {* +        W 22:22    R 22:22   Block_1.SIB_1.sib *}
  Ann {* +        W 21:21    R 21:21   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 20:12    R 20:12   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_3.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_000000100_000000100_1_1_0_000000100_000000100_1_1_1 *}
  Ann {* + Unloading: 0_0_010100100_010100100_0_0_0_010100100_010100100_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:310  TesterCycle:310
  Ann {* Pattern:0  Vector:310  TesterCycle:310 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:311  TesterCycle:311
  Ann {* Pattern:0  Vector:311  TesterCycle:311 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:312  TesterCycle:312
  Ann {* Pattern:0  Vector:312  TesterCycle:312 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(9) -type read -var_bits {0} -pin ijtag_so -relative_cycles {43} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(9) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_3.tdr(5) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr(7) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {20:12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(8) -type read -var_bits {0} -pin ijtag_so -relative_cycles {21} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib(7) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(8) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_3.tdr(5) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {32:24} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_2.tdr(6) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {41:33} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(8) -type read -var_bits {0} -pin ijtag_so -relative_cycles {42} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_2.sib(6) -type read -var_bits {0} -pin ijtag_so -relative_cycles {23} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(8) -type read -var_bits {0} -pin ijtag_so -relative_cycles {22} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(9) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:313  TesterCycle:313
  Ann {* Pattern:0  Vector:313  TesterCycle:313 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(8) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:314  TesterCycle:314
  Ann {* Pattern:0  Vector:314  TesterCycle:314 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib(7) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:315  TesterCycle:315
  Ann {* Pattern:0  Vector:315  TesterCycle:315 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(5) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:316  TesterCycle:316
  Ann {* Pattern:0  Vector:316  TesterCycle:316 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(5) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:317  TesterCycle:317
  Ann {* Pattern:0  Vector:317  TesterCycle:317 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(5) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:318  TesterCycle:318
  Ann {* Pattern:0  Vector:318  TesterCycle:318 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(5) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:319  TesterCycle:319
  Ann {* Pattern:0  Vector:319  TesterCycle:319 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(5) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:320  TesterCycle:320
  Ann {* Pattern:0  Vector:320  TesterCycle:320 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(5) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:321  TesterCycle:321
  Ann {* Pattern:0  Vector:321  TesterCycle:321 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(5) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:322  TesterCycle:322
  Ann {* Pattern:0  Vector:322  TesterCycle:322 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(5) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:323  TesterCycle:323
  Ann {* Pattern:0  Vector:323  TesterCycle:323 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(5) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:324  TesterCycle:324
  Ann {* Pattern:0  Vector:324  TesterCycle:324 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(7) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:325  TesterCycle:325
  Ann {* Pattern:0  Vector:325  TesterCycle:325 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(7) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:326  TesterCycle:326
  Ann {* Pattern:0  Vector:326  TesterCycle:326 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(7) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:327  TesterCycle:327
  Ann {* Pattern:0  Vector:327  TesterCycle:327 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(7) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:328  TesterCycle:328
  Ann {* Pattern:0  Vector:328  TesterCycle:328 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(7) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:329  TesterCycle:329
  Ann {* Pattern:0  Vector:329  TesterCycle:329 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(7) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:330  TesterCycle:330
  Ann {* Pattern:0  Vector:330  TesterCycle:330 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(7) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:331  TesterCycle:331
  Ann {* Pattern:0  Vector:331  TesterCycle:331 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(7) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:332  TesterCycle:332
  Ann {* Pattern:0  Vector:332  TesterCycle:332 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(7) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:333  TesterCycle:333
  Ann {* Pattern:0  Vector:333  TesterCycle:333 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(8) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:334  TesterCycle:334
  Ann {* Pattern:0  Vector:334  TesterCycle:334 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(8) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:335  TesterCycle:335
  Ann {* Pattern:0  Vector:335  TesterCycle:335 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_2.sib(6) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:336  TesterCycle:336
  Ann {* Pattern:0  Vector:336  TesterCycle:336 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(5) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:337  TesterCycle:337
  Ann {* Pattern:0  Vector:337  TesterCycle:337 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(5) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:338  TesterCycle:338
  Ann {* Pattern:0  Vector:338  TesterCycle:338 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(5) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:339  TesterCycle:339
  Ann {* Pattern:0  Vector:339  TesterCycle:339 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(5) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:340  TesterCycle:340
  Ann {* Pattern:0  Vector:340  TesterCycle:340 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(5) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:341  TesterCycle:341
  Ann {* Pattern:0  Vector:341  TesterCycle:341 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(5) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:342  TesterCycle:342
  Ann {* Pattern:0  Vector:342  TesterCycle:342 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(5) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:343  TesterCycle:343
  Ann {* Pattern:0  Vector:343  TesterCycle:343 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(5) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:344  TesterCycle:344
  Ann {* Pattern:0  Vector:344  TesterCycle:344 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(5) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:345  TesterCycle:345
  Ann {* Pattern:0  Vector:345  TesterCycle:345 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(6) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:346  TesterCycle:346
  Ann {* Pattern:0  Vector:346  TesterCycle:346 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(6) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:347  TesterCycle:347
  Ann {* Pattern:0  Vector:347  TesterCycle:347 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(6) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:348  TesterCycle:348
  Ann {* Pattern:0  Vector:348  TesterCycle:348 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(6) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:349  TesterCycle:349
  Ann {* Pattern:0  Vector:349  TesterCycle:349 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(6) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:350  TesterCycle:350
  Ann {* Pattern:0  Vector:350  TesterCycle:350 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(6) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:351  TesterCycle:351
  Ann {* Pattern:0  Vector:351  TesterCycle:351 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(6) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:352  TesterCycle:352
  Ann {* Pattern:0  Vector:352  TesterCycle:352 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(6) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:353  TesterCycle:353
  Ann {* Pattern:0  Vector:353  TesterCycle:353 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(6) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:354  TesterCycle:354
  Ann {* Pattern:0  Vector:354  TesterCycle:354 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(8) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:355  TesterCycle:355
  Ann {* Pattern:0  Vector:355  TesterCycle:355 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(9) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:356  TesterCycle:356
  Ann {* Pattern:0  Vector:356  TesterCycle:356 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:357  TesterCycle:357
  Ann {* Pattern:0  Vector:357  TesterCycle:357 *}
  Ann {*  Write 101 to Block_1 and Block_2. *}
  Ann {* + Targets: *}
  Ann {* +   Apply 0 *}
  Ann {* +     reads: *}
  Ann {* +        Block_1.TDR_2.tdr[8:3]  =  010100 *}
  Ann {* +        Block_1.TDR_3.tdr[8:3]  =  010100 *}
  Ann {* +        Block_2.TDR_2.tdr[8:3]  =  010100 *}
  Ann {* +        Block_2.TDR_3.tdr[8:3]  =  010100 *}
  Ann {* +     writes: *}
  Ann {* +        Block_1.TDR_2.tdr[2:0]  =  101 *}
  Ann {* +        Block_1.TDR_3.tdr[2:0]  =  101 *}
  Ann {* +        Block_2.TDR_2.tdr[2:0]  =  101 *}
  Ann {* +        Block_2.TDR_3.tdr[2:0]  =  101 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 43:43    R 43:43   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 42:42    R 42:42   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 41:33    R 41:33   Block_1.TDR_2.tdr[8:0] *}
  Ann {* +        W 32:24    R 32:24   Block_1.TDR_3.tdr[8:0] *}
  Ann {* +        W 23:23    R 23:23   Block_1.SIB_2.sib *}
  Ann {* +        W 22:22    R 22:22   Block_1.SIB_1.sib *}
  Ann {* +        W 21:21    R 21:21   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 20:12    R 20:12   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_3.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_000000101_000000101_1_1_0_000000101_000000101_1_1_1 *}
  Ann {* + Unloading: 0_0_010100100_010100100_0_0_0_010100100_010100100_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:358  TesterCycle:358
  Ann {* Pattern:0  Vector:358  TesterCycle:358 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:359  TesterCycle:359
  Ann {* Pattern:0  Vector:359  TesterCycle:359 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:360  TesterCycle:360
  Ann {* Pattern:0  Vector:360  TesterCycle:360 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(10) -type read -var_bits {0} -pin ijtag_so -relative_cycles {43} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(10) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_3.tdr(6) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr(8) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {20:12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(9) -type read -var_bits {0} -pin ijtag_so -relative_cycles {21} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib(8) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(9) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_3.tdr(6) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {32:24} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_2.tdr(7) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {41:33} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(9) -type read -var_bits {0} -pin ijtag_so -relative_cycles {42} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_2.sib(7) -type read -var_bits {0} -pin ijtag_so -relative_cycles {23} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(9) -type read -var_bits {0} -pin ijtag_so -relative_cycles {22} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(10) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:361  TesterCycle:361
  Ann {* Pattern:0  Vector:361  TesterCycle:361 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(9) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:362  TesterCycle:362
  Ann {* Pattern:0  Vector:362  TesterCycle:362 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib(8) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:363  TesterCycle:363
  Ann {* Pattern:0  Vector:363  TesterCycle:363 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(6) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:364  TesterCycle:364
  Ann {* Pattern:0  Vector:364  TesterCycle:364 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(6) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:365  TesterCycle:365
  Ann {* Pattern:0  Vector:365  TesterCycle:365 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(6) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:366  TesterCycle:366
  Ann {* Pattern:0  Vector:366  TesterCycle:366 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(6) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:367  TesterCycle:367
  Ann {* Pattern:0  Vector:367  TesterCycle:367 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(6) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:368  TesterCycle:368
  Ann {* Pattern:0  Vector:368  TesterCycle:368 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(6) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:369  TesterCycle:369
  Ann {* Pattern:0  Vector:369  TesterCycle:369 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(6) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:370  TesterCycle:370
  Ann {* Pattern:0  Vector:370  TesterCycle:370 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(6) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:371  TesterCycle:371
  Ann {* Pattern:0  Vector:371  TesterCycle:371 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(6) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:372  TesterCycle:372
  Ann {* Pattern:0  Vector:372  TesterCycle:372 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(8) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:373  TesterCycle:373
  Ann {* Pattern:0  Vector:373  TesterCycle:373 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(8) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:374  TesterCycle:374
  Ann {* Pattern:0  Vector:374  TesterCycle:374 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(8) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:375  TesterCycle:375
  Ann {* Pattern:0  Vector:375  TesterCycle:375 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(8) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:376  TesterCycle:376
  Ann {* Pattern:0  Vector:376  TesterCycle:376 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(8) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:377  TesterCycle:377
  Ann {* Pattern:0  Vector:377  TesterCycle:377 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(8) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:378  TesterCycle:378
  Ann {* Pattern:0  Vector:378  TesterCycle:378 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(8) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:379  TesterCycle:379
  Ann {* Pattern:0  Vector:379  TesterCycle:379 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(8) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:380  TesterCycle:380
  Ann {* Pattern:0  Vector:380  TesterCycle:380 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(8) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:381  TesterCycle:381
  Ann {* Pattern:0  Vector:381  TesterCycle:381 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(9) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:382  TesterCycle:382
  Ann {* Pattern:0  Vector:382  TesterCycle:382 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(9) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:383  TesterCycle:383
  Ann {* Pattern:0  Vector:383  TesterCycle:383 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_2.sib(7) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:384  TesterCycle:384
  Ann {* Pattern:0  Vector:384  TesterCycle:384 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(6) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:385  TesterCycle:385
  Ann {* Pattern:0  Vector:385  TesterCycle:385 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(6) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:386  TesterCycle:386
  Ann {* Pattern:0  Vector:386  TesterCycle:386 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(6) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:387  TesterCycle:387
  Ann {* Pattern:0  Vector:387  TesterCycle:387 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(6) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:388  TesterCycle:388
  Ann {* Pattern:0  Vector:388  TesterCycle:388 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(6) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:389  TesterCycle:389
  Ann {* Pattern:0  Vector:389  TesterCycle:389 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(6) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:390  TesterCycle:390
  Ann {* Pattern:0  Vector:390  TesterCycle:390 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(6) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:391  TesterCycle:391
  Ann {* Pattern:0  Vector:391  TesterCycle:391 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(6) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:392  TesterCycle:392
  Ann {* Pattern:0  Vector:392  TesterCycle:392 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(6) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:393  TesterCycle:393
  Ann {* Pattern:0  Vector:393  TesterCycle:393 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(7) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:394  TesterCycle:394
  Ann {* Pattern:0  Vector:394  TesterCycle:394 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(7) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:395  TesterCycle:395
  Ann {* Pattern:0  Vector:395  TesterCycle:395 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(7) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:396  TesterCycle:396
  Ann {* Pattern:0  Vector:396  TesterCycle:396 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(7) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:397  TesterCycle:397
  Ann {* Pattern:0  Vector:397  TesterCycle:397 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(7) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:398  TesterCycle:398
  Ann {* Pattern:0  Vector:398  TesterCycle:398 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(7) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:399  TesterCycle:399
  Ann {* Pattern:0  Vector:399  TesterCycle:399 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(7) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:400  TesterCycle:400
  Ann {* Pattern:0  Vector:400  TesterCycle:400 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(7) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:401  TesterCycle:401
  Ann {* Pattern:0  Vector:401  TesterCycle:401 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(7) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:402  TesterCycle:402
  Ann {* Pattern:0  Vector:402  TesterCycle:402 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(9) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:403  TesterCycle:403
  Ann {* Pattern:0  Vector:403  TesterCycle:403 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(10) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:404  TesterCycle:404
  Ann {* Pattern:0  Vector:404  TesterCycle:404 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:405  TesterCycle:405
  Ann {* Pattern:0  Vector:405  TesterCycle:405 *}
  Ann {*  Reset Block_1 and Block_2, then automatically unreset both. *}
  Ann {* + Targets: *}
  Ann {* +   Apply 0 *}
  Ann {* +     reads: *}
  Ann {* +        Block_1.TDR_2.tdr[8:3]  =  010001 *}
  Ann {* +        Block_1.TDR_3.tdr[8:3]  =  010001 *}
  Ann {* +        Block_2.TDR_2.tdr[8:3]  =  010001 *}
  Ann {* +        Block_2.TDR_3.tdr[8:3]  =  010001 *}
  Ann {* +     writes: *}
  Ann {* +        TDR_TOP_RESET.tdr.EN  =  1 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 43:43    R 43:43   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 42:42    R 42:42   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 41:33    R 41:33   Block_1.TDR_2.tdr[8:0] *}
  Ann {* +        W 32:24    R 32:24   Block_1.TDR_3.tdr[8:0] *}
  Ann {* +        W 23:23    R 23:23   Block_1.SIB_2.sib *}
  Ann {* +        W 22:22    R 22:22   Block_1.SIB_1.sib *}
  Ann {* +        W 21:21    R 21:21   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 20:12    R 20:12   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_3.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 1_0_000000101_000000101_1_1_0_000000101_000000101_1_1_1 *}
  Ann {* + Unloading: 0_0_010001101_010001101_0_0_0_010001101_010001101_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:406  TesterCycle:406
  Ann {* Pattern:0  Vector:406  TesterCycle:406 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:407  TesterCycle:407
  Ann {* Pattern:0  Vector:407  TesterCycle:407 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:408  TesterCycle:408
  Ann {* Pattern:0  Vector:408  TesterCycle:408 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(11) -type read -var_bits {0} -pin ijtag_so -relative_cycles {43} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(11) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_3.tdr(7) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr(9) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {20:12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(10) -type read -var_bits {0} -pin ijtag_so -relative_cycles {21} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib(9) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(10) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_3.tdr(7) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {32:24} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_2.tdr(8) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {41:33} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(10) -type read -var_bits {0} -pin ijtag_so -relative_cycles {42} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_2.sib(8) -type read -var_bits {0} -pin ijtag_so -relative_cycles {23} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(10) -type read -var_bits {0} -pin ijtag_so -relative_cycles {22} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(11) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:409  TesterCycle:409
  Ann {* Pattern:0  Vector:409  TesterCycle:409 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(10) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:410  TesterCycle:410
  Ann {* Pattern:0  Vector:410  TesterCycle:410 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib(9) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:411  TesterCycle:411
  Ann {* Pattern:0  Vector:411  TesterCycle:411 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(7) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:412  TesterCycle:412
  Ann {* Pattern:0  Vector:412  TesterCycle:412 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(7) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:413  TesterCycle:413
  Ann {* Pattern:0  Vector:413  TesterCycle:413 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(7) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:414  TesterCycle:414
  Ann {* Pattern:0  Vector:414  TesterCycle:414 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(7) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:415  TesterCycle:415
  Ann {* Pattern:0  Vector:415  TesterCycle:415 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(7) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:416  TesterCycle:416
  Ann {* Pattern:0  Vector:416  TesterCycle:416 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(7) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:417  TesterCycle:417
  Ann {* Pattern:0  Vector:417  TesterCycle:417 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(7) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:418  TesterCycle:418
  Ann {* Pattern:0  Vector:418  TesterCycle:418 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(7) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:419  TesterCycle:419
  Ann {* Pattern:0  Vector:419  TesterCycle:419 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(7) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:420  TesterCycle:420
  Ann {* Pattern:0  Vector:420  TesterCycle:420 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(9) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:421  TesterCycle:421
  Ann {* Pattern:0  Vector:421  TesterCycle:421 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(9) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:422  TesterCycle:422
  Ann {* Pattern:0  Vector:422  TesterCycle:422 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(9) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:423  TesterCycle:423
  Ann {* Pattern:0  Vector:423  TesterCycle:423 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(9) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:424  TesterCycle:424
  Ann {* Pattern:0  Vector:424  TesterCycle:424 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(9) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:425  TesterCycle:425
  Ann {* Pattern:0  Vector:425  TesterCycle:425 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(9) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:426  TesterCycle:426
  Ann {* Pattern:0  Vector:426  TesterCycle:426 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(9) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:427  TesterCycle:427
  Ann {* Pattern:0  Vector:427  TesterCycle:427 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(9) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:428  TesterCycle:428
  Ann {* Pattern:0  Vector:428  TesterCycle:428 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(9) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:429  TesterCycle:429
  Ann {* Pattern:0  Vector:429  TesterCycle:429 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(10) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:430  TesterCycle:430
  Ann {* Pattern:0  Vector:430  TesterCycle:430 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(10) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:431  TesterCycle:431
  Ann {* Pattern:0  Vector:431  TesterCycle:431 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_2.sib(8) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:432  TesterCycle:432
  Ann {* Pattern:0  Vector:432  TesterCycle:432 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(7) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:433  TesterCycle:433
  Ann {* Pattern:0  Vector:433  TesterCycle:433 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(7) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:434  TesterCycle:434
  Ann {* Pattern:0  Vector:434  TesterCycle:434 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(7) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:435  TesterCycle:435
  Ann {* Pattern:0  Vector:435  TesterCycle:435 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(7) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:436  TesterCycle:436
  Ann {* Pattern:0  Vector:436  TesterCycle:436 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(7) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:437  TesterCycle:437
  Ann {* Pattern:0  Vector:437  TesterCycle:437 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(7) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:438  TesterCycle:438
  Ann {* Pattern:0  Vector:438  TesterCycle:438 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(7) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:439  TesterCycle:439
  Ann {* Pattern:0  Vector:439  TesterCycle:439 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(7) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:440  TesterCycle:440
  Ann {* Pattern:0  Vector:440  TesterCycle:440 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(7) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:441  TesterCycle:441
  Ann {* Pattern:0  Vector:441  TesterCycle:441 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(8) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:442  TesterCycle:442
  Ann {* Pattern:0  Vector:442  TesterCycle:442 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(8) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:443  TesterCycle:443
  Ann {* Pattern:0  Vector:443  TesterCycle:443 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(8) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:444  TesterCycle:444
  Ann {* Pattern:0  Vector:444  TesterCycle:444 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(8) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:445  TesterCycle:445
  Ann {* Pattern:0  Vector:445  TesterCycle:445 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(8) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:446  TesterCycle:446
  Ann {* Pattern:0  Vector:446  TesterCycle:446 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(8) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:447  TesterCycle:447
  Ann {* Pattern:0  Vector:447  TesterCycle:447 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(8) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:448  TesterCycle:448
  Ann {* Pattern:0  Vector:448  TesterCycle:448 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(8) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:449  TesterCycle:449
  Ann {* Pattern:0  Vector:449  TesterCycle:449 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(8) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:450  TesterCycle:450
  Ann {* Pattern:0  Vector:450  TesterCycle:450 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(10) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:451  TesterCycle:451
  Ann {* Pattern:0  Vector:451  TesterCycle:451 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(11) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101110;
       _po_=L;
  }
  //Pattern:0  Vector:452  TesterCycle:452
  Ann {* Pattern:0  Vector:452  TesterCycle:452 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:453  TesterCycle:453
  Ann {* Pattern:0  Vector:453  TesterCycle:453 *}
  Ann {* + Associated TAP transition: DRUPDATE -> IDLE *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:454  TesterCycle:454
  Ann {* Pattern:0  Vector:454  TesterCycle:454 *}
  Ann {*  Write 110 to Block_1 and Block_2. *}
  Ann {*  Has automatically unreset Block_1 and Block_2. *}
  Ann {* + Targets: *}
  Ann {* +   Apply 0 *}
  Ann {* +     reads: *}
  Ann {* +        Block_1.TDR_2.tdr[8:3]  =  000000 *}
  Ann {* +        Block_1.TDR_3.tdr[8:3]  =  000000 *}
  Ann {* +        Block_2.TDR_2.tdr[8:3]  =  000000 *}
  Ann {* +        Block_2.TDR_3.tdr[8:3]  =  000000 *}
  Ann {* +     writes: *}
  Ann {* +        Block_1.TDR_2.tdr[2:0]  =  110 *}
  Ann {* +        Block_1.TDR_3.tdr[2:0]  =  110 *}
  Ann {* +        Block_2.TDR_2.tdr[2:0]  =  110 *}
  Ann {* +        Block_2.TDR_3.tdr[2:0]  =  110 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 1:1    R 1:1   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 0:0    R 0:0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_1 *}
  Ann {* + Unloading: 0_0 *}
  Ann {* + Associated TAP transition: IDLE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:455  TesterCycle:455
  Ann {* Pattern:0  Vector:455  TesterCycle:455 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:456  TesterCycle:456
  Ann {* Pattern:0  Vector:456  TesterCycle:456 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:457  TesterCycle:457
  Ann {* Pattern:0  Vector:457  TesterCycle:457 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(12) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(12) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(12) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:458  TesterCycle:458
  Ann {* Pattern:0  Vector:458  TesterCycle:458 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(12) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:459  TesterCycle:459
  Ann {* Pattern:0  Vector:459  TesterCycle:459 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:460  TesterCycle:460
  Ann {* Pattern:0  Vector:460  TesterCycle:460 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 5:5    R 5:5   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 4:4    R 4:4   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 3:3    R 3:3   Block_1.SIB_1.sib *}
  Ann {* +        W 2:2    R 2:2   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 1:1    R 1:1   Block_2.SIB_1.sib *}
  Ann {* +        W 0:0    R 0:0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_1_0_1_1 *}
  Ann {* + Unloading: 0_0_0_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:461  TesterCycle:461
  Ann {* Pattern:0  Vector:461  TesterCycle:461 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:462  TesterCycle:462
  Ann {* Pattern:0  Vector:462  TesterCycle:462 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:463  TesterCycle:463
  Ann {* Pattern:0  Vector:463  TesterCycle:463 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(13) -type read -var_bits {0} -pin ijtag_so -relative_cycles {5} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(13) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(11) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(11) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(11) -type read -var_bits {0} -pin ijtag_so -relative_cycles {4} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(11) -type read -var_bits {0} -pin ijtag_so -relative_cycles {3} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(13) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:464  TesterCycle:464
  Ann {* Pattern:0  Vector:464  TesterCycle:464 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(11) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:465  TesterCycle:465
  Ann {* Pattern:0  Vector:465  TesterCycle:465 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(11) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:466  TesterCycle:466
  Ann {* Pattern:0  Vector:466  TesterCycle:466 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(11) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:467  TesterCycle:467
  Ann {* Pattern:0  Vector:467  TesterCycle:467 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(11) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:468  TesterCycle:468
  Ann {* Pattern:0  Vector:468  TesterCycle:468 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(13) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:469  TesterCycle:469
  Ann {* Pattern:0  Vector:469  TesterCycle:469 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:470  TesterCycle:470
  Ann {* Pattern:0  Vector:470  TesterCycle:470 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 25:25    R 25:25   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 24:24    R 24:24   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 23:15    R 23:15   Block_1.TDR_2.tdr[8:0] *}
  Ann {* +        W 14:14    R 14:14   Block_1.SIB_2.sib *}
  Ann {* +        W 13:13    R 13:13   Block_1.SIB_1.sib *}
  Ann {* +        W 12:12    R 12:12   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_000000000_1_1_0_000000000_1_1_1 *}
  Ann {* + Unloading: 0_0_000000000_0_0_0_000000000_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:471  TesterCycle:471
  Ann {* Pattern:0  Vector:471  TesterCycle:471 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:472  TesterCycle:472
  Ann {* Pattern:0  Vector:472  TesterCycle:472 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:473  TesterCycle:473
  Ann {* Pattern:0  Vector:473  TesterCycle:473 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(14) -type read -var_bits {0} -pin ijtag_so -relative_cycles {25} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(14) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr(10) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(12) -type read -var_bits {0} -pin ijtag_so -relative_cycles {12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib(10) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(12) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_2.tdr(9) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {23:15} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(12) -type read -var_bits {0} -pin ijtag_so -relative_cycles {24} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_2.sib(9) -type read -var_bits {0} -pin ijtag_so -relative_cycles {14} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(12) -type read -var_bits {0} -pin ijtag_so -relative_cycles {13} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(14) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:474  TesterCycle:474
  Ann {* Pattern:0  Vector:474  TesterCycle:474 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(12) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:475  TesterCycle:475
  Ann {* Pattern:0  Vector:475  TesterCycle:475 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib(10) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:476  TesterCycle:476
  Ann {* Pattern:0  Vector:476  TesterCycle:476 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(10) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:477  TesterCycle:477
  Ann {* Pattern:0  Vector:477  TesterCycle:477 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(10) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:478  TesterCycle:478
  Ann {* Pattern:0  Vector:478  TesterCycle:478 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(10) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:479  TesterCycle:479
  Ann {* Pattern:0  Vector:479  TesterCycle:479 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(10) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:480  TesterCycle:480
  Ann {* Pattern:0  Vector:480  TesterCycle:480 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(10) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:481  TesterCycle:481
  Ann {* Pattern:0  Vector:481  TesterCycle:481 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(10) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:482  TesterCycle:482
  Ann {* Pattern:0  Vector:482  TesterCycle:482 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(10) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:483  TesterCycle:483
  Ann {* Pattern:0  Vector:483  TesterCycle:483 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(10) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:484  TesterCycle:484
  Ann {* Pattern:0  Vector:484  TesterCycle:484 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(10) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:485  TesterCycle:485
  Ann {* Pattern:0  Vector:485  TesterCycle:485 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(12) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:486  TesterCycle:486
  Ann {* Pattern:0  Vector:486  TesterCycle:486 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(12) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:487  TesterCycle:487
  Ann {* Pattern:0  Vector:487  TesterCycle:487 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_2.sib(9) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:488  TesterCycle:488
  Ann {* Pattern:0  Vector:488  TesterCycle:488 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(9) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:489  TesterCycle:489
  Ann {* Pattern:0  Vector:489  TesterCycle:489 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(9) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:490  TesterCycle:490
  Ann {* Pattern:0  Vector:490  TesterCycle:490 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(9) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:491  TesterCycle:491
  Ann {* Pattern:0  Vector:491  TesterCycle:491 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(9) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:492  TesterCycle:492
  Ann {* Pattern:0  Vector:492  TesterCycle:492 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(9) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:493  TesterCycle:493
  Ann {* Pattern:0  Vector:493  TesterCycle:493 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(9) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:494  TesterCycle:494
  Ann {* Pattern:0  Vector:494  TesterCycle:494 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(9) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:495  TesterCycle:495
  Ann {* Pattern:0  Vector:495  TesterCycle:495 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(9) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:496  TesterCycle:496
  Ann {* Pattern:0  Vector:496  TesterCycle:496 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(9) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:497  TesterCycle:497
  Ann {* Pattern:0  Vector:497  TesterCycle:497 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(12) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:498  TesterCycle:498
  Ann {* Pattern:0  Vector:498  TesterCycle:498 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(14) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:499  TesterCycle:499
  Ann {* Pattern:0  Vector:499  TesterCycle:499 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:500  TesterCycle:500
  Ann {* Pattern:0  Vector:500  TesterCycle:500 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 43:43    R 43:43   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 42:42    R 42:42   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 41:33    R 41:33   Block_1.TDR_2.tdr[8:0] *}
  Ann {* +        W 32:24    R 32:24   Block_1.TDR_3.tdr[8:0] *}
  Ann {* +        W 23:23    R 23:23   Block_1.SIB_2.sib *}
  Ann {* +        W 22:22    R 22:22   Block_1.SIB_1.sib *}
  Ann {* +        W 21:21    R 21:21   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 20:12    R 20:12   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_3.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_000000110_000000110_1_1_0_000000110_000000110_1_1_1 *}
  Ann {* + Unloading: 0_0_XXXXXX000_000000000_0_0_0_XXXXXX000_000000000_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:501  TesterCycle:501
  Ann {* Pattern:0  Vector:501  TesterCycle:501 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:502  TesterCycle:502
  Ann {* Pattern:0  Vector:502  TesterCycle:502 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:503  TesterCycle:503
  Ann {* Pattern:0  Vector:503  TesterCycle:503 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(15) -type read -var_bits {0} -pin ijtag_so -relative_cycles {43} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(15) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_3.tdr(8) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr(11) -type read -var_bits {2:0} -var_length 3 -pin ijtag_so -relative_cycles {14:12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(13) -type read -var_bits {0} -pin ijtag_so -relative_cycles {21} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib(11) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(13) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_3.tdr(8) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {32:24} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_2.tdr(10) -type read -var_bits {2:0} -var_length 3 -pin ijtag_so -relative_cycles {35:33} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(13) -type read -var_bits {0} -pin ijtag_so -relative_cycles {42} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_2.sib(10) -type read -var_bits {0} -pin ijtag_so -relative_cycles {23} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(13) -type read -var_bits {0} -pin ijtag_so -relative_cycles {22} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(15) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:504  TesterCycle:504
  Ann {* Pattern:0  Vector:504  TesterCycle:504 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(13) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:505  TesterCycle:505
  Ann {* Pattern:0  Vector:505  TesterCycle:505 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib(11) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:506  TesterCycle:506
  Ann {* Pattern:0  Vector:506  TesterCycle:506 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(8) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:507  TesterCycle:507
  Ann {* Pattern:0  Vector:507  TesterCycle:507 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(8) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:508  TesterCycle:508
  Ann {* Pattern:0  Vector:508  TesterCycle:508 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(8) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:509  TesterCycle:509
  Ann {* Pattern:0  Vector:509  TesterCycle:509 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(8) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:510  TesterCycle:510
  Ann {* Pattern:0  Vector:510  TesterCycle:510 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(8) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:511  TesterCycle:511
  Ann {* Pattern:0  Vector:511  TesterCycle:511 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(8) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:512  TesterCycle:512
  Ann {* Pattern:0  Vector:512  TesterCycle:512 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(8) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:513  TesterCycle:513
  Ann {* Pattern:0  Vector:513  TesterCycle:513 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(8) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:514  TesterCycle:514
  Ann {* Pattern:0  Vector:514  TesterCycle:514 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(8) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:515  TesterCycle:515
  Ann {* Pattern:0  Vector:515  TesterCycle:515 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(11) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:516  TesterCycle:516
  Ann {* Pattern:0  Vector:516  TesterCycle:516 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(11) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:517  TesterCycle:517
  Ann {* Pattern:0  Vector:517  TesterCycle:517 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(11) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:518  TesterCycle:518
  Ann {* Pattern:0  Vector:518  TesterCycle:518 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  V {
       _pi_=0111010;
       _po_=X;
  }
  //Pattern:0  Vector:519  TesterCycle:519
  Ann {* Pattern:0  Vector:519  TesterCycle:519 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:520  TesterCycle:520
  Ann {* Pattern:0  Vector:520  TesterCycle:520 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:521  TesterCycle:521
  Ann {* Pattern:0  Vector:521  TesterCycle:521 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:522  TesterCycle:522
  Ann {* Pattern:0  Vector:522  TesterCycle:522 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:523  TesterCycle:523
  Ann {* Pattern:0  Vector:523  TesterCycle:523 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:524  TesterCycle:524
  Ann {* Pattern:0  Vector:524  TesterCycle:524 *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(13) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:525  TesterCycle:525
  Ann {* Pattern:0  Vector:525  TesterCycle:525 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(13) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:526  TesterCycle:526
  Ann {* Pattern:0  Vector:526  TesterCycle:526 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_2.sib(10) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:527  TesterCycle:527
  Ann {* Pattern:0  Vector:527  TesterCycle:527 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(8) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:528  TesterCycle:528
  Ann {* Pattern:0  Vector:528  TesterCycle:528 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(8) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:529  TesterCycle:529
  Ann {* Pattern:0  Vector:529  TesterCycle:529 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(8) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:530  TesterCycle:530
  Ann {* Pattern:0  Vector:530  TesterCycle:530 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(8) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:531  TesterCycle:531
  Ann {* Pattern:0  Vector:531  TesterCycle:531 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(8) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:532  TesterCycle:532
  Ann {* Pattern:0  Vector:532  TesterCycle:532 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(8) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:533  TesterCycle:533
  Ann {* Pattern:0  Vector:533  TesterCycle:533 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(8) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:534  TesterCycle:534
  Ann {* Pattern:0  Vector:534  TesterCycle:534 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(8) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:535  TesterCycle:535
  Ann {* Pattern:0  Vector:535  TesterCycle:535 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(8) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:536  TesterCycle:536
  Ann {* Pattern:0  Vector:536  TesterCycle:536 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(10) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:537  TesterCycle:537
  Ann {* Pattern:0  Vector:537  TesterCycle:537 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(10) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:538  TesterCycle:538
  Ann {* Pattern:0  Vector:538  TesterCycle:538 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(10) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:539  TesterCycle:539
  Ann {* Pattern:0  Vector:539  TesterCycle:539 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[2]  *}
  V {
       _pi_=0111010;
       _po_=X;
  }
  //Pattern:0  Vector:540  TesterCycle:540
  Ann {* Pattern:0  Vector:540  TesterCycle:540 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:541  TesterCycle:541
  Ann {* Pattern:0  Vector:541  TesterCycle:541 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:542  TesterCycle:542
  Ann {* Pattern:0  Vector:542  TesterCycle:542 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:543  TesterCycle:543
  Ann {* Pattern:0  Vector:543  TesterCycle:543 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:544  TesterCycle:544
  Ann {* Pattern:0  Vector:544  TesterCycle:544 *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:545  TesterCycle:545
  Ann {* Pattern:0  Vector:545  TesterCycle:545 *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(13) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:546  TesterCycle:546
  Ann {* Pattern:0  Vector:546  TesterCycle:546 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(15) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:547  TesterCycle:547
  Ann {* Pattern:0  Vector:547  TesterCycle:547 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:548  TesterCycle:548
  Ann {* Pattern:0  Vector:548  TesterCycle:548 *}
  Ann {*  Read the last result from Block_1 and Block_2. *}
  Ann {* + Targets: *}
  Ann {* +   Apply 0 *}
  Ann {* +     reads: *}
  Ann {* +        Block_1.TDR_2.tdr[8:3]  =  011110 *}
  Ann {* +        Block_1.TDR_3.tdr[8:3]  =  011110 *}
  Ann {* +        Block_2.TDR_2.tdr[8:3]  =  011110 *}
  Ann {* +        Block_2.TDR_3.tdr[8:3]  =  011110 *}
  Ann {* + scan vector ijtag_si..ijtag_so ( *}
  Ann {* +        W 43:43    R 43:43   TDR_TOP_RESET.tdr.tdr *}
  Ann {* +        W 42:42    R 42:42   Block_1.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 41:33    R 41:33   Block_1.TDR_2.tdr[8:0] *}
  Ann {* +        W 32:24    R 32:24   Block_1.TDR_3.tdr[8:0] *}
  Ann {* +        W 23:23    R 23:23   Block_1.SIB_2.sib *}
  Ann {* +        W 22:22    R 22:22   Block_1.SIB_1.sib *}
  Ann {* +        W 21:21    R 21:21   Block_2.TDR_1_RESET.tdr.tdr *}
  Ann {* +        W 20:12    R 20:12   Block_2.TDR_2.tdr[8:0] *}
  Ann {* +        W 11: 3    R 11: 3   Block_2.TDR_3.tdr[8:0] *}
  Ann {* +        W  2: 2    R  2: 2   Block_2.SIB_2.sib *}
  Ann {* +        W  1: 1    R  1: 1   Block_2.SIB_1.sib *}
  Ann {* +        W  0: 0    R  0: 0   SIB_TOP.sib *}
  Ann {* + ) *}
  Ann {* +  Loading: 0_0_000000110_000000110_1_1_0_000000110_000000110_1_1_1 *}
  Ann {* + Unloading: 0_0_011110110_011110110_0_0_0_011110110_011110110_0_0_0 *}
  Ann {* + Associated TAP transition: DRUPDATE -> DRSELECT *}
  V {
       _pi_=0101010;
  }
  //Pattern:0  Vector:549  TesterCycle:549
  Ann {* Pattern:0  Vector:549  TesterCycle:549 *}
  Ann {* + Associated TAP transition: DRSELECT -> DRCAPTURE *}
  V {
       _pi_=1101010;
  }
  //Pattern:0  Vector:550  TesterCycle:550
  Ann {* Pattern:0  Vector:550  TesterCycle:550 *}
  Ann {* + Associated TAP transition: DRCAPTURE -> DRSHIFT *}
  V {
       _pi_=0111010;
  }
  //Pattern:0  Vector:551  TesterCycle:551
  Ann {* Pattern:0  Vector:551  TesterCycle:551 *}
  Ann {* + Shift Cycles *}
  Ann {* TESSENT_PRAGMA annotation TDR_TOP_RESET.tdr.tdr(16) -type read -var_bits {0} -pin ijtag_so -relative_cycles {43} *}
  Ann {* TESSENT_PRAGMA annotation SIB_TOP.sib(16) -type read -var_bits {0} -pin ijtag_so -relative_cycles {0} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_3.tdr(9) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {11:3} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_2.tdr(12) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {20:12} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.TDR_1_RESET.tdr.tdr(14) -type read -var_bits {0} -pin ijtag_so -relative_cycles {21} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_2.sib(12) -type read -var_bits {0} -pin ijtag_so -relative_cycles {2} *}
  Ann {* TESSENT_PRAGMA annotation Block_2.SIB_1.sib(14) -type read -var_bits {0} -pin ijtag_so -relative_cycles {1} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_3.tdr(9) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {32:24} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_2.tdr(11) -type read -var_bits {8:0} -var_length 9 -pin ijtag_so -relative_cycles {41:33} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.TDR_1_RESET.tdr.tdr(14) -type read -var_bits {0} -pin ijtag_so -relative_cycles {42} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_2.sib(11) -type read -var_bits {0} -pin ijtag_so -relative_cycles {23} *}
  Ann {* TESSENT_PRAGMA annotation Block_1.SIB_1.sib(14) -type read -var_bits {0} -pin ijtag_so -relative_cycles {22} *}
  Ann {* TESSENT_PRAGMA bit_annotation SIB_TOP.sib(16) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:552  TesterCycle:552
  Ann {* Pattern:0  Vector:552  TesterCycle:552 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = SIB_TOP.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_1.sib(14) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:553  TesterCycle:553
  Ann {* Pattern:0  Vector:553  TesterCycle:553 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.SIB_2.sib(12) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:554  TesterCycle:554
  Ann {* Pattern:0  Vector:554  TesterCycle:554 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(9) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:555  TesterCycle:555
  Ann {* Pattern:0  Vector:555  TesterCycle:555 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(9) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:556  TesterCycle:556
  Ann {* Pattern:0  Vector:556  TesterCycle:556 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(9) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:557  TesterCycle:557
  Ann {* Pattern:0  Vector:557  TesterCycle:557 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(9) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:558  TesterCycle:558
  Ann {* Pattern:0  Vector:558  TesterCycle:558 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(9) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:559  TesterCycle:559
  Ann {* Pattern:0  Vector:559  TesterCycle:559 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(9) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:560  TesterCycle:560
  Ann {* Pattern:0  Vector:560  TesterCycle:560 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(9) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:561  TesterCycle:561
  Ann {* Pattern:0  Vector:561  TesterCycle:561 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(9) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:562  TesterCycle:562
  Ann {* Pattern:0  Vector:562  TesterCycle:562 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_3.tdr(9) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:563  TesterCycle:563
  Ann {* Pattern:0  Vector:563  TesterCycle:563 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(12) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:564  TesterCycle:564
  Ann {* Pattern:0  Vector:564  TesterCycle:564 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(12) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:565  TesterCycle:565
  Ann {* Pattern:0  Vector:565  TesterCycle:565 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(12) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:566  TesterCycle:566
  Ann {* Pattern:0  Vector:566  TesterCycle:566 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(12) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:567  TesterCycle:567
  Ann {* Pattern:0  Vector:567  TesterCycle:567 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(12) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:568  TesterCycle:568
  Ann {* Pattern:0  Vector:568  TesterCycle:568 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(12) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:569  TesterCycle:569
  Ann {* Pattern:0  Vector:569  TesterCycle:569 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(12) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:570  TesterCycle:570
  Ann {* Pattern:0  Vector:570  TesterCycle:570 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(12) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:571  TesterCycle:571
  Ann {* Pattern:0  Vector:571  TesterCycle:571 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_2.tdr(12) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:572  TesterCycle:572
  Ann {* Pattern:0  Vector:572  TesterCycle:572 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_2.TDR_1_RESET.tdr.tdr(14) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:573  TesterCycle:573
  Ann {* Pattern:0  Vector:573  TesterCycle:573 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_2.TDR_1_RESET.tdr.tdr  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_1.sib(14) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:574  TesterCycle:574
  Ann {* Pattern:0  Vector:574  TesterCycle:574 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_1.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.SIB_2.sib(11) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=L;
  }
  //Pattern:0  Vector:575  TesterCycle:575
  Ann {* Pattern:0  Vector:575  TesterCycle:575 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.SIB_2.sib  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(9) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:576  TesterCycle:576
  Ann {* Pattern:0  Vector:576  TesterCycle:576 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(9) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:577  TesterCycle:577
  Ann {* Pattern:0  Vector:577  TesterCycle:577 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(9) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:578  TesterCycle:578
  Ann {* Pattern:0  Vector:578  TesterCycle:578 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(9) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:579  TesterCycle:579
  Ann {* Pattern:0  Vector:579  TesterCycle:579 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(9) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:580  TesterCycle:580
  Ann {* Pattern:0  Vector:580  TesterCycle:580 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(9) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:581  TesterCycle:581
  Ann {* Pattern:0  Vector:581  TesterCycle:581 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(9) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:582  TesterCycle:582
  Ann {* Pattern:0  Vector:582  TesterCycle:582 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(9) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:583  TesterCycle:583
  Ann {* Pattern:0  Vector:583  TesterCycle:583 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_3.tdr(9) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:584  TesterCycle:584
  Ann {* Pattern:0  Vector:584  TesterCycle:584 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_3.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(11) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:585  TesterCycle:585
  Ann {* Pattern:0  Vector:585  TesterCycle:585 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[0]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(11) -type read -var_bits {1} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:586  TesterCycle:586
  Ann {* Pattern:0  Vector:586  TesterCycle:586 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[1]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(11) -type read -var_bits {2} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111110;
       _po_=H;
  }
  //Pattern:0  Vector:587  TesterCycle:587
  Ann {* Pattern:0  Vector:587  TesterCycle:587 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[2]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(11) -type read -var_bits {3} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:588  TesterCycle:588
  Ann {* Pattern:0  Vector:588  TesterCycle:588 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[3]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(11) -type read -var_bits {4} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:589  TesterCycle:589
  Ann {* Pattern:0  Vector:589  TesterCycle:589 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[4]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(11) -type read -var_bits {5} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:590  TesterCycle:590
  Ann {* Pattern:0  Vector:590  TesterCycle:590 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[5]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(11) -type read -var_bits {6} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:591  TesterCycle:591
  Ann {* Pattern:0  Vector:591  TesterCycle:591 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[6]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(11) -type read -var_bits {7} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=H;
  }
  //Pattern:0  Vector:592  TesterCycle:592
  Ann {* Pattern:0  Vector:592  TesterCycle:592 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[7]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_2.tdr(11) -type read -var_bits {8} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:593  TesterCycle:593
  Ann {* Pattern:0  Vector:593  TesterCycle:593 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_2.tdr[8]  *}
  Ann {* TESSENT_PRAGMA bit_annotation Block_1.TDR_1_RESET.tdr.tdr(14) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0111010;
       _po_=L;
  }
  //Pattern:0  Vector:594  TesterCycle:594
  Ann {* Pattern:0  Vector:594  TesterCycle:594 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = Block_1.TDR_1_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DRSHIFT -> DREXIT1 *}
  Ann {* TESSENT_PRAGMA bit_annotation TDR_TOP_RESET.tdr.tdr(16) -type read -var_bits {0} -pin ijtag_so -inversion 0b0 *}
  V {
       _pi_=0101010;
       _po_=L;
  }
  //Pattern:0  Vector:595  TesterCycle:595
  Ann {* Pattern:0  Vector:595  TesterCycle:595 *}
  Ann {* TESSENT_MARKER:Previous scan out : pin ijtag_so , ICL register = TDR_TOP_RESET.tdr.tdr  *}
  Ann {* + Associated TAP transition: DREXIT1 -> DRUPDATE *}
  V {
       _pi_=0101011;
       _po_=X;
  }
  //Pattern:0  Vector:596  TesterCycle:596
  Ann {* Pattern:0  Vector:596  TesterCycle:596 *}
  Ann {* + Associated TAP transition: DRUPDATE -> IDLE *}
  V {
       _pi_=0101010;
  }
  Ann {* Total count Patterns:1  Vectors:597  TesterCycles:597 *}
}
