#define __ASM_ARCH_BRIDGE_REGS_H
#define CPU_CONF		(ORION5X_BRIDGE_VIRT_BASE | 0x100)
#define CPU_CTRL		(ORION5X_BRIDGE_VIRT_BASE | 0x104)
#define RSTOUTn_MASK		(ORION5X_BRIDGE_VIRT_BASE | 0x108)
#define WDT_RESET_OUT_EN	0x0002
#define CPU_SOFT_RESET		(ORION5X_BRIDGE_VIRT_BASE | 0x10c)
#define BRIDGE_CAUSE		(ORION5X_BRIDGE_VIRT_BASE | 0x110)
#define POWER_MNG_CTRL_REG	(ORION5X_BRIDGE_VIRT_BASE | 0x11C)
#define WDT_INT_REQ		0x0008
#define BRIDGE_INT_TIMER1_CLR	(~0x0004)
#define MAIN_IRQ_CAUSE		(ORION5X_BRIDGE_VIRT_BASE | 0x200)
#define MAIN_IRQ_MASK		(ORION5X_BRIDGE_VIRT_BASE | 0x204)
#define TIMER_VIRT_BASE		(ORION5X_BRIDGE_VIRT_BASE | 0x300)
