// Seed: 191263432
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output tri id_2
);
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd87,
    parameter id_1  = 32'd79,
    parameter id_14 = 32'd80,
    parameter id_5  = 32'd87,
    parameter id_6  = 32'd86,
    parameter id_8  = 32'd79
) (
    output wor _id_0,
    input tri _id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    input supply1 _id_5,
    input wire _id_6,
    input tri id_7,
    input tri0 _id_8,
    output tri0 id_9
);
  wire [id_6 : id_5  ==  -1] id_11;
  logic ["" &  id_8 : 1] id_12;
  ;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_9
  );
  assign modCall_1.id_0 = 0;
  wire id_13;
  parameter id_14 = !1;
  logic [7:0] id_15;
  assign id_15[1'b0 : id_1] = id_14;
  logic [id_0 : id_14  |  ~  id_5] id_16;
endmodule
