module montgomery_redc #
(
    parameter N = 7,              
    parameter R = 8,              
    parameter R_INVERSE = 95,      // Corrected R_INVERSE value
    parameter NWIDTH = $clog2(N), 
    parameter TWIDTH = $clog2(N*R)     
)(
    input  wire [TWIDTH-1:0] T,    
    output wire [NWIDTH-1:0] result 
);
    // Derived parameters
    localparam RWIDTH = $clog2(R);          
    localparam TWO_NWIDTH = $clog2(2*N)   ;              
    localparam [RWIDTH-1:0] N_PRIME = (R * R_INVERSE - 1) / N; 

    wire [RWIDTH-1:0] T_mod_R;               
    wire [2*RWIDTH-1:0] T_mod_R_X_N_PRIME;      
    wire [RWIDTH-1:0] m;                     
    wire [TWO_NWIDTH-1:0] t;                      

    assign T_mod_R = T[RWIDTH-1:0];

    assign T_mod_R_X_N_PRIME = T_mod_R * N_PRIME;

    assign m = T_mod_R_X_N_PRIME[RWIDTH-1:0];

    assign t = (T + m * N) >> RWIDTH;

    assign result = (t >= N) ? (t - N) : t;

endmodule


module montgomery_mult #
(
    parameter N = 7,              
    parameter R = 8,              
    parameter R_INVERSE = 95,      // Corrected R_INVERSE value
    parameter NWIDTH = $clog2(N), 
    parameter RWIDTH = $clog2(R)    
)(
    input clk ,
    input rst_n,
    input  wire [NWIDTH-1:0] a,b, 
    input valid_in,  
    output wire [NWIDTH-1:0] result ,
    output valid_out
);
    
    
    localparam  R_MOD_N  =  R%N       ;
    localparam TWO_NWIDTH = $clog2(2*N)   ;

    reg [NWIDTH-1:0] a_q,b_q;

    wire [NWIDTH-1:0] a_redc, b_redc  ;
    reg [NWIDTH-1:0] a_redc_q, b_redc_q  ;

    wire [2*NWIDTH-1:0] ar = a_q * R_MOD_N ; 
    wire [2*NWIDTH-1:0] br = b_q * R_MOD_N ; 

    wire [2*NWIDTH-1:0] a_redc_x_b_redc ;
    
    
    assign a_redc_x_b_redc = a_redc_q * b_redc_q ;
    assign result = a_redc_x_b_redc;
    assign valid_out = valid_in;

    always_ff @( posedge clk or negedge rst_n ) begin : valid_out_pipeline
        if (!rst_n) begin
            valid_in_q      <=  0 ; 
            valid_in_q1     <=  0 ; 
            valid_in_q2     <=  0 ; 
            valid_out_q     <=  0 ; 
        end else begin
            valid_in_q      <=  valid_in        ;     
            valid_in_q1     <=  valid_in_q      ;   
            valid_in_q2     <=  valid_in_q1     ; 
            valid_out_q     <=  valid_in_q2     ; 
        end 
    end

    always_ff @( posedge clk or negedge rst_n ) begin : input_registers
        if (!rst_n) begin
            a_q <= 0 ;
            b_q <= 0 ;
        end else begin
            if(valid_in) begin
                a_q <= a ;
                b_q <= b ;
            end
        end 
    end

    always_ff @( posedge clk or negedge rst_n ) begin : a_b_reduction_pipeline
        if (!rst_n) begin
            a_redc_q <= 0 ;
            b_redc_q <= 0 ;
        end else begin
            a_redc_q <= a_redc ;
            b_redc_q <= b_redc ;
        end 
    end

    

    always_ff @( posedge clk or negedge rst_n ) begin : output_register
        if (!rst_n) begin
            result_q <= 0 ;
        end else begin
            result_q <= result ;
        end 
    end

    montgomery_redc #
    (
        .N (N),
        .R (R),
        .R_INVERSE(R_INVERSE)     
    ) ar2_redc (
        .T(ar),    
        .result(a_redc) 
    );
    
    montgomery_redc #
    (
        .N (N),
        .R (R),
        .R_INVERSE(R_INVERSE)     
    ) br2_redc (
        .T(br),    
        .result(b_redc) 
    );

    montgomery_redc #
    (
        .N (N),
        .R (R),
        .R_INVERSE(R_INVERSE)     
    ) prod_redc (
        .T(a_redc_x_b_redc),    
        .result(result) 
    );

endmodule
