#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-UPLLRGT

# Thu Jul 14 12:49:43 2022

#Implementation: impl1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v" (library work)
@I::"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v" (library work)
Verilog syntax check successful!
File C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v changed - recompiling
File C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v changed - recompiling
File C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v changed - recompiling
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":2:8:2:17|Synthesizing module Structures in library work.
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":129:0:129:5|Synthesizing module work_C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v_unit in library work.
Selecting top level module Test
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":825:7:825:28|Synthesizing module WriteController_uniq_1 in library work.
Running optimization stage 1 on WriteController_uniq_1 .......
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":896:7:896:27|Synthesizing module ReadController_uniq_1 in library work.
Running optimization stage 1 on ReadController_uniq_1 .......
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":915:4:915:9|Register bit opTxStream.Length[0] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":915:4:915:9|Register bit opTxStream.Length[1] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":915:4:915:9|Register bit opTxStream.Length[2] is always 1.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":915:4:915:9|Register bit opTxStream.Length[3] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":915:4:915:9|Register bit opTxStream.Length[4] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":915:4:915:9|Register bit opTxStream.Length[5] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":915:4:915:9|Register bit opTxStream.Length[6] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":915:4:915:9|Register bit opTxStream.Length[7] is always 0.
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1003:7:1003:22|Synthesizing module Registers_uniq_1 in library work.
Running optimization stage 1 on Registers_uniq_1 .......
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1307:7:1307:17|Synthesizing module UART_uniq_1 in library work.
Running optimization stage 1 on UART_uniq_1 .......
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1052:7:1052:25|Synthesizing module UART_Packets_uniq_1 in library work.
Running optimization stage 1 on UART_Packets_uniq_1 .......
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1098:4:1098:9|Pruning unused register UART_TxData_cl[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1098:4:1098:9|Pruning unused register UART_TxData_cl[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1098:4:1098:9|Pruning unused register UART_TxData_cl[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1098:4:1098:9|Pruning unused register UART_TxData_cl[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1098:4:1098:9|Pruning unused register UART_TxData_cl[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1098:4:1098:9|Pruning unused register UART_TxData_cl[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1098:4:1098:9|Pruning unused register UART_TxData_cl[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1098:4:1098:9|Pruning unused register UART_TxData_cl[0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v":1269:7:1269:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Running optimization stage 1 on rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s .......
Running optimization stage 1 on rvl_decode_2s_2s .......
Running optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 1 on pmi_ram_dp_Z2 .......
Running optimization stage 1 on rvl_te_Z1 .......
Running optimization stage 1 on pmi_distributed_dpram_4s_2s_2s_reg_none_binary_XP2_pmi_distributed_dpram_Z4 .......
Running optimization stage 1 on rvl_te_Z3 .......
Running optimization stage 1 on rvl_tcnt_2s_3s_1_0s .......
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":11:7:11:19|Synthesizing module test_la0_trig in library work.
Running optimization stage 1 on test_la0_trig .......
Running optimization stage 1 on pmi_ram_dp_Z6 .......
Running optimization stage 1 on rvl_tm_Z5 .......
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":12:7:12:14|Synthesizing module test_la0 in library work.
Running optimization stage 1 on test_la0 .......
@N: CG364 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.
Running optimization stage 1 on jtagconn16 .......
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":23:7:23:20|Synthesizing module reveal_coretop in library work.
@W: CG360 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":36:29:36:39|Removing wire trigger_out, as there is no assignment to it.
Running optimization stage 1 on reveal_coretop .......
@N: CG364 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":730:7:730:10|Synthesizing module Test in library work.
@W: CG133 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":4:21:4:30|Object readRegisters.ClockTicks is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on Test .......
Running optimization stage 2 on Test .......
@A: CL153 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":4:21:4:30|*Unassigned bits of readRegisters.ClockTicks[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on reveal_coretop .......
Running optimization stage 2 on jtagconn16 .......
Running optimization stage 2 on test_la0 .......
@N: CL159 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":53:7:53:13|Input reset_n is unused.
@N: CL159 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":65:7:65:16|Input trigger_en is unused.
Running optimization stage 2 on pmi_ram_dp_Z6 .......
Running optimization stage 2 on rvl_tm_Z5 .......
Running optimization stage 2 on test_la0_trig .......
Running optimization stage 2 on rvl_tcnt_2s_3s_1_0s .......
Running optimization stage 2 on pmi_distributed_dpram_4s_2s_2s_reg_none_binary_XP2_pmi_distributed_dpram_Z4 .......
Running optimization stage 2 on rvl_te_Z3 .......
Extracted state machine for register next_then_shift
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on pmi_ram_dp_Z2 .......
Running optimization stage 2 on rvl_te_Z1 .......
Running optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s .......
Running optimization stage 2 on rvl_decode_2s_2s .......
Running optimization stage 2 on rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s .......
Running optimization stage 2 on VHI .......
Running optimization stage 2 on UART_Packets_uniq_1 .......
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1072:8:1072:12|Sharing sequential element UART_TxData_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1098:4:1098:9|Trying to extract state machine for register txState.
Extracted state machine for register txState
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1098:4:1098:9|Trying to extract state machine for register rxState.
Extracted state machine for register rxState
State machine has 5 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
@W: CL246 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1055:26:1055:35|Input port bits 10 to 9 of ipTxStream[34:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on UART_uniq_1 .......
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1329:4:1329:9|Register bit rxCounter[10] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1329:4:1329:9|Register bit txCounter[10] is always 0.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1329:4:1329:9|Pruning register bit 10 of txCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1329:4:1329:9|Pruning register bit 10 of rxCounter[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1329:4:1329:9|Register bit rxCounter[9] is always 0.
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1329:4:1329:9|Register bit txCounter[9] is always 0.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1329:4:1329:9|Pruning register bit 9 of txCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1329:4:1329:9|Pruning register bit 9 of rxCounter[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1329:4:1329:9|Trying to extract state machine for register txState.
Extracted state machine for register txState
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
Running optimization stage 2 on Registers_uniq_1 .......
@W: CL246 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":1009:17:1009:24|Input port bits 31 to 8 of ipWrData[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ReadController_uniq_1 .......
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":915:4:915:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
@W: CL246 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":901:22:901:31|Input port bits 18 to 9 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on WriteController_uniq_1 .......
@N: CL189 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":837:4:837:9|Register bit dataLength[3] is always 0.
@W: CL260 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":837:4:837:9|Pruning register bit 3 of dataLength[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":837:4:837:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
@W: CL246 :"C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\reveal_workspace\tmpreveal\Test_rvl.v":828:22:828:31|Input port bits 26 to 11 of ipRxStream[34:0] are unused. Assign logic for all port bits or change the input port size.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 108MB peak: 123MB)

Process took 0h:00m:11s realtime, 0h:00m:10s cputime

Process completed successfully.
# Thu Jul 14 12:49:56 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 14 12:49:56 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synwork\ReadAnWrite_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:12s realtime, 0h:00m:10s cputime

Process completed successfully.
# Thu Jul 14 12:49:56 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synwork\ReadAnWrite_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jul 14 12:49:58 2022

###########################################################]
# Thu Jul 14 12:49:58 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

Reading constraint file: C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\ReadAndWrite.fdc
@W: derive_clock_uncertainty  not supported.
@L: C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\ReadAnWrite_impl1_scck.rpt 
See clock summary report "C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\ReadAnWrite_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 142MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)

@N: FX493 |Applying initial value "00" on instance edgeDetector[1:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@A: FX681 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Initial value on register dataLength[3:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "0100" on instance dataLength[3:0].
@N: FX493 |Applying initial value "00" on instance edgeDetector[1:0].
@N: FX493 |Applying initial value "0" on instance clockEnable.
@A: FX681 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Initial value on register txBitCounter[4:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "01001" on instance txBitCounter[4:0].
@A: FX681 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Initial value on register txCounter[8:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "110110001" on instance txCounter[8:0].
@A: FX681 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Initial value on register rxCounter[8:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@N: FX493 |Applying initial value "110110001" on instance rxCounter[8:0].
@N: FX493 |Applying initial value "0" on instance reset.
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. 
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_7[0] because it is equivalent to instance readController.opTxStream.Source_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_6[0] because it is equivalent to instance readController.opTxStream.Source_cl_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_5[0] because it is equivalent to instance readController.opTxStream.Source_cl_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_4[0] because it is equivalent to instance readController.opTxStream.Source_cl_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_3[0] because it is equivalent to instance readController.opTxStream.Source_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_2[0] because it is equivalent to instance readController.opTxStream.Source_cl_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Source_cl_1[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_7[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_6[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_5[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_4[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_3[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_2[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl_1[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream.Destination_cl[0] because it is equivalent to instance readController.opTxStream.Source_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. 
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[24] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[25] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[26] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[27] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[28] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[29] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[30] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[31] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_13[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_23[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_17[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_14[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_11[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_15[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_20[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_18[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[16] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[17] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[18] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[19] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[20] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[21] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[22] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[23] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_21[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_22[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_12[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_8[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_19[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_10[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_9[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_16[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[8] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[9] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[10] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[11] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[12] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[13] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[14] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_1[15] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_3[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_2[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_6[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_1[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_4[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_7[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_5[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance opTxStream\.SoP (in view: work.ReadController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance opTxStream\.EoP (in view: work.ReadController_uniq_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_55[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_54[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_53[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_52[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_49[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_47[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_46[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_45[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_44[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_43[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_42[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_36[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_35[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_34[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_33[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_32[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_31[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_30[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_29[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_28[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_27[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_26[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_25[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance opWrData_cl_24[0] (in view: work.WriteController_uniq_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
Encoding state machine state[1:0] (in view: work.WriteController_uniq_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|There are no possible illegal states for state machine state[1:0] (in view: work.WriteController_uniq_1(verilog)); safe FSM implementation is not required.
Encoding state machine state[1:0] (in view: work.ReadController_uniq_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|There are no possible illegal states for state machine state[1:0] (in view: work.ReadController_uniq_1(verilog)); safe FSM implementation is not required.
Encoding state machine txState[1:0] (in view: work.UART_uniq_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0
   00000000000000000000000000000001 -> 1
@N: MO225 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|There are no possible illegal states for state machine txState[1:0] (in view: work.UART_uniq_1(verilog)); safe FSM implementation is not required.
Encoding state machine txState[5:0] (in view: work.UART_Packets_uniq_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
@N: FX493 |Applying initial value "1" on instance txState[0].
@N: FX493 |Applying initial value "0" on instance txState[1].
@N: FX493 |Applying initial value "0" on instance txState[2].
@N: FX493 |Applying initial value "0" on instance txState[3].
@N: FX493 |Applying initial value "0" on instance txState[4].
@N: FX493 |Applying initial value "0" on instance txState[5].
Encoding state machine rxState[4:0] (in view: work.UART_Packets_uniq_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 00001
   00000000000000000000000000000001 -> 00010
   00000000000000000000000000000010 -> 00100
   00000000000000000000000000000011 -> 01000
   00000000000000000000000000000100 -> 10000
@N: FX493 |Applying initial value "1" on instance rxState[0].
@N: FX493 |Applying initial value "0" on instance rxState[1].
@N: FX493 |Applying initial value "0" on instance rxState[2].
@N: FX493 |Applying initial value "0" on instance rxState[3].
@N: FX493 |Applying initial value "0" on instance rxState[4].
Encoding state machine next_then_shift[2:0] (in view: work.rvl_te_Z3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 177MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)

@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_43s_2s_0s_0s_6s_43s_43s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z5(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_1s_0s_0s_0s_1s_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z3(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 

Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=9 on top level netlist Test 

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)



Clock Summary
******************

          Start                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                     Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------
0 -       ipClk                                     50.0 MHz      20.000        declared     default_clkgroup        472  
                                                                                                                          
0 -       System                                    200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                          
0 -       reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     262  
==========================================================================================================================



Clock Load Summary
***********************

                                          Clock     Source                                                              Clock Pin                                                              Non-clock Pin     Non-clock Pin                                                                
Clock                                     Load      Pin                                                                 Seq Example                                                            Seq Example       Comb Example                                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ipClk                                     472       ipClk(port)                                                         readRegisters\.Buttons[3:0].C                                          -                 -                                                                            
                                                                                                                                                                                                                                                                                              
System                                    0         -                                                                   -                                                                      -                 -                                                                            
                                                                                                                                                                                                                                                                                              
reveal_coretop|jtck_inferred_clock[0]     262       Test_reveal_coretop_instance.jtagconn16_inst_0.jtck(jtagconn16)     Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_first_rd_d1.C     -                 Test_reveal_coretop_instance.test_la0_inst_0.tm_u.genblk4\.un1_jtck.I[0](inv)
==============================================================================================================================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 734 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=================================================== Non-Gated/Non-Generated Clocks ====================================================
Clock Tree ID     Driving Element                                         Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       ipClk                                                   port                   472        readRegisters\.Buttons[3:0]
@KP:ckid0_1       Test_reveal_coretop_instance.jtagconn16_inst_0.jtck     jtagconn16             262        ENCRYPTED                  
=======================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 178MB peak: 178MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 178MB peak: 179MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 179MB peak: 179MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 94MB peak: 180MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Thu Jul 14 12:50:03 2022

###########################################################]
# Thu Jul 14 12:50:03 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-UPLLRGT

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)

Fixing fake multiple drivers on net ipAddress[0].
Fixing fake multiple drivers on net ipAddress[1].
Fixing fake multiple drivers on net ipAddress[2].
Fixing fake multiple drivers on net ipAddress[3].
Fixing fake multiple drivers on net ipAddress[4].
Fixing fake multiple drivers on net ipAddress[5].
Fixing fake multiple drivers on net ipAddress[6].
Fixing fake multiple drivers on net ipAddress[7].

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opAddress_cl_15[0] because it is equivalent to instance writeController.opAddress_cl_14[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opAddress_cl_14[0] because it is equivalent to instance writeController.opAddress_cl_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opAddress_cl_13[0] because it is equivalent to instance writeController.opAddress_cl_11[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opAddress_cl_12[0] because it is equivalent to instance writeController.opAddress_cl_10[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opAddress_cl_11[0] because it is equivalent to instance writeController.opAddress_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opAddress_cl_10[0] because it is equivalent to instance writeController.opAddress_cl_8[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":834:8:834:12|Removing user instance writeController.un1_opWrData_cl_55[0] because it is equivalent to instance writeController.un1_opWrData_cl_54[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":834:8:834:12|Removing user instance writeController.un1_opWrData_cl_54[0] because it is equivalent to instance writeController.un1_opWrData_cl_51[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":834:8:834:12|Removing user instance writeController.un1_opWrData_cl_52[0] because it is equivalent to instance writeController.un1_opWrData_cl_50[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":834:8:834:12|Removing user instance writeController.un1_opWrData_cl_51[0] because it is equivalent to instance writeController.un1_opWrData_cl_41[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":834:8:834:12|Removing user instance writeController.un1_opWrData_cl_50[0] because it is equivalent to instance writeController.un1_opWrData_cl_38[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":834:8:834:12|Removing user instance writeController.un1_opWrData_cl_41[0] because it is equivalent to instance writeController.un1_opWrData_cl_31[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_cl_3[0] because it is equivalent to instance writeController.opAddress_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_cl[0] because it is equivalent to instance writeController.opAddress_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opAddress_cl_8[0] because it is equivalent to instance writeController.opAddress_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_cl_4[0] because it is equivalent to instance writeController.opAddress_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_cl_1[0] because it is equivalent to instance writeController.opAddress_cl_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_cl_6[0] because it is equivalent to instance writeController.opAddress_cl_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":834:8:834:12|Removing user instance writeController.un1_opWrData_cl_31[0] because it is equivalent to instance writeController.un1_opWrData_cl_38[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opWrData_cl_61[0] because it is equivalent to instance writeController.opWrData_cl_77[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opWrData_cl_65[0] because it is equivalent to instance writeController.opWrData_cl_80[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opWrData_cl_77[0] because it is equivalent to instance writeController.opWrData_cl_84[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opWrData_cl_80[0] because it is equivalent to instance writeController.opWrData_cl_81[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opWrData_cl_84[0] because it is equivalent to instance writeController.opWrData_cl_73[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_cl_7[0] because it is equivalent to instance writeController.opAddress_cl_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":845:12:845:13|Removing user instance writeController.opWrData_cl_82[0] because it is equivalent to instance writeController.opWrData_cl_81[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_cl_5[0] because it is equivalent to instance writeController.opAddress_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opWrData_cl_50[0] because it is equivalent to instance writeController.opWrData_cl_41[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opWrData_cl_41[0] because it is equivalent to instance writeController.opWrData_cl_39[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opWrData_cl_39[0] because it is equivalent to instance writeController.opWrData_cl_37[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opWrData_cl_51[0] because it is equivalent to instance writeController.opWrData_cl_48[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opWrData_cl_48[0] because it is equivalent to instance writeController.opWrData_cl_40[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opWrData_cl_40[0] because it is equivalent to instance writeController.opWrData_cl_38[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opWrData_cl_38[0] because it is equivalent to instance writeController.opWrData_cl_37[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_23[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_22[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_22[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_20[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_21[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_19[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_20[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_18[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_19[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_17[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_18[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_16[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_7[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_6[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_6[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_5[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_4[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_3[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_2[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1402:20:1402:21|Removing user instance uartPackets.UART_INST.opRxData_cl_15[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_14[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1402:20:1402:21|Removing user instance uartPackets.UART_INST.opRxData_cl_14[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_12[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1402:20:1402:21|Removing user instance uartPackets.UART_INST.opRxData_cl_13[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1333:12:1333:13|Removing user instance uartPackets.UART_INST.opRxData_cl_16[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_17[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1402:20:1402:21|Removing user instance uartPackets.UART_INST.opRxData_cl_11[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl_1[0] because it is equivalent to instance uartPackets.UART_INST.opRxData_cl[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)

@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[16] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[28] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[29] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[30] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Sequential instance registers.opRdData[31] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1098:4:1098:9|Found counter in view:work.UART_Packets_uniq_1(verilog) instance localTxLength[7:0] 
@N: MO231 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1098:4:1098:9|Found counter in view:work.UART_Packets_uniq_1(verilog) instance receiveDataLength[7:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)

@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing instance readController.reset because it is equivalent to instance registers.Reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing instance writeController.reset because it is equivalent to instance registers.Reset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_cl_2[0] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_1[0] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_1[1] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_1[2] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_1[3] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_1[4] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_1[5] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_1[6] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opAddress_1[7] (in view: work.Test(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 182MB peak: 182MB)

@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Removing sequential instance uartPackets.UART_INST.opRxData_cl[0] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Removing sequential instance readController.opTxStream\.Source_cl[0] (in view: work.Test(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Removing sequential instance writeController.opWrData_cl_37[0] (in view: work.Test(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 186MB peak: 186MB)

@W: FX527 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":837:4:837:9|Found false-path constraint on register writeController.dataLength[0] which prevents the register from being packed into DSP
@W: FX527 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Found false-path constraint on register uartPackets.UART_INST.txBitCounter[0] which prevents the register from being packed into DSP
@W: FX527 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":915:4:915:9|Found false-path constraint on register readController.dataLength[0] which prevents the register from being packed into DSP
@W: FX527 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Found false-path constraint on register uartPackets.UART_INST.rxCounter[0] which prevents the register from being packed into DSP
@W: FX527 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Found false-path constraint on register uartPackets.UART_INST.txCounter[0] which prevents the register from being packed into DSP

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 186MB peak: 186MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 186MB peak: 186MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 186MB peak: 186MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 186MB peak: 186MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 196MB peak: 196MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -0.87ns		 751 /       651
   2		0h:00m:05s		    -0.83ns		 748 /       651
   3		0h:00m:05s		    -0.77ns		 749 /       651
   4		0h:00m:05s		    -0.77ns		 749 /       651
Timing driven replication report
Added 7 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   5		0h:00m:07s		    -0.65ns		 786 /       658
   6		0h:00m:07s		    -0.17ns		 789 /       658
   7		0h:00m:07s		    -0.19ns		 790 /       658
   8		0h:00m:07s		     0.10ns		 791 /       658
   9		0h:00m:07s		     0.10ns		 796 /       658
  10		0h:00m:07s		     0.10ns		 796 /       658
  11		0h:00m:07s		    -0.17ns		 796 /       658
Added 7 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  12		0h:00m:07s		     0.09ns		 793 /       665
  13		0h:00m:07s		    -0.09ns		 795 /       665
  14		0h:00m:07s		    -0.09ns		 796 /       665
  15		0h:00m:07s		    -1.08ns		 797 /       665
  16		0h:00m:07s		    -0.55ns		 797 /       665

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 209MB peak: 210MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Boundary register registers.opWrRegisters\.LEDs_7_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Boundary register registers.opWrRegisters\.LEDs_6_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Boundary register registers.opWrRegisters\.LEDs_5_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Boundary register registers.opWrRegisters\.LEDs_4_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Boundary register registers.opWrRegisters\.LEDs_3_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Boundary register registers.opWrRegisters\.LEDs_2_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Boundary register registers.opWrRegisters\.LEDs_1_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1014:4:1014:9|Boundary register registers.opWrRegisters\.LEDs_0_.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":1329:4:1329:9|Boundary register uartPackets.UART_INST.opTx.fb (in view: work.Test(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 210MB peak: 210MB)


Start Writing Netlists (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 173MB peak: 211MB)

Writing Analyst data base C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\synwork\ReadAnWrite_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 212MB peak: 212MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\impl1\ReadAnWrite_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 217MB peak: 217MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 213MB peak: 218MB)

@W: MT246 :"c:\users\charles\desktop\fpga\practicals\05 - registers\testproject\impl1\reveal_workspace\tmpreveal\test_rvl.v":108:15:108:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":1161:8:1161:21|Blackbox pmi_distributed_dpram_4s_2s_2s_reg_none_binary_XP2_pmi_distributed_dpram_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z6 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock ipClk with period 20.00ns 
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.00ns. Please declare a user-defined clock on net Test_reveal_coretop_instance.jtck[0].


##### START OF TIMING REPORT #####[
# Timing report written on Thu Jul 14 12:50:15 2022
#


Top view:               Test
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\charles\Desktop\fpga\Practicals\05 - Registers\TestProject\ReadAndWrite.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.668

                                          Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                            Frequency     Frequency     Period        Period        Slack      Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------
ipClk                                     50.0 MHz      163.0 MHz     20.000        6.135         13.865     declared     default_clkgroup   
reveal_coretop|jtck_inferred_clock[0]     200.0 MHz     150.0 MHz     5.000         6.668         -1.668     inferred     Inferred_clkgroup_0
System                                    200.0 MHz     355.2 MHz     5.000         2.815         2.185      system       system_clkgroup    
=============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  5.000       2.185   |  No paths    -       |  No paths    -       |  No paths    -    
System                                 ipClk                                  |  20.000      18.042  |  No paths    -       |  No paths    -       |  No paths    -    
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  5.000       -0.179  |  No paths    -    
ipClk                                  System                                 |  20.000      16.164  |  No paths    -       |  No paths    -       |  No paths    -    
ipClk                                  ipClk                                  |  20.000      13.865  |  No paths    -       |  No paths    -       |  No paths    -    
ipClk                                  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -       |  No paths    -       |  No paths    -       |  5.000       0.956
reveal_coretop|jtck_inferred_clock[0]  ipClk                                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -       |  5.000       -1.668  |  No paths    -       |  No paths    -    
=======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ipClk
====================================



Starting Points with Worst Slack
********************************

                                                                        Starting                                                Arrival           
Instance                                                                Reference     Type        Pin     Net                   Time        Slack 
                                                                        Clock                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------
uartPackets.localTxLength[0]                                            ipClk         FD1P3AX     Q       localTxLength[0]      0.994       13.865
uartPackets.localTxLength[1]                                            ipClk         FD1P3AX     Q       localTxLength[1]      0.994       13.865
uartPackets.localTxLength[2]                                            ipClk         FD1P3AX     Q       localTxLength[2]      0.994       13.865
uartPackets.localTxLength[3]                                            ipClk         FD1P3AX     Q       localTxLength[3]      0.994       13.865
uartPackets.localTxLength[4]                                            ipClk         FD1P3AX     Q       localTxLength[4]      0.994       13.865
uartPackets.localTxLength[5]                                            ipClk         FD1P3AX     Q       localTxLength[5]      0.994       13.865
Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[1]     ipClk         FD1P3DX     Q       post_trig_cntr[1]     0.929       14.137
Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[2]     ipClk         FD1P3DX     Q       post_trig_cntr[2]     0.929       14.137
uartPackets.UART_INST.txState[0]                                        ipClk         FD1S3AX     Q       txState[0]            1.148       14.458
uartPackets.UART_INST.clockEnable                                       ipClk         FD1S3AX     Q       clockEnable           1.067       14.539
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                        Starting                                                  Required           
Instance                                                                Reference     Type        Pin     Net                     Time         Slack 
                                                                        Clock                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------
uartPackets.localTxLength[7]                                            ipClk         FD1P3AX     D       localTxLength_s[7]      20.069       13.865
uartPackets.localTxLength[5]                                            ipClk         FD1P3AX     D       localTxLength_s[5]      20.069       13.938
uartPackets.localTxLength[6]                                            ipClk         FD1P3AX     D       localTxLength_s[6]      20.069       13.938
uartPackets.localTxLength[3]                                            ipClk         FD1P3AX     D       localTxLength_s[3]      20.069       14.011
uartPackets.localTxLength[4]                                            ipClk         FD1P3AX     D       localTxLength_s[4]      20.069       14.011
uartPackets.localTxLength[1]                                            ipClk         FD1P3AX     D       localTxLength_s[1]      20.069       14.084
uartPackets.localTxLength[2]                                            ipClk         FD1P3AX     D       localTxLength_s[2]      20.069       14.084
Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[3]     ipClk         FD1P3DX     D       post_trig_cntr_s[3]     20.069       14.137
Test_reveal_coretop_instance.test_la0_inst_0.tm_u.post_trig_cntr[4]     ipClk         FD1P3DX     D       post_trig_cntr_s[4]     20.069       14.137
Test_reveal_coretop_instance.test_la0_inst_0.tm_u.pre_trig_cntr[3]      ipClk         FD1P3DX     D       pre_trig_cntr_s[3]      20.069       14.137
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            -0.069
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.069

    - Propagation time:                      6.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.865

    Number of logic level(s):                8
    Starting point:                          uartPackets.localTxLength[0] / Q
    Ending point:                            uartPackets.localTxLength[7] / D
    The start point is clocked by            ipClk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK
    The end   point is clocked by            ipClk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
uartPackets.localTxLength[0]                  FD1P3AX      Q        Out     0.994     0.994 r     -         
localTxLength[0]                              Net          -        -       -         -           3         
uartPackets.txState_srsts_i_a2_4[5]           ORCALUT4     A        In      0.000     0.994 r     -         
uartPackets.txState_srsts_i_a2_4[5]           ORCALUT4     Z        Out     0.754     1.749 f     -         
txState_srsts_i_a2_4[5]                       Net          -        -       -         -           1         
uartPackets.txState_srsts_i_a2[5]             ORCALUT4     D        In      0.000     1.749 f     -         
uartPackets.txState_srsts_i_a2[5]             ORCALUT4     Z        Out     0.933     2.681 f     -         
N_167                                         Net          -        -       -         -           4         
uartPackets.txState_srsts_i_a2_RNIHE53[5]     ORCALUT4     A        In      0.000     2.681 f     -         
uartPackets.txState_srsts_i_a2_RNIHE53[5]     ORCALUT4     Z        Out     1.014     3.695 f     -         
localTxLength                                 Net          -        -       -         -           9         
uartPackets.localTxLength_cry_0[0]            CCU2B        A1       In      0.000     3.695 f     -         
uartPackets.localTxLength_cry_0[0]            CCU2B        COUT     Out     1.056     4.750 r     -         
localTxLength_cry[0]                          Net          -        -       -         -           1         
uartPackets.localTxLength_cry_0[1]            CCU2B        CIN      In      0.000     4.750 r     -         
uartPackets.localTxLength_cry_0[1]            CCU2B        COUT     Out     0.073     4.823 r     -         
localTxLength_cry[2]                          Net          -        -       -         -           1         
uartPackets.localTxLength_cry_0[3]            CCU2B        CIN      In      0.000     4.823 r     -         
uartPackets.localTxLength_cry_0[3]            CCU2B        COUT     Out     0.073     4.896 r     -         
localTxLength_cry[4]                          Net          -        -       -         -           1         
uartPackets.localTxLength_cry_0[5]            CCU2B        CIN      In      0.000     4.896 r     -         
uartPackets.localTxLength_cry_0[5]            CCU2B        COUT     Out     0.073     4.969 r     -         
localTxLength_cry[6]                          Net          -        -       -         -           1         
uartPackets.localTxLength_s_0[7]              CCU2B        CIN      In      0.000     4.969 r     -         
uartPackets.localTxLength_s_0[7]              CCU2B        S0       Out     1.234     6.203 r     -         
localTxLength_s[7]                            Net          -        -       -         -           1         
uartPackets.localTxLength[7]                  FD1P3AX      D        In      0.000     6.203 r     -         
============================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                               Starting                                                                             Arrival           
Instance                                                                       Reference                                 Type        Pin     Net                    Time        Slack 
                                                                               Clock                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[0]             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       bit_cnt[0]             1.035       -1.668
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[1]             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       bit_cnt[1]             1.035       -1.668
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[18]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]                1.213       -1.408
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[25]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[9]                1.185       -1.379
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[19]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[3]                1.164       -1.359
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[24]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[8]                1.164       -1.359
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[26]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[10]               1.075       -1.270
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[27]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[11]               1.075       -1.270
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jshift_d1_fast         reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       jshift_d1_fast         1.035       -1.213
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_fast[28]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[28]     0.929       -1.124
======================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                Starting                                                                                Required           
Instance                                                                        Reference                                 Type        Pin     Net                       Time         Slack 
                                                                                Clock                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5             5.483        -1.668
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[2]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_33_i                    4.389        -0.723
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[0]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       tm_crc_7[0]               4.389        -0.645
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[0]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_1064_i                  4.389        -0.585
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[1]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_23_i                    4.389        -0.572
Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.tt_wr_addr_cntr[0]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_17[0]     4.389        -0.154
Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_1.tt_wr_addr_cntr[1]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_17[1]     4.389        -0.154
Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[0]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_8[0]      4.389        -0.089
Test_reveal_coretop_instance.test_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[1]     reveal_coretop|jtck_inferred_clock[0]     FD1S3DX     D       tt_wr_addr_cntr_8[1]      4.389        -0.089
Test_reveal_coretop_instance.test_la0_inst_0.tm_u.tm_rd_addr_cntr[0]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      N_9_i                     4.701        -0.065
===========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -0.483
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.483

    - Propagation time:                      7.151
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.668

    Number of logic level(s):                8
    Starting point:                          Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[0] / Q
    Ending point:                            Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[0]                   FD1P3DX      Q        Out     1.035     1.035 r     -         
bit_cnt[0]                                                                           Net          -        -       -         -           4         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt_RNINF6L[0]           ORCALUT4     A        In      0.000     1.035 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt_RNINF6L[0]           ORCALUT4     Z        Out     0.754     1.789 f     -         
g0_8_2                                                                               Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_RNINDRA1[0]        ORCALUT4     B        In      0.000     1.789 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_RNINDRA1[0]        ORCALUT4     Z        Out     0.754     2.543 f     -         
g0_1_0_o5_1_1                                                                        Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_RNIDPG03[0]        ORCALUT4     B        In      0.000     2.543 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_RNIDPG03[0]        ORCALUT4     Z        Out     0.754     3.298 r     -         
N_7_0                                                                                Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_RNIONBK4             ORCALUT4     A        In      0.000     3.298 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_RNIONBK4             ORCALUT4     Z        Out     0.754     4.052 r     -         
g1_1_2                                                                               Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                 ORCALUT4     D        In      0.000     4.052 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                 ORCALUT4     Z        Out     0.754     4.807 r     -         
r_w_RNIRU60A                                                                         Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]     ORCALUT4     C        In      0.000     4.807 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]     ORCALUT4     Z        Out     0.827     5.634 r     -         
g1_1_1_0                                                                             Net          -        -       -         -           2         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2            ORCALUT4     B        In      0.000     5.634 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2            ORCALUT4     Z        Out     0.754     6.388 f     -         
g0_1_sn                                                                              Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO              PFUMX        C0       In      0.000     6.388 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO              PFUMX        Z        Out     0.763     7.151 r     -         
parity_calc_5                                                                        Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc                  FD1P3DX      D        In      0.000     7.151 r     -         
===================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            -0.483
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.483

    - Propagation time:                      7.151
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.668

    Number of logic level(s):                8
    Starting point:                          Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[1] / Q
    Ending point:                            Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt[1]                   FD1P3DX      Q        Out     1.035     1.035 r     -         
bit_cnt[1]                                                                           Net          -        -       -         -           4         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt_RNINF6L[0]           ORCALUT4     B        In      0.000     1.035 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.bit_cnt_RNINF6L[0]           ORCALUT4     Z        Out     0.754     1.789 f     -         
g0_8_2                                                                               Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_RNINDRA1[0]        ORCALUT4     B        In      0.000     1.789 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_RNINDRA1[0]        ORCALUT4     Z        Out     0.754     2.543 f     -         
g0_1_0_o5_1_1                                                                        Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_RNIDPG03[0]        ORCALUT4     B        In      0.000     2.543 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_RNIDPG03[0]        ORCALUT4     Z        Out     0.754     3.298 r     -         
N_7_0                                                                                Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_RNIONBK4             ORCALUT4     A        In      0.000     3.298 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_RNIONBK4             ORCALUT4     Z        Out     0.754     4.052 r     -         
g1_1_2                                                                               Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                 ORCALUT4     D        In      0.000     4.052 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                 ORCALUT4     Z        Out     0.754     4.807 r     -         
r_w_RNIRU60A                                                                         Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]     ORCALUT4     C        In      0.000     4.807 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]     ORCALUT4     Z        Out     0.827     5.634 r     -         
g1_1_1_0                                                                             Net          -        -       -         -           2         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2            ORCALUT4     B        In      0.000     5.634 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2            ORCALUT4     Z        Out     0.754     6.388 f     -         
g0_1_sn                                                                              Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO              PFUMX        C0       In      0.000     6.388 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO              PFUMX        Z        Out     0.763     7.151 r     -         
parity_calc_5                                                                        Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc                  FD1P3DX      D        In      0.000     7.151 r     -         
===================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            -0.483
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.483

    - Propagation time:                      6.891
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.408

    Number of logic level(s):                7
    Starting point:                          Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[18] / Q
    Ending point:                            Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[18]                 FD1P3DX      Q        Out     1.213     1.213 r     -         
addr[2]                                                                               Net          -        -       -         -           34        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_1     ORCALUT4     A        In      0.000     1.213 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_1     ORCALUT4     Z        Out     0.754     1.967 f     -         
un5_jtdo_first_bit_0_a2_1                                                             Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     C        In      0.000     1.967 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     1.070     3.038 f     -         
un5_jtdo_first_bit_sn                                                                 Net          -        -       -         -           21        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc_RNISTO81[0]            ORCALUT4     D        In      0.000     3.038 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc_RNISTO81[0]            ORCALUT4     Z        Out     0.754     3.792 r     -         
tm_crc_RNISTO81[0]                                                                    Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                  ORCALUT4     A        In      0.000     3.792 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                  ORCALUT4     Z        Out     0.754     4.546 f     -         
r_w_RNIRU60A                                                                          Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]      ORCALUT4     C        In      0.000     4.546 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]      ORCALUT4     Z        Out     0.827     5.374 r     -         
g1_1_1_0                                                                              Net          -        -       -         -           2         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2             ORCALUT4     B        In      0.000     5.374 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2             ORCALUT4     Z        Out     0.754     6.128 f     -         
g0_1_sn                                                                               Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO               PFUMX        C0       In      0.000     6.128 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO               PFUMX        Z        Out     0.763     6.891 r     -         
parity_calc_5                                                                         Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     6.891 r     -         
====================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            -0.483
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.483

    - Propagation time:                      6.862
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.380

    Number of logic level(s):                7
    Starting point:                          Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[25] / Q
    Ending point:                            Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[25]                 FD1P3DX      Q        Out     1.185     1.185 r     -         
addr[9]                                                                               Net          -        -       -         -           24        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_1     ORCALUT4     B        In      0.000     1.185 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_1     ORCALUT4     Z        Out     0.754     1.939 f     -         
un5_jtdo_first_bit_0_a2_1                                                             Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     C        In      0.000     1.939 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     1.070     3.009 f     -         
un5_jtdo_first_bit_sn                                                                 Net          -        -       -         -           21        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc_RNISTO81[0]            ORCALUT4     D        In      0.000     3.009 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc_RNISTO81[0]            ORCALUT4     Z        Out     0.754     3.764 r     -         
tm_crc_RNISTO81[0]                                                                    Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                  ORCALUT4     A        In      0.000     3.764 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                  ORCALUT4     Z        Out     0.754     4.518 f     -         
r_w_RNIRU60A                                                                          Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]      ORCALUT4     C        In      0.000     4.518 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]      ORCALUT4     Z        Out     0.827     5.345 r     -         
g1_1_1_0                                                                              Net          -        -       -         -           2         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2             ORCALUT4     B        In      0.000     5.345 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2             ORCALUT4     Z        Out     0.754     6.100 f     -         
g0_1_sn                                                                               Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO               PFUMX        C0       In      0.000     6.100 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO               PFUMX        Z        Out     0.763     6.862 r     -         
parity_calc_5                                                                         Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     6.862 r     -         
====================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            -0.483
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.483

    - Propagation time:                      6.842
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.359

    Number of logic level(s):                7
    Starting point:                          Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[19] / Q
    Ending point:                            Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[19]                 FD1P3DX      Q        Out     1.164     1.164 r     -         
addr[3]                                                                               Net          -        -       -         -           19        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     A        In      0.000     1.164 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2_4     ORCALUT4     Z        Out     0.754     1.919 r     -         
un5_jtdo_first_bit_0_a2_4                                                             Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     D        In      0.000     1.919 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_0_a2       ORCALUT4     Z        Out     1.070     2.989 r     -         
un5_jtdo_first_bit_sn                                                                 Net          -        -       -         -           21        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc_RNISTO81[0]            ORCALUT4     D        In      0.000     2.989 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc_RNISTO81[0]            ORCALUT4     Z        Out     0.754     3.743 r     -         
tm_crc_RNISTO81[0]                                                                    Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                  ORCALUT4     A        In      0.000     3.743 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                  ORCALUT4     Z        Out     0.754     4.498 f     -         
r_w_RNIRU60A                                                                          Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]      ORCALUT4     C        In      0.000     4.498 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]      ORCALUT4     Z        Out     0.827     5.325 r     -         
g1_1_1_0                                                                              Net          -        -       -         -           2         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2             ORCALUT4     B        In      0.000     5.325 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2             ORCALUT4     Z        Out     0.754     6.080 f     -         
g0_1_sn                                                                               Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO               PFUMX        C0       In      0.000     6.080 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO               PFUMX        Z        Out     0.763     6.842 r     -         
parity_calc_5                                                                         Net          -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc                   FD1P3DX      D        In      0.000     6.842 r     -         
====================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                      Starting                                                            Arrival           
Instance                                                              Reference     Type              Pin           Net                   Time        Slack 
                                                                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.jtagconn16_inst_0                        System        jtagconn16        jce2          jce2[0]               0.000       -0.179
Test_reveal_coretop_instance.jtagconn16_inst_0                        System        jtagconn16        jshift        jshift[0]             0.000       -0.179
Test_reveal_coretop_instance.jtagconn16_inst_0                        System        jtagconn16        ip_enable     ip_enable[0]          0.000       0.048 
Test_reveal_coretop_instance.jtagconn16_inst_0                        System        jtagconn16        jtdi          jtdi[0]               0.000       3.220 
Test_reveal_coretop_instance.jtagconn16_inst_0                        System        jtagconn16        jrstn         jrstn[0]              0.000       3.874 
Test_reveal_coretop_instance.test_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z6     Q[0]          trace_dout_int[0]     0.000       4.908 
Test_reveal_coretop_instance.test_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z6     Q[1]          trace_dout_int[1]     0.000       4.908 
Test_reveal_coretop_instance.test_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z6     Q[2]          trace_dout_int[2]     0.000       4.908 
Test_reveal_coretop_instance.test_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z6     Q[3]          trace_dout_int[3]     0.000       4.908 
Test_reveal_coretop_instance.test_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z6     Q[4]          trace_dout_int[4]     0.000       4.908 
============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                            Required           
Instance                                                                 Reference     Type        Pin     Net               Time         Slack 
                                                                         Clock                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc      System        FD1P3DX     D       parity_calc_5     5.483        -0.179
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.tm_crc[0]        System        FD1P3BX     D       tm_crc_7[0]       4.389        0.584 
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[0]     System        FD1P3DX     D       N_1064_i          4.389        1.120 
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[1]     System        FD1P3DX     D       N_23_i            4.389        1.120 
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[2]     System        FD1P3DX     D       N_33_i            4.389        1.120 
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[3]     System        FD1P3DX     D       N_31_i            4.389        1.120 
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[4]     System        FD1P3DX     D       N_1063_i          4.389        1.120 
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[5]     System        FD1P3DX     D       N_1062_i          4.389        1.120 
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[6]     System        FD1P3DX     D       N_34_i            4.389        1.120 
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg[7]     System        FD1P3DX     D       N_32_i            4.389        1.120 
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -0.483
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.483

    - Propagation time:                      5.662
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.179

    Number of logic level(s):                7
    Starting point:                          Test_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                      Pin      Pin               Arrival     No. of    
Name                                                                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.jtagconn16_inst_0                                       jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                                              Net            -        -       -         -           16        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_0_a2_0_o2         ORCALUT4       A        In      0.000     0.000 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_0_a2_0_o2         ORCALUT4       Z        Out     1.054     1.054 f     -         
N_55                                                                                 Net            -        -       -         -           17        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_RNIDPG03[0]        ORCALUT4       A        In      0.000     1.054 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_RNIDPG03[0]        ORCALUT4       Z        Out     0.754     1.808 r     -         
N_7_0                                                                                Net            -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_RNIONBK4             ORCALUT4       A        In      0.000     1.808 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_RNIONBK4             ORCALUT4       Z        Out     0.754     2.563 r     -         
g1_1_2                                                                               Net            -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                 ORCALUT4       D        In      0.000     2.563 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                 ORCALUT4       Z        Out     0.754     3.317 r     -         
r_w_RNIRU60A                                                                         Net            -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]     ORCALUT4       C        In      0.000     3.317 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]     ORCALUT4       Z        Out     0.827     4.145 r     -         
g1_1_1_0                                                                             Net            -        -       -         -           2         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2            ORCALUT4       B        In      0.000     4.145 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2            ORCALUT4       Z        Out     0.754     4.899 f     -         
g0_1_sn                                                                              Net            -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO              PFUMX          C0       In      0.000     4.899 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO              PFUMX          Z        Out     0.763     5.662 r     -         
parity_calc_5                                                                        Net            -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc                  FD1P3DX        D        In      0.000     5.662 r     -         
=====================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            -0.483
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.483

    - Propagation time:                      5.662
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.179

    Number of logic level(s):                7
    Starting point:                          Test_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                      Pin        Pin               Arrival     No. of    
Name                                                                                 Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.jtagconn16_inst_0                                       jtagconn16     jshift     Out     0.000     0.000 r     -         
jshift[0]                                                                            Net            -          -       -         -           41        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_0_a2_0_o2         ORCALUT4       B          In      0.000     0.000 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_0_a2_0_o2         ORCALUT4       Z          Out     1.054     1.054 f     -         
N_55                                                                                 Net            -          -       -         -           17        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_RNIDPG03[0]        ORCALUT4       A          In      0.000     1.054 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_RNIDPG03[0]        ORCALUT4       Z          Out     0.754     1.808 r     -         
N_7_0                                                                                Net            -          -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_RNIONBK4             ORCALUT4       A          In      0.000     1.808 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_RNIONBK4             ORCALUT4       Z          Out     0.754     2.563 r     -         
g1_1_2                                                                               Net            -          -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                 ORCALUT4       D          In      0.000     2.563 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                 ORCALUT4       Z          Out     0.754     3.317 r     -         
r_w_RNIRU60A                                                                         Net            -          -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]     ORCALUT4       C          In      0.000     3.317 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]     ORCALUT4       Z          Out     0.827     4.145 r     -         
g1_1_1_0                                                                             Net            -          -       -         -           2         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2            ORCALUT4       B          In      0.000     4.145 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2            ORCALUT4       Z          Out     0.754     4.899 f     -         
g0_1_sn                                                                              Net            -          -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO              PFUMX          C0         In      0.000     4.899 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO              PFUMX          Z          Out     0.763     5.662 r     -         
parity_calc_5                                                                        Net            -          -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc                  FD1P3DX        D          In      0.000     5.662 r     -         
=======================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            -0.483
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.483

    - Propagation time:                      5.662
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.179

    Number of logic level(s):                7
    Starting point:                          Test_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                      Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.jtagconn16_inst_0                                            jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                                                   Net            -        -       -         -           16        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_0_a2_0_o2              ORCALUT4       A        In      0.000     0.000 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_0_a2_0_o2              ORCALUT4       Z        Out     1.054     1.054 f     -         
N_55                                                                                      Net            -        -       -         -           17        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIEM021[0]     ORCALUT4       A        In      0.000     1.054 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIEM021[0]     ORCALUT4       Z        Out     0.754     1.808 r     -         
g1_3                                                                                      Net            -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_RNIONBK4                  ORCALUT4       C        In      0.000     1.808 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_RNIONBK4                  ORCALUT4       Z        Out     0.754     2.563 f     -         
g1_1_2                                                                                    Net            -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                      ORCALUT4       D        In      0.000     2.563 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                      ORCALUT4       Z        Out     0.754     3.317 r     -         
r_w_RNIRU60A                                                                              Net            -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]          ORCALUT4       C        In      0.000     3.317 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]          ORCALUT4       Z        Out     0.827     4.145 r     -         
g1_1_1_0                                                                                  Net            -        -       -         -           2         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2                 ORCALUT4       B        In      0.000     4.145 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2                 ORCALUT4       Z        Out     0.754     4.899 f     -         
g0_1_sn                                                                                   Net            -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO                   PFUMX          C0       In      0.000     4.899 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO                   PFUMX          Z        Out     0.763     5.662 r     -         
parity_calc_5                                                                             Net            -        -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc                       FD1P3DX        D        In      0.000     5.662 r     -         
==========================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            -0.483
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.483

    - Propagation time:                      5.662
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.179

    Number of logic level(s):                7
    Starting point:                          Test_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                           Pin        Pin               Arrival     No. of    
Name                                                                                      Type           Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.jtagconn16_inst_0                                            jtagconn16     jshift     Out     0.000     0.000 r     -         
jshift[0]                                                                                 Net            -          -       -         -           41        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_0_a2_0_o2              ORCALUT4       B          In      0.000     0.000 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.capture_dr_0_a2_0_o2              ORCALUT4       Z          Out     1.054     1.054 f     -         
N_55                                                                                      Net            -          -       -         -           17        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIEM021[0]     ORCALUT4       A          In      0.000     1.054 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.shift_reg_tr_dout_RNIEM021[0]     ORCALUT4       Z          Out     0.754     1.808 r     -         
g1_3                                                                                      Net            -          -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_RNIONBK4                  ORCALUT4       C          In      0.000     1.808 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.addr_15_RNIONBK4                  ORCALUT4       Z          Out     0.754     2.563 f     -         
g1_1_2                                                                                    Net            -          -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                      ORCALUT4       D          In      0.000     2.563 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                      ORCALUT4       Z          Out     0.754     3.317 r     -         
r_w_RNIRU60A                                                                              Net            -          -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]          ORCALUT4       C          In      0.000     3.317 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]          ORCALUT4       Z          Out     0.827     4.145 r     -         
g1_1_1_0                                                                                  Net            -          -       -         -           2         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2                 ORCALUT4       B          In      0.000     4.145 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2                 ORCALUT4       Z          Out     0.754     4.899 f     -         
g0_1_sn                                                                                   Net            -          -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO                   PFUMX          C0         In      0.000     4.899 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO                   PFUMX          Z          Out     0.763     5.662 r     -         
parity_calc_5                                                                             Net            -          -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc                       FD1P3DX        D          In      0.000     5.662 r     -         
============================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            -0.483
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.483

    - Propagation time:                      5.435
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.048

    Number of logic level(s):                7
    Starting point:                          Test_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                      Pin           Pin               Arrival     No. of    
Name                                                                                 Type           Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------
Test_reveal_coretop_instance.jtagconn16_inst_0                                       jtagconn16     ip_enable     Out     0.000     0.000 r     -         
ip_enable[0]                                                                         Net            -             -       -         -           73        
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jce2_RNI9SJP                 ORCALUT4       A             In      0.000     0.000 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jce2_RNI9SJP                 ORCALUT4       Z             Out     0.754     0.754 f     -         
jce2_RNI9SJP                                                                         Net            -             -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jshift_d1_fast_RNI90OG1      ORCALUT4       A             In      0.000     0.754 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.jshift_d1_fast_RNI90OG1      ORCALUT4       Z             Out     0.754     1.509 r     -         
jshift_d1_fast_RNI90OG1                                                              Net            -             -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNI2KBD3                 ORCALUT4       B             In      0.000     1.509 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNI2KBD3                 ORCALUT4       Z             Out     0.827     2.336 f     -         
r_w_RNI2KBD3                                                                         Net            -             -       -         -           2         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                 ORCALUT4       C             In      0.000     2.336 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.r_w_RNIRU60A                 ORCALUT4       Z             Out     0.754     3.091 r     -         
r_w_RNIRU60A                                                                         Net            -             -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]     ORCALUT4       C             In      0.000     3.091 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.rd_dout_trig_RNIBJTQE[0]     ORCALUT4       Z             Out     0.827     3.918 r     -         
g1_1_1_0                                                                             Net            -             -       -         -           2         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2            ORCALUT4       B             In      0.000     3.918 r     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO_2            ORCALUT4       Z             Out     0.754     4.672 f     -         
g0_1_sn                                                                              Net            -             -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO              PFUMX          C0            In      0.000     4.672 f     -         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc_RNO              PFUMX          Z             Out     0.763     5.435 r     -         
parity_calc_5                                                                        Net            -             -       -         -           1         
Test_reveal_coretop_instance.test_la0_inst_0.jtag_int_u.parity_calc                  FD1P3DX        D             In      0.000     5.435 r     -         
==========================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 214MB peak: 218MB)


Finished timing report (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 214MB peak: 218MB)

---------------------------------------
Resource Usage Report
Part: lfxp2_5e-6

Register bits: 664 of 4752 (14%)
PIC Latch:       0
I/O cells:       16


Details:
CCU2B:          64
FD1P3AX:        155
FD1P3BX:        33
FD1P3DX:        304
FD1P3IX:        11
FD1P3JX:        11
FD1S3AX:        43
FD1S3AY:        15
FD1S3BX:        3
FD1S3DX:        75
FD1S3IX:        6
FD1S3JX:        1
GSR:            1
IB:             7
IFS1P3DX:       6
INV:            18
L6MUX21:        2
OB:             9
OFS1P3JX:       1
ORCALUT4:       772
PFUMX:          10
PUR:            1
VHI:            17
VLO:            17
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 75MB peak: 218MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime
# Thu Jul 14 12:50:16 2022

###########################################################]
