Project.type=inserter
Project.device.designInputFile=D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/synthesize/LA_test_syn.adf
Project.device.ScanChain=1
Project.device.UserJtag=0
Project.device.deviceFamily=Logos
Project.device.deviceModel=PGL50H
Project.device.devicePackage=FBG484
Project.device.deviceSpeedGrade=-6
Project.Architecture=1 1 1 
Project.unit.dimension=1
Project.unit<0>.clockChannel=clk_250M
Project.unit<0>.clockEdge=Rising
Project.unit<0>.ramType=1
Project.unit<0>.dataDepth=8192
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.enablePowerOnInitData=false
Project.unit<0>.enableStorageQualification=false
Project.unit<0>.triggerSequencerLevels=1
Project.unit<0>.enableMultiWindow=false
Project.unit<0>.triggerPortCount=1
Project.unit<0>.triggerChannel<0><0>=u_ctrl_test/mode[0]
Project.unit<0>.triggerChannel<0><1>=u_ctrl_test/mode[1]
Project.unit<0>.triggerChannel<0><2>=u_logic_analyzer/mode[0]
Project.unit<0>.triggerChannel<0><3>=u_logic_analyzer/mode[1]
Project.unit<0>.triggerChannel<0><4>=u_logic_analyzer/mode_tri[0]
Project.unit<0>.triggerChannel<0><5>=u_logic_analyzer/mode_tri[1]
Project.unit<0>.triggerChannel<0><6>=u_ctrl_test/da_data[0]
Project.unit<0>.triggerChannel<0><7>=u_ctrl_test/da_data[1]
Project.unit<0>.triggerChannel<0><8>=u_ctrl_test/da_data[2]
Project.unit<0>.triggerChannel<0><9>=u_ctrl_test/da_data[3]
Project.unit<0>.triggerChannel<0><10>=u_ctrl_test/da_data[4]
Project.unit<0>.triggerChannel<0><11>=u_ctrl_test/da_data[5]
Project.unit<0>.triggerChannel<0><12>=u_ctrl_test/da_data[6]
Project.unit<0>.triggerChannel<0><13>=u_ctrl_test/da_data[7]
Project.unit<0>.triggerChannel<0><14>=u_ctrl_test/mode_f[0]
Project.unit<0>.triggerChannel<0><15>=u_ctrl_test/mode_f[1]
Project.unit<0>.triggerChannel<0><16>=u_logic_analyzer/data_q[0]
Project.unit<0>.triggerChannel<0><17>=u_logic_analyzer/data_q[1]
Project.unit<0>.triggerChannel<0><18>=u_logic_analyzer/data_q[2]
Project.unit<0>.triggerChannel<0><19>=u_logic_analyzer/data_q[3]
Project.unit<0>.triggerChannel<0><20>=u_logic_analyzer/data_q[4]
Project.unit<0>.triggerChannel<0><21>=u_logic_analyzer/data_q[5]
Project.unit<0>.triggerChannel<0><22>=u_logic_analyzer/data_q[6]
Project.unit<0>.triggerChannel<0><23>=u_logic_analyzer/data_q[7]
Project.unit<0>.triggerChannel<0><24>=u_logic_analyzer/data_out[0]
Project.unit<0>.triggerChannel<0><25>=u_logic_analyzer/data_out[1]
Project.unit<0>.triggerChannel<0><26>=u_logic_analyzer/data_out[2]
Project.unit<0>.triggerChannel<0><27>=u_logic_analyzer/data_out[3]
Project.unit<0>.triggerChannel<0><28>=u_logic_analyzer/data_out[4]
Project.unit<0>.triggerChannel<0><29>=u_logic_analyzer/data_out[5]
Project.unit<0>.triggerChannel<0><30>=u_logic_analyzer/data_out[6]
Project.unit<0>.triggerChannel<0><31>=u_logic_analyzer/data_out[7]
Project.unit<0>.triggerChannel<0><33>=u_logic_analyzer/key_en2
Project.unit<0>.triggerChannel<0><34>=u_logic_analyzer/key_en3
Project.unit<0>.triggerChannel<0><35>=u_logic_analyzer/key_en1
Project.unit<0>.triggerChannel<0><36>=u_logic_analyzer/key_1
Project.unit<0>.triggerChannel<0><37>=u_ctrl_test/key_1_en
Project.unit<0>.triggerChannel<0><38>=u_ctrl_test/key_2_en
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCountWidth<0>=0
Project.unit<0>.triggerMatchType<0>=1
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortWidth<0>=39
Project.unit<0>.triggerBus<0><0><1>=u_ctrl_test/mode
Project.unit<0>.triggerBus<0><2><3>=u_logic_analyzer/mode
Project.unit<0>.triggerBus<0><4><5>=u_logic_analyzer/mode_tri
Project.unit<0>.triggerBus<0><6><13>=u_ctrl_test/da_data
Project.unit<0>.triggerBus<0><14><15>=u_ctrl_test/mode_f
Project.unit<0>.triggerBus<0><16><23>=u_logic_analyzer/data_q
Project.unit<0>.triggerBus<0><24><31>=u_logic_analyzer/data_out
Project.unit<0>.busInserter<0><0/1>=u_ctrl_test/mode
Project.unit<0>.busInserter<1><2/3>=u_logic_analyzer/mode
Project.unit<0>.busInserter<2><4/5>=u_logic_analyzer/mode_tri
Project.unit<0>.busInserter<3><6/7/8/9/10/11/12/13>=u_ctrl_test/da_data
Project.unit<0>.busInserter<4><14/15>=u_ctrl_test/mode_f
Project.unit<0>.busInserter<5><16/17/18/19/20/21/22/23>=u_logic_analyzer/data_q
Project.unit<0>.busInserter<6><24/25/26/27/28/29/30/31>=u_logic_analyzer/data_out
