Microsemi Libero Software
Version: 11.9.2.1
Release: v11.9 SP2

Info: The design top_lvr_fw.adb was last modified by software version 11.9.2.1.
Opened an existing Libero design top_lvr_fw.adb.
'BA_NAME' set to 'top_lvr_fw_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'Z:\windows\lvr_fw\lvr_fw_2020\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

 Netlist Reading Time = 1.0 seconds
Imported the file:
   Z:\windows\lvr_fw\lvr_fw_2020\synthesis\top_lvr_fw.edn

The Import command succeeded ( 00:00:07 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3PN250
Package     : 100 VQFP
Source      : Z:\windows\lvr_fw\lvr_fw_2020\synthesis\top_lvr_fw.edn
Format      : EDIF
Topcell     : top_lvr_fw
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net glob_buff/GLA drives no load.
Warning: CMP201: Net glob_buff/LOCK drives no load.
Warning: CMP201: Net glob_buff/SDOUT drives no load.
Warning: CMP201: Net glob_buff/Core_YB drives no load.
Warning: CMP201: Net glob_buff/Core_YC drives no load.

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                2
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        123

    Total macros optimized  125
Warning: CMP800: Global Output GLA of PLL instance 'glob_buff/Core' is floating. This will waste
         one global resource.

There were 0 error(s) and 5 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:   4499  Total:   6144   (73.23%)
    IO (W/ clocks)             Used:     61  Total:     68   (89.71%)
    GLOBAL (Chip+Quadrant)     Used:      6  Total:     18   (33.33%)
    PLL                        Used:      1  Total:      1   (100.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 6      | 6  (100.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 2417         | 2417
    SEQ     | 1650         | 2082

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 26            | 0            | 0
    Output I/O                            | 35            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 2     | 26     | 0
    LVCMOS15                        | 1.50v | N/A   | 24    | 9      | 0

I/O Placement:

    Locked  :  61 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    1312    CLK_NET       Net   : clk_5m_gl
                          Driver: clk_5m_gl_keep
                          Source: NETLIST
    1115    SET/RESET_NET Net   : master_rst_b
                          Driver: master_rst_b_maj_RNISMD4
                          Source: NETLIST
    330     INT_NET       Net   : GLB
                          Driver: glob_buff/Core
                          Source: ESSENTIAL
    225     SET/RESET_NET Net   : gb_spi_rst_b
                          Driver: glob_buff/Core
                          Source: ESSENTIAL
    205     INT_NET       Net   : spi_slave_pm/spi_clr
                          Driver: spi_slave_pm/spi_clr_maj_RNIJTU1
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    111     INT_NET       Net   : i_spi_rx_strb
                          Driver: spi_slave_pm/i_spi_rx_strb_maj
    48      INT_NET       Net   : m39
                          Driver: spi_slave_pm/m39
    48      INT_NET       Net   : m38_0
                          Driver: spi_slave_pm/m38_0
    48      INT_NET       Net   : un1_sw5_default_turnon_bar_1_0
                          Driver: spi_slave_pm/m38_0_0
    48      INT_NET       Net   : un1_master_rst_b_1_0
                          Driver: spi_slave_pm/m39_0
    36      CLK_NET       Net   : spi_slave_pm/spi_sm[2]
                          Driver: spi_slave_pm/spi_sm_maj[2]
    24      INT_NET       Net   : tx_prompt/un9_cnt_val
                          Driver: tx_prompt/CNT_VAL_maj_RNIBMM35_0[20]
    23      INT_NET       Net   : N_47
                          Driver: spi_slave_pm/m13
    22      INT_NET       Net   : gen_channel_seqs.2.channel_seq/N_276_0
                          Driver:
gen_channel_seqs.2.channel_seq/sequencer_state1_maj_RNI3K5U_0[0]
    22      INT_NET       Net   : gen_channel_seqs.2.channel_seq/N_380_0
                          Driver:
gen_channel_seqs.2.channel_seq/sequencer_state0_maj_RNI0BGQ_0[0]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    111     INT_NET       Net   : i_spi_rx_strb
                          Driver: spi_slave_pm/i_spi_rx_strb_maj
    48      INT_NET       Net   : m39
                          Driver: spi_slave_pm/m39
    48      INT_NET       Net   : m38_0
                          Driver: spi_slave_pm/m38_0
    48      INT_NET       Net   : un1_sw5_default_turnon_bar_1_0
                          Driver: spi_slave_pm/m38_0_0
    48      INT_NET       Net   : un1_master_rst_b_1_0
                          Driver: spi_slave_pm/m39_0
    36      CLK_NET       Net   : spi_slave_pm/spi_sm[2]
                          Driver: spi_slave_pm/spi_sm_maj[2]
    24      INT_NET       Net   : tx_prompt/un9_cnt_val
                          Driver: tx_prompt/CNT_VAL_maj_RNIBMM35_0[20]
    23      INT_NET       Net   : N_47
                          Driver: spi_slave_pm/m13
    22      INT_NET       Net   : gen_channel_seqs.2.channel_seq/N_276_0
                          Driver:
gen_channel_seqs.2.channel_seq/sequencer_state1_maj_RNI3K5U_0[0]
    22      INT_NET       Net   : gen_channel_seqs.2.channel_seq/N_380_0
                          Driver:
gen_channel_seqs.2.channel_seq/sequencer_state0_maj_RNI0BGQ_0[0]

The Compile command succeeded ( 00:00:06 )
Wrote status report to file: top_lvr_fw_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: top_lvr_fw_report_pin_byname.txt

The Report command succeeded ( 00:00:02 )
Wrote pin report to file: top_lvr_fw_report_pin_bynumber.txt

The Report command succeeded ( 00:00:00 )
Design saved to file Z:\windows\lvr_fw\lvr_fw_2020\designer\impl1\top_lvr_fw.adb.

The Execute Script command succeeded ( 00:00:20 )
Design closed.

