;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL -600, <-54
	SPL -600, <-54
	SUB @-120, 112
	CMP -0, 100
	SLT 121, 106
	SUB #0, 0
	SLT 121, 106
	SUB #0, 0
	SUB @127, @106
	ADD @-0, 36
	SPL 0, -5
	ADD @-0, 46
	SPL -0, 902
	SPL @159, -980
	SPL -0, 902
	SPL @159, -980
	SUB 0, 1
	SPL -600, <-54
	ADD #-0, <-360
	SUB #0, 0
	CMP -50, 900
	ADD #0, 0
	SUB @-127, 100
	JMZ <130, 909
	SUB 0, @0
	SUB -207, <-120
	CMP #0, 0
	MOV <200, 122
	CMP #0, 0
	ADD @-0, 36
	CMP @-127, -100
	SUB @-127, 100
	CMP @-127, -100
	SUB @-127, 100
	SLT 0, 0
	SLT 300, 90
	SLT 300, 90
	CMP 0, 1
	MOV -1, <-20
	MOV -1, <-20
	SUB 0, 1
	JMZ <95, #102
	JMZ <95, #102
	JMZ <95, #102
	JMZ <95, #102
