SCHM0106

HEADER
{
 FREEID 330
 VARIABLES
 {
  #ARCHITECTURE="structural"
  #BLOCKTABLE_FILE="#HDL2DIAGRAM.bde"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"alu_in\"><left=\"0\"><direction=\"to\"><right=\"2\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<index=\"0\"><name=\"alu_out\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<index=\"0\"><name=\"fu_in\"><left=\"0\"><direction=\"to\"><right=\"2\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<index=\"0\"><name=\"input\"><left=\"0\"><direction=\"to\"><right=\"63\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE4="<range<index=\"0\"><name=\"instr0\"><left=\"24\"><direction=\"downto\"><right=\"0\"><initial_value=\"nop\"><delay=\"\">>"
  #DEFAULT_RANGE5="<range<index=\"0\"><name=\"instr1\"><left=\"24\"><direction=\"downto\"><right=\"0\"><initial_value=\"nop\"><delay=\"\">>"
  #DEFAULT_RANGE6="<range<index=\"0\"><name=\"instr2\"><left=\"24\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE7="<range<index=\"0\"><name=\"pc\"><left=\"5\"><direction=\"downto\"><right=\"0\"><initial_value=\"8D55E261BE2C4DE1AAE760A56C548BFF0000008D55E261BE2C4DE1AAE760A56C548BFF\"><delay=\"\">>"
  #DEFAULT_RANGE8="<range<index=\"0\"><name=\"program\"><left=\"0\"><direction=\"to\"><right=\"63\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE9="<range<index=\"0\"><name=\"rf_out\"><left=\"0\"><direction=\"to\"><right=\"2\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE10="<range<index=\"0\"><name=\"write_addr\"><left=\"4\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE11="<range<index=\"0\"><name=\"write_data\"><left=\"127\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #ENTITY="MMU"
  #LANGUAGE="VHDL"
  AUTHOR="Judah Ben-Eliezer"
  COMPANY="Stony Brook University"
  CREATIONDATE="11/30/2021"
  SOURCE="..\\src\\MMU.vhd"
 }
 SYMBOL "simd" "ALU" "ALU"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1619476514"
    #NAME="ALU"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="614a905a-8bd3-4c9c-b204-9b2ed1a8481d"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,103,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,115,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,115,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,115,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (127,28,215,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Op(24:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs1(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs2(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs3(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Rd(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "simd" "EX_WB" "EX_WB"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1638224104"
    #NAME="EX_WB"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="faf9bb99-8e96-4200-83ae-c7df8088b8c9"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,200)
    FREEID 16
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,103,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,113,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (142,28,215,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (136,68,215,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (116,108,215,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Op(24:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Rd(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="write_en"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="addr(4:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (240,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="data(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "simd" "FU" "FU"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.REGISTER_file.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1619476514"
    #NAME="FU"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d870e78f-ec54-42a9-8246-3d1f1a5b8184"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,160)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,103,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,39,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (125,28,215,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (125,68,215,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (125,108,215,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Op(24:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DECLARATION="(31:0)"
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
      #MDA_KIND="UNCONSTR"
      #MDA_RECORD_TOKEN="MDA"
      #NAME="rf"
      #SIDE="left"
      #VHDL_TYPE="REGISTER_array"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs1(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs2(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (240,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs3(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "simd" "IB" "IB"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.data_types.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1638224104"
    #NAME="IB"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3d536494-1414-4e31-be31-fe17e061051a"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,111,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,98,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (61,28,235,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="index(5:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DECLARATION="(0:63)"
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
      #MDA_KIND="UNCONSTR"
      #MDA_RECORD_TOKEN="MDA"
      #NAME="program"
      #SIDE="left"
      #VHDL_TYPE="vec_array"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="instruction_out(24:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "simd" "ID_EX" "ID_EX"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.data_types.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1638224104"
    #NAME="ID_EX"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="2ad378af-683e-4126-bcd7-fb663affe123"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,41,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (118,28,135,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="D"
      #SIDE="left"
      #VHDL_TYPE="IDEX"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="RECORD"
      #NAME="Q"
      #SIDE="right"
      #VHDL_TYPE="IDEX"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "simd" "IF_ID" "IF_ID"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1638224104"
    #NAME="IF_ID"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4c4a044e-86b4-4539-91f7-d5399b4666fd"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,160,160)
    FREEID 10
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,140,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,91,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (68,28,135,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="D(24:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (160,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Q(24:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "simd" "RF" "RF"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1638224104"
    #NAME="RF"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="18f0f92a-87c4-4955-9b06-c916c283ec0c"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,300,280)
    FREEID 20
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,98,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,175,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,175,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,175,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,154,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,174,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (185,28,275,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (185,68,275,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (185,108,275,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="write_en"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="read_addr_0(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="read_addr_1(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="read_addr_2(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="write_addr(4:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="write_data(127:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs1(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (300,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs2(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (300,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs3(127:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (3681,3150)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  1, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library simd;\n"+
"use simd.data_types.all;\n"+
"library ieee;\n"+
"use ieee.std_logic_1164.all;\n"+
"use ieee.STD_LOGIC_UNSIGNED.all;\n"+
"use ieee.NUMERIC_STD.all;"
   RECT (220,260,620,571)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  TEXT  2, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (235,220,235,220)
   ALIGN 4
   PARENT 3
  }
  INSTANCE  3, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Global"
    #CUSTOM_NAME=""
    #LIBRARY="#connectors"
    #REFERENCE="rst"
    #SYMBOL="Global"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (220,220)
  }
  INSTANCE  4, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ID_EX"
    #CUSTOM_NAME=""
    #LIBRARY="simd"
    #REFERENCE="REG1"
    #SYMBOL="ID_EX"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="2ad378af-683e-4126-bcd7-fb663affe123"
   }
   COORD (2860,240)
   VERTEXES ( (8,88), (2,172) )
   PINPROP 6,"#PIN_STATE","2"
   PINPROP 6,"#PORTVALUE","(instr1, rf_out(0), rf_out(1), rf_out(2))"
  }
  INSTANCE  5, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="FU"
    #CUSTOM_NAME=""
    #LIBRARY="simd"
    #REFERENCE="forward"
    #SYMBOL="FU"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d870e78f-ec54-42a9-8246-3d1f1a5b8184"
   }
   COORD (2860,420)
   VERTEXES ( (2,175) )
  }
  SIGNALASSIGN  6, 0, 0
  {
   LABEL "block_169"
   TEXT "output.alu_in <= alu_in;"
   RECT (2860,600,3221,700)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  91, 168 )
  }
  INSTANCE  7, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ALU"
    #CUSTOM_NAME=""
    #LIBRARY="simd"
    #REFERENCE="logic"
    #SYMBOL="ALU"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="614a905a-8bd3-4c9c-b204-9b2ed1a8481d"
   }
   COORD (1560,1940)
   VERTEXES ( (10,217), (2,246), (4,249), (6,252), (8,255) )
  }
  SIGNALASSIGN  8, 0, 0
  {
   LABEL "block_170"
   TEXT "output.alu_out <= alu_out;"
   RECT (2860,720,3241,820)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  94, 165 )
  }
  INSTANCE  9, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="EX_WB"
    #CUSTOM_NAME=""
    #LIBRARY="simd"
    #REFERENCE="REG2"
    #SYMBOL="EX_WB"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="faf9bb99-8e96-4200-83ae-c7df8088b8c9"
   }
   COORD (1960,1820)
   VERTEXES ( (10,181), (12,199), (14,205), (8,220), (6,223), (2,229) )
  }
  SIGNALASSIGN  10, 0, 0
  {
   LABEL "block_156"
   TEXT "PC <= \"000000\" when rst = '1' else std_logic_vector(unsigned(PC) + 1) when rising_edge(clk);"
   RECT (1020,1780,1421,1880)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  240, 258, 265 )
  }
  INSTANCE  11, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IF_ID"
    #CUSTOM_NAME=""
    #LIBRARY="simd"
    #REFERENCE="REG0"
    #SYMBOL="IF_ID"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4c4a044e-86b4-4539-91f7-d5399b4666fd"
   }
   COORD (1960,1600)
   VERTEXES ( (8,193), (6,211), (2,226) )
  }
  SIGNALASSIGN  12, 0, 0
  {
   LABEL "block_168"
   TEXT "output.fu_in <= fu_in;"
   RECT (2860,840,3181,940)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  97, 127 )
  }
  INSTANCE  13, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IB"
    #CUSTOM_NAME=""
    #LIBRARY="simd"
    #REFERENCE="instructions"
    #SYMBOL="IB"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3d536494-1414-4e31-be31-fe17e061051a"
   }
   COORD (1560,1680)
   VERTEXES ( (10,214), (8,232), (6,243) )
  }
  SIGNALASSIGN  14, 0, 0
  {
   LABEL "block_160"
   TEXT "output.instr0 <= instr0;"
   RECT (2860,960,3201,1060)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  100, 162 )
  }
  INSTANCE  15, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="RF"
    #CUSTOM_NAME=""
    #LIBRARY="simd"
    #REFERENCE="r_f"
    #SYMBOL="RF"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="18f0f92a-87c4-4955-9b06-c916c283ec0c"
   }
   COORD (2320,1560)
   VERTEXES ( (14,134), (16,141), (18,144), (2,184), (6,187), (8,190), (4,196), (10,202), (12,208) )
  }
  SIGNALASSIGN  16, 0, 0
  {
   LABEL "block_161"
   TEXT "output.instr1 <= instr1;"
   RECT (2860,1080,3201,1180)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  103, 153 )
  }
  SIGNALASSIGN  17, 0, 0
  {
   LABEL "block_163"
   TEXT "output.instr2 <= instr2;"
   RECT (2860,1200,3201,1300)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  106, 178 )
  }
  SIGNALASSIGN  18, 0, 0
  {
   LABEL "block_165"
   TEXT "output.li <= li;"
   RECT (2860,1320,3081,1420)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  109, 131 )
  }
  SIGNALASSIGN  19, 0, 0
  {
   LABEL "block_159"
   TEXT "output.PC <= PC;"
   RECT (2860,1440,3141,1540)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  112, 159 )
  }
  SIGNALASSIGN  20, 0, 0
  {
   LABEL "block_162"
   TEXT "output.rf_out <= rf_out;"
   RECT (2860,1580,3201,1680)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  115, 137 )
  }
  SIGNALASSIGN  21, 0, 0
  {
   LABEL "block_167"
   TEXT "output.write_addr <= write_addr;"
   RECT (2860,2160,3261,2260)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  118, 156 )
  }
  SIGNALASSIGN  22, 0, 0
  {
   LABEL "block_166"
   TEXT "output.write_data <= write_data;"
   RECT (2860,2280,3261,2380)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  121, 147 )
  }
  SIGNALASSIGN  23, 0, 0
  {
   LABEL "block_164"
   TEXT "output.write_en <= write_en;"
   RECT (2860,2400,3261,2500)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  124, 150 )
  }
  INSTANCE  24, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="clk"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (860,1840)
   VERTEXES ( (2,261) )
  }
  INSTANCE  25, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="rst"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (860,1800)
   VERTEXES ( (2,264) )
  }
  INSTANCE  26, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DECLARATION="(0:63)"
    #LIBRARY="#terminals"
    #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #REFERENCE="input"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="vec_array"
   }
   COORD (860,1940)
   VERTEXES ( (2,236) )
  }
  INSTANCE  27, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="output"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="result"
   }
   COORD (2860,2520)
  }
  TEXT  28, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2860,240,2860,240)
   ALIGN 8
   PARENT 4
  }
  TEXT  29, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2860,400,2860,400)
   PARENT 4
  }
  TEXT  30, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2860,420,2860,420)
   ALIGN 8
   PARENT 5
  }
  TEXT  31, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2860,580,2860,580)
   PARENT 5
  }
  TEXT  32, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1560,1940,1560,1940)
   ALIGN 8
   PARENT 7
  }
  TEXT  33, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1560,2140,1560,2140)
   PARENT 7
  }
  TEXT  34, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1960,1820,1960,1820)
   ALIGN 8
   PARENT 9
  }
  TEXT  35, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1960,2020,1960,2020)
   PARENT 9
  }
  TEXT  36, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1960,1600,1960,1600)
   ALIGN 8
   PARENT 11
  }
  TEXT  37, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1960,1760,1960,1760)
   PARENT 11
  }
  TEXT  38, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1560,1680,1560,1680)
   ALIGN 8
   PARENT 13
  }
  TEXT  39, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1560,1880,1560,1880)
   PARENT 13
  }
  TEXT  40, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2320,1560,2320,1560)
   ALIGN 8
   PARENT 15
  }
  TEXT  41, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2320,1840,2320,1840)
   PARENT 15
  }
  TEXT  42, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (809,1840,809,1840)
   ALIGN 6
   PARENT 24
  }
  TEXT  43, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (809,1800,809,1800)
   ALIGN 6
   PARENT 25
  }
  TEXT  44, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (809,1940,809,1940)
   ALIGN 6
   PARENT 26
  }
  TEXT  45, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2911,2520,2911,2520)
   ALIGN 4
   PARENT 27
  }
  NET MDARRAY  46, 0, 0
  {
   VARIABLES
   {
    #DECLARATION="(0:63)"
    #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="program"
    #VHDL_TYPE="vec_array"
   }
  }
  NET MDARRAY  47, 0, 0
  {
   VARIABLES
   {
    #DECLARATION="(0:2)"
    #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="fu_in"
    #VHDL_TYPE="vec_array"
   }
  }
  NET WIRE  48, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="li"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET MDARRAY  49, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="MDA"
    #NAME="output.alu_in"
   }
  }
  NET BUS  50, 0, 0
  {
   VARIABLES
   {
    #NAME="output.alu_out(127:0)"
   }
  }
  NET MDARRAY  51, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="MDA"
    #NAME="output.fu_in"
   }
  }
  NET BUS  52, 0, 0
  {
   VARIABLES
   {
    #NAME="output.instr0(24:0)"
   }
  }
  NET BUS  53, 0, 0
  {
   VARIABLES
   {
    #NAME="output.instr1(24:0)"
   }
  }
  NET BUS  54, 0, 0
  {
   VARIABLES
   {
    #NAME="output.instr2(24:0)"
   }
  }
  NET WIRE  55, 0, 0
  {
   VARIABLES
   {
    #NAME="output.li"
   }
  }
  NET BUS  56, 0, 0
  {
   VARIABLES
   {
    #NAME="output.PC(5:0)"
   }
  }
  NET MDARRAY  57, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="MDA"
    #NAME="output.rf_out"
   }
  }
  NET BUS  58, 0, 0
  {
   VARIABLES
   {
    #NAME="output.write_addr(4:0)"
   }
  }
  NET BUS  59, 0, 0
  {
   VARIABLES
   {
    #NAME="output.write_data(127:0)"
   }
  }
  NET WIRE  60, 0, 0
  {
   VARIABLES
   {
    #NAME="output.write_en"
   }
  }
  NET MDARRAY  61, 0, 0
  {
   VARIABLES
   {
    #DECLARATION="(0:63)"
    #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="input"
    #VHDL_TYPE="vec_array"
   }
  }
  NET WIRE  62, 0, 0
  {
   VARIABLES
   {
    #NAME="rst"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  63, 0, 0
  {
   VARIABLES
   {
    #NAME="alu_out(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  64, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="nop"
    #NAME="instr0(24:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  65, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="\"000000\""
    #NAME="PC(5:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  66, 0, 0
  {
   VARIABLES
   {
    #NAME="write_addr(4:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  67, 0, 0
  {
   VARIABLES
   {
    #NAME="write_data(127:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  68, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="'0'"
    #NAME="write_en"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET MDARRAY  69, 0, 0
  {
   VARIABLES
   {
    #DECLARATION="(0:2)"
    #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="alu_in"
    #VHDL_TYPE="vec_array"
   }
  }
  NET BUS  70, 0, 0
  {
   VARIABLES
   {
    #NAME="alu_in(0)(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  71, 0, 0
  {
   VARIABLES
   {
    #NAME="alu_in(1)(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  72, 0, 0
  {
   VARIABLES
   {
    #NAME="alu_in(2)(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  73, 0, 0
  {
   VARIABLES
   {
    #NAME="instr2(24:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET MDARRAY  74, 0, 0
  {
   VARIABLES
   {
    #DECLARATION="(0:2)"
    #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="rf_out"
    #VHDL_TYPE="vec_array"
   }
  }
  NET BUS  75, 0, 0
  {
   VARIABLES
   {
    #NAME="rf_out(1)(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  76, 0, 0
  {
   VARIABLES
   {
    #NAME="rf_out(2)(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  77, 0, 0
  {
   VARIABLES
   {
    #NAME="rf_out(0)(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET WIRE  78, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
    #VHDL_TYPE="STD_LOGIC"
   }
  }
  NET BUS  79, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="nop"
    #NAME="instr1(24:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  80, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="nop"
    #NAME="instr1(14:10)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  81, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="nop"
    #NAME="instr1(19:15)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  82, 0, 0
  {
   VARIABLES
   {
    #INITIAL_VALUE="nop"
    #NAME="instr1(9:5)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  83, 0, 0
  {
   VARIABLES
   {
    #NAME="instr2,fu_in(0),fu_in(1),fu_in(2)"
   }
  }
  NET WIRE  84, 0, 0
  {
   VARIABLES
   {
    #NAME="instr2"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  85, 0, 0
  {
   VARIABLES
   {
    #NAME="fu_in(0)(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  86, 0, 0
  {
   VARIABLES
   {
    #NAME="fu_in(1)(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  NET BUS  87, 0, 0
  {
   VARIABLES
   {
    #NAME="fu_in(2)(7:0)"
    #VHDL_TYPE="STD_LOGIC_VECTOR"
   }
  }
  VTX  88, 0, 0
  {
   COORD (3020,280)
  }
  VTX  89, 0, 0
  {
   COORD (3340,280)
  }
  BUS  90, 0, 0
  {
   NET 83
   VTX 88, 89
  }
  VTX  91, 0, 0
  {
   COORD (3221,620)
  }
  VTX  92, 0, 0
  {
   COORD (3340,620)
  }
  MDARRAY  93, 0, 0
  {
   NET 49
   VTX 91, 92
  }
  VTX  94, 0, 0
  {
   COORD (3241,740)
  }
  VTX  95, 0, 0
  {
   COORD (3340,740)
  }
  BUS  96, 0, 0
  {
   NET 50
   VTX 94, 95
  }
  VTX  97, 0, 0
  {
   COORD (3181,860)
  }
  VTX  98, 0, 0
  {
   COORD (3340,860)
  }
  MDARRAY  99, 0, 0
  {
   NET 51
   VTX 97, 98
  }
  VTX  100, 0, 0
  {
   COORD (3201,980)
  }
  VTX  101, 0, 0
  {
   COORD (3340,980)
  }
  BUS  102, 0, 0
  {
   NET 52
   VTX 100, 101
  }
  VTX  103, 0, 0
  {
   COORD (3201,1100)
  }
  VTX  104, 0, 0
  {
   COORD (3340,1100)
  }
  BUS  105, 0, 0
  {
   NET 53
   VTX 103, 104
  }
  VTX  106, 0, 0
  {
   COORD (3201,1220)
  }
  VTX  107, 0, 0
  {
   COORD (3340,1220)
  }
  BUS  108, 0, 0
  {
   NET 54
   VTX 106, 107
  }
  VTX  109, 0, 0
  {
   COORD (3081,1340)
  }
  VTX  110, 0, 0
  {
   COORD (3340,1340)
  }
  WIRE  111, 0, 0
  {
   NET 55
   VTX 109, 110
  }
  VTX  112, 0, 0
  {
   COORD (3141,1460)
  }
  VTX  113, 0, 0
  {
   COORD (3340,1460)
  }
  BUS  114, 0, 0
  {
   NET 56
   VTX 112, 113
  }
  VTX  115, 0, 0
  {
   COORD (3201,1600)
  }
  VTX  116, 0, 0
  {
   COORD (3340,1600)
  }
  MDARRAY  117, 0, 0
  {
   NET 57
   VTX 115, 116
  }
  VTX  118, 0, 0
  {
   COORD (3261,2180)
  }
  VTX  119, 0, 0
  {
   COORD (3340,2180)
  }
  BUS  120, 0, 0
  {
   NET 58
   VTX 118, 119
  }
  VTX  121, 0, 0
  {
   COORD (3261,2300)
  }
  VTX  122, 0, 0
  {
   COORD (3340,2300)
  }
  BUS  123, 0, 0
  {
   NET 59
   VTX 121, 122
  }
  VTX  124, 0, 0
  {
   COORD (3261,2420)
  }
  VTX  125, 0, 0
  {
   COORD (3340,2420)
  }
  WIRE  126, 0, 0
  {
   NET 60
   VTX 124, 125
  }
  VTX  127, 0, 0
  {
   COORD (2860,860)
  }
  VTX  128, 0, 0
  {
   COORD (2680,860)
  }
  MDARRAY  129, 0, 0
  {
   NET 47
   VTX 127, 128
  }
  TEXT  130, 0, 1
  {
   TEXT "$#NAME"
   RECT (2770,860,2770,860)
   ALIGN 9
   PARENT 129
  }
  VTX  131, 0, 0
  {
   COORD (2860,1340)
  }
  VTX  132, 0, 0
  {
   COORD (2680,1340)
  }
  WIRE  133, 0, 0
  {
   NET 48
   VTX 131, 132
  }
  VTX  134, 0, 0
  {
   COORD (2620,1600)
  }
  VTX  135, 0, 0
  {
   COORD (2680,1600)
  }
  BUS  136, 0, 0
  {
   NET 77
   VTX 134, 135
  }
  VTX  137, 0, 0
  {
   COORD (2860,1600)
  }
  VTX  138, 0, 0
  {
   COORD (2680,1600)
  }
  MDARRAY  139, 0, 0
  {
   NET 74
   VTX 137, 138
  }
  TEXT  140, 0, 1
  {
   TEXT "$#NAME"
   RECT (2770,1600,2770,1600)
   ALIGN 9
   PARENT 139
  }
  VTX  141, 0, 0
  {
   COORD (2620,1640)
  }
  VTX  142, 0, 0
  {
   COORD (2680,1640)
  }
  BUS  143, 0, 0
  {
   NET 75
   VTX 141, 142
  }
  VTX  144, 0, 0
  {
   COORD (2620,1680)
  }
  VTX  145, 0, 0
  {
   COORD (2680,1680)
  }
  BUS  146, 0, 0
  {
   NET 76
   VTX 144, 145
  }
  VTX  147, 0, 0
  {
   COORD (2860,2300)
  }
  BUS  149, 0, 0
  {
   NET 67
   VTX 147, 271
  }
  VTX  150, 0, 0
  {
   COORD (2860,2420)
  }
  WIRE  152, 0, 0
  {
   NET 68
   VTX 150, 272
  }
  VTX  153, 0, 0
  {
   COORD (2860,1100)
  }
  BUS  155, 0, 0
  {
   NET 79
   VTX 153, 279
  }
  VTX  156, 0, 0
  {
   COORD (2860,2180)
  }
  BUS  158, 0, 0
  {
   NET 66
   VTX 156, 270
  }
  VTX  159, 0, 0
  {
   COORD (2860,1460)
  }
  BUS  161, 0, 0
  {
   NET 65
   VTX 159, 269
  }
  VTX  162, 0, 0
  {
   COORD (2860,980)
  }
  BUS  164, 0, 0
  {
   NET 64
   VTX 162, 268
  }
  VTX  165, 0, 0
  {
   COORD (2860,740)
  }
  BUS  167, 0, 0
  {
   NET 63
   VTX 165, 267
  }
  VTX  168, 0, 0
  {
   COORD (2860,620)
  }
  MDARRAY  170, 0, 0
  {
   NET 69
   VTX 168, 273
  }
  TEXT  171, 0, 1
  {
   TEXT "$#NAME"
   RECT (2830,620,2830,620)
   ALIGN 9
   PARENT 170
  }
  VTX  172, 0, 0
  {
   COORD (2860,280)
  }
  WIRE  174, 0, 0
  {
   NET 78
   VTX 172, 277
  }
  VTX  175, 0, 0
  {
   COORD (2860,460)
  }
  VTX  176, 0, 0
  {
   COORD (2840,460)
  }
  BUS  177, 0, 0
  {
   NET 73
   VTX 175, 176
  }
  VTX  178, 0, 0
  {
   COORD (2860,1220)
  }
  VTX  179, 0, 0
  {
   COORD (2840,1220)
  }
  BUS  180, 0, 0
  {
   NET 73
   VTX 178, 179
  }
  VTX  181, 0, 0
  {
   COORD (2200,1860)
  }
  VTX  182, 0, 0
  {
   COORD (2260,1860)
  }
  WIRE  183, 0, 0
  {
   NET 68
   VTX 181, 182
  }
  VTX  184, 0, 0
  {
   COORD (2320,1600)
  }
  VTX  185, 0, 0
  {
   COORD (2260,1600)
  }
  WIRE  186, 0, 0
  {
   NET 68
   VTX 184, 185
  }
  VTX  187, 0, 0
  {
   COORD (2320,1680)
  }
  VTX  188, 0, 0
  {
   COORD (2280,1680)
  }
  BUS  189, 0, 0
  {
   NET 80
   VTX 187, 188
  }
  VTX  190, 0, 0
  {
   COORD (2320,1720)
  }
  VTX  191, 0, 0
  {
   COORD (2280,1720)
  }
  BUS  192, 0, 0
  {
   NET 81
   VTX 190, 191
  }
  VTX  193, 0, 0
  {
   COORD (2120,1640)
  }
  BUS  195, 0, 0
  {
   NET 79
   VTX 193, 197
  }
  VTX  196, 0, 0
  {
   COORD (2320,1640)
  }
  VTX  197, 0, 0
  {
   COORD (2280,1640)
  }
  BUS  198, 0, 0
  {
   NET 82
   VTX 196, 197
  }
  VTX  199, 0, 0
  {
   COORD (2200,1900)
  }
  VTX  200, 0, 0
  {
   COORD (2280,1900)
  }
  BUS  201, 0, 0
  {
   NET 66
   VTX 199, 200
  }
  VTX  202, 0, 0
  {
   COORD (2320,1760)
  }
  VTX  203, 0, 0
  {
   COORD (2280,1760)
  }
  BUS  204, 0, 0
  {
   NET 66
   VTX 202, 203
  }
  VTX  205, 0, 0
  {
   COORD (2200,1940)
  }
  VTX  206, 0, 0
  {
   COORD (2300,1940)
  }
  BUS  207, 0, 0
  {
   NET 67
   VTX 205, 206
  }
  VTX  208, 0, 0
  {
   COORD (2320,1800)
  }
  VTX  209, 0, 0
  {
   COORD (2300,1800)
  }
  BUS  210, 0, 0
  {
   NET 67
   VTX 208, 209
  }
  VTX  211, 0, 0
  {
   COORD (1960,1720)
  }
  BUS  213, 0, 0
  {
   NET 64
   VTX 211, 215
  }
  VTX  214, 0, 0
  {
   COORD (1820,1720)
  }
  VTX  215, 0, 0
  {
   COORD (1880,1720)
  }
  BUS  216, 0, 0
  {
   NET 64
   VTX 214, 215
  }
  VTX  217, 0, 0
  {
   COORD (1800,1980)
  }
  BUS  219, 0, 0
  {
   NET 63
   VTX 217, 221
  }
  VTX  220, 0, 0
  {
   COORD (1960,1980)
  }
  VTX  221, 0, 0
  {
   COORD (1900,1980)
  }
  BUS  222, 0, 0
  {
   NET 63
   VTX 220, 221
  }
  VTX  223, 0, 0
  {
   COORD (1960,1940)
  }
  VTX  224, 0, 0
  {
   COORD (1920,1940)
  }
  BUS  225, 0, 0
  {
   NET 73
   VTX 223, 224
  }
  VTX  226, 0, 0
  {
   COORD (1960,1640)
  }
  VTX  227, 0, 0
  {
   COORD (1940,1640)
  }
  WIRE  228, 0, 0
  {
   NET 78
   VTX 226, 227
  }
  VTX  229, 0, 0
  {
   COORD (1960,1860)
  }
  VTX  230, 0, 0
  {
   COORD (1940,1860)
  }
  WIRE  231, 0, 0
  {
   NET 78
   VTX 229, 230
  }
  VTX  232, 0, 0
  {
   COORD (1560,1840)
  }
  VTX  233, 0, 0
  {
   COORD (1500,1840)
  }
  MDARRAY  234, 0, 0
  {
   NET 61
   VTX 232, 233
  }
  TEXT  235, 0, 1
  {
   TEXT "$#NAME"
   RECT (1530,1840,1530,1840)
   ALIGN 9
   PARENT 234
  }
  VTX  236, 0, 0
  {
   COORD (860,1940)
  }
  VTX  237, 0, 0
  {
   COORD (1500,1940)
  }
  MDARRAY  238, 0, 0
  {
   NET 61
   VTX 236, 237
  }
  TEXT  239, 0, 1
  {
   TEXT "$#NAME"
   RECT (1180,1940,1180,1940)
   ALIGN 9
   PARENT 238
  }
  VTX  240, 0, 0
  {
   COORD (1421,1800)
  }
  BUS  242, 0, 0
  {
   NET 65
   VTX 240, 244
  }
  VTX  243, 0, 0
  {
   COORD (1560,1800)
  }
  VTX  244, 0, 0
  {
   COORD (1500,1800)
  }
  BUS  245, 0, 0
  {
   NET 65
   VTX 243, 244
  }
  VTX  246, 0, 0
  {
   COORD (1560,1980)
  }
  VTX  247, 0, 0
  {
   COORD (1520,1980)
  }
  BUS  248, 0, 0
  {
   NET 73
   VTX 246, 247
  }
  VTX  249, 0, 0
  {
   COORD (1560,2020)
  }
  VTX  250, 0, 0
  {
   COORD (1540,2020)
  }
  BUS  251, 0, 0
  {
   NET 70
   VTX 249, 250
  }
  VTX  252, 0, 0
  {
   COORD (1560,2060)
  }
  VTX  253, 0, 0
  {
   COORD (1540,2060)
  }
  BUS  254, 0, 0
  {
   NET 71
   VTX 252, 253
  }
  VTX  255, 0, 0
  {
   COORD (1560,2100)
  }
  VTX  256, 0, 0
  {
   COORD (1540,2100)
  }
  BUS  257, 0, 0
  {
   NET 72
   VTX 255, 256
  }
  VTX  258, 0, 0
  {
   COORD (1020,1840)
  }
  WIRE  260, 0, 0
  {
   NET 78
   VTX 258, 262
  }
  VTX  261, 0, 0
  {
   COORD (860,1840)
  }
  VTX  262, 0, 0
  {
   COORD (980,1840)
  }
  WIRE  263, 0, 0
  {
   NET 78
   VTX 261, 262
  }
  VTX  264, 0, 0
  {
   COORD (860,1800)
  }
  VTX  265, 0, 0
  {
   COORD (1020,1800)
  }
  WIRE  266, 0, 0
  {
   NET 62
   VTX 264, 265
  }
  VTX  267, 0, 0
  {
   COORD (1900,740)
  }
  VTX  268, 0, 0
  {
   COORD (1880,980)
  }
  VTX  269, 0, 0
  {
   COORD (1500,1460)
  }
  VTX  270, 0, 0
  {
   COORD (2280,2180)
  }
  VTX  271, 0, 0
  {
   COORD (2300,2300)
  }
  VTX  272, 0, 0
  {
   COORD (2260,2420)
  }
  VTX  273, 0, 0
  {
   COORD (1540,620)
  }
  VTX  274, 0, 0
  {
   COORD (1920,460)
  }
  VTX  275, 0, 0
  {
   COORD (1920,1920)
  }
  VTX  276, 0, 0
  {
   COORD (1520,1920)
  }
  VTX  277, 0, 0
  {
   COORD (1940,280)
  }
  VTX  278, 0, 0
  {
   COORD (980,1640)
  }
  VTX  279, 0, 0
  {
   COORD (2280,1100)
  }
  BUS  287, 0, 0
  {
   NET 73
   VTX 176, 274
  }
  BUS  288, 0, 0
  {
   NET 73
   VTX 275, 276
  }
  WIRE  290, 0, 0
  {
   NET 78
   VTX 227, 278
  }
  VTX  292, 0, 0
  {
   COORD (3359,220)
  }
  VTX  293, 0, 0
  {
   COORD (3459,220)
  }
  MDARRAY  294, 0, 0
  {
   NET 46
   VTX 292, 293
  }
  TEXT  295, 0, 1
  {
   TEXT "$#NAME"
   RECT (3409,220,3409,220)
   ALIGN 9
   PARENT 294
  }
  MDARRAY  296, 0, 0
  {
   NET 61
   VTX 233, 237
  }
  BUS  297, 0, 0
  {
   NET 63
   VTX 267, 221
  }
  BUS  299, 0, 0
  {
   NET 64
   VTX 268, 215
  }
  BUS  301, 0, 0
  {
   NET 65
   VTX 269, 244
  }
  BUS  303, 0, 0
  {
   NET 66
   VTX 203, 200
  }
  BUS  304, 0, 0
  {
   NET 66
   VTX 200, 270
  }
  BUS  305, 0, 0
  {
   NET 67
   VTX 209, 206
  }
  BUS  306, 0, 0
  {
   NET 67
   VTX 206, 271
  }
  WIRE  307, 0, 0
  {
   NET 68
   VTX 185, 182
  }
  WIRE  308, 0, 0
  {
   NET 68
   VTX 182, 272
  }
  VTX  309, 0, 0
  {
   COORD (1540,2110)
  }
  MDARRAY  310, 0, 0
  {
   NET 69
   VTX 273, 309
   BUSTAPS ( 250, 253, 256 )
  }
  BUS  311, 0, 0
  {
   NET 73
   VTX 176, 179
  }
  BUS  312, 0, 0
  {
   NET 73
   VTX 274, 275
  }
  BUS  313, 0, 0
  {
   NET 73
   VTX 275, 224
  }
  BUS  314, 0, 0
  {
   NET 73
   VTX 276, 247
  }
  VTX  315, 0, 0
  {
   COORD (2680,1590)
  }
  VTX  316, 0, 0
  {
   COORD (2680,1690)
  }
  MDARRAY  317, 0, 0
  {
   NET 74
   VTX 315, 138
  }
  MDARRAY  318, 0, 0
  {
   NET 74
   VTX 138, 316
   BUSTAPS ( 135, 142, 145 )
  }
  WIRE  319, 0, 0
  {
   NET 78
   VTX 277, 227
  }
  WIRE  320, 0, 0
  {
   NET 78
   VTX 227, 230
  }
  WIRE  321, 0, 0
  {
   NET 78
   VTX 278, 262
  }
  BUS  323, 0, 0
  {
   NET 79
   VTX 279, 197
  }
  BUS  325, 0, 0
  {
   NET 79
   VTX 197, 188
  }
  BUS  326, 0, 0
  {
   NET 79
   VTX 188, 191
  }
  NET WIRE  327, 0, 0
  {
   VARIABLES
   {
    #NAME="fu_in(0)"
   }
  }
  NET WIRE  328, 0, 0
  {
   VARIABLES
   {
    #NAME="fu_in(1)"
   }
  }
  NET WIRE  329, 0, 0
  {
   VARIABLES
   {
    #NAME="fu_in(2)"
   }
  }
 }
 
}

