read_verilog ../top.v
proc
tee -o result.log sat -ignore-div-by-zero middle
