Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Aug 13 13:04:39 2021
| Host         : Brandon-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_top_control_sets_placed.rpt
| Design       : test_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             214 |           72 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              87 |           43 |
| Yes          | No                    | No                     |             307 |           89 |
| Yes          | No                    | Yes                    |              20 |           11 |
| Yes          | Yes                   | No                     |             137 |           65 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|   Clock Signal  |                                          Enable Signal                                         |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+-----------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|  iClk_IBUF_BUFG | test_GRLIB.tester/dbg_uart/dcom_uart0/r[tshift][9]_i_1_n_0                                     | test_GRLIB.tester/reset_gen/rin[tshift][0]                            |                1 |              1 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/ahb_ctrl/sAHBsi[hready]                                                      | test_GRLIB.tester/reset_gen/rin[tshift][0]                            |                3 |              3 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r[tbitcnt][4]_i_2_n_0                            | test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r[tbitcnt][4]_i_1_n_0   |                2 |              4 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/apb_ctrl/apbx/v[rxen]                                                        | test_GRLIB.tester/reset_gen/rin[tshift][0]                            |                3 |              5 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/spi/ctrl_rtl.rtlc/sample30_out                                               | test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r[rbitcnt][4]_i_1_n_0   |                1 |              5 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r[cgcnt][5]_i_1_n_0                              | test_GRLIB.tester/reset_gen/rin[tshift][0]                            |                3 |              5 |
|  iClk_IBUF_BUFG |                                                                                                | test_GRLIB.tester/ahb_ctrl/syncrregs.r[hrdatas][31]_i_1_n_0           |                2 |              6 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/dbg_uart/dcom0/v[len]                                                        |                                                                       |                2 |              6 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/apb_ctrl/apbx/v[mask][tip]                                                   | test_GRLIB.tester/reset_gen/rin[tshift][0]                            |                2 |              7 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/dbg_uart/dcom_uart0/v[rshift]                                                | test_GRLIB.tester/dbg_uart/dcom_uart0/r[rshift][7]_i_1__0_n_0         |                2 |              8 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/uart/v[rshift]                                                               | test_GRLIB.tester/uart/r[rshift][7]_i_1_n_0                           |                3 |              8 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/uart/v[rhold][0]_3                                                           |                                                                       |                3 |              8 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/dbg_uart/dcom0/E[0]                                                          |                                                                       |                1 |              8 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/dbg_uart/dcom_uart0/v[rhold]                                                 |                                                                       |                3 |              8 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/apb_ctrl/apbx/syncrregs.r_reg[p][0][haddr][4]_3[0]                           |                                                                       |                2 |              8 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/apb_ctrl/apbx/v[rxen]                                                        |                                                                       |                4 |              9 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/uart/p_0_in__0[9]                                                            |                                                                       |                3 |              9 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/dbg_uart/dcom_uart0/r[tshift][9]_i_1_n_0                                     |                                                                       |                2 |              9 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/apb_ctrl/apbx/E[0]                                                           | test_GRLIB.tester/reset_gen/rin[tshift][0]                            |                5 |             10 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/ahb_ctrl/sAHBsi[hready]                                                      |                                                                       |                3 |             10 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/apb_ctrl/apbx/syncrregs.r_reg[p][0][haddr][2]_0[0]                           | test_GRLIB.tester/reset_gen/rin[tshift][0]                            |                6 |             10 |
|  iClk_IBUF_BUFG |                                                                                                | test_GRLIB.tester/apb_ctrl/apbx/syncrregs.r[p][0][prdata][31]_i_1_n_0 |                7 |             11 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/uart/r[scaler][11]_i_1__0_n_0                                                |                                                                       |                4 |             12 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/apb_ctrl/apbx/v[brate]                                                       |                                                                       |                4 |             12 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/dbg_uart/dcom0/r_reg[active][0]                                              |                                                                       |                6 |             18 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/dbg_uart/dcom_uart0/r[scaler][17]_i_1_n_0                                    | test_GRLIB.tester/reset_gen/rin[tshift][0]                            |               10 |             18 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/dbg_uart/dcom_uart0/r[brate][17]_i_1_n_0                                     | test_GRLIB.tester/reset_gen/rin[tshift][0]                            |               12 |             18 |
|  iClk_IBUF_BUFG |                                                                                                | test_GRLIB.tester/reset_gen/SR[0]                                     |               11 |             22 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/apb_ctrl/apbx/v[mode][len]                                                   | test_GRLIB.tester/reset_gen/rin[tshift][0]                            |                7 |             25 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/dbg_uart/dcom0/v[addr][12]                                                   |                                                                       |                9 |             30 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[mode][tw]_0                                | test_GRLIB.tester/reset_gen/sync.rstoutl_reg_0                        |               16 |             30 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[rxd]0                                      |                                                                       |                8 |             32 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/dbg_uart/dcom0/v[data]_0                                                     |                                                                       |                9 |             32 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/apb_ctrl/apbx/v[p][0][pwdata]                                                |                                                                       |                6 |             32 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/spi/ctrl_rtl.rtlc/v[rd_free]1                                                |                                                                       |               10 |             32 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/apb_ctrl/apbx/syncrregs.r_reg[p][0][haddr][2]_1[0]                           |                                                                       |               10 |             32 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[rxdone_n_0_]                               |                                                                       |                6 |             48 |
|  iClk_IBUF_BUFG | test_GRLIB.tester/spi/ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.txfifo/inf.x0/v[tfreecnt]181_out |                                                                       |                6 |             48 |
|  iClk_IBUF_BUFG |                                                                                                | test_GRLIB.tester/reset_gen/rin[tshift][0]                            |               23 |             48 |
|  iClk_IBUF_BUFG |                                                                                                |                                                                       |               72 |            214 |
+-----------------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+


