==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./lenet_conv1/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 175.836 MB.
INFO: [HLS 200-10] Analyzing design file '../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.327 seconds; current allocated memory: 177.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 82 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,446 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,752 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,744 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,744 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,748 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,748 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,748 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,748 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,390 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,390 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,390 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,390 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,390 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,846 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,798 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/Vitis/lenet_conv1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_3' is marked as complete unroll implied by the pipeline pragma (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_4' is marked as complete unroll implied by the pipeline pragma (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:30:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_5' is marked as complete unroll implied by the pipeline pragma (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:31:38)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_18_1' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:18:19) in function 'convolution1_hls' partially with a factor of 2 (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_3' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:26:19) in function 'convolution1_hls' completely with a factor of 28 (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_4' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:30:34) in function 'convolution1_hls' completely with a factor of 5 (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_5' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:31:38) in function 'convolution1_hls' completely with a factor of 5 (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:10:0)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 784 and bit width 32 in loop 'VITIS_LOOP_22_2'(../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:22:19) has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:22:19)
INFO: [HLS 214-115] Multiple burst reads of length 160 and bit width 32 has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32:43)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 10.921 seconds; current allocated memory: 186.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 186.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 201.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 204.262 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 226.500 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 257.285 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution1_hls' ...
WARNING: [SYN 201-107] Renaming port name 'convolution1_hls/input_r' to 'convolution1_hls/input_r_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution1_hls/weights' to 'convolution1_hls/weights_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution1_hls/bias' to 'convolution1_hls/bias_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'convolution1_hls/output_r' to 'convolution1_hls/output_r_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_hls_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 153, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 157, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_2' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 159, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 160, Depth = 213, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.008 seconds; current allocated memory: 288.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 289.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_hls_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 153, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 157, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'convolution1_hls_Pipeline_VITIS_LOOP_22_21' (loop 'VITIS_LOOP_22_2'): Unable to enforce a carried dependence constraint (II = 159, distance = 1, offset = 1) between bus read operation ('INPUT_r_addr_read_159', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) and bus read operation ('INPUT_r_addr_read', ../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32) on port 'INPUT_r' (../Xilinx_Prj/SoC-based-MatMul-Accelerator-and-DNN-Accelerator/letnet_hls/letnet_conv1_hls.cpp:32).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 160, Depth = 213, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.109 seconds; current allocated memory: 310.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.822 seconds; current allocated memory: 310.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution1_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 311.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 311.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_hls_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_hls_Pipeline_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_2/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_hls_Pipeline_VITIS_LOOP_22_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.688 seconds; current allocated memory: 340.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_hls_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution1_hls_Pipeline_VITIS_LOOP_22_21' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convolution1_hls_Pipeline_VITIS_LOOP_22_21/m_axi_OUTPUT_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_hls_Pipeline_VITIS_LOOP_22_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.09 seconds; current allocated memory: 391.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution1_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/input_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/weights_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/bias_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution1_hls/output_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution1_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Bundling port 'input_r_r', 'weights_r', 'bias_r' and 'output_r_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_13ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_8ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution1_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.829 seconds; current allocated memory: 421.641 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.856 seconds; current allocated memory: 426.609 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.563 seconds; current allocated memory: 437.328 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for convolution1_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution1_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 127.67 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 36.16 seconds; current allocated memory: 261.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -version 1.0.0 
INFO: [HLS 200-1510] Running: source ./lenet_conv1/solution1/directives.tcl
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file lenet_conv1/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.35 seconds; current allocated memory: 11.086 MB.
