# Reading D:/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do FPGA_8FFT_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:06 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v 
# -- Compiling module FFT16_top
# 
# Top level modules:
# 	FFT16_top
# End time: 23:05:06 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:06 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v 
# -- Compiling module butterfly2
# 
# Top level modules:
# 	butterfly2
# End time: 23:05:06 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:06 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 23:05:06 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:06 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/get_negative.v 
# -- Compiling module get_negative
# 
# Top level modules:
# 	get_negative
# End time: 23:05:06 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:06 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/adder3.v 
# -- Compiling module adder3
# 
# Top level modules:
# 	adder3
# End time: 23:05:06 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:06 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 23:05:06 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:06 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux2in1.v 
# -- Compiling module mux2in1
# 
# Top level modules:
# 	mux2in1
# End time: 23:05:06 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:06 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/flash.v 
# -- Compiling module flash
# 
# Top level modules:
# 	flash
# End time: 23:05:06 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:06 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/rom_twiddle.v 
# -- Compiling module rom_twiddle
# 
# Top level modules:
# 	rom_twiddle
# End time: 23:05:06 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:06 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_16_byte.v 
# -- Compiling module ram_16_byte
# 
# Top level modules:
# 	ram_16_byte
# End time: 23:05:07 on Apr 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:07 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1.v 
# -- Compiling module mux4in1
# 
# Top level modules:
# 	mux4in1
# End time: 23:05:07 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:07 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 23:05:07 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:07 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v 
# -- Compiling module FFT32_top
# 
# Top level modules:
# 	FFT32_top
# End time: 23:05:07 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_32_byte.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:07 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/ram_32_byte.v 
# -- Compiling module ram_32_byte
# 
# Top level modules:
# 	ram_32_byte
# End time: 23:05:07 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1_complex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:07 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/mux4in1_complex.v 
# -- Compiling module mux4in1_complex
# 
# Top level modules:
# 	mux4in1_complex
# End time: 23:05:07 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:07 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v 
# -- Compiling module FFT32_top_tb
# 
# Top level modules:
# 	FFT32_top_tb
# End time: 23:05:07 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT {C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:07 on Apr 03,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denlo/Documents/Quartus/FPGA_16FFT" C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v 
# -- Compiling module FFT32_top_tb
# 
# Top level modules:
# 	FFT32_top_tb
# End time: 23:05:07 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  FFT32_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" FFT32_top_tb 
# Start time: 23:05:07 on Apr 03,2024
# Loading work.FFT32_top_tb
# Loading work.FFT32_top
# Loading work.mux4in1_complex
# Loading work.FFT16_top
# Loading work.control_unit
# Loading work.rom_twiddle
# Loading work.mux4in1
# Loading work.butterfly2
# Loading work.flash
# Loading work.mux2in1
# Loading work.multiplier
# Loading work.get_negative
# Loading work.adder3
# Loading work.clock_divider
# Loading work.ram_16_byte
# Loading work.ram_32_byte
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in2_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in2_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in4_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in4_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in5_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in5_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in6_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in6_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(18).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in8_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(21).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in8_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(22).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in9_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(23).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in9_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in10_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(25).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in10_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(26).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in11_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in11_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(28).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in12_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(29).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in12_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(30).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in13_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in13_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(32).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in14_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(33).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in14_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in15_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in15_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(36).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in16_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(37).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in16_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in17_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(39).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in17_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in18_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in18_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in19_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in19_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in20_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(45).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in20_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in21_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(47).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in21_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in22_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(49).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in22_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(50).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in23_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in23_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in24_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(53).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in24_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(54).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in25_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(55).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in25_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(56).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in26_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(57).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in26_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in27_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in27_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(60).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in28_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in28_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in29_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(63).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in29_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in30_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in30_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(66).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in31_re'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(67).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (32) for port 'in31_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(68).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3015) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top_tb.v(92): [PCDPC] - Port size (16) does not match connection size (1) for port 'out15_im'. The port definition is at: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(103).
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(513): [TFMPC] - Too few port connections. Expected 69, found 67.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(513): [TFMPC] - Missing connection for port 'STAGES'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT32_top.v(513): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(297): [TFMPC] - Too few port connections. Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly0 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(297): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(297): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly0/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(380): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly1 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(380): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(380): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(380): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly1/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(461): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly2 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(461): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(461): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(461): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly2/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(542): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly3 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(542): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(542): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(542): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly3/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(623): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly4 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(623): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(623): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(623): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly4/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(704): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly5 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(704): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(704): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(704): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly5/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(785): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly6 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(785): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(785): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(785): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly6/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(866): [TFMPC] - Too few port connections. Expected 15, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly7 File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(866): [TFMPC] - Missing connection for port 'o_butterfly_done'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(866): [TFMPC] - Missing connection for port 'clk_divided16'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/FFT16_top.v(866): [TFMPC] - Missing connection for port 'clk_divided32'.
# ** Warning: (vsim-3017) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Too few port connections. Expected 7, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /FFT32_top_tb/my_FFT32_top/FFT16/butterfly7/clc_div File: C:/Users/denlo/Documents/Quartus/FPGA_16FFT/clock_divider.v
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided2'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided4'.
# ** Warning: (vsim-3722) C:/Users/denlo/Documents/Quartus/FPGA_16FFT/butterfly2.v(161): [TFMPC] - Missing connection for port 'o_clk_divided8'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 23:05:28 on Apr 03,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 123
