// Seed: 577056735
module module_0 (
    output id_0,
    input id_1,
    input logic id_2
    , id_3
);
  assign id_0 = 1;
  assign id_0 = id_3 == 1'b0;
  logic id_4 = id_2;
  logic id_5;
endmodule
`define pp_3 0
`define pp_4 0
