//
// File created by:  irun
// Do not modify this file

s1::(09Nov2021:17:45:45):( ncverilog Lab4_test_alu.v ALU_syn.v -v /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/Verilog/tsmc13_neg.v )
