// Seed: 727617329
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wor id_8,
    input supply0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wand id_12,
    output uwire id_13,
    output supply1 id_14,
    output tri id_15
);
  wire id_17;
  assign module_1.id_1 = 0;
  wire id_18;
  wire  [  1  : "" ]  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd53,
    parameter id_15 = 32'd43
) (
    input wand _id_0
    , id_19,
    input wire id_1,
    output tri0 id_2,
    input wire id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output uwire id_7,
    output wire id_8,
    inout wor id_9,
    input supply1 id_10,
    input wor id_11,
    output logic id_12,
    input tri1 id_13,
    input wand id_14,
    input tri1 _id_15,
    input tri0 id_16,
    output wand id_17
);
  assign id_2 = 1;
  wire id_20;
  always @(posedge -1) begin : LABEL_0
    id_12 = id_13;
  end
  module_0 modCall_1 (
      id_16,
      id_9,
      id_2,
      id_3,
      id_8,
      id_7,
      id_6,
      id_11,
      id_2,
      id_11,
      id_5,
      id_5,
      id_16,
      id_7,
      id_4,
      id_8
  );
  logic [id_0  <=  id_15 : 1] id_21;
  ;
  logic [-1 : ""] id_22 = -1'b0;
endmodule
