$date
	Sun Dec 17 00:01:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module SIPO_test $end
$var wire 1 ! z3 $end
$var wire 1 " z2 $end
$var wire 1 # z1 $end
$var wire 1 $ z0 $end
$var reg 1 % clk $end
$var reg 1 & data $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & data $end
$var wire 1 ! z3 $end
$var wire 1 " z2 $end
$var wire 1 # z1 $end
$var wire 1 $ z0 $end
$var reg 1 ' d0 $end
$var reg 1 ( d1 $end
$var reg 1 ) d2 $end
$var reg 1 * d3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1*
1&
1%
#20
0%
#30
1"
0!
1)
0*
1%
0&
#40
0%
#50
1#
0"
1(
0)
1%
#60
0%
#70
1$
0#
1'
0(
1%
#80
0%
#90
0$
0'
1%
#100
0%
#110
1%
#120
0%
#130
1%
#140
0%
#150
1%
#160
