verilog work "ipcore_dir/clock.v"
verilog work "clockGenerator.v"
verilog work "SteerModule.v"
verilog work "ipcore_dir/BRAM.v"
verilog work "ControlModule.v"
verilog work "AddressGeneratorModule.v"
verilog work "MainModule.v"
verilog work "MainModuleTest.v"
verilog work "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
