Classic Timing Analyzer report for MemoryDesign
Mon May 21 17:47:29 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_50MHz'
  7. Clock Setup: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                       ; To                                                                                                              ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.323 ns                                       ; Rst                                                                                                                        ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                ; --         ; CLK_50MHz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.339 ns                                      ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; DBUS[3]                                                                                                         ; CLK_50MHz  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.755 ns                                       ; ADD[2]                                                                                                                     ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 ; --         ; CLK       ; 0            ;
; Clock Setup: 'CLK_50MHz'     ; N/A   ; None          ; 149.52 MHz ( period = 6.688 ns )               ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                 ; CLK_50MHz  ; CLK_50MHz ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg7             ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a7~porta_memory_reg0  ; CLK        ; CLK       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                            ;                                                                                                                 ;            ;           ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_50MHz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                       ; To                                                                                                                         ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 149.52 MHz ( period = 6.688 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.460 ns                ;
; N/A                                     ; 149.52 MHz ( period = 6.688 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.460 ns                ;
; N/A                                     ; 149.52 MHz ( period = 6.688 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.460 ns                ;
; N/A                                     ; 149.52 MHz ( period = 6.688 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.460 ns                ;
; N/A                                     ; 149.52 MHz ( period = 6.688 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.460 ns                ;
; N/A                                     ; 156.13 MHz ( period = 6.405 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.13 MHz ( period = 6.405 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.13 MHz ( period = 6.405 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.13 MHz ( period = 6.405 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.13 MHz ( period = 6.405 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 156.25 MHz ( period = 6.400 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.163 ns                ;
; N/A                                     ; 156.25 MHz ( period = 6.400 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.163 ns                ;
; N/A                                     ; 156.25 MHz ( period = 6.400 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.163 ns                ;
; N/A                                     ; 156.25 MHz ( period = 6.400 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.163 ns                ;
; N/A                                     ; 156.25 MHz ( period = 6.400 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.163 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.121 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.121 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.121 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.121 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.121 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.982 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.982 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.982 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.982 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.982 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 161.06 MHz ( period = 6.209 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.980 ns                ;
; N/A                                     ; 161.06 MHz ( period = 6.209 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.980 ns                ;
; N/A                                     ; 161.06 MHz ( period = 6.209 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.980 ns                ;
; N/A                                     ; 161.06 MHz ( period = 6.209 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.980 ns                ;
; N/A                                     ; 161.06 MHz ( period = 6.209 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.980 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.696 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.696 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.696 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.696 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.696 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.428 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.428 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.428 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.428 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.428 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.645 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.645 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.645 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.645 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.645 ns                ;
; N/A                                     ; 221.09 MHz ( period = 4.523 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.310 ns                ;
; N/A                                     ; 222.52 MHz ( period = 4.494 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 228.73 MHz ( period = 4.372 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.159 ns                ;
; N/A                                     ; 231.86 MHz ( period = 4.313 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.100 ns                ;
; N/A                                     ; 235.85 MHz ( period = 4.240 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.018 ns                ;
; N/A                                     ; 236.13 MHz ( period = 4.235 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 237.47 MHz ( period = 4.211 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.989 ns                ;
; N/A                                     ; 237.76 MHz ( period = 4.206 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; 238.44 MHz ( period = 4.194 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.981 ns                ;
; N/A                                     ; 239.01 MHz ( period = 4.184 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 240.67 MHz ( period = 4.155 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.867 ns                ;
; N/A                                     ; 244.86 MHz ( period = 4.084 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.862 ns                ;
; N/A                                     ; 245.64 MHz ( period = 4.071 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.858 ns                ;
; N/A                                     ; 245.82 MHz ( period = 4.068 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 247.34 MHz ( period = 4.043 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.830 ns                ;
; N/A                                     ; 247.59 MHz ( period = 4.039 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.826 ns                ;
; N/A                                     ; 247.95 MHz ( period = 4.033 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.820 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.808 ns                ;
; N/A                                     ; 248.45 MHz ( period = 4.025 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.803 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.771 ns                ;
; N/A                                     ; 251.64 MHz ( period = 3.974 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.43 MHz ( period = 3.915 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.701 ns                ;
; N/A                                     ; 255.49 MHz ( period = 3.914 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 255.49 MHz ( period = 3.914 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.700 ns                ;
; N/A                                     ; 255.56 MHz ( period = 3.913 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.699 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 259.20 MHz ( period = 3.858 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.645 ns                ;
; N/A                                     ; 263.85 MHz ( period = 3.790 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.577 ns                ;
; N/A                                     ; 263.99 MHz ( period = 3.788 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.566 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.561 ns                ;
; N/A                                     ; 265.89 MHz ( period = 3.761 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 266.95 MHz ( period = 3.746 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.532 ns                ;
; N/A                                     ; 267.02 MHz ( period = 3.745 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.530 ns                ;
; N/A                                     ; 267.24 MHz ( period = 3.742 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.529 ns                ;
; N/A                                     ; 267.95 MHz ( period = 3.732 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 269.18 MHz ( period = 3.715 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.501 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.500 ns                ;
; N/A                                     ; 269.32 MHz ( period = 3.713 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.499 ns                ;
; N/A                                     ; 269.40 MHz ( period = 3.712 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.498 ns                ;
; N/A                                     ; 274.80 MHz ( period = 3.639 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.426 ns                ;
; N/A                                     ; 274.88 MHz ( period = 3.638 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 276.55 MHz ( period = 3.616 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.367 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.315 ns                ;
; N/A                                     ; 288.18 MHz ( period = 3.470 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 288.77 MHz ( period = 3.463 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.248 ns                ;
; N/A                                     ; 288.85 MHz ( period = 3.462 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.248 ns                ;
; N/A                                     ; 288.93 MHz ( period = 3.461 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.247 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.215 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; newlcd:inst1|LCD_Display:inst|state.HOLD                                                                                   ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT                                                                                   ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.224 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 291.38 MHz ( period = 3.432 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.218 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 292.31 MHz ( period = 3.421 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.207 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.184 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                           ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                           ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.174 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; newlcd:inst1|LCD_Display:inst|state.DISPLAY_CLEAR                                                                          ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 296.74 MHz ( period = 3.370 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                                ; newlcd:inst1|LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 299.58 MHz ( period = 3.338 ns )                    ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.125 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                                ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                                ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.277 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                                ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.272 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                                ; newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.266 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                            ;                                                                                                                            ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg1 ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a1~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg2 ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a2~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg3 ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a3~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg4 ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a4~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg5 ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a5~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg6 ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a6~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg7 ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a7~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.645 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                       ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                                              ; To Clock  ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------+-----------+
; N/A   ; None         ; 5.323 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                ; CLK_50MHz ;
; N/A   ; None         ; 5.323 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                ; CLK_50MHz ;
; N/A   ; None         ; 5.323 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                ; CLK_50MHz ;
; N/A   ; None         ; 5.323 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                ; CLK_50MHz ;
; N/A   ; None         ; 5.323 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                ; CLK_50MHz ;
; N/A   ; None         ; 5.323 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                ; CLK_50MHz ;
; N/A   ; None         ; 5.323 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                ; CLK_50MHz ;
; N/A   ; None         ; 5.323 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                ; CLK_50MHz ;
; N/A   ; None         ; 5.323 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                ; CLK_50MHz ;
; N/A   ; None         ; 5.323 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                ; CLK_50MHz ;
; N/A   ; None         ; 4.868 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                               ; CLK_50MHz ;
; N/A   ; None         ; 4.868 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                               ; CLK_50MHz ;
; N/A   ; None         ; 4.868 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                               ; CLK_50MHz ;
; N/A   ; None         ; 4.868 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                               ; CLK_50MHz ;
; N/A   ; None         ; 4.868 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                               ; CLK_50MHz ;
; N/A   ; None         ; 4.868 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                               ; CLK_50MHz ;
; N/A   ; None         ; 4.868 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                               ; CLK_50MHz ;
; N/A   ; None         ; 4.868 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                               ; CLK_50MHz ;
; N/A   ; None         ; 4.868 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                               ; CLK_50MHz ;
; N/A   ; None         ; 4.868 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                               ; CLK_50MHz ;
; N/A   ; None         ; 4.648 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_400HZ                                                                         ; CLK_50MHz ;
; N/A   ; None         ; 3.748 ns   ; WREN    ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_we_reg       ; CLK       ;
; N/A   ; None         ; 0.995 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                     ; CLK_50MHz ;
; N/A   ; None         ; 0.995 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                     ; CLK_50MHz ;
; N/A   ; None         ; 0.995 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                     ; CLK_50MHz ;
; N/A   ; None         ; 0.995 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                     ; CLK_50MHz ;
; N/A   ; None         ; 0.995 ns   ; Rst     ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                     ; CLK_50MHz ;
; N/A   ; None         ; 0.635 ns   ; Data[6] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK       ;
; N/A   ; None         ; 0.434 ns   ; Data[7] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK       ;
; N/A   ; None         ; 0.411 ns   ; Data[0] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK       ;
; N/A   ; None         ; 0.233 ns   ; ADD[3]  ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK       ;
; N/A   ; None         ; 0.230 ns   ; Data[1] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK       ;
; N/A   ; None         ; 0.183 ns   ; Data[2] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK       ;
; N/A   ; None         ; 0.015 ns   ; Data[4] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK       ;
; N/A   ; None         ; -0.120 ns  ; Data[5] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK       ;
; N/A   ; None         ; -0.230 ns  ; Data[3] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK       ;
; N/A   ; None         ; -0.413 ns  ; ADD[0]  ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK       ;
; N/A   ; None         ; -0.458 ns  ; ADD[1]  ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK       ;
; N/A   ; None         ; -0.486 ns  ; ADD[2]  ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK       ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------+
; tco                                                                                                        ;
+-------+--------------+------------+-------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                            ; To      ; From Clock ;
+-------+--------------+------------+-------------------------------------------------+---------+------------+
; N/A   ; None         ; 13.339 ns  ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] ; DBUS[3] ; CLK_50MHz  ;
; N/A   ; None         ; 12.837 ns  ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[7] ; DBUS[7] ; CLK_50MHz  ;
; N/A   ; None         ; 12.606 ns  ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[0] ; DBUS[0] ; CLK_50MHz  ;
; N/A   ; None         ; 12.324 ns  ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[2] ; DBUS[2] ; CLK_50MHz  ;
; N/A   ; None         ; 12.174 ns  ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[1] ; DBUS[1] ; CLK_50MHz  ;
; N/A   ; None         ; 12.173 ns  ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[5] ; DBUS[5] ; CLK_50MHz  ;
; N/A   ; None         ; 11.650 ns  ; newlcd:inst1|LCD_Display:inst|LCD_RS            ; LCD_RS  ; CLK_50MHz  ;
; N/A   ; None         ; 11.283 ns  ; newlcd:inst1|LCD_Display:inst|LCD_E             ; LCD_E   ; CLK_50MHz  ;
; N/A   ; None         ; 11.239 ns  ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[6] ; DBUS[6] ; CLK_50MHz  ;
; N/A   ; None         ; 11.218 ns  ; newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[4] ; DBUS[4] ; CLK_50MHz  ;
; N/A   ; None         ; 9.626 ns   ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[7] ; CLK_50MHz  ;
; N/A   ; None         ; 9.511 ns   ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[2] ; CLK_50MHz  ;
; N/A   ; None         ; 9.511 ns   ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[3] ; CLK_50MHz  ;
; N/A   ; None         ; 9.511 ns   ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[6] ; CLK_50MHz  ;
; N/A   ; None         ; 9.501 ns   ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[5] ; CLK_50MHz  ;
; N/A   ; None         ; 9.491 ns   ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[4] ; CLK_50MHz  ;
; N/A   ; None         ; 9.382 ns   ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; LCD_RW  ; CLK_50MHz  ;
; N/A   ; None         ; 9.322 ns   ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[0] ; CLK_50MHz  ;
; N/A   ; None         ; 9.322 ns   ; newlcd:inst1|LCD_Display:inst|LCD_RW_INT        ; DBUS[1] ; CLK_50MHz  ;
+-------+--------------+------------+-------------------------------------------------+---------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                              ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                                              ; To Clock  ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------+-----------+
; N/A           ; None        ; 0.755 ns  ; ADD[2]  ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK       ;
; N/A           ; None        ; 0.727 ns  ; ADD[1]  ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK       ;
; N/A           ; None        ; 0.682 ns  ; ADD[0]  ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK       ;
; N/A           ; None        ; 0.499 ns  ; Data[3] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK       ;
; N/A           ; None        ; 0.389 ns  ; Data[5] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK       ;
; N/A           ; None        ; 0.254 ns  ; Data[4] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK       ;
; N/A           ; None        ; 0.086 ns  ; Data[2] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK       ;
; N/A           ; None        ; 0.039 ns  ; Data[1] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK       ;
; N/A           ; None        ; 0.036 ns  ; ADD[3]  ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK       ;
; N/A           ; None        ; -0.142 ns ; Data[0] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK       ;
; N/A           ; None        ; -0.165 ns ; Data[7] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK       ;
; N/A           ; None        ; -0.366 ns ; Data[6] ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK       ;
; N/A           ; None        ; -0.765 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[0]                                                                     ; CLK_50MHz ;
; N/A           ; None        ; -0.765 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[1]                                                                     ; CLK_50MHz ;
; N/A           ; None        ; -0.765 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[2]                                                                     ; CLK_50MHz ;
; N/A           ; None        ; -0.765 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[3]                                                                     ; CLK_50MHz ;
; N/A           ; None        ; -0.765 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CHAR_COUNT[4]                                                                     ; CLK_50MHz ;
; N/A           ; None        ; -3.479 ns ; WREN    ; altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_we_reg       ; CLK       ;
; N/A           ; None        ; -4.418 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_400HZ                                                                         ; CLK_50MHz ;
; N/A           ; None        ; -4.638 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[11]                                                               ; CLK_50MHz ;
; N/A           ; None        ; -4.638 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[15]                                                               ; CLK_50MHz ;
; N/A           ; None        ; -4.638 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[14]                                                               ; CLK_50MHz ;
; N/A           ; None        ; -4.638 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[16]                                                               ; CLK_50MHz ;
; N/A           ; None        ; -4.638 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[17]                                                               ; CLK_50MHz ;
; N/A           ; None        ; -4.638 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[18]                                                               ; CLK_50MHz ;
; N/A           ; None        ; -4.638 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[19]                                                               ; CLK_50MHz ;
; N/A           ; None        ; -4.638 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[13]                                                               ; CLK_50MHz ;
; N/A           ; None        ; -4.638 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[12]                                                               ; CLK_50MHz ;
; N/A           ; None        ; -4.638 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]                                                               ; CLK_50MHz ;
; N/A           ; None        ; -5.093 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]                                                                ; CLK_50MHz ;
; N/A           ; None        ; -5.093 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[8]                                                                ; CLK_50MHz ;
; N/A           ; None        ; -5.093 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                ; CLK_50MHz ;
; N/A           ; None        ; -5.093 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[6]                                                                ; CLK_50MHz ;
; N/A           ; None        ; -5.093 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                ; CLK_50MHz ;
; N/A           ; None        ; -5.093 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[4]                                                                ; CLK_50MHz ;
; N/A           ; None        ; -5.093 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                ; CLK_50MHz ;
; N/A           ; None        ; -5.093 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[3]                                                                ; CLK_50MHz ;
; N/A           ; None        ; -5.093 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[1]                                                                ; CLK_50MHz ;
; N/A           ; None        ; -5.093 ns ; Rst     ; newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[0]                                                                ; CLK_50MHz ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 21 17:47:29 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MemoryDesign -c MemoryDesign --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_50MHz" is an undefined clock
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "newlcd:inst1|LCD_Display:inst|CLK_400HZ" as buffer
Info: Clock "CLK_50MHz" has Internal fmax of 149.52 MHz between source memory "newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0" and destination register "newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]" (period= 6.688 ns)
    Info: + Longest memory to register delay is 6.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y26; Fanout = 8; MEM Node = 'newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y26; Fanout = 3; MEM Node = 'newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7]'
        Info: 3: + IC(0.685 ns) + CELL(0.398 ns) = 4.076 ns; Loc. = LCCOMB_X53_Y26_N26; Fanout = 9; COMB Node = 'newlcd:inst1|LCD_Display:inst|Equal0~0'
        Info: 4: + IC(0.300 ns) + CELL(0.150 ns) = 4.526 ns; Loc. = LCCOMB_X53_Y26_N14; Fanout = 5; COMB Node = 'newlcd:inst1|LCD_Display:inst|Next_Char[1]~4'
        Info: 5: + IC(0.286 ns) + CELL(0.419 ns) = 5.231 ns; Loc. = LCCOMB_X53_Y26_N0; Fanout = 3; COMB Node = 'newlcd:inst1|LCD_Display:inst|Selector6~2'
        Info: 6: + IC(0.469 ns) + CELL(0.275 ns) = 5.975 ns; Loc. = LCCOMB_X53_Y26_N2; Fanout = 1; COMB Node = 'newlcd:inst1|LCD_Display:inst|Selector6~3'
        Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 6.376 ns; Loc. = LCCOMB_X53_Y26_N10; Fanout = 1; COMB Node = 'newlcd:inst1|LCD_Display:inst|Selector6~4'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.460 ns; Loc. = LCFF_X53_Y26_N11; Fanout = 2; REG Node = 'newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]'
        Info: Total cell delay = 4.469 ns ( 69.18 % )
        Info: Total interconnect delay = 1.991 ns ( 30.82 % )
    Info: - Smallest clock skew is -0.055 ns
        Info: + Shortest clock path from clock "CLK_50MHz" to destination register is 5.968 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
            Info: 2: + IC(1.023 ns) + CELL(0.787 ns) = 2.809 ns; Loc. = LCFF_X18_Y22_N9; Fanout = 2; REG Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(1.621 ns) + CELL(0.000 ns) = 4.430 ns; Loc. = CLKCTRL_G1; Fanout = 44; COMB Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 5.968 ns; Loc. = LCFF_X53_Y26_N11; Fanout = 2; REG Node = 'newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]'
            Info: Total cell delay = 2.323 ns ( 38.92 % )
            Info: Total interconnect delay = 3.645 ns ( 61.08 % )
        Info: - Longest clock path from clock "CLK_50MHz" to source memory is 6.023 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
            Info: 2: + IC(1.023 ns) + CELL(0.787 ns) = 2.809 ns; Loc. = LCFF_X18_Y22_N9; Fanout = 2; REG Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(1.621 ns) + CELL(0.000 ns) = 4.430 ns; Loc. = CLKCTRL_G1; Fanout = 44; COMB Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(0.932 ns) + CELL(0.661 ns) = 6.023 ns; Loc. = M4K_X52_Y26; Fanout = 8; MEM Node = 'newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.447 ns ( 40.63 % )
            Info: Total interconnect delay = 3.576 ns ( 59.37 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "CLK" Internal fmax is restricted to 200.0 MHz between source memory "altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y25; Fanout = 1; MEM Node = 'altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X52_Y25; Fanout = 0; MEM Node = 'altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.645 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.025 ns
            Info: + Shortest clock path from clock "CLK" to destination memory is 3.006 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 21; CLK Node = 'CLK'
                Info: 2: + IC(1.509 ns) + CELL(0.635 ns) = 3.006 ns; Loc. = M4K_X52_Y25; Fanout = 0; MEM Node = 'altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.497 ns ( 49.80 % )
                Info: Total interconnect delay = 1.509 ns ( 50.20 % )
            Info: - Longest clock path from clock "CLK" to source memory is 3.031 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 21; CLK Node = 'CLK'
                Info: 2: + IC(1.509 ns) + CELL(0.660 ns) = 3.031 ns; Loc. = M4K_X52_Y25; Fanout = 1; MEM Node = 'altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.522 ns ( 50.21 % )
                Info: Total interconnect delay = 1.509 ns ( 49.79 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for register "newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]" (data pin = "Rst", clock pin = "CLK_50MHz") is 5.323 ns
    Info: + Longest pin to register delay is 8.033 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 8; PIN Node = 'Rst'
        Info: 2: + IC(5.708 ns) + CELL(0.275 ns) = 6.825 ns; Loc. = LCCOMB_X19_Y22_N22; Fanout = 20; COMB Node = 'newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]~50'
        Info: 3: + IC(0.698 ns) + CELL(0.510 ns) = 8.033 ns; Loc. = LCFF_X19_Y23_N27; Fanout = 3; REG Node = 'newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]'
        Info: Total cell delay = 1.627 ns ( 20.25 % )
        Info: Total interconnect delay = 6.406 ns ( 79.75 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_50MHz" to destination register is 2.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK_50MHz~clkctrl'
        Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X19_Y23_N27; Fanout = 3; REG Node = 'newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7]'
        Info: Total cell delay = 1.536 ns ( 57.44 % )
        Info: Total interconnect delay = 1.138 ns ( 42.56 % )
Info: tco from clock "CLK_50MHz" to destination pin "DBUS[3]" through register "newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]" is 13.339 ns
    Info: + Longest clock path from clock "CLK_50MHz" to source register is 5.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'
        Info: 2: + IC(1.023 ns) + CELL(0.787 ns) = 2.809 ns; Loc. = LCFF_X18_Y22_N9; Fanout = 2; REG Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ'
        Info: 3: + IC(1.621 ns) + CELL(0.000 ns) = 4.430 ns; Loc. = CLKCTRL_G1; Fanout = 44; COMB Node = 'newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 5.968 ns; Loc. = LCFF_X53_Y26_N11; Fanout = 2; REG Node = 'newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]'
        Info: Total cell delay = 2.323 ns ( 38.92 % )
        Info: Total interconnect delay = 3.645 ns ( 61.08 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.121 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y26_N11; Fanout = 2; REG Node = 'newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3]'
        Info: 2: + IC(4.469 ns) + CELL(2.652 ns) = 7.121 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'DBUS[3]'
        Info: Total cell delay = 2.652 ns ( 37.24 % )
        Info: Total interconnect delay = 4.469 ns ( 62.76 % )
Info: th for memory "altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2" (data pin = "ADD[2]", clock pin = "CLK") is 0.755 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 3.032 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 21; CLK Node = 'CLK'
        Info: 2: + IC(1.509 ns) + CELL(0.661 ns) = 3.032 ns; Loc. = M4K_X52_Y25; Fanout = 8; MEM Node = 'altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.523 ns ( 50.23 % )
        Info: Total interconnect delay = 1.509 ns ( 49.77 % )
    Info: + Micro hold delay of destination is 0.234 ns
    Info: - Shortest pin to memory delay is 2.511 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'ADD[2]'
        Info: 2: + IC(1.370 ns) + CELL(0.142 ns) = 2.511 ns; Loc. = M4K_X52_Y25; Fanout = 8; MEM Node = 'altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.141 ns ( 45.44 % )
        Info: Total interconnect delay = 1.370 ns ( 54.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Mon May 21 17:47:30 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


