library ieee;
use ieee.std_logic_1164.all;

entity counterSecond_10 is 
port(CLK: in std_logic;
	S:out std_logic_vector(3 downto 0));
end counterSecond_10;

architecture a of counterSecond_10 is
signal temp: std_logic_vector(3 downto 0);
begin
	process(CLK)
	begin
		if CLK'event and CLK = '1' then
			case temp is
				when "0000" =>
					temp <= "0001";
				when "0001" =>
					temp <= "0010";
				when "0010" =>
					temp <= "0011";
				when "0011" =>
					temp <= "0100";
				when "0100" =>
					temp <= "0101";
				when "0101" =>
					temp <= "1000";
				when others =>
					temp <= "0000";
			end case;
		end if;
	end process;
	S <= temp;
	end a;
					