## Build-a-RISC-V-CPU (edX course)

Course: LinuxFoundationX LFD111x

Platform: Makerchip

Language: TL-Verilog


* No need declare signal/wires 

* No need testbench, provides random stimulus.

---
**1.Combinational Logic**

![Boolean_logic](https://user-images.githubusercontent.com/88729576/129205616-ae4035cb-6c29-4d22-8e96-b90622e34063.png)

