*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: D:\Ensar\Tez\RV32I
INFO: Auto-config - VLOG: D:\Ensar\Tez\RV32I
INFO: Auto-config - Wrote:
    .dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  D:\Ensar\Tez\RV32I\.dvt\default.build
    -f d:\Ensar\Tez\RV32I\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in d:\Ensar\Tez\RV32I\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [1s.339ms] ***
Loaded compile waivers from D:\Ensar\Tez\RV32I\.dvt\waivers.xml

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) D:\Ensar\Tez\RV32I\digital\modules\common\src\CSA.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\CSA.sv [41 ms, 63 lines, SystemVerilog_2012] ...
Loading (2) D:\Ensar\Tez\RV32I\digital\modules\common\src\FA.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\FA.sv [4 ms, 26 lines, SystemVerilog_2012] ...
Loading (3) D:\Ensar\Tez\RV32I\digital\modules\common\src\HA.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\HA.sv [2 ms, 12 lines, SystemVerilog_2012] ...
Loading (4) D:\Ensar\Tez\RV32I\digital\modules\common\src\RCA.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\RCA.sv [6 ms, 29 lines, SystemVerilog_2012] ...
Loading (5) D:\Ensar\Tez\RV32I\digital\modules\common\src\dff_block_negedge_write.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\dff_block_negedge_write.sv [47 ms, 141 lines, SystemVerilog_2012] ...
Loading (6) D:\Ensar\Tez\RV32I\digital\modules\common\src\dff_sync_reset_negedge_write.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\dff_sync_reset_negedge_write.sv [12 ms, 23 lines, SystemVerilog_2012] ...
Loading (7) D:\Ensar\Tez\RV32I\digital\modules\common\src\parametric_decoder.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\parametric_decoder.sv [6 ms, 17 lines, SystemVerilog_2012] ...
Loading (8) D:\Ensar\Tez\RV32I\digital\modules\common\src\parametric_mux.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\parametric_mux.sv [5 ms, 19 lines, SystemVerilog_2012] ...
Loading (9) D:\Ensar\Tez\RV32I\digital\modules\common\src\tracer_interface.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\tracer_interface.sv [5 ms, 44 lines, SystemVerilog_2012] ...
Loading (10) D:\Ensar\Tez\RV32I\digital\modules\common\src\tracer_pipeline_interface.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\common\src\tracer_pipeline_interface.sv [0 ms, 2 lines, SystemVerilog_2012] ...
Loading (11) D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\decode_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\decode_stage.sv [21 ms, 187 lines, SystemVerilog_2012] ...
Loading (12) D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\register_file.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\register_file.sv [6 ms, 43 lines, SystemVerilog_2012] ...
Loading (13) D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\rv32i_decoder.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\rv32i_decoder.sv [21 ms, 273 lines, SystemVerilog_2012] ...
Loading (14) D:\Ensar\Tez\RV32I\digital\modules\digital_top\src\rv32i_core.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\digital_top\src\rv32i_core.sv [25 ms, 227 lines, SystemVerilog_2012] ...
Loading (15) D:\Ensar\Tez\RV32I\digital\modules\execute\src\Branch_Controller.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\Branch_Controller.sv [2 ms, 41 lines, SystemVerilog_2012] ...
Loading (16) D:\Ensar\Tez\RV32I\digital\modules\execute\src\alu.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\alu.sv [4 ms, 58 lines, SystemVerilog_2012] ...
Loading (17) D:\Ensar\Tez\RV32I\digital\modules\execute\src\arithmetic_unit.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\arithmetic_unit.sv [6 ms, 70 lines, SystemVerilog_2012] ...
Loading (18) D:\Ensar\Tez\RV32I\digital\modules\execute\src\execute_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\execute_stage.sv [18 ms, 156 lines, SystemVerilog_2012] ...
Loading (19) D:\Ensar\Tez\RV32I\digital\modules\execute\src\function_unit_alu_shifter.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\function_unit_alu_shifter.sv [6 ms, 68 lines, SystemVerilog_2012] ...
Loading (20) D:\Ensar\Tez\RV32I\digital\modules\execute\src\logical_unit.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\logical_unit.sv [4 ms, 44 lines, SystemVerilog_2012] ...
Loading (21) D:\Ensar\Tez\RV32I\digital\modules\execute\src\shifter.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\execute\src\shifter.sv [8 ms, 36 lines, SystemVerilog_2012] ...
Loading (22) D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\branch_predictor.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\branch_predictor.sv [9 ms, 112 lines, SystemVerilog_2012] ...
Loading (23) D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\early_stage_immediate_decoder.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\early_stage_immediate_decoder.sv [6 ms, 59 lines, SystemVerilog_2012] ...
Loading (24) D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\fetch_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\fetch_stage.sv [10 ms, 147 lines, SystemVerilog_2012] ...
Loading (25) D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\jump_controller.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\jump_controller.sv [4 ms, 56 lines, SystemVerilog_2012] ...
Loading (26) D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\program_counter_ctrl.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\program_counter_ctrl.sv [6 ms, 85 lines, SystemVerilog_2012] ...
Loading (27) D:\Ensar\Tez\RV32I\digital\modules\hazard\src\Data_Forward.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\hazard\src\Data_Forward.sv [4 ms, 48 lines, SystemVerilog_2012] ...
Loading (28) D:\Ensar\Tez\RV32I\digital\modules\hazard\src\hazard_detection_unit.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\hazard\src\hazard_detection_unit.sv [2 ms, 35 lines, SystemVerilog_2012] ...
Loading (29) D:\Ensar\Tez\RV32I\digital\modules\mem\src\mem_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\mem\src\mem_stage.sv [6 ms, 113 lines, SystemVerilog_2012] ...
Loading (30) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\common\circular_buffer_3port.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\common\circular_buffer_3port.sv [13 ms, 260 lines, SystemVerilog_2012] ...
Loading (31) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\common\triple_priority_encoder.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\common\triple_priority_encoder.sv [46 ms, 289 lines, SystemVerilog_2012] ...
Loading (32) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\common\triple_priority_encoder_ver2.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\common\triple_priority_encoder_ver2.sv [14 ms, 122 lines, SystemVerilog_2012] ...
Loading (33) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\common\triple_priority_encoder_ver3.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\common\triple_priority_encoder_ver3.sv [15 ms, 154 lines, SystemVerilog_2012] ...
Loading (34) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\dispatch_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\dispatch_stage.sv [17 ms, 370 lines, SystemVerilog_2012] ...
Loading (35) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\multi_port_register_file.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\multi_port_register_file.sv [11 ms, 199 lines, SystemVerilog_2012] ...
Loading (36) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\reorder_buffer.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\reorder_buffer.sv [31 ms, 584 lines, SystemVerilog_2012] ...
Loading (37) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\reservation_station.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\reservation_station.sv [15 ms, 311 lines, SystemVerilog_2012] ...
Loading (38) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv [7 ms, 223 lines, SystemVerilog_2012] ...
Loading (39) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\branch_predictor_super.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\branch_predictor_super.sv [10 ms, 202 lines, SystemVerilog_2012] ...
Loading (40) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\fetch_buffer_top.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\fetch_buffer_top.sv [7 ms, 194 lines, SystemVerilog_2012] ...
Loading (41) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\instruction_buffer_new.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\instruction_buffer_new.sv [17 ms, 257 lines, SystemVerilog_2012] ...
Loading (42) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\jump_controller_super.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\jump_controller_super.sv [6 ms, 152 lines, SystemVerilog_2012] ...
Loading (43) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\multi_fetch.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\multi_fetch.sv [8 ms, 221 lines, SystemVerilog_2012] ...
Loading (44) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\pc_ctrl_super.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\pc_ctrl_super.sv [8 ms, 156 lines, SystemVerilog_2012] ...
Loading (45) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\interfaces\cdb_if.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\interfaces\cdb_if.sv [3 ms, 115 lines, SystemVerilog_2012] ...
Loading (46) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\interfaces\decode_to_rs_if.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\interfaces\decode_to_rs_if.sv [3 ms, 79 lines, SystemVerilog_2012] ...
Loading (47) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\interfaces\issue_to_dispatch_if.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\interfaces\issue_to_dispatch_if.sv [2 ms, 83 lines, SystemVerilog_2012] ...
Loading (48) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\interfaces\rs_to_exec_if.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\interfaces\rs_to_exec_if.sv [3 ms, 78 lines, SystemVerilog_2012] ...
Loading (49) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\issue_stage\issue_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\issue_stage\issue_stage.sv [27 ms, 437 lines, SystemVerilog_2012] ...
Loading (50) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\issue_stage\register_alias_table.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\issue_stage\register_alias_table.sv [16 ms, 289 lines, SystemVerilog_2012] ...
Loading (51) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv [21 ms, 551 lines, SystemVerilog_2012] ...
Loading (52) D:\Ensar\Tez\RV32I\digital\modules\write_back\src\write_back_stage.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\write_back\src\write_back_stage.sv [4 ms, 91 lines, SystemVerilog_2012] ...
Loading (53) D:\Ensar\Tez\RV32I\digital\testbench\include\fault_target_list.svh ...
Done D:\Ensar\Tez\RV32I\digital\testbench\include\fault_target_list.svh [0 ms, 1661 lines, SystemVerilog_2012] ...
Loading (54) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\load_store_queue\lsq_package.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\load_store_queue\lsq_package.sv [14 ms, 189 lines, SystemVerilog_2012] ...
Loading (55) D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\load_store_queue\lsq_simple_top.sv ...
Done D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\load_store_queue\lsq_simple_top.sv [22 ms, 420 lines, SystemVerilog_2012] ...
*** Done invocation #1 [652 ms] ***
*** Done parsing [LT 332 ms, PT 652 ms] ***
*** Total number of lines [9 921] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [2 ms] ...
Performing post full build step 2 (RI) [2 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Files summary [55 total, 55 unique, 0 optimized] ***
*** Done SystemVerilog build [910 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [3 ms] ...
*** Top designs: work.rv32i_superscalar_core
Performing mixed post full build step (MIXED - ELAB) [915 ms] ...
Performing mixed post full build step (MIXED - UNEL) [259 ms] ...
*** Warning: MISSING_PORT_CONNECTION: Instance 'rob' of module 'reorder_buffer' is missing port connection to output 'alloc_success, buffer_empty, buffer_full, buffer_count, ...'
    at line 101 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\dispatch_stage.sv:101 [compile index 34]
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.dff_block_negedge_write' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\common\src\dff_block_negedge_write.sv at line 3] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.dff_sync_reset_negedge_write' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\common\src\dff_sync_reset_negedge_write.sv at line 3] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.parametric_decoder' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\common\src\parametric_decoder.sv at line 3] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.decode_stage' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\decode_stage.sv at line 19] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.register_file' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\decode_stage\src\register_file.sv at line 3] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.rv32i_core' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\digital_top\src\rv32i_core.sv at line 22] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.execute_stage' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\execute\src\execute_stage.sv at line 4] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.branch_predictor' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\branch_predictor.sv at line 23] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.fetch_stage' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\fetch_stage.sv at line 3] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.jump_controller' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\jump_controller.sv at line 23] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.program_counter_ctrl' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\program_counter_ctrl.sv at line 23] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.Data_Forward' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\hazard\src\Data_Forward.sv at line 3] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.hazard_detection_unit' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\hazard\src\hazard_detection_unit.sv at line 4] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.mem_stage' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\mem\src\mem_stage.sv at line 23] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.triple_priority_encoder' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\common\triple_priority_encoder.sv at line 12] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.triple_priority_encoder_ver2' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\common\triple_priority_encoder_ver2.sv at line 5] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.triple_priority_encoder_ver3' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\common\triple_priority_encoder_ver3.sv at line 5] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.write_back_stage' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\write_back\src\write_back_stage.sv at line 23] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : UNELABORATED_MODULE: Module 'work.lsq_simple_top' is not elaborated in file D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\load_store_queue\lsq_simple_top.sv at line 30] by [Waiver 'Disable UNELABORATED_MODULE message' to 'DISABLED']
*** Warning: UNELABORATED_PACKAGE: Package 'work.lsq_package' is not elaborated
    at line 17 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\load_store_queue\lsq_package.sv:17 [compile index 54]
Performing mixed post full build step (VLOG - RD) [3 ms] ...
Performing mixed post full build step (VLOG - US) [154 ms] ...
*** Warning: OUTPUT_PORT_READ: Reading from output port 'S' is not recommended
    at line 39 in D:\Ensar\Tez\RV32I\digital\modules\common\src\CSA.sv:39 [compile index 1]
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'rs1_addr' in file D:\Ensar\Tez\RV32I\digital\modules\execute\src\execute_stage.sv at line 102] by [Waiver 'Disable FEEDTHROUGH_DETECTED message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'rs2_addr' in file D:\Ensar\Tez\RV32I\digital\modules\execute\src\execute_stage.sv at line 103] by [Waiver 'Disable FEEDTHROUGH_DETECTED message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : SIGNAL_RESET_BUT_NOT_DRIVEN: Signal 'counter' is reset but not driven in file D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\branch_predictor.sv at line 81] by [Waiver 'SIGNAL_RESET_BUT_NOT_DRIVEN' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : SIGNAL_NOT_RESET: Signal 'counter' is not reset in file D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\branch_predictor.sv at line 88] by [Waiver 'SIGNAL_NOT_RESET' to 'DISABLED']
*** Warning: SIGNAL_NEVER_USED: Signal 'instruction_valid' is never used
    at line 27 in D:\Ensar\Tez\RV32I\digital\modules\fetch_stage\src\program_counter_ctrl.sv:27 [compile index 26]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 5 in D:\Ensar\Tez\RV32I\digital\modules\hazard\src\hazard_detection_unit.sv:5 [compile index 28]
*** Warning: SIGNAL_NEVER_USED: Signal 'reset' is never used
    at line 6 in D:\Ensar\Tez\RV32I\digital\modules\hazard\src\hazard_detection_unit.sv:6 [compile index 28]
*** Warning: PARAMETER_NEVER_USED: Parameter 'D' is never used
    at line 13 in D:\Ensar\Tez\RV32I\digital\modules\hazard\src\hazard_detection_unit.sv:13 [compile index 28]
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'data_mem_width_sel' in file D:\Ensar\Tez\RV32I\digital\modules\mem\src\mem_stage.sv at line 54] by [Waiver 'Disable FEEDTHROUGH_DETECTED message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'mem_stage_destination' in file D:\Ensar\Tez\RV32I\digital\modules\mem\src\mem_stage.sv at line 58] by [Waiver 'Disable FEEDTHROUGH_DETECTED message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'mem_stage_we' in file D:\Ensar\Tez\RV32I\digital\modules\mem\src\mem_stage.sv at line 59] by [Waiver 'Disable FEEDTHROUGH_DETECTED message' to 'DISABLED']
*** Warning: SIGNAL_NEVER_READ: Signal 'diff' is never read
    at line 223 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\common\circular_buffer_3port.sv:223 [compile index 30]
*** Warning: PARAMETER_NEVER_USED: Parameter 'NUM_PHYS_REGS' is never used
    at line 26 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\dispatch_stage.sv:26 [compile index 34]
*** Warning: SIGNAL_NEVER_READ: Signal 'commit_exception_0' is never read (connected to sub-instance output port)
    at line 91 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\dispatch_stage.sv:91 [compile index 34]
*** Warning: SIGNAL_NEVER_READ: Signal 'commit_exception_1' is never read (connected to sub-instance output port)
    at line 91 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\dispatch_stage.sv:91 [compile index 34]
*** Warning: SIGNAL_NEVER_READ: Signal 'commit_exception_2' is never read (connected to sub-instance output port)
    at line 91 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\dispatch_stage.sv:91 [compile index 34]
*** Warning: SIGNAL_NEVER_READ: Signal 'active_rs_number' is never read
    at line 344 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\dispatch_stage.sv:344 [compile index 34]
*** Warning: SIGNAL_NEVER_READ: Signal 'issued' is never read
    at line 82 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\dispatch_stage\reservation_station.sv:82 [compile index 37]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 26 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:26 [compile index 38]
*** Warning: SIGNAL_NEVER_USED: Signal 'rst_n' is never used
    at line 27 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:27 [compile index 38]
*** Warning: SIGNAL_NEVER_READ: Signal 'fu0_carry_out' is never read (connected to sub-instance output port)
    at line 39 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:39 [compile index 38]
*** Warning: SIGNAL_NEVER_READ: Signal 'fu0_overflow' is never read (connected to sub-instance output port)
    at line 39 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:39 [compile index 38]
*** Warning: SIGNAL_NEVER_READ: Signal 'fu0_misprediction' is never read
    at line 44 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:44 [compile index 38]
*** Warning: SIGNAL_NEVER_READ: Signal 'fu0_correct_pc' is never read
    at line 46 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:46 [compile index 38]
*** Warning: SIGNAL_NEVER_READ: Signal 'fu1_carry_out' is never read (connected to sub-instance output port)
    at line 52 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:52 [compile index 38]
*** Warning: SIGNAL_NEVER_READ: Signal 'fu1_overflow' is never read (connected to sub-instance output port)
    at line 52 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:52 [compile index 38]
*** Warning: SIGNAL_NEVER_READ: Signal 'fu1_misprediction' is never read
    at line 57 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:57 [compile index 38]
*** Warning: SIGNAL_NEVER_READ: Signal 'fu1_correct_pc' is never read
    at line 59 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:59 [compile index 38]
*** Warning: SIGNAL_NEVER_READ: Signal 'fu2_carry_out' is never read (connected to sub-instance output port)
    at line 65 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:65 [compile index 38]
*** Warning: SIGNAL_NEVER_READ: Signal 'fu2_overflow' is never read (connected to sub-instance output port)
    at line 65 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:65 [compile index 38]
*** Warning: SIGNAL_NEVER_READ: Signal 'fu2_misprediction' is never read
    at line 70 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:70 [compile index 38]
*** Warning: SIGNAL_NEVER_READ: Signal 'fu2_correct_pc' is never read
    at line 72 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\execute_stage\execute_stage.sv:72 [compile index 38]
*** Warning: SIGNAL_RESET_BUT_NOT_DRIVEN: Signal 'counter' is reset but not driven
    at line 119 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\branch_predictor_super.sv:119 [compile index 39]
*** Warning: SIGNAL_NOT_RESET: Signal 'counter' is not reset
    at line 127 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\branch_predictor_super.sv:127 [compile index 39]
*** Warning: SIGNAL_NOT_RESET: Signal 'counter' is not reset
    at line 152 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\branch_predictor_super.sv:152 [compile index 39]
*** Warning: SIGNAL_NOT_RESET: Signal 'counter' is not reset
    at line 177 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\branch_predictor_super.sv:177 [compile index 39]
*** Warning: PARAMETER_NEVER_USED: Parameter 'D' is never used
    at line 62 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\multi_fetch.sv:62 [compile index 43]
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : FEEDTHROUGH_DETECTED: Feedthrough from 'instruction_i_0' to 'instruction_o_0' in file D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\multi_fetch.sv at line 203] by [Waiver 'Disable FEEDTHROUGH_DETECTED message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : FEEDTHROUGH_DETECTED: Feedthrough from 'instruction_i_1' to 'instruction_o_1' in file D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\multi_fetch.sv at line 204] by [Waiver 'Disable FEEDTHROUGH_DETECTED message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : FEEDTHROUGH_DETECTED: Feedthrough from 'instruction_i_2' to 'instruction_o_2' in file D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\fetch_stage\multi_fetch.sv at line 205] by [Waiver 'Disable FEEDTHROUGH_DETECTED message' to 'DISABLED']
*** Warning: SIGNAL_NEVER_READ: Signal 'old_rd_phys_0' is never read (connected to sub-instance output port)
    at line 76 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\issue_stage\issue_stage.sv:76 [compile index 49]
*** Warning: SIGNAL_NEVER_READ: Signal 'old_rd_phys_1' is never read (connected to sub-instance output port)
    at line 76 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\issue_stage\issue_stage.sv:76 [compile index 49]
*** Warning: SIGNAL_NEVER_READ: Signal 'old_rd_phys_2' is never read (connected to sub-instance output port)
    at line 76 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\issue_stage\issue_stage.sv:76 [compile index 49]
*** Warning: SIGNAL_NEVER_READ: Signal 'rename_valid_internal' is never read (connected to sub-instance output port)
    at line 77 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\issue_stage\issue_stage.sv:77 [compile index 49]
*** Warning: SIGNAL_NEVER_USED: Signal 'data_read' is never used
    at line 46 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:46 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'data_ack' is never used
    at line 50 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:50 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'data_err' is never used
    at line 51 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:51 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_bubble' is never read
    at line 80 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:80 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'buffer_empty' is never read (connected to sub-instance output port)
    at line 89 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:89 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'buffer_occupancy' is never read (connected to sub-instance output port)
    at line 90 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:90 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'bp_pc_0' is never read (connected to sub-instance output port)
    at line 93 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:93 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'bp_pc_1' is never read (connected to sub-instance output port)
    at line 93 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:93 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'bp_pc_2' is never read (connected to sub-instance output port)
    at line 93 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:93 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'bp_prediction_0' is never read (connected to sub-instance output port)
    at line 94 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:94 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'bp_prediction_1' is never read (connected to sub-instance output port)
    at line 94 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:94 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'bp_prediction_2' is never read (connected to sub-instance output port)
    at line 94 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:94 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_data_a_0' is never read
    at line 102 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:102 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_data_a_1' is never read
    at line 102 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:102 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_data_a_2' is never read
    at line 102 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:102 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_data_b_0' is never read
    at line 103 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:103 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_data_b_1' is never read
    at line 103 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:103 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_data_b_2' is never read
    at line 103 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:103 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_store_data_0' is never read
    at line 104 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:104 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_store_data_1' is never read
    at line 104 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:104 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_store_data_2' is never read
    at line 104 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:104 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_pc_0' is never read
    at line 105 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:105 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_pc_1' is never read
    at line 105 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:105 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_pc_2' is never read
    at line 105 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:105 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_pc_prediction_0' is never read
    at line 107 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:107 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_pc_prediction_1' is never read
    at line 107 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:107 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_pc_prediction_2' is never read
    at line 107 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:107 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_branch_sel_0' is never read
    at line 108 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:108 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_branch_sel_1' is never read
    at line 108 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:108 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_branch_sel_2' is never read
    at line 108 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:108 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_branch_pred_0' is never read
    at line 109 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:109 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_branch_pred_1' is never read
    at line 109 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:109 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'decode_branch_pred_2' is never read
    at line 109 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:109 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'decode_rs1_0' is never used
    at line 110 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:110 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'decode_rs1_1' is never used
    at line 110 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:110 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'decode_rs1_2' is never used
    at line 110 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:110 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'decode_rs2_0' is never used
    at line 111 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:111 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'decode_rs2_1' is never used
    at line 111 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:111 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'decode_rs2_2' is never used
    at line 111 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:111 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'execute_ready' is never read
    at line 123 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:123 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'mem_valid' is never read
    at line 130 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:130 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'mem_result' is never read
    at line 131 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:131 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'mem_rd' is never read
    at line 132 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:132 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'mem_reg_write' is never read
    at line 133 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:133 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'wb_valid' is never read
    at line 136 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:136 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'wb_data_0' is never read
    at line 137 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:137 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'wb_data_1' is never read
    at line 137 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:137 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'wb_data_2' is never read
    at line 137 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:137 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'wb_rd_0' is never read
    at line 138 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:138 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'wb_rd_1' is never read
    at line 138 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:138 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'wb_rd_2' is never read
    at line 138 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:138 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'wb_reg_write_0' is never read
    at line 139 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:139 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'wb_reg_write_1' is never read
    at line 139 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:139 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'wb_reg_write_2' is never read
    at line 139 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:139 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'rf_read_data_0_0' is never used
    at line 142 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:142 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'rf_read_data_0_1' is never used
    at line 142 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:142 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'rf_read_data_1_0' is never used
    at line 143 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:143 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'rf_read_data_1_1' is never used
    at line 143 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:143 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'rf_read_data_2_0' is never used
    at line 144 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:144 [compile index 51]
*** Warning: SIGNAL_NEVER_USED: Signal 'rf_read_data_2_1' is never used
    at line 144 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:144 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'csr_addr' is never read
    at line 147 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:147 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'csr_write_data' is never read
    at line 148 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:148 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'csr_read_data' is never read
    at line 149 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:149 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'csr_write_enable' is never read
    at line 150 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:150 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'csr_read_enable' is never read
    at line 151 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:151 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'exception_occurred' is never read
    at line 154 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:154 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'exception_cause' is never read
    at line 155 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:155 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'exception_pc' is never read
    at line 156 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:156 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'interrupt_pending' is never read
    at line 157 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:157 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'current_pc' is never read
    at line 167 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:167 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'current_instruction' is never read
    at line 168 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:168 [compile index 51]
*** Warning: SIGNAL_NEVER_READ: Signal 'instruction_valid' is never read
    at line 169 in D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\top\rv32i_superscalar_core.sv:169 [compile index 51]
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'control_signal_o' in file D:\Ensar\Tez\RV32I\digital\modules\write_back\src\write_back_stage.sv at line 54] by [Waiver 'Disable FEEDTHROUGH_DETECTED message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'wb_stage_destination' in file D:\Ensar\Tez\RV32I\digital\modules\write_back\src\write_back_stage.sv at line 55] by [Waiver 'Disable FEEDTHROUGH_DETECTED message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : FEEDTHROUGH_DETECTED: Feedthrough from 'control_signal_i' to 'wb_stage_we' in file D:\Ensar\Tez\RV32I\digital\modules\write_back\src\write_back_stage.sv at line 56] by [Waiver 'Disable FEEDTHROUGH_DETECTED message' to 'DISABLED']
Waive [WARNING/DISABLED on project RV32I : SVSM SVSMW : FEEDTHROUGH_DETECTED: Feedthrough from 'mem_resp_data_i' to 'load_result_data_o' in file D:\Ensar\Tez\RV32I\digital\modules\superscalar_spesific_modules\load_store_queue\lsq_simple_top.sv at line 413] by [Waiver 'Disable FEEDTHROUGH_DETECTED message' to 'DISABLED']
*** Done mixed mode extension build [1s.359ms] ***
Waiver 'Disable by message' defined in 'D:\Ensar\Tez\RV32I\.dvt\waivers.xml' at line 4 applied to 0 problems
Waiver 'Demote by path' defined in 'D:\Ensar\Tez\RV32I\.dvt\waivers.xml' at line 8 applied to 0 problems
Waiver 'Promote by path OR message' defined in 'D:\Ensar\Tez\RV32I\.dvt\waivers.xml' at line 12 applied to 0 problems
Waiver 'Disable by path AND message' defined in 'D:\Ensar\Tez\RV32I\.dvt\waivers.xml' at line 17 applied to 0 problems
Waiver 'Disable UNELABORATED_MODULE message' defined in 'D:\Ensar\Tez\RV32I\.dvt\waivers.xml' at line 21 applied to 19 problems
Waiver 'Disable FEEDTHROUGH_DETECTED message' defined in 'D:\Ensar\Tez\RV32I\.dvt\waivers.xml' at line 25 applied to 12 problems
Waiver 'SIGNAL_RESET_BUT_NOT_DRIVEN' defined in 'D:\Ensar\Tez\RV32I\.dvt\waivers.xml' at line 31 applied to 0 problems
Waiver 'SIGNAL_NOT_RESET' defined in 'D:\Ensar\Tez\RV32I\.dvt\waivers.xml' at line 34 applied to 0 problems
Waiver 'SIGNAL_RESET_BUT_NOT_DRIVEN' defined in 'D:\Ensar\Tez\RV32I\.dvt\waivers.xml' at line 37 applied to 1 problems
Waiver 'SIGNAL_NOT_RESET' defined in 'D:\Ensar\Tez\RV32I\.dvt\waivers.xml' at line 40 applied to 1 problems
There are 33 waived problems. Check the build log file for details:
D:\Ensar\Tez\RV32I\dvt_build.log
*** Total build time [3s.744ms] ***
