// Seed: 2554067386
module module_0 (
    input tri1 id_0
    , id_2
);
  logic [7:0] id_3;
  assign id_3 = id_3[-1];
  logic id_4;
  ;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    input wor id_4,
    output wire id_5,
    output tri0 id_6,
    input wor id_7,
    output wor id_8,
    input supply0 id_9,
    output tri1 id_10,
    output supply1 id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri id_14,
    input wor id_15,
    output tri1 id_16,
    output tri0 id_17#(
        .id_19(1),
        .id_20(1),
        .id_21(1),
        .id_22(1),
        .id_23(1'b0),
        .id_24(1)
    )
);
  task id_25(input id_26);
    input id_27;
    logic id_28 = id_7;
    if (1) id_28 = id_12 == id_3 + id_22;
  endtask
  module_0 modCall_1 (id_3);
endmodule
