// Seed: 2615982520
module module_0 #(
    parameter id_5 = 32'd7
) ();
  wire id_1, id_2, id_3, id_4, _id_5;
  wire id_6;
  wire [-1 : id_5] id_7;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd60,
    parameter id_3 = 32'd36,
    parameter id_4 = 32'd55,
    parameter id_5 = 32'd70
) (
    _id_1,
    id_2[1>=1 : id_4],
    _id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire _id_5;
  output wire _id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  output wire _id_1;
  module_0 modCall_1 ();
  wire [id_3 : -1 'h0] id_10[-1  -  id_1 : id_5];
  wire id_11;
endmodule
