The repository contains verilog code for a RISC-V CPU that implements following instructions.
1. 
