Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  f:/intelfpga/18.0/quartus/bin64/
Quartus sim root      :  f:/intelfpga/18.0/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  nios2_SG_DMA_test.vo
Sim SDF file          :  nios2_SG_DMA_test__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script f:/intelfpga/18.0/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File nios2_SG_DMA_test_run_msim_gate_verilog.do already exists - backing up current file as nios2_SG_DMA_test_run_msim_gate_verilog.do.bak
Probing transcript
ModelSim Info: # Reading D:/modeltech64_10.5/tcl/vsim/pref.tcl
ModelSim Info: # //  ModelSim SE-64 10.5 Feb 13 2016 
ModelSim Info: # //
ModelSim Info: # //  Copyright 1991-2016 Mentor Graphics Corporation
ModelSim Info: # //  All Rights Reserved.
ModelSim Info: # //
ModelSim Info: # //  ModelSim SE-64 and its associated documentation contain trade
ModelSim Info: # //  secrets and commercial or financial information that are the property of
ModelSim Info: # //  Mentor Graphics Corporation and are privileged, confidential,
ModelSim Info: # //  and exempt from disclosure under the Freedom of Information Act,
ModelSim Info: # //  5 U.S.C. Section 552. Furthermore, this information
ModelSim Info: # //  is prohibited from disclosure under the Trade Secrets Act,
ModelSim Info: # //  18 U.S.C. Section 1905.
ModelSim Info: # //
ModelSim Info: # do nios2_SG_DMA_test_run_msim_gate_verilog.do
ModelSim Info: # if ![file isdirectory verilog_libs] {
ModelSim Info: # 	file mkdir verilog_libs
ModelSim Info: # }
ModelSim Info: # 
ModelSim Info: # vlib verilog_libs/altera_ver
ModelSim Warning: # ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver
ModelSim Info: # Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver 
ModelSim Info: # Copying D:/modeltech64_10.5/win64/../modelsim.ini to modelsim.ini
ModelSim Info: # Modifying modelsim.ini
ModelSim Info: # vlog -vlog01compat -work altera_ver {f:/intelfpga/18.0/quartus/eda/sim_lib/altera_primitives.v}
ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
ModelSim Info: # Start time: 18:33:02 on Aug 10,2019
ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work altera_ver f:/intelfpga/18.0/quartus/eda/sim_lib/altera_primitives.v 
ModelSim Info: # -- Compiling module global
ModelSim Info: # -- Compiling module carry
ModelSim Info: # -- Compiling module cascade
ModelSim Info: # -- Compiling module carry_sum
ModelSim Info: # -- Compiling module exp
ModelSim Info: # -- Compiling module soft
ModelSim Info: # -- Compiling module opndrn
ModelSim Info: # -- Compiling module row_global
ModelSim Info: # -- Compiling module TRI
ModelSim Info: # -- Compiling module lut_input
ModelSim Info: # -- Compiling module lut_output
ModelSim Info: # -- Compiling module latch
ModelSim Info: # -- Compiling module dlatch
ModelSim Info: # -- Compiling module prim_gdff
ModelSim Info: # -- Compiling module dff
ModelSim Info: # -- Compiling module dffe
ModelSim Info: # -- Compiling module dffea
ModelSim Info: # -- Compiling module dffeas
ModelSim Info: # -- Compiling module dffeas_pr
ModelSim Info: # -- Compiling module prim_gtff
ModelSim Info: # -- Compiling module tff
ModelSim Info: # -- Compiling module tffe
ModelSim Info: # -- Compiling module prim_gjkff
ModelSim Info: # -- Compiling module jkff
ModelSim Info: # -- Compiling module jkffe
ModelSim Info: # -- Compiling module prim_gsrff
ModelSim Info: # -- Compiling module srff
ModelSim Info: # -- Compiling module srffe
ModelSim Info: # -- Compiling module clklock
ModelSim Info: # -- Compiling module alt_inbuf
ModelSim Info: # -- Compiling module alt_outbuf
ModelSim Info: # -- Compiling module alt_outbuf_tri
ModelSim Info: # -- Compiling module alt_iobuf
ModelSim Info: # -- Compiling module alt_inbuf_diff
ModelSim Info: # -- Compiling module alt_outbuf_diff
ModelSim Info: # -- Compiling module alt_outbuf_tri_diff
ModelSim Info: # -- Compiling module alt_iobuf_diff
ModelSim Info: # -- Compiling module alt_bidir_diff
ModelSim Info: # -- Compiling module alt_bidir_buf
ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW
ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH
ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
ModelSim Info: # 
ModelSim Info: # Top level modules:
ModelSim Info: # 	global
ModelSim Info: # 	carry
ModelSim Info: # 	cascade
ModelSim Info: # 	carry_sum
ModelSim Info: # 	exp
ModelSim Info: # 	soft
ModelSim Info: # 	opndrn
ModelSim Info: # 	row_global
ModelSim Info: # 	TRI
ModelSim Info: # 	lut_input
ModelSim Info: # 	lut_output
ModelSim Info: # 	latch
ModelSim Info: # 	dlatch
ModelSim Info: # 	dff
ModelSim Info: # 	dffe
ModelSim Info: # 	dffea
ModelSim Info: # 	dffeas
ModelSim Info: # 	dffeas_pr
ModelSim Info: # 	tff
ModelSim Info: # 	tffe
ModelSim Info: # 	jkff
ModelSim Info: # 	jkffe
ModelSim Info: # 	srff
ModelSim Info: # 	srffe
ModelSim Info: # 	clklock
ModelSim Info: # 	alt_inbuf
ModelSim Info: # 	alt_outbuf
ModelSim Info: # 	alt_outbuf_tri
ModelSim Info: # 	alt_iobuf
ModelSim Info: # 	alt_inbuf_diff
ModelSim Info: # 	alt_outbuf_diff
ModelSim Info: # 	alt_outbuf_tri_diff
ModelSim Info: # 	alt_iobuf_diff
ModelSim Info: # 	alt_bidir_diff
ModelSim Info: # 	alt_bidir_buf
ModelSim Info: # End time: 18:33:03 on Aug 10,2019, Elapsed time: 0:00:01
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # 
ModelSim Info: # vlib verilog_libs/cycloneive_ver
ModelSim Warning: # ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
ModelSim Info: # vmap cycloneive_ver ./verilog_libs/cycloneive_ver
ModelSim Info: # Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
ModelSim Info: # vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
ModelSim Info: # Modifying modelsim.ini
ModelSim Info: # vlog -vlog01compat -work cycloneive_ver {f:/intelfpga/18.0/quartus/eda/sim_lib/cycloneive_atoms.v}
ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
ModelSim Info: # Start time: 18:33:03 on Aug 10,2019
ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cycloneive_ver f:/intelfpga/18.0/quartus/eda/sim_lib/cycloneive_atoms.v 
ModelSim Info: # -- Compiling UDP CYCLONEIVE_PRIM_DFFE
ModelSim Info: # -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
ModelSim Info: # -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
ModelSim Info: # -- Compiling module cycloneive_dffe
ModelSim Info: # -- Compiling module cycloneive_mux21
ModelSim Info: # -- Compiling module cycloneive_mux41
ModelSim Info: # -- Compiling module cycloneive_and1
ModelSim Info: # -- Compiling module cycloneive_and16
ModelSim Info: # -- Compiling module cycloneive_bmux21
ModelSim Info: # -- Compiling module cycloneive_b17mux21
ModelSim Info: # -- Compiling module cycloneive_nmux21
ModelSim Info: # -- Compiling module cycloneive_b5mux21
ModelSim Info: # -- Compiling module cycloneive_latch
ModelSim Info: # -- Compiling module cycloneive_routing_wire
ModelSim Info: # -- Compiling module cycloneive_m_cntr
ModelSim Info: # -- Compiling module cycloneive_n_cntr
ModelSim Info: # -- Compiling module cycloneive_scale_cntr
ModelSim Info: # -- Compiling module cycloneive_pll_reg
ModelSim Info: # -- Compiling module cycloneive_pll
ModelSim Info: # -- Compiling module cycloneive_lcell_comb
ModelSim Info: # -- Compiling module cycloneive_ff
ModelSim Info: # -- Compiling module cycloneive_ram_pulse_generator
ModelSim Info: # -- Compiling module cycloneive_ram_register
ModelSim Info: # -- Compiling module cycloneive_ram_block
ModelSim Info: # -- Compiling module cycloneive_mac_data_reg
ModelSim Info: # -- Compiling module cycloneive_mac_sign_reg
ModelSim Info: # -- Compiling module cycloneive_mac_mult_internal
ModelSim Info: # -- Compiling module cycloneive_mac_mult
ModelSim Info: # -- Compiling module cycloneive_mac_out
ModelSim Info: # -- Compiling module cycloneive_io_ibuf
ModelSim Info: # -- Compiling module cycloneive_io_obuf
ModelSim Info: # -- Compiling module cycloneive_ddio_out
ModelSim Info: # -- Compiling module cycloneive_ddio_oe
ModelSim Info: # -- Compiling module cycloneive_pseudo_diff_out
ModelSim Info: # -- Compiling module cycloneive_io_pad
ModelSim Info: # -- Compiling module cycloneive_asmiblock
ModelSim Info: # -- Compiling module cycloneive_ena_reg
ModelSim Info: # -- Compiling module cycloneive_clkctrl
ModelSim Info: # -- Compiling module cycloneive_rublock
ModelSim Info: # -- Compiling module cycloneive_apfcontroller
ModelSim Info: # -- Compiling module cycloneive_termination_ctrl
ModelSim Info: # -- Compiling module cycloneive_termination_rupdn
ModelSim Info: # -- Compiling module cycloneive_termination
ModelSim Info: # -- Compiling module cycloneive_jtag
ModelSim Info: # -- Compiling module cycloneive_crcblock
ModelSim Info: # -- Compiling module cycloneive_oscillator
ModelSim Info: # 
ModelSim Info: # Top level modules:
ModelSim Info: # 	cycloneive_dffe
ModelSim Info: # 	cycloneive_and1
ModelSim Info: # 	cycloneive_and16
ModelSim Info: # 	cycloneive_bmux21
ModelSim Info: # 	cycloneive_b17mux21
ModelSim Info: # 	cycloneive_nmux21
ModelSim Info: # 	cycloneive_b5mux21
ModelSim Info: # 	cycloneive_pll_reg
ModelSim Info: # 	cycloneive_pll
ModelSim Info: # 	cycloneive_lcell_comb
ModelSim Info: # 	cycloneive_ff
ModelSim Info: # 	cycloneive_ram_block
ModelSim Info: # 	cycloneive_mac_mult
ModelSim Info: # 	cycloneive_mac_out
ModelSim Info: # 	cycloneive_io_ibuf
ModelSim Info: # 	cycloneive_io_obuf
ModelSim Info: # 	cycloneive_ddio_out
ModelSim Info: # 	cycloneive_ddio_oe
ModelSim Info: # 	cycloneive_pseudo_diff_out
ModelSim Info: # 	cycloneive_io_pad
ModelSim Info: # 	cycloneive_asmiblock
ModelSim Info: # 	cycloneive_clkctrl
ModelSim Info: # 	cycloneive_rublock
ModelSim Info: # 	cycloneive_apfcontroller
ModelSim Info: # 	cycloneive_termination
ModelSim Info: # 	cycloneive_jtag
ModelSim Info: # 	cycloneive_crcblock
ModelSim Info: # 	cycloneive_oscillator
ModelSim Info: # End time: 18:33:03 on Aug 10,2019, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # 
ModelSim Info: # if {[file exists gate_work]} {
ModelSim Info: # 	vdel -lib gate_work -all
ModelSim Info: # }
ModelSim Info: # vlib gate_work
ModelSim Info: # vmap work gate_work
ModelSim Info: # Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
ModelSim Info: # vmap work gate_work 
ModelSim Info: # Modifying modelsim.ini
ModelSim Info: # 
ModelSim Info: # vlog -vlog01compat -work work +incdir+. {nios2_SG_DMA_test.vo}
ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
ModelSim Info: # Start time: 18:33:04 on Aug 10,2019
ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." nios2_SG_DMA_test.vo 
ModelSim Info: # -- Compiling module PCS_TOP
ModelSim Info: # -- Compiling module hard_block
ModelSim Info: # 
ModelSim Info: # Top level modules:
ModelSim Info: # 	PCS_TOP
ModelSim Info: # End time: 18:33:05 on Aug 10,2019, Elapsed time: 0:00:01
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # 
ModelSim Info: # vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/vlc_m_8x_syn/7_vlc_m_8x_syn_quatus_e6_tx_rx/src {C:/Users/Administrator/Desktop/vlc_m_8x_syn/7_vlc_m_8x_syn_quatus_e6_tx_rx/src/tb_rs_manchester_switchable.v}
ModelSim Info: # Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
ModelSim Info: # Start time: 18:33:05 on Aug 10,2019
ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/vlc_m_8x_syn/7_vlc_m_8x_syn_quatus_e6_tx_rx/src" C:/Users/Administrator/Desktop/vlc_m_8x_syn/7_vlc_m_8x_syn_quatus_e6_tx_rx/src/tb_rs_manchester_switchable.v 
ModelSim Info: # -- Compiling module tb_rs_manchester_switchable
ModelSim Info: # 
ModelSim Info: # Top level modules:
ModelSim Info: # 	tb_rs_manchester_switchable
ModelSim Info: # End time: 18:33:05 on Aug 10,2019, Elapsed time: 0:00:00
ModelSim Info: # Errors: 0, Warnings: 0
ModelSim Info: # 
ModelSim Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  tb_rs_manchester_switchable
ModelSim Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" tb_rs_manchester_switchable 
ModelSim Info: # Start time: 18:33:05 on Aug 10,2019
ModelSim Info: # ** Note: (vsim-3812) Design is being optimized...
ModelSim Error: # ** Error: C:/Users/Administrator/Desktop/vlc_m_8x_syn/7_vlc_m_8x_syn_quatus_e6_tx_rx/src/tb_rs_manchester_switchable.v(103): Module 'pat_gen_switchable' is not defined.
ModelSim Error: # ** Error: C:/Users/Administrator/Desktop/vlc_m_8x_syn/7_vlc_m_8x_syn_quatus_e6_tx_rx/src/tb_rs_manchester_switchable.v(153): Module 'ps_avalon_tx_2_tx_interface' is not defined.
ModelSim Error: # ** Error: C:/Users/Administrator/Desktop/vlc_m_8x_syn/7_vlc_m_8x_syn_quatus_e6_tx_rx/src/tb_rs_manchester_switchable.v(175): Module 'frame_eof_regen' is not defined.
ModelSim Error: # ** Error: C:/Users/Administrator/Desktop/vlc_m_8x_syn/7_vlc_m_8x_syn_quatus_e6_tx_rx/src/tb_rs_manchester_switchable.v(198): Module 'pac_chek' is not defined.
ModelSim Info: # Optimization failed
ModelSim Info: # Error loading design
ModelSim Info: # Error: Error loading design
ModelSim Info: #        Pausing macro execution
ModelSim Info: # MACRO ./nios2_SG_DMA_test_run_msim_gate_verilog.do PAUSED at line 24
ModelSim Info: # End time: 18:33:15 on Aug 10,2019, Elapsed time: 0:00:10
ModelSim Info: # Errors: 4, Warnings: 0
Error: Errors encountered while running modelsim do file
Error: NativeLink simulation flow was NOT successful



================The following additional information is provided to help identify the cause of error while running nativelink scripts=================
Nativelink TCL script failed with errorCode:  1
Nativelink TCL script failed with errorInfo:  1
    (procedure "launch_sim" line 1)
    invoked from within
"launch_sim launch_args_hash"
    ("eval" body line 1)
    invoked from within
"eval launch_sim launch_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
                set savedCode $::errorCode
                set savedInfo $::errorInfo
                error $result $..."
    invoked from within
"if [catch {eval launch_sim launch_args_hash} result ] {
            set status 1
            if [ info exists ::errorCode ] {
                set save..."
    (procedure "run_sim" line 74)
    invoked from within
"run_sim run_sim_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
            set savedCode $::errorCode
            set savedInfo $::errorInfo
            error "$result" $savedInfo ..."
    (procedure "run_eda_simulation_tool" line 334)
    invoked from within
"run_eda_simulation_tool eda_opts_hash"
