// Seed: 3489699759
module module_0 (
    output supply1 id_0
);
  reg id_2 = 1;
  assign id_2 = id_2;
  final id_2 <= 1;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    output wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    input tri id_7,
    output wand id_8,
    input wire id_9,
    input tri0 id_10,
    input tri0 id_11,
    output supply0 id_12,
    input uwire id_13,
    output wire id_14,
    input wor id_15,
    input supply1 id_16,
    input wor id_17,
    input wire id_18,
    input tri id_19,
    output tri0 id_20,
    output uwire id_21,
    output tri0 id_22,
    output wire id_23,
    output uwire id_24
);
  id_26 :
  assert property (@(1'b0) {(id_5) {id_9}})
  else;
  module_0(
      id_2
  );
endmodule
