Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'led' [C:/Users/hanka/Desktop/ECE 230L/ece230L/lab6/class/test.v:18]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Users/hanka/Desktop/ECE 230L/ece230L/lab6/class/top.v:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab6/class/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab6/class/light.v" Line 1. Module light doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab6/class/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab6/class/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab6/class/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab6/class/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab6/class/light.v" Line 1. Module light doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab6/class/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab6/class/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/hanka/Desktop/ECE 230L/ece230L/lab6/class/full_adder.v" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
