 
 
 
 2
技術研發成果說明： 
 
Because of its insulating nature, for high-power operation of a light-emitting diode (LED), 
sapphire substrate is not a favored choice for growing nitride compounds. However, because of 
the high cost or immature hetero-epitaxial growth of other substrate materials, sapphire is still 
the most widely used substrate material. To improve electrical and heat conductivities in 
high-power operation of an LED, sapphire substrate liftoff for implementing the vertical LED 
configuration becomes an important issue [1-8]. Currently, the most commonly used technique 
for removing sapphire substrate is laser liftoff [9,10]. However, in this technique, with 
high-power ultraviolet (UV) laser illumination, the heating process can be non-uniform over 
the wafer such that it can be cracked [9,10]. Also, the LED epitaxial structure can be damaged 
[11-14]. Besides, the cost of this technique is quite high. Therefore, a lower-cost, 
epitaxy-friendly technique for sapphire substrate liftoff will benefit the development of vertical 
LED.  
 In this letter, we report the process of sapphire substrate liftoff based on the 
combination of the photoelectrochemical (PEC) wet etching [15] and epitaxial lateral 
overgrowth (ELOG) [16] techniques. During the ELOG process, air gaps are formed above the 
deposited SiO2 masks. The air gaps allow the PEC electrolyte to approach the GaN portions 
above the SiO2 masks for effective liftoff etching. The liftoff etching process will be 
demonstrated and interpreted. A vertical LED is fabricated based on this liftoff method.  
 ELOG is performed with metalorganic chemical vapor deposition on a 
one-dimensional (1-D) SiO2-mask patterned GaN template of ~400nm in thickness, which is 
grown on c-plane sapphire substrate. The periodical SiO2 masks are 8 m in width and 5 m in 
spacing (window). In ELOG, coalescence can be completed after 8-10 m growth of GaN. 
Above a SiO2 mask (a stripe), a 1-D air gap with a roughly triangular shape (~1.5 m in basal 
dimension and ~8 m in height) is formed, as shown in the cross-sectional scanning electron 
microscopy (SEM) image of Fig. 1(a). After coalescence overgrowth is completed, an LED 
structure can be grown on the top (not shown in Fig. 1(a)). For demonstrating vertical LED 
fabrication, an LED structure, consisting of a 2-m n-GaN layer, five InGaN/GaN quantum 
wells (3 nm in well thickness and 10 nm in barrier thickness), and a 120-nm p-GaN layer, is 
deposited on an ELOG template.  
 Before PEC etching for sapphire substrate liftoff, the epitaxial surface (the p-type layer 
surface) is covered by a 150-nm Ni layer and then a 2-m Au layer for p-type contact and wafer 
bonding. The epitaxial side is wafer-bonded onto an Au-coated Si substrate at 300 oC. After the 
bottom side of sapphire substrate is polished, the sample is ready for PEC liftoff. In PEC 
etching, we use 0.5 M KOH solution as the electrolyte and a Pt wire as the cathode. Electrically 
contacted through the aforementioned thick Au layer, the nitride sample serves as the anode in 
the PEC interaction. The interaction is activated by illuminating the sample from the sapphire 
side with a xenon lamp of 15.92 W/cm2 in power density. Figures 1(b)-1(d) show the 
tilted-angle SEM images of the sample around a window region after PEC etching of 5, 10, and 
15 min, respectively. Here, in each figure, the two residual SiO2 masks (partially removed) can 
be seen in the light-grey portions. In Fig. 1(b), the two dark spots at the lower corners of the 
GaN layer, indicated by the two dark arrows, correspond to the edges of the two neighboring 
air gaps above the two SiO2 masks. Here, one can also see that a narrow gap is formed between 
a SiO2 mask and GaN on either side the window region. Such a narrow gap extends into the 
window region. However, in the stage of Fig. 1(b), GaN is still bonded with sapphire around 
the center of the window region. After PEC etching of 10 min, as shown in Fig. 1(c), the gap 
 
 
 
 4
growth across the wafer. The normalized relative external quantum efficiencies (EQEs) plotted 
with the right ordinate in Fig 5 show that with the vertical LED structure, the droop effect is 
significantly reduced. The quality of the fabricated vertical LED can be improved by reducing 
the detrimental effect of the wafer bonding process on the p-contact and optimizing the ELOG 
process. 
 In summary, the process of sapphire substrate liftoff for vertical LED fabrication based 
on the combination of the PEC etching and ELOG techniques has been demonstrated. The 
effective process relied on the air gap formation during ELOG on a GaN template such that 
PEC electrolyte could approach the GaN portions above the SiO2 masks. Also, the GaN 
template must be thin enough for the illuminating UV light to reach the GaN portions above the 
SiO2 masks. It was shown that PEC etching started from a very thin layer of GaN right above a 
SiO2 mask. It then extended into the window regions of ELOG to completely separate GaN 
from sapphire. The performances of a vertical LED were also demonstrated. 
 
References: 
1. S. W. Lee, J. S. Ha, H. J. Lee, H. J. Lee, H. Goto, T. Hanada, T. Goto, K. Fujii, M. W. Cho, 
and T. Yao, Appl. Phys. Lett. 94, 082105 (2009). 
2. H. M. Kim, J. E. Oh, and T. W. Kang, Mat. Lett. 47, 276 (2001). 
3. A. D. Williams and T. D. Moustakas, J. Crystal Growth 300, 37 (2007). 
4. Y. K. Song, M. Diagne, H. Zhou, A. V. Nurmikko, C. C. Coman, R. S. Kern, F. A. Kish, and 
M. R. Krames, Appl. Phys. Lett. 74, 3720 (1999). 
5. S. J. Wang, K. M. Uang, S. L. Chen, Y. C. Yang, S. C. Chang, T. M. Chen, C. H. Chen, and 
B. W. Liou, Appl. Phys. Lett. 87, 011111 (2005). 
6. H. Kim, K. K. Kim, K. K. Choi, H. Kim, J. O. Song, J. Cho, K. H. Baik, C. Sone, Y. Park, 
and T. Y. Seong, Appl. Phys. Lett. 91, 023510 (2007). 
7. X. A. Cao and S. D. Arthur, Appl. Phys. Lett. 85, 3971 (2004). 
8. T. Fujii, Y. Gao, R. Sharma, E. L. Hu, S. P. DenBaars, and S. Nakamura, Appl. Phys. Lett. 
84, 855 (2004). 
9. W. S. Wong, T. Sands, and N. W. Cheung, Appl. Phys. Lett. 72, 599 (1998). 
10. M. K. Kelly, R. P. Vaudo, V. M. Phanse, L. Gorgens, O. Ambacher, and M. Stutzmann, Jpn. 
J. Appl. Phys. 38, L217 (1999). 
11. W. S. Wong, Y. Cho, E. R. Weber, T. Sands, K. M. Yu, J. Krüger, A. B. Wengrow, and N. 
W. Cheung, Appl. Phys. Lett. 75, 1887 (1999). 
12. Y. S. Wu, J. H. Cheng, W. C. Peng, and H. Ouyang, Appl. Phys. Lett. 90, 251110 (2007). 
13. W. H. Chen, X. N. Kang, X. D. Hu, R. Lee, Y. J. Wang, T. J. Yu, Z. J. Yang, G. Y. Zhang, 
L. Shan, K. X. Liu, X. D. Shan, L. P. You, and D. P. Yu, Appl. Phys. Lett. 91, 121114 
(2007). 
14. H. P. Ho, K. C. Lo, G. G. Siu, C. Surya, K. F. Li, and K. W. Cheah, Mater. Chem. Phys. 81, 
99 (2003). 
15. R. Sharma, E. D. Haberer, C. Meier, E. L. Hu, and S. Nakamura, Appl. Phys. Lett. 87, 
051107 (2005). 
16. K. Hiramatsu, J. Phys.: Condens. Matter 13, 6961 (2001). 
 
 
 
 
 
 6
 
 
 
 
 
 
 
 
 
Fig. 2 Schematic drawings to demonstrate the PEC etching process. The pink regions represent 
the space filled with KOH electrolyte. 
UV light 
KOH solution GaN 
Sapphire 
SiO2 
Au 
(a
Sapphire
UV light 
(b) 
Sapphire 
UV light 
(c) 
Sapphire
UV light 
(d) 
 
 
 
 8
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4 I-V curves of the fabricated vertical LED (sample A) and the reference LED (sample B). 
The insert shows the emission spectra at 20 mA in injection current of the two samples. 
-4 -2 0 2 4 6 8
0.00
0.02
0.04
0.06
0.08
0.10
C
ur
re
nt
 (A
)
Voltage (V)
420 450 480 510 540
0
40
80
120
160
200
In
te
ns
ity
 (a
. u
.)
Wavelength (nm)
A
B
A
B
C
ur
re
nt
 (A
)
In
te
ns
ity
 (a
. u
.)
 
 
 
 10
技術特點說明： 
 
為了各種應用，高功率LED製作已成為發展重點，發展高功率LED目前主流方向為製作
垂直式LED，亦即將Sapphire基板剝離，直接在磊晶片上下兩面製作電極，如此則因電
流垂直流動較沒有電流crowding的問題，同時也因原來n-型邊導熱較差的Sapphire基板
被剝離，可在p-型邊換上導熱較好的新基板，因此元件散熱較有效，輸出功率即可提高。
然而目前從事高功率LED製作仍面臨一些問題：第一問題乃是Sapphire基板的剝離，目
前廣為使用的方法即是雷射剝離，亦即以紫外光雷射掃瞄照射Sapphire基板背面，解離
於Sapphire基板與氮化鎵層界面附近晶體品質較差、缺陷較多的材料，從而剝離Sapphire
基板。然而這種紫外光雷射照射技術容易造成LED磊晶結構(尤其是量子井部份)破壞，
同時以紫外光雷射照射來加熱不易均勻，容易造成晶圓崩裂。此外該技術專利的保護更
造成LED廠商使用它時成本提高。因此我們有必要尋求其他適合業界量產使用的
Sapphire基板剝離技術，我們所提出的技術係使用濕式蝕刻，沒有上述雷射剝離的缺點，
值得發展。 
 
 
可利用之產業及可開發之產品： 
 
發光二極體及固態照明產業 
 
 
推廣及運用的價值：如增加產值、增加附加價值或營利、增加投資/設廠、
增加就業人數………等。 
尚無 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：楊志忠 計畫編號：99-2622-E-002-022-CC2 
計畫名稱：高效率垂直型發光二極體之研發(1/3) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 1 1 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 6 6 100%  
博士生 10 10 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 1 1 100% 
人次 
 
期刊論文 4 4 100%  
研究報告/技術報告 0 0 100%  
研討會論文 10 10 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 1 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
