<stg><name>sobel</name>


<trans_list>

<trans id="647" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="2" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="34" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="38" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="71" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="24" op_0_bw="64">
<![CDATA[
:0 %line_buf = alloca i64

]]></Node>
<StgValue><ssdm name="line_buf"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln76 = br void %loadstoreloop

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
loadstoreloop:0 %empty = phi i5, void, i5 %empty_28, void %loadstoreloop.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loadstoreloop:1 %exitcond6216 = icmp_eq  i5 %empty, i5

]]></Node>
<StgValue><ssdm name="exitcond6216"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loadstoreloop:2 %empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loadstoreloop:3 %empty_28 = add i5 %empty, i5

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loadstoreloop:4 %br_ln0 = br i1 %exitcond6216, void %loadstoreloop.split, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="5">
<![CDATA[
loadstoreloop.split:1 %empty_29 = trunc i5 %empty

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
loadstoreloop.split:3 %tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %empty, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
loadstoreloop.split:4 %tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_1, i3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loadstoreloop.split:7 %empty_30 = or i5 %empty, i5

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loadstoreloop.split:8 %empty_31 = icmp_ugt  i5 %tmp_2, i5 %empty_30

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
loadstoreloop.split:9 %empty_32 = select i1 %empty_31, i5 %tmp_2, i5 %empty_30

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
loadstoreloop.split:10 %empty_33 = select i1 %empty_31, i5 %empty_30, i5 %tmp_2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loadstoreloop.split:11 %empty_34 = sub i5, i5 %empty_32

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="5">
<![CDATA[
loadstoreloop.split:12 %empty_35 = zext i5 %empty_33

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="5">
<![CDATA[
loadstoreloop.split:13 %empty_36 = zext i5 %empty_34

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
loadstoreloop.split:14 %empty_37 = select i1 %empty_31, i24, i24

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
loadstoreloop.split:15 %empty_38 = shl i24, i24 %empty_35

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
loadstoreloop.split:16 %empty_39 = lshr i24, i24 %empty_36

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
loadstoreloop.split:17 %p_demorgan = and i24 %empty_38, i24 %empty_39

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
loadstoreloop.split:18 %empty_40 = and i24 %empty_37, i24 %p_demorgan

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
loadstoreloop.split:2 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %empty_29, i6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:5 %p_cast4 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:6 %line_buf_addr = getelementptr i24 %line_buf, i64, i64 %p_cast4

]]></Node>
<StgValue><ssdm name="line_buf_addr"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="2">
<![CDATA[
loadstoreloop.split:20 %empty_41 = zext i2 %tmp_1

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loadstoreloop.split:21 %mask = shl i3, i3 %empty_41

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:22 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:23 %empty_42 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:24 %p_cast7 = zext i9 %empty_42

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:25 %line_buf_addr_1 = getelementptr i24 %line_buf, i64, i64 %p_cast7

]]></Node>
<StgValue><ssdm name="line_buf_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:27 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_1, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:28 %empty_43 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:29 %p_cast8 = zext i9 %empty_43

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:30 %line_buf_addr_2 = getelementptr i24 %line_buf, i64, i64 %p_cast8

]]></Node>
<StgValue><ssdm name="line_buf_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:32 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_2, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:33 %empty_44 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:34 %p_cast9 = zext i9 %empty_44

]]></Node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:35 %line_buf_addr_3 = getelementptr i24 %line_buf, i64, i64 %p_cast9

]]></Node>
<StgValue><ssdm name="line_buf_addr_3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:37 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_3, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:38 %empty_45 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:39 %p_cast10 = zext i9 %empty_45

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:40 %line_buf_addr_4 = getelementptr i24 %line_buf, i64, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="line_buf_addr_4"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:42 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_4, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:43 %empty_46 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:44 %p_cast11 = zext i9 %empty_46

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:45 %line_buf_addr_5 = getelementptr i24 %line_buf, i64, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="line_buf_addr_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:47 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_5, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:48 %empty_47 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:49 %p_cast12 = zext i9 %empty_47

]]></Node>
<StgValue><ssdm name="p_cast12"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:50 %line_buf_addr_6 = getelementptr i24 %line_buf, i64, i64 %p_cast12

]]></Node>
<StgValue><ssdm name="line_buf_addr_6"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:52 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_6, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:53 %empty_48 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:54 %p_cast13 = zext i9 %empty_48

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:55 %line_buf_addr_7 = getelementptr i24 %line_buf, i64, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="line_buf_addr_7"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:57 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_7, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:58 %empty_49 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:59 %p_cast14 = zext i9 %empty_49

]]></Node>
<StgValue><ssdm name="p_cast14"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:60 %line_buf_addr_8 = getelementptr i24 %line_buf, i64, i64 %p_cast14

]]></Node>
<StgValue><ssdm name="line_buf_addr_8"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:62 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_8, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:63 %empty_50 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:64 %p_cast15 = zext i9 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:65 %line_buf_addr_9 = getelementptr i24 %line_buf, i64, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="line_buf_addr_9"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:67 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_9, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:68 %empty_51 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:69 %p_cast16 = zext i9 %empty_51

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:70 %line_buf_addr_10 = getelementptr i24 %line_buf, i64, i64 %p_cast16

]]></Node>
<StgValue><ssdm name="line_buf_addr_10"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:72 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_10, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:73 %empty_52 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:74 %p_cast17 = zext i9 %empty_52

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:75 %line_buf_addr_11 = getelementptr i24 %line_buf, i64, i64 %p_cast17

]]></Node>
<StgValue><ssdm name="line_buf_addr_11"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:77 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_11, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:78 %empty_53 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:79 %p_cast18 = zext i9 %empty_53

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:80 %line_buf_addr_12 = getelementptr i24 %line_buf, i64, i64 %p_cast18

]]></Node>
<StgValue><ssdm name="line_buf_addr_12"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:82 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_12, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:83 %empty_54 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:84 %p_cast19 = zext i9 %empty_54

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:85 %line_buf_addr_13 = getelementptr i24 %line_buf, i64, i64 %p_cast19

]]></Node>
<StgValue><ssdm name="line_buf_addr_13"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:87 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_13, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:88 %empty_55 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:89 %p_cast20 = zext i9 %empty_55

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:90 %line_buf_addr_14 = getelementptr i24 %line_buf, i64, i64 %p_cast20

]]></Node>
<StgValue><ssdm name="line_buf_addr_14"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:92 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_14, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:93 %empty_56 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:94 %p_cast21 = zext i9 %empty_56

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:95 %line_buf_addr_15 = getelementptr i24 %line_buf, i64, i64 %p_cast21

]]></Node>
<StgValue><ssdm name="line_buf_addr_15"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:97 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_15, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:98 %empty_57 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:99 %p_cast22 = zext i9 %empty_57

]]></Node>
<StgValue><ssdm name="p_cast22"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:100 %line_buf_addr_16 = getelementptr i24 %line_buf, i64, i64 %p_cast22

]]></Node>
<StgValue><ssdm name="line_buf_addr_16"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:102 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_16, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:103 %empty_58 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:104 %p_cast23 = zext i9 %empty_58

]]></Node>
<StgValue><ssdm name="p_cast23"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:105 %line_buf_addr_17 = getelementptr i24 %line_buf, i64, i64 %p_cast23

]]></Node>
<StgValue><ssdm name="line_buf_addr_17"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:107 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_17, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:108 %empty_59 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:109 %p_cast24 = zext i9 %empty_59

]]></Node>
<StgValue><ssdm name="p_cast24"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:110 %line_buf_addr_18 = getelementptr i24 %line_buf, i64, i64 %p_cast24

]]></Node>
<StgValue><ssdm name="line_buf_addr_18"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:112 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_18, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:113 %empty_60 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:114 %p_cast25 = zext i9 %empty_60

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:115 %line_buf_addr_19 = getelementptr i24 %line_buf, i64, i64 %p_cast25

]]></Node>
<StgValue><ssdm name="line_buf_addr_19"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:117 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_19, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:118 %empty_61 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:119 %p_cast26 = zext i9 %empty_61

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:120 %line_buf_addr_20 = getelementptr i24 %line_buf, i64, i64 %p_cast26

]]></Node>
<StgValue><ssdm name="line_buf_addr_20"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:122 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_20, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:123 %empty_62 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:124 %p_cast27 = zext i9 %empty_62

]]></Node>
<StgValue><ssdm name="p_cast27"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:125 %line_buf_addr_21 = getelementptr i24 %line_buf, i64, i64 %p_cast27

]]></Node>
<StgValue><ssdm name="line_buf_addr_21"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:127 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_21, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:128 %empty_63 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:129 %p_cast28 = zext i9 %empty_63

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:130 %line_buf_addr_22 = getelementptr i24 %line_buf, i64, i64 %p_cast28

]]></Node>
<StgValue><ssdm name="line_buf_addr_22"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:132 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_22, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:133 %empty_64 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:134 %p_cast29 = zext i9 %empty_64

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:135 %line_buf_addr_23 = getelementptr i24 %line_buf, i64, i64 %p_cast29

]]></Node>
<StgValue><ssdm name="line_buf_addr_23"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:137 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_23, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:138 %empty_65 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:139 %p_cast30 = zext i9 %empty_65

]]></Node>
<StgValue><ssdm name="p_cast30"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:140 %line_buf_addr_24 = getelementptr i24 %line_buf, i64, i64 %p_cast30

]]></Node>
<StgValue><ssdm name="line_buf_addr_24"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:142 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_24, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:143 %empty_66 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:144 %p_cast31 = zext i9 %empty_66

]]></Node>
<StgValue><ssdm name="p_cast31"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:145 %line_buf_addr_25 = getelementptr i24 %line_buf, i64, i64 %p_cast31

]]></Node>
<StgValue><ssdm name="line_buf_addr_25"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:147 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_25, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:148 %empty_67 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:149 %p_cast32 = zext i9 %empty_67

]]></Node>
<StgValue><ssdm name="p_cast32"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:150 %line_buf_addr_26 = getelementptr i24 %line_buf, i64, i64 %p_cast32

]]></Node>
<StgValue><ssdm name="line_buf_addr_26"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:152 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_26, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:153 %empty_68 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:154 %p_cast33 = zext i9 %empty_68

]]></Node>
<StgValue><ssdm name="p_cast33"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:155 %line_buf_addr_27 = getelementptr i24 %line_buf, i64, i64 %p_cast33

]]></Node>
<StgValue><ssdm name="line_buf_addr_27"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:157 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_27, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:158 %empty_69 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:159 %p_cast34 = zext i9 %empty_69

]]></Node>
<StgValue><ssdm name="p_cast34"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:160 %line_buf_addr_28 = getelementptr i24 %line_buf, i64, i64 %p_cast34

]]></Node>
<StgValue><ssdm name="line_buf_addr_28"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:162 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_28, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:163 %empty_70 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:164 %p_cast35 = zext i9 %empty_70

]]></Node>
<StgValue><ssdm name="p_cast35"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:165 %line_buf_addr_29 = getelementptr i24 %line_buf, i64, i64 %p_cast35

]]></Node>
<StgValue><ssdm name="line_buf_addr_29"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:167 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_29, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:168 %empty_71 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:169 %p_cast36 = zext i9 %empty_71

]]></Node>
<StgValue><ssdm name="p_cast36"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:170 %line_buf_addr_30 = getelementptr i24 %line_buf, i64, i64 %p_cast36

]]></Node>
<StgValue><ssdm name="line_buf_addr_30"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:172 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_30, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:173 %empty_72 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:174 %p_cast37 = zext i9 %empty_72

]]></Node>
<StgValue><ssdm name="p_cast37"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:175 %line_buf_addr_31 = getelementptr i24 %line_buf, i64, i64 %p_cast37

]]></Node>
<StgValue><ssdm name="line_buf_addr_31"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:177 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_31, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:178 %empty_73 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:179 %p_cast38 = zext i9 %empty_73

]]></Node>
<StgValue><ssdm name="p_cast38"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:180 %line_buf_addr_32 = getelementptr i24 %line_buf, i64, i64 %p_cast38

]]></Node>
<StgValue><ssdm name="line_buf_addr_32"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:182 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_32, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:183 %empty_74 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:184 %p_cast39 = zext i9 %empty_74

]]></Node>
<StgValue><ssdm name="p_cast39"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:185 %line_buf_addr_33 = getelementptr i24 %line_buf, i64, i64 %p_cast39

]]></Node>
<StgValue><ssdm name="line_buf_addr_33"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:187 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_33, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="233" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:188 %empty_75 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:189 %p_cast40 = zext i9 %empty_75

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:190 %line_buf_addr_34 = getelementptr i24 %line_buf, i64, i64 %p_cast40

]]></Node>
<StgValue><ssdm name="line_buf_addr_34"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:192 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_34, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:193 %empty_76 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:194 %p_cast41 = zext i9 %empty_76

]]></Node>
<StgValue><ssdm name="p_cast41"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:195 %line_buf_addr_35 = getelementptr i24 %line_buf, i64, i64 %p_cast41

]]></Node>
<StgValue><ssdm name="line_buf_addr_35"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:197 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_35, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:198 %empty_77 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:199 %p_cast42 = zext i9 %empty_77

]]></Node>
<StgValue><ssdm name="p_cast42"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:200 %line_buf_addr_36 = getelementptr i24 %line_buf, i64, i64 %p_cast42

]]></Node>
<StgValue><ssdm name="line_buf_addr_36"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:202 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_36, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:203 %empty_78 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:204 %p_cast43 = zext i9 %empty_78

]]></Node>
<StgValue><ssdm name="p_cast43"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:205 %line_buf_addr_37 = getelementptr i24 %line_buf, i64, i64 %p_cast43

]]></Node>
<StgValue><ssdm name="line_buf_addr_37"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:207 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_37, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="249" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:208 %empty_79 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:209 %p_cast44 = zext i9 %empty_79

]]></Node>
<StgValue><ssdm name="p_cast44"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:210 %line_buf_addr_38 = getelementptr i24 %line_buf, i64, i64 %p_cast44

]]></Node>
<StgValue><ssdm name="line_buf_addr_38"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:212 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_38, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:213 %empty_80 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:214 %p_cast45 = zext i9 %empty_80

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:215 %line_buf_addr_39 = getelementptr i24 %line_buf, i64, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="line_buf_addr_39"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:217 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_39, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="257" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:218 %empty_81 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="258" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:219 %p_cast46 = zext i9 %empty_81

]]></Node>
<StgValue><ssdm name="p_cast46"/></StgValue>
</operation>

<operation id="259" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:220 %line_buf_addr_40 = getelementptr i24 %line_buf, i64, i64 %p_cast46

]]></Node>
<StgValue><ssdm name="line_buf_addr_40"/></StgValue>
</operation>

<operation id="260" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:222 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_40, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="261" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:223 %empty_82 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="262" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:224 %p_cast47 = zext i9 %empty_82

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="263" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:225 %line_buf_addr_41 = getelementptr i24 %line_buf, i64, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="line_buf_addr_41"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:227 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_41, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="265" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:228 %empty_83 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:229 %p_cast48 = zext i9 %empty_83

]]></Node>
<StgValue><ssdm name="p_cast48"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:230 %line_buf_addr_42 = getelementptr i24 %line_buf, i64, i64 %p_cast48

]]></Node>
<StgValue><ssdm name="line_buf_addr_42"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:232 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_42, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:233 %empty_84 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:234 %p_cast49 = zext i9 %empty_84

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:235 %line_buf_addr_43 = getelementptr i24 %line_buf, i64, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="line_buf_addr_43"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:237 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_43, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:238 %empty_85 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:239 %p_cast50 = zext i9 %empty_85

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="275" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:240 %line_buf_addr_44 = getelementptr i24 %line_buf, i64, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="line_buf_addr_44"/></StgValue>
</operation>

<operation id="276" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:242 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_44, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="277" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:243 %empty_86 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="278" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:244 %p_cast51 = zext i9 %empty_86

]]></Node>
<StgValue><ssdm name="p_cast51"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:245 %line_buf_addr_45 = getelementptr i24 %line_buf, i64, i64 %p_cast51

]]></Node>
<StgValue><ssdm name="line_buf_addr_45"/></StgValue>
</operation>

<operation id="280" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:247 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_45, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:248 %empty_87 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:249 %p_cast52 = zext i9 %empty_87

]]></Node>
<StgValue><ssdm name="p_cast52"/></StgValue>
</operation>

<operation id="283" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:250 %line_buf_addr_46 = getelementptr i24 %line_buf, i64, i64 %p_cast52

]]></Node>
<StgValue><ssdm name="line_buf_addr_46"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:252 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_46, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:253 %empty_88 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:254 %p_cast53 = zext i9 %empty_88

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="287" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:255 %line_buf_addr_47 = getelementptr i24 %line_buf, i64, i64 %p_cast53

]]></Node>
<StgValue><ssdm name="line_buf_addr_47"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:257 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_47, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="289" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:258 %empty_89 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:259 %p_cast54 = zext i9 %empty_89

]]></Node>
<StgValue><ssdm name="p_cast54"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:260 %line_buf_addr_48 = getelementptr i24 %line_buf, i64, i64 %p_cast54

]]></Node>
<StgValue><ssdm name="line_buf_addr_48"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:262 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_48, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:263 %empty_90 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="294" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:264 %p_cast55 = zext i9 %empty_90

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="295" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:265 %line_buf_addr_49 = getelementptr i24 %line_buf, i64, i64 %p_cast55

]]></Node>
<StgValue><ssdm name="line_buf_addr_49"/></StgValue>
</operation>

<operation id="296" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:267 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_49, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="297" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:268 %empty_91 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:269 %p_cast56 = zext i9 %empty_91

]]></Node>
<StgValue><ssdm name="p_cast56"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:270 %line_buf_addr_50 = getelementptr i24 %line_buf, i64, i64 %p_cast56

]]></Node>
<StgValue><ssdm name="line_buf_addr_50"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:272 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_50, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="301" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:273 %empty_92 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="302" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:274 %p_cast57 = zext i9 %empty_92

]]></Node>
<StgValue><ssdm name="p_cast57"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:275 %line_buf_addr_51 = getelementptr i24 %line_buf, i64, i64 %p_cast57

]]></Node>
<StgValue><ssdm name="line_buf_addr_51"/></StgValue>
</operation>

<operation id="304" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:277 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_51, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="305" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:278 %empty_93 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:279 %p_cast58 = zext i9 %empty_93

]]></Node>
<StgValue><ssdm name="p_cast58"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:280 %line_buf_addr_52 = getelementptr i24 %line_buf, i64, i64 %p_cast58

]]></Node>
<StgValue><ssdm name="line_buf_addr_52"/></StgValue>
</operation>

<operation id="308" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:282 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_52, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="309" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:283 %empty_94 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="310" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:284 %p_cast59 = zext i9 %empty_94

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:285 %line_buf_addr_53 = getelementptr i24 %line_buf, i64, i64 %p_cast59

]]></Node>
<StgValue><ssdm name="line_buf_addr_53"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:287 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_53, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="313" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:288 %empty_95 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:289 %p_cast60 = zext i9 %empty_95

]]></Node>
<StgValue><ssdm name="p_cast60"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:290 %line_buf_addr_54 = getelementptr i24 %line_buf, i64, i64 %p_cast60

]]></Node>
<StgValue><ssdm name="line_buf_addr_54"/></StgValue>
</operation>

<operation id="316" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:292 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_54, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="317" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:293 %empty_96 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="318" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:294 %p_cast61 = zext i9 %empty_96

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="319" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:295 %line_buf_addr_55 = getelementptr i24 %line_buf, i64, i64 %p_cast61

]]></Node>
<StgValue><ssdm name="line_buf_addr_55"/></StgValue>
</operation>

<operation id="320" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:297 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_55, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="321" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:298 %empty_97 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:299 %p_cast62 = zext i9 %empty_97

]]></Node>
<StgValue><ssdm name="p_cast62"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:300 %line_buf_addr_56 = getelementptr i24 %line_buf, i64, i64 %p_cast62

]]></Node>
<StgValue><ssdm name="line_buf_addr_56"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:302 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_56, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:303 %empty_98 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:304 %p_cast63 = zext i9 %empty_98

]]></Node>
<StgValue><ssdm name="p_cast63"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:305 %line_buf_addr_57 = getelementptr i24 %line_buf, i64, i64 %p_cast63

]]></Node>
<StgValue><ssdm name="line_buf_addr_57"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:307 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_57, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="329" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:308 %empty_99 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="330" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:309 %p_cast64 = zext i9 %empty_99

]]></Node>
<StgValue><ssdm name="p_cast64"/></StgValue>
</operation>

<operation id="331" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:310 %line_buf_addr_58 = getelementptr i24 %line_buf, i64, i64 %p_cast64

]]></Node>
<StgValue><ssdm name="line_buf_addr_58"/></StgValue>
</operation>

<operation id="332" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:312 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_58, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="333" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:313 %empty_100 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="334" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:314 %p_cast65 = zext i9 %empty_100

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>

<operation id="335" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:315 %line_buf_addr_59 = getelementptr i24 %line_buf, i64, i64 %p_cast65

]]></Node>
<StgValue><ssdm name="line_buf_addr_59"/></StgValue>
</operation>

<operation id="336" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:317 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_59, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="337" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:318 %empty_101 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="338" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:319 %p_cast66 = zext i9 %empty_101

]]></Node>
<StgValue><ssdm name="p_cast66"/></StgValue>
</operation>

<operation id="339" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:320 %line_buf_addr_60 = getelementptr i24 %line_buf, i64, i64 %p_cast66

]]></Node>
<StgValue><ssdm name="line_buf_addr_60"/></StgValue>
</operation>

<operation id="340" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:322 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_60, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="341" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:323 %empty_102 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="342" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:324 %p_cast67 = zext i9 %empty_102

]]></Node>
<StgValue><ssdm name="p_cast67"/></StgValue>
</operation>

<operation id="343" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:325 %line_buf_addr_61 = getelementptr i24 %line_buf, i64, i64 %p_cast67

]]></Node>
<StgValue><ssdm name="line_buf_addr_61"/></StgValue>
</operation>

<operation id="344" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:327 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_61, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="345" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loadstoreloop.split:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="346" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:19 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="347" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:26 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="348" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:31 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="349" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:36 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="350" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:41 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="351" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:46 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="352" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:51 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="353" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:56 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="354" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:61 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="355" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:66 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="356" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:71 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="357" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:76 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="358" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:81 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="359" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:86 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="360" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:91 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="361" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:96 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="362" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:101 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="363" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:106 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="364" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:111 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="365" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:116 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="366" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:121 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="367" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:126 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="368" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:131 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="369" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:136 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="370" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:141 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="371" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:146 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="372" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:151 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="373" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:156 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="374" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:161 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="375" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:166 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="376" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:171 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="377" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:176 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="378" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:181 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="379" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:186 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="380" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:191 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="381" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:196 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:201 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="383" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:206 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:211 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:216 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:221 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="387" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:226 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="388" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:231 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="389" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:236 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="390" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:241 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="391" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:246 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="392" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:251 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="393" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:256 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="394" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:261 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="395" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:266 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:271 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="397" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:276 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="398" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:281 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="399" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:286 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="400" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:291 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="401" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:296 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="402" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:301 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="403" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:306 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="404" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:311 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="405" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:316 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="406" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:321 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="407" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:326 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="408" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:328 %empty_103 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="409" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:329 %p_cast68 = zext i9 %empty_103

]]></Node>
<StgValue><ssdm name="p_cast68"/></StgValue>
</operation>

<operation id="410" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:330 %line_buf_addr_62 = getelementptr i24 %line_buf, i64, i64 %p_cast68

]]></Node>
<StgValue><ssdm name="line_buf_addr_62"/></StgValue>
</operation>

<operation id="411" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:331 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="412" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:332 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_62, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="413" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loadstoreloop.split:333 %empty_104 = or i9 %tmp_s, i9

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="414" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="9">
<![CDATA[
loadstoreloop.split:334 %p_cast69 = zext i9 %empty_104

]]></Node>
<StgValue><ssdm name="p_cast69"/></StgValue>
</operation>

<operation id="415" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
loadstoreloop.split:335 %line_buf_addr_63 = getelementptr i24 %line_buf, i64, i64 %p_cast69

]]></Node>
<StgValue><ssdm name="line_buf_addr_63"/></StgValue>
</operation>

<operation id="416" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
loadstoreloop.split:336 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="417" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
loadstoreloop.split:337 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_63, i24 %empty_40, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="418" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
loadstoreloop.split:338 %br_ln0 = br void %loadstoreloop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="419" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
split.preheader.preheader:0 %br_ln95 = br void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="420" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
split.preheader:0 %indvar_flatten = phi i19 %add_ln95, void %._crit_edge_ifconv, i19, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="421" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
split.preheader:1 %yi = phi i10 %select_ln95_1, void %._crit_edge_ifconv, i10, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="yi"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
split.preheader:8 %xi = phi i10 %add_ln96, void %._crit_edge_ifconv, i10, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="xi"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
split.preheader:9 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %yi, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split.preheader:10 %icmp = icmp_ne  i8 %tmp, i8

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="425" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
split.preheader:11 %cmp88 = icmp_ult  i10 %yi, i10

]]></Node>
<StgValue><ssdm name="cmp88"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split.preheader:12 %and_ln174_1 = and i1 %icmp, i1 %cmp88

]]></Node>
<StgValue><ssdm name="and_ln174_1"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
split.preheader:14 %icmp_ln95 = icmp_eq  i19 %indvar_flatten, i19

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
split.preheader:15 %add_ln95 = add i19 %indvar_flatten, i19

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
split:1 %icmp_ln96 = icmp_eq  i10 %xi, i10

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="430" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
split:2 %select_ln95 = select i1 %icmp_ln96, i10, i10 %xi

]]></Node>
<StgValue><ssdm name="select_ln95"/></StgValue>
</operation>

<operation id="431" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
split:3 %add_ln95_1 = add i10, i10 %yi

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>

<operation id="432" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
split:4 %select_ln95_1 = select i1 %icmp_ln96, i10 %add_ln95_1, i10 %yi

]]></Node>
<StgValue><ssdm name="select_ln95_1"/></StgValue>
</operation>

<operation id="433" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="10">
<![CDATA[
split:5 %trunc_ln95 = trunc i10 %select_ln95_1

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>

<operation id="434" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:7 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln95_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="435" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split:8 %icmp297 = icmp_ne  i8 %tmp_3, i8

]]></Node>
<StgValue><ssdm name="icmp297"/></StgValue>
</operation>

<operation id="436" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
split:9 %cmp88_mid1 = icmp_ult  i10 %add_ln95_1, i10

]]></Node>
<StgValue><ssdm name="cmp88_mid1"/></StgValue>
</operation>

<operation id="437" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
split:10 %and_ln174_3 = and i1 %icmp297, i1 %cmp88_mid1

]]></Node>
<StgValue><ssdm name="and_ln174_3"/></StgValue>
</operation>

<operation id="438" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
split:11 %select_ln95_2 = select i1 %icmp_ln96, i1 %and_ln174_3, i1 %and_ln174_1

]]></Node>
<StgValue><ssdm name="select_ln95_2"/></StgValue>
</operation>

<operation id="439" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:13 %add_ln96 = add i10, i10 %select_ln95

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="440" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
split:6 %p_mid2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln95, i9

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="441" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="10">
<![CDATA[
split:13 %zext_ln96 = zext i10 %select_ln95

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="442" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="18" op_0_bw="10">
<![CDATA[
split:14 %zext_ln96_1 = zext i10 %select_ln95

]]></Node>
<StgValue><ssdm name="zext_ln96_1"/></StgValue>
</operation>

<operation id="443" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:15 %line_buf_addr_64 = getelementptr i24 %line_buf, i64, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="line_buf_addr_64"/></StgValue>
</operation>

<operation id="444" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="9">
<![CDATA[
split:16 %line_buf_load = load i9 %line_buf_addr_64

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="445" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
split:19 %add_ln109 = add i18 %zext_ln96_1, i18 %p_mid2

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="446" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="18">
<![CDATA[
split:20 %zext_ln109 = zext i18 %add_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="447" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:21 %data_addr = getelementptr i8 %data, i64, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="448" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="18">
<![CDATA[
split:22 %window_buf_2_2 = load i18 %data_addr

]]></Node>
<StgValue><ssdm name="window_buf_2_2"/></StgValue>
</operation>

<operation id="449" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:1 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %select_ln95, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="450" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:2 %icmp_ln174 = icmp_ne  i8 %tmp_14, i8

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="451" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:3 %icmp_ln174_1 = icmp_ult  i10 %select_ln95, i10

]]></Node>
<StgValue><ssdm name="icmp_ln174_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="452" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:2 %window_buf_2_1 = phi i8 %window_buf_2_2, void %._crit_edge_ifconv, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="window_buf_2_1"/></StgValue>
</operation>

<operation id="453" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:3 %window_buf_2_1_1 = phi i8 %window_buf_2_1, void %._crit_edge_ifconv, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="window_buf_2_1_1"/></StgValue>
</operation>

<operation id="454" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:4 %window_buf_1_1 = phi i8 %window_buf_1_2, void %._crit_edge_ifconv, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="window_buf_1_1"/></StgValue>
</operation>

<operation id="455" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:5 %window_buf_1_1_1 = phi i8 %window_buf_1_1, void %._crit_edge_ifconv, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="window_buf_1_1_1"/></StgValue>
</operation>

<operation id="456" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:6 %window_buf_0_1 = phi i8 %window_buf_0_2, void %._crit_edge_ifconv, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="window_buf_0_1"/></StgValue>
</operation>

<operation id="457" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split.preheader:7 %window_buf_0_1_1 = phi i8 %window_buf_0_1, void %._crit_edge_ifconv, i8, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="window_buf_0_1_1"/></StgValue>
</operation>

<operation id="458" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split.preheader:13 %specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln96"/></StgValue>
</operation>

<operation id="459" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split.preheader:16 %br_ln95 = br i1 %icmp_ln95, void %split, void

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="460" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="9">
<![CDATA[
split:16 %line_buf_load = load i9 %line_buf_addr_64

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="461" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:17 %window_buf_0_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="window_buf_0_2"/></StgValue>
</operation>

<operation id="462" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:18 %window_buf_1_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="window_buf_1_2"/></StgValue>
</operation>

<operation id="463" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="18">
<![CDATA[
split:22 %window_buf_2_2 = load i18 %data_addr

]]></Node>
<StgValue><ssdm name="window_buf_2_2"/></StgValue>
</operation>

<operation id="464" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:23 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="465" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="8">
<![CDATA[
split:26 %zext_ln129 = zext i8 %window_buf_0_1_1

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="466" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
split:30 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_1_1_1, i1

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="467" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="8">
<![CDATA[
split:36 %zext_ln129_4 = zext i8 %window_buf_2_1_1

]]></Node>
<StgValue><ssdm name="zext_ln129_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="468" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
split:24 %tmp_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %window_buf_2_2, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="469" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3" op_4_bw="0">
<![CDATA[
split:25 %store_ln109 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_64, i24 %tmp_5, i3, i24 %line_buf_load

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="470" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="8">
<![CDATA[
split:27 %zext_ln129_1 = zext i8 %window_buf_0_2

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="471" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
split:28 %sub_ln129 = sub i9 %zext_ln129, i9 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="sub_ln129"/></StgValue>
</operation>

<operation id="472" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="9">
<![CDATA[
split:29 %sext_ln129 = sext i9 %sub_ln129

]]></Node>
<StgValue><ssdm name="sext_ln129"/></StgValue>
</operation>

<operation id="473" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="9">
<![CDATA[
split:31 %zext_ln129_2 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln129_2"/></StgValue>
</operation>

<operation id="474" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
split:32 %add_ln129 = add i11 %zext_ln129_2, i11 %sext_ln129

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="475" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
split:33 %shl_ln129_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_1_2, i1

]]></Node>
<StgValue><ssdm name="shl_ln129_1"/></StgValue>
</operation>

<operation id="476" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="9">
<![CDATA[
split:34 %zext_ln129_3 = zext i9 %shl_ln129_1

]]></Node>
<StgValue><ssdm name="zext_ln129_3"/></StgValue>
</operation>

<operation id="477" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
split:35 %sub_ln129_1 = sub i11 %add_ln129, i11 %zext_ln129_3

]]></Node>
<StgValue><ssdm name="sub_ln129_1"/></StgValue>
</operation>

<operation id="478" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
split:37 %add_ln129_1 = add i11 %zext_ln129_4, i11 %sub_ln129_1

]]></Node>
<StgValue><ssdm name="add_ln129_1"/></StgValue>
</operation>

<operation id="479" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
split:41 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_0_1, i1

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="480" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="9">
<![CDATA[
split:42 %zext_ln136 = zext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="481" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
split:43 %add_ln136 = add i9 %zext_ln129_1, i9 %zext_ln129

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="482" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="9">
<![CDATA[
split:44 %zext_ln136_1 = zext i9 %add_ln136

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="483" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
split:45 %add_ln136_1 = add i10 %zext_ln136, i10 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="add_ln136_1"/></StgValue>
</operation>

<operation id="484" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="10">
<![CDATA[
split:46 %zext_ln136_2 = zext i10 %add_ln136_1

]]></Node>
<StgValue><ssdm name="zext_ln136_2"/></StgValue>
</operation>

<operation id="485" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
split:47 %sub_ln136 = sub i11 %zext_ln136_2, i11 %zext_ln129_4

]]></Node>
<StgValue><ssdm name="sub_ln136"/></StgValue>
</operation>

<operation id="486" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
split:48 %shl_ln136_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_2_1, i1

]]></Node>
<StgValue><ssdm name="shl_ln136_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="487" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="8">
<![CDATA[
split:38 %zext_ln129_5 = zext i8 %window_buf_2_2

]]></Node>
<StgValue><ssdm name="zext_ln129_5"/></StgValue>
</operation>

<operation id="488" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
split:39 %sub_ln150 = sub i11 %add_ln129_1, i11 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="sub_ln150"/></StgValue>
</operation>

<operation id="489" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="9">
<![CDATA[
split:49 %zext_ln136_3 = zext i9 %shl_ln136_1

]]></Node>
<StgValue><ssdm name="zext_ln136_3"/></StgValue>
</operation>

<operation id="490" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
split:50 %sub_ln136_1 = sub i11 %sub_ln136, i11 %zext_ln136_3

]]></Node>
<StgValue><ssdm name="sub_ln136_1"/></StgValue>
</operation>

<operation id="491" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
split:51 %sub_ln150_1 = sub i11 %sub_ln136_1, i11 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="sub_ln150_1"/></StgValue>
</operation>

<operation id="492" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="22" op_0_bw="11">
<![CDATA[
split:52 %sext_ln140 = sext i11 %sub_ln150_1

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="493" st_id="40" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
split:54 %mul_ln140_1 = mul i22 %sext_ln140, i22 %sext_ln140

]]></Node>
<StgValue><ssdm name="mul_ln140_1"/></StgValue>
</operation>

<operation id="494" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
split:83 %icmp_ln149 = icmp_eq  i11 %add_ln129_1, i11 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="495" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:84 %br_ln149 = br i1 %icmp_ln149, void, void %.thread67

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="496" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="31" op_0_bw="11">
<![CDATA[
:6 %sext_ln157 = sext i11 %sub_ln150

]]></Node>
<StgValue><ssdm name="sext_ln157"/></StgValue>
</operation>

<operation id="497" st_id="40" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7 %mul_ln157 = mul i31 %sext_ln157, i31

]]></Node>
<StgValue><ssdm name="mul_ln157"/></StgValue>
</operation>

<operation id="498" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="28" op_0_bw="11">
<![CDATA[
:13 %sext_ln157_2 = sext i11 %sub_ln150

]]></Node>
<StgValue><ssdm name="sext_ln157_2"/></StgValue>
</operation>

<operation id="499" st_id="40" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:14 %mul_ln157_1 = mul i28 %sext_ln157_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln157_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="500" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="22" op_0_bw="11">
<![CDATA[
split:40 %sext_ln136 = sext i11 %sub_ln150

]]></Node>
<StgValue><ssdm name="sext_ln136"/></StgValue>
</operation>

<operation id="501" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
split:53 %mul_ln140 = mul i22 %sext_ln136, i22 %sext_ln136

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>

<operation id="502" st_id="41" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
split:54 %mul_ln140_1 = mul i22 %sext_ln140, i22 %sext_ln140

]]></Node>
<StgValue><ssdm name="mul_ln140_1"/></StgValue>
</operation>

<operation id="503" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="19" op_0_bw="19" op_1_bw="11" op_2_bw="8">
<![CDATA[
:0 %shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %sub_ln150_1, i8

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="504" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="20" op_0_bw="19">
<![CDATA[
:1 %sext_ln150 = sext i19 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln150"/></StgValue>
</operation>

<operation id="505" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="20" op_0_bw="11">
<![CDATA[
:2 %sext_ln150_1 = sext i11 %sub_ln150

]]></Node>
<StgValue><ssdm name="sext_ln150_1"/></StgValue>
</operation>

<operation id="506" st_id="41" stage="24" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>

<operation id="507" st_id="41" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7 %mul_ln157 = mul i31 %sext_ln157, i31

]]></Node>
<StgValue><ssdm name="mul_ln157"/></StgValue>
</operation>

<operation id="508" st_id="41" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:14 %mul_ln157_1 = mul i28 %sext_ln157_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln157_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="509" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
split:53 %mul_ln140 = mul i22 %sext_ln136, i22 %sext_ln136

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>

<operation id="510" st_id="42" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
split:54 %mul_ln140_1 = mul i22 %sext_ln140, i22 %sext_ln140

]]></Node>
<StgValue><ssdm name="mul_ln140_1"/></StgValue>
</operation>

<operation id="511" st_id="42" stage="23" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>

<operation id="512" st_id="42" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7 %mul_ln157 = mul i31 %sext_ln157, i31

]]></Node>
<StgValue><ssdm name="mul_ln157"/></StgValue>
</operation>

<operation id="513" st_id="42" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:14 %mul_ln157_1 = mul i28 %sext_ln157_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln157_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="514" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
split:53 %mul_ln140 = mul i22 %sext_ln136, i22 %sext_ln136

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>

<operation id="515" st_id="43" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
split:54 %mul_ln140_1 = mul i22 %sext_ln140, i22 %sext_ln140

]]></Node>
<StgValue><ssdm name="mul_ln140_1"/></StgValue>
</operation>

<operation id="516" st_id="43" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
split:55 %add_ln140 = add i22 %mul_ln140_1, i22 %mul_ln140

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="517" st_id="43" stage="22" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>

<operation id="518" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:5 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sext_ln150_1, i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="519" st_id="43" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7 %mul_ln157 = mul i31 %sext_ln157, i31

]]></Node>
<StgValue><ssdm name="mul_ln157"/></StgValue>
</operation>

<operation id="520" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="31" op_0_bw="19">
<![CDATA[
:8 %sext_ln157_1 = sext i19 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln157_1"/></StgValue>
</operation>

<operation id="521" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:9 %icmp_ln157 = icmp_slt  i31 %sext_ln157_1, i31 %mul_ln157

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="522" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:10 %icmp_ln157_1 = icmp_sgt  i31 %sext_ln157_1, i31 %mul_ln157

]]></Node>
<StgValue><ssdm name="icmp_ln157_1"/></StgValue>
</operation>

<operation id="523" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:11 %select_ln157 = select i1 %tmp_10, i1 %icmp_ln157, i1 %icmp_ln157_1

]]></Node>
<StgValue><ssdm name="select_ln157"/></StgValue>
</operation>

<operation id="524" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:12 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sext_ln150_1, i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="525" st_id="43" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:14 %mul_ln157_1 = mul i28 %sext_ln157_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln157_1"/></StgValue>
</operation>

<operation id="526" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="28" op_0_bw="19">
<![CDATA[
:15 %sext_ln157_3 = sext i19 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln157_3"/></StgValue>
</operation>

<operation id="527" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16 %icmp_ln157_2 = icmp_slt  i28 %sext_ln157_3, i28 %mul_ln157_1

]]></Node>
<StgValue><ssdm name="icmp_ln157_2"/></StgValue>
</operation>

<operation id="528" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17 %xor_ln157 = xor i1 %icmp_ln157_2, i1

]]></Node>
<StgValue><ssdm name="xor_ln157"/></StgValue>
</operation>

<operation id="529" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:18 %icmp_ln157_3 = icmp_slt  i28 %mul_ln157_1, i28 %sext_ln157_3

]]></Node>
<StgValue><ssdm name="icmp_ln157_3"/></StgValue>
</operation>

<operation id="530" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19 %xor_ln157_1 = xor i1 %icmp_ln157_3, i1

]]></Node>
<StgValue><ssdm name="xor_ln157_1"/></StgValue>
</operation>

<operation id="531" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:20 %select_ln157_1 = select i1 %tmp_11, i1 %xor_ln157, i1 %xor_ln157_1

]]></Node>
<StgValue><ssdm name="select_ln157_1"/></StgValue>
</operation>

<operation id="532" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21 %and_ln157 = and i1 %select_ln157, i1 %select_ln157_1

]]></Node>
<StgValue><ssdm name="and_ln157"/></StgValue>
</operation>

<operation id="533" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="28" op_0_bw="11">
<![CDATA[
:1 %sext_ln161 = sext i11 %sub_ln150

]]></Node>
<StgValue><ssdm name="sext_ln161"/></StgValue>
</operation>

<operation id="534" st_id="43" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:2 %mul_ln161 = mul i28 %sext_ln161, i28

]]></Node>
<StgValue><ssdm name="mul_ln161"/></StgValue>
</operation>

<operation id="535" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="28" op_0_bw="11">
<![CDATA[
:8 %sext_ln161_2 = sext i11 %sub_ln150

]]></Node>
<StgValue><ssdm name="sext_ln161_2"/></StgValue>
</operation>

<operation id="536" st_id="43" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:9 %mul_ln161_1 = mul i28 %sext_ln161_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln161_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="537" st_id="44" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
split:55 %add_ln140 = add i22 %mul_ln140_1, i22 %mul_ln140

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="538" st_id="44" stage="21" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>

<operation id="539" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22 %br_ln157 = br i1 %and_ln157, void, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="540" st_id="44" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:2 %mul_ln161 = mul i28 %sext_ln161, i28

]]></Node>
<StgValue><ssdm name="mul_ln161"/></StgValue>
</operation>

<operation id="541" st_id="44" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:9 %mul_ln161_1 = mul i28 %sext_ln161_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln161_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="542" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="22">
<![CDATA[
split:56 %sext_ln140_1 = sext i22 %add_ln140

]]></Node>
<StgValue><ssdm name="sext_ln140_1"/></StgValue>
</operation>

<operation id="543" st_id="45" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32">
<![CDATA[
split:57 %x_assign = sitofp i32 %sext_ln140_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="544" st_id="45" stage="20" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>

<operation id="545" st_id="45" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:2 %mul_ln161 = mul i28 %sext_ln161, i28

]]></Node>
<StgValue><ssdm name="mul_ln161"/></StgValue>
</operation>

<operation id="546" st_id="45" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:9 %mul_ln161_1 = mul i28 %sext_ln161_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln161_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="547" st_id="46" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32">
<![CDATA[
split:57 %x_assign = sitofp i32 %sext_ln140_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="548" st_id="46" stage="19" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>

<operation id="549" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:0 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sext_ln150_1, i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="550" st_id="46" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:2 %mul_ln161 = mul i28 %sext_ln161, i28

]]></Node>
<StgValue><ssdm name="mul_ln161"/></StgValue>
</operation>

<operation id="551" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="28" op_0_bw="19">
<![CDATA[
:3 %sext_ln161_1 = sext i19 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln161_1"/></StgValue>
</operation>

<operation id="552" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:4 %icmp_ln161 = icmp_slt  i28 %sext_ln161_1, i28 %mul_ln161

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="553" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:5 %icmp_ln161_1 = icmp_sgt  i28 %sext_ln161_1, i28 %mul_ln161

]]></Node>
<StgValue><ssdm name="icmp_ln161_1"/></StgValue>
</operation>

<operation id="554" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6 %select_ln161 = select i1 %tmp_12, i1 %icmp_ln161, i1 %icmp_ln161_1

]]></Node>
<StgValue><ssdm name="select_ln161"/></StgValue>
</operation>

<operation id="555" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:7 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %sext_ln150_1, i32

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="556" st_id="46" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:9 %mul_ln161_1 = mul i28 %sext_ln161_2, i28

]]></Node>
<StgValue><ssdm name="mul_ln161_1"/></StgValue>
</operation>

<operation id="557" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="28" op_0_bw="19">
<![CDATA[
:10 %sext_ln161_3 = sext i19 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln161_3"/></StgValue>
</operation>

<operation id="558" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:11 %icmp_ln161_2 = icmp_sgt  i28 %sext_ln161_3, i28 %mul_ln161_1

]]></Node>
<StgValue><ssdm name="icmp_ln161_2"/></StgValue>
</operation>

<operation id="559" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:12 %icmp_ln161_3 = icmp_slt  i28 %sext_ln161_3, i28 %mul_ln161_1

]]></Node>
<StgValue><ssdm name="icmp_ln161_3"/></StgValue>
</operation>

<operation id="560" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:13 %select_ln161_1 = select i1 %tmp_13, i1 %icmp_ln161_2, i1 %icmp_ln161_3

]]></Node>
<StgValue><ssdm name="select_ln161_1"/></StgValue>
</operation>

<operation id="561" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %and_ln161 = and i1 %select_ln161, i1 %select_ln161_1

]]></Node>
<StgValue><ssdm name="and_ln161"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="562" st_id="47" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32">
<![CDATA[
split:57 %x_assign = sitofp i32 %sext_ln140_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="563" st_id="47" stage="18" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="564" st_id="48" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32">
<![CDATA[
split:57 %x_assign = sitofp i32 %sext_ln140_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="565" st_id="48" stage="17" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="566" st_id="49" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32">
<![CDATA[
split:57 %x_assign = sitofp i32 %sext_ln140_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="567" st_id="49" stage="16" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="568" st_id="50" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32">
<![CDATA[
split:57 %x_assign = sitofp i32 %sext_ln140_1

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="569" st_id="50" stage="15" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="570" st_id="51" stage="17" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="571" st_id="51" stage="14" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="572" st_id="52" stage="16" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="573" st_id="52" stage="13" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="574" st_id="53" stage="15" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="575" st_id="53" stage="12" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="576" st_id="54" stage="14" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="577" st_id="54" stage="11" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="578" st_id="55" stage="13" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="579" st_id="55" stage="10" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="580" st_id="56" stage="12" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="581" st_id="56" stage="9" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="582" st_id="57" stage="11" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="583" st_id="57" stage="8" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="584" st_id="58" stage="10" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="585" st_id="58" stage="7" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="586" st_id="59" stage="9" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="587" st_id="59" stage="6" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="588" st_id="60" stage="8" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="589" st_id="60" stage="5" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="590" st_id="61" stage="7" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="591" st_id="61" stage="4" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="592" st_id="62" stage="6" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="593" st_id="62" stage="3" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="594" st_id="63" stage="5" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="595" st_id="63" stage="2" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="596" st_id="64" stage="4" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="597" st_id="64" stage="1" lat="24">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3 %t_int = sdiv i20 %sext_ln150, i20 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>

<operation id="598" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="20">
<![CDATA[
:4 %sext_ln150_2 = sext i20 %t_int

]]></Node>
<StgValue><ssdm name="sext_ln150_2"/></StgValue>
</operation>

<operation id="599" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="and_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln161 = br i1 %and_ln161, void %.thread67, void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="600" st_id="65" stage="3" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="601" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="and_ln157" val="0"/>
<literal name="and_ln161" val="0"/>
</and_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.thread67:0 %t_int_06671 = phi i32, void %split, i32 %sext_ln150_2, void

]]></Node>
<StgValue><ssdm name="t_int_06671"/></StgValue>
</operation>

<operation id="602" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="and_ln157" val="0"/>
<literal name="and_ln161" val="0"/>
</and_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread67:1 %icmp_ln165 = icmp_sgt  i32 %t_int_06671, i32

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="603" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="and_ln157" val="0"/>
<literal name="and_ln161" val="0"/>
</and_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread67:2 %icmp_ln165_1 = icmp_slt  i32 %t_int_06671, i32

]]></Node>
<StgValue><ssdm name="icmp_ln165_1"/></StgValue>
</operation>

<operation id="604" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="and_ln157" val="0"/>
<literal name="and_ln161" val="0"/>
</and_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.thread67:3 %and_ln165 = and i1 %icmp_ln165, i1 %icmp_ln165_1

]]></Node>
<StgValue><ssdm name="and_ln165"/></StgValue>
</operation>

<operation id="605" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="and_ln157" val="0"/>
<literal name="and_ln161" val="0"/>
</and_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.thread67:4 %select_ln165 = select i1 %and_ln165, i8, i8

]]></Node>
<StgValue><ssdm name="select_ln165"/></StgValue>
</operation>

<operation id="606" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="and_ln157" val="0"/>
<literal name="and_ln161" val="0"/>
</and_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
.thread67:5 %br_ln165 = br void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="607" st_id="66" stage="2" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="608" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
._crit_edge_ifconv:0 %grad_sobel = phi i8 %select_ln165, void %.thread67, i8, void, i8, void

]]></Node>
<StgValue><ssdm name="grad_sobel"/></StgValue>
</operation>

<operation id="609" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:7 %out_grad_addr = getelementptr i8 %out_grad, i64, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="out_grad_addr"/></StgValue>
</operation>

<operation id="610" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:12 %store_ln177 = store i8 %grad_sobel, i18 %out_grad_addr

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="611" st_id="67" stage="1" lat="17">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:58 %x_assign_1 = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="612" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
split:59 %p_Val2_s = bitcast i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="613" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:60 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="614" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:61 %p_Repl2_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="615" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="23" op_0_bw="32">
<![CDATA[
split:62 %p_Repl2_s = trunc i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="616" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="8">
<![CDATA[
split:65 %zext_ln340_1 = zext i8 %p_Repl2_1

]]></Node>
<StgValue><ssdm name="zext_ln340_1"/></StgValue>
</operation>

<operation id="617" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
split:66 %add_ln340 = add i9, i9 %zext_ln340_1

]]></Node>
<StgValue><ssdm name="add_ln340"/></StgValue>
</operation>

<operation id="618" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
split:67 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln340, i32

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="619" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
split:68 %sub_ln1311 = sub i8, i8 %p_Repl2_1

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="620" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="8">
<![CDATA[
split:69 %sext_ln1311 = sext i8 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="621" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
split:70 %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln340

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="622" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
split:63 %shl_ln2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1, i23 %p_Repl2_s, i1

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="623" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="79" op_0_bw="25">
<![CDATA[
split:64 %zext_ln340 = zext i25 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="624" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="9">
<![CDATA[
split:71 %sh_prom_i_i_i_cast_cast_cast = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="625" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="79" op_0_bw="32">
<![CDATA[
split:72 %sh_prom_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="626" st_id="69" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
split:73 %lshr_ln1287 = lshr i79 %zext_ln340, i79 %sh_prom_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="lshr_ln1287"/></StgValue>
</operation>

<operation id="627" st_id="69" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
split:74 %shl_ln1253 = shl i79 %zext_ln340, i79 %sh_prom_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="shl_ln1253"/></StgValue>
</operation>

<operation id="628" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
split:75 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln1287, i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="629" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="1">
<![CDATA[
split:76 %zext_ln662 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="630" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:77 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln1253, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="631" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:78 %select_ln1312 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln1312"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="632" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split:0 %empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="633" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split:12 %specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln96"/></StgValue>
</operation>

<operation id="634" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
split:79 %sub_ln657 = sub i32, i32 %select_ln1312

]]></Node>
<StgValue><ssdm name="sub_ln657"/></StgValue>
</operation>

<operation id="635" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
split:80 %p_Val2_3 = select i1 %p_Result_s, i32 %sub_ln657, i32 %select_ln1312

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="636" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
split:81 %tmp_9 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_Val2_3, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="637" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
split:82 %icmp_ln143 = icmp_sgt  i24 %tmp_9, i24

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="638" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:4 %and_ln174 = and i1 %icmp_ln174, i1 %icmp_ln174_1

]]></Node>
<StgValue><ssdm name="and_ln174"/></StgValue>
</operation>

<operation id="639" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:5 %and_ln174_2 = and i1 %select_ln95_2, i1 %and_ln174

]]></Node>
<StgValue><ssdm name="and_ln174_2"/></StgValue>
</operation>

<operation id="640" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:6 %out_value_addr = getelementptr i8 %out_value, i64, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="out_value_addr"/></StgValue>
</operation>

<operation id="641" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
<literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:8 %trunc_ln176 = trunc i32 %p_Val2_3

]]></Node>
<StgValue><ssdm name="trunc_ln176"/></StgValue>
</operation>

<operation id="642" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:9 %select_ln176 = select i1 %icmp_ln143, i8, i8 %trunc_ln176

]]></Node>
<StgValue><ssdm name="select_ln176"/></StgValue>
</operation>

<operation id="643" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge_ifconv:10 %select_ln174 = select i1 %and_ln174_2, i8 %select_ln176, i8

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="644" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:11 %store_ln180 = store i8 %select_ln174, i18 %out_value_addr

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="645" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:14 %br_ln96 = br void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="646" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0">
<![CDATA[
:0 %ret_ln185 = ret

]]></Node>
<StgValue><ssdm name="ret_ln185"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
