fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_3_9261_1_1_256_1_1.cu(144): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_3_9261_1_1_256_1_1.cu(152): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_6_3528_1_1_384_1_1.cu(216): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_6_3528_1_1_384_1_1.cu(224): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_8_3528_1_1_384_1_1.cu(218): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_8_3528_1_1_384_1_1.cu(226): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_0_3087_1_1_384_1_1.cu(229): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_0_3087_1_1_384_1_1.cu(237): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_7_3528_1_1_384_1_1.cu(258): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_7_3528_1_1_384_1_1.cu(266): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_4_18522_1_1_128_1_1.cu(152): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_4_18522_1_1_128_1_1.cu(160): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_9_3528_1_1_384_1_1.cu(245): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_9_3528_1_1_384_1_1.cu(253): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_1_9261_1_1_128_1_1.cu(225): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_1_9261_1_1_128_1_1.cu(233): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_2_6174_1_1_384_1_1.cu(156): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_2_6174_1_1_384_1_1.cu(164): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_5_5292_1_1_256_1_1.cu(212): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_336_42_42_1008_1_1_5_5292_1_1_256_1_1.cu(220): warning: variable "output0h" was declared but never referenced

Namespace(arch='K80', backend='tvm', code_dir='roller_src/conv', data_type='float32', eval_bar=[1, 5, 10, 20, 50], fuse=False, keep_tiny=False, num_threads=4, op='fused_conv_expr_S1D1P0', padding_threshold_cap=1.0, reg_tiling=True, rtile0_shape=[64, 128, 32], rtile1_shape=[8, 8, 1], rtile2_shape=[1, 1, 1], schedule_fuse=True, shape=[128, 336, 42, 42, 1008, 1, 1], smem_tiling=True, st_align=False, topk=10, use_artificial_rtile=False, use_tc=False)
IODependent:  True
found 5 results with threshold 0
found 10 results with threshold 0.2
evaluating top 10 configs
pad:  {'f': 48, 'sa_fused0': 0, 'ra_fused0': 0}
pad:  {'f': 48, 'sa_fused0': 0, 'ra_fused0': 0}
pad:  {'f': 0, 'sa_fused0': 0, 'ra_fused0': 0}
pad:  {'f': 0, 'sa_fused0': 0, 'ra_fused0': 0}
{'f': [16, 8], 'sa_fused0': [24, 8], 'ra_fused0': [8, 1]}
{'f': [8, 16, 1], 'sa_fused0': [8, 24, 1], 'ra_fused0': [8, 1]}
{'f': [12, 4], 'sa_fused0': [32, 16], 'ra_fused0': [8, 1]}
{'f': [8, 2], 'sa_fused0': [32, 16], 'ra_fused0': [8, 1]}
{'f': [2, 8, 1], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
{'f': [4, 12, 1], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
{'f': [24, 8], 'sa_fused0': [16, 8], 'ra_fused0': [8, 1]}
{'f': [8, 24, 1], 'sa_fused0': [8, 16, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 8, 2], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [8, 24, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 8, 2], 'sa_fused0': [8, 32, 2], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [2, 12, 2], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [2, 12, 2], 'sa_fused0': [8, 32, 2], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 24, 2], 'sa_fused0': [8, 16, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [4, 24, 2], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 24, 2], 'sa_fused0': [4, 16, 2], 'ra_fused0': [8, 1]}
pad:  {'f': 48, 'sa_fused0': 0, 'ra_fused0': 16}
{'f': [24, 8], 'sa_fused0': [16, 8], 'ra_fused0': [32, 1]}
{'f': [8, 24, 1], 'sa_fused0': [8, 16, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 24, 2], 'sa_fused0': [8, 16, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 24, 2], 'sa_fused0': [4, 16, 2], 'ra_fused0': [32, 1]}
pad:  {'f': 48, 'sa_fused0': 0, 'ra_fused0': 16}
{'f': [16, 8], 'sa_fused0': [24, 8], 'ra_fused0': [32, 1]}
{'f': [8, 16, 1], 'sa_fused0': [8, 24, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [8, 24, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [4, 24, 2], 'ra_fused0': [32, 1]}
pad:  {'f': 0, 'sa_fused0': 0, 'ra_fused0': 0}
pad:  {'f': 0, 'sa_fused0': 0, 'ra_fused0': 0}
{'f': [4, 4], 'sa_fused0': [32, 16], 'ra_fused0': [8, 1]}
{'f': [4, 4, 1], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
{'f': [4, 2], 'sa_fused0': [32, 16], 'ra_fused0': [8, 1]}
{'f': [2, 4, 1], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [2, 4, 2], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [2, 4, 2], 'sa_fused0': [8, 32, 2], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 4, 2], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 4, 2], 'sa_fused0': [8, 32, 2], 'ra_fused0': [8, 1]}
pad:  {'f': 0, 'sa_fused0': 0, 'ra_fused0': 0}
{'f': [12, 2], 'sa_fused0': [32, 16], 'ra_fused0': [8, 1]}
{'f': [2, 12, 1], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 12, 2], 'sa_fused0': [16, 32, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [1, 12, 2], 'sa_fused0': [8, 32, 2], 'ra_fused0': [8, 1]}
pad:  {'f': 48, 'sa_fused0': 0, 'ra_fused0': 0}
{'f': [16, 8], 'sa_fused0': [16, 8], 'ra_fused0': [8, 1]}
{'f': [8, 16, 1], 'sa_fused0': [8, 16, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [8, 16, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [4, 16, 2], 'ra_fused0': [8, 1]}
top1 time: 93.921 ms
top10 time: 93.921 ms
best idx: 0
best config: [level 0: [tile: [48, 512]; step: [8]]][level 1: [tile: [4, 16]; step: [1]]][level 2: [tile: [1, 1]; step: [1]]]
top1 compile time: 0.006225109100341797 s
top10 compile time: 19.314904928207397 s
