

================================================================
== Vivado HLS Report for 'unite'
================================================================
* Date:           Tue Apr 16 23:58:12 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.636|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   69|   69|   69|   69|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- readAdj1  |   32|   32|         2|          1|          1|    32|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_i)
	3  / (!exitcond_i)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1024 %adj1_data_V), !map !76"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1024 %adj2_data_V), !map !82"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @unite_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%adj1_data_V_read = call i1024 @_ssdm_op_Read.s_axilite.i1024(i1024 %adj1_data_V)"   --->   Operation 9 'read' 'adj1_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%items1_stream_V = alloca i32, align 4" [unite.cc:66]   --->   Operation 10 'alloca' 'items1_stream_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @items1_OC_stream_OC, i32 1, [1 x i8]* @p_str32, [1 x i8]* @p_str32, i32 1, i32 1, i32* %items1_stream_V, i32* %items1_stream_V)"   --->   Operation 11 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %items1_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024 %adj1_data_V, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [unite.cc:64]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024 %adj2_data_V, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [unite.cc:65]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.60ns)   --->   "br label %0" [unite.cc:11->unite.cc:71]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_assign = phi i6 [ 0, %Fill.exit ], [ %i, %_ifconv ]"   --->   Operation 16 'phi' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.75ns)   --->   "%exitcond_i = icmp eq i6 %i_assign, -32" [unite.cc:11->unite.cc:71]   --->   Operation 17 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 18 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.71ns)   --->   "%i = add i6 %i_assign, 1" [unite.cc:11->unite.cc:71]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %readItem.exit, label %_ifconv" [unite.cc:11->unite.cc:71]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %i_assign to i5" [unite.cc:11->unite.cc:71]   --->   Operation 21 'trunc' 'tmp' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%Lo_assign = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 22 'bitconcatenate' 'Lo_assign' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%Hi_assign = or i10 %Lo_assign, 31" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 23 'or' 'Hi_assign' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%tmp_1 = icmp ugt i10 %Lo_assign, %Hi_assign" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 24 'icmp' 'tmp_1' <Predicate = (!exitcond_i)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = zext i10 %Lo_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 25 'zext' 'tmp_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = zext i10 %Hi_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 26 'zext' 'tmp_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_4 = call i1024 @llvm.part.select.i1024(i1024 %adj1_data_V_read, i32 1023, i32 0)" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 27 'partselect' 'tmp_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.73ns)   --->   "%tmp_5 = sub i11 %tmp_2, %tmp_3" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 28 'sub' 'tmp_5' <Predicate = (!exitcond_i)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_6 = xor i11 %tmp_2, 1023" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 29 'xor' 'tmp_6' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.73ns)   --->   "%tmp_7 = sub i11 %tmp_3, %tmp_2" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 30 'sub' 'tmp_7' <Predicate = (!exitcond_i)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_8 = select i1 %tmp_1, i11 %tmp_5, i11 %tmp_7" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 31 'select' 'tmp_8' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_9 = select i1 %tmp_1, i1024 %tmp_4, i1024 %adj1_data_V_read" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 32 'select' 'tmp_9' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_10 = select i1 %tmp_1, i11 %tmp_6, i11 %tmp_2" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 33 'select' 'tmp_10' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.75ns) (out node of the LUT)   --->   "%tmp_11 = sub i11 1023, %tmp_8" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 34 'sub' 'tmp_11' <Predicate = (!exitcond_i)> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_12 = zext i11 %tmp_10 to i1024" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 35 'zext' 'tmp_12' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.76ns) (out node of the LUT)   --->   "%tmp_14 = lshr i1024 %tmp_9, %tmp_12" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 36 'lshr' 'tmp_14' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [unite.cc:11->unite.cc:71]   --->   Operation 37 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [unite.cc:12->unite.cc:71]   --->   Operation 38 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_13 = zext i11 %tmp_11 to i1024" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 39 'zext' 'tmp_13' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_15 = lshr i1024 -1, %tmp_13" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 40 'lshr' 'tmp_15' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.88ns) (out node of the LUT)   --->   "%p_Result_s = and i1024 %tmp_14, %tmp_15" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 41 'and' 'p_Result_s' <Predicate = (!exitcond_i)> <Delay = 0.88> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%temp_V = trunc i1024 %p_Result_s to i32" [../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71]   --->   Operation 42 'trunc' 'temp_V' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %items1_stream_V, i32 %temp_V)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:17->unite.cc:71]   --->   Operation 43 'write' <Predicate = (!exitcond_i)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %0" [unite.cc:11->unite.cc:71]   --->   Operation 44 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @readCompare(i32* %items1_stream_V)" [unite.cc:72]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @readCompare(i32* %items1_stream_V)" [unite.cc:72]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [unite.cc:95]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.417ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'adj1_data_V' [6]  (1 ns)

 <State 2>: 2.64ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', unite.cc:11->unite.cc:71) [14]  (0 ns)
	'icmp' operation ('tmp_1', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71) [25]  (0.871 ns)
	'select' operation ('tmp_9', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71) [33]  (0 ns)
	'lshr' operation ('tmp_14', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71) [38]  (1.76 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'lshr' operation ('tmp_15', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71) [39]  (0 ns)
	'and' operation ('__Result__', ../hlslib/include/hlslib/DataPack.h:81->unite.cc:13->unite.cc:71) [40]  (0.883 ns)
	fifo write on port 'items1.stream_.V', unite.cc:66 (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:17->unite.cc:71) [42]  (1.46 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
