<stg><name>__hls_fptoui_float_i16</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %data_V = bitcast i32 %x_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:2 %xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="23" op_0_bw="32">
<![CDATA[
entry:3 %p_Result_s = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
entry:4 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_s, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="63" op_0_bw="25">
<![CDATA[
entry:5 %zext_ln68 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="8">
<![CDATA[
entry:6 %zext_ln346 = zext i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:7 %add_ln346 = add i9 %zext_ln346, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:8 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %sub_ln1512 = sub i8 127, i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="sub_ln1512"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="8">
<![CDATA[
entry:10 %sext_ln1512 = sext i8 %sub_ln1512

]]></Node>
<StgValue><ssdm name="sext_ln1512"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:11 %ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="9">
<![CDATA[
entry:12 %sext_ln1488 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1488"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="63" op_0_bw="32">
<![CDATA[
entry:13 %zext_ln1488 = zext i32 %sext_ln1488

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:14 %r_V = lshr i63 %zext_ln68, i63 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry:15 %r_V_1 = shl i63 %zext_ln68, i63 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32">
<![CDATA[
entry:16 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="1">
<![CDATA[
entry:17 %zext_ln818 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_1, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:19 %val = select i1 %isNeg, i16 %zext_ln818, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="16">
<![CDATA[
entry:20 %ret_ln64 = ret i16 %val

]]></Node>
<StgValue><ssdm name="ret_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="24" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="26" from="_ssdm_op_Read.ap_auto.float" to="x_read" fromId="25" toId="2">
</dataflow>
<dataflow id="27" from="x" to="x_read" fromId="24" toId="2">
</dataflow>
<dataflow id="28" from="x_read" to="data_V" fromId="2" toId="3">
</dataflow>
<dataflow id="30" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="xs_exp_V" fromId="29" toId="4">
</dataflow>
<dataflow id="31" from="data_V" to="xs_exp_V" fromId="3" toId="4">
</dataflow>
<dataflow id="33" from="StgValue_32" to="xs_exp_V" fromId="32" toId="4">
</dataflow>
<dataflow id="35" from="StgValue_34" to="xs_exp_V" fromId="34" toId="4">
</dataflow>
<dataflow id="36" from="data_V" to="p_Result_s" fromId="3" toId="5">
</dataflow>
<dataflow id="38" from="_ssdm_op_BitConcatenate.i25.i1.i23.i1" to="mantissa" fromId="37" toId="6">
</dataflow>
<dataflow id="40" from="StgValue_39" to="mantissa" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="p_Result_s" to="mantissa" fromId="5" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_42" to="mantissa" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="mantissa" to="zext_ln68" fromId="6" toId="7">
</dataflow>
<dataflow id="45" from="xs_exp_V" to="zext_ln346" fromId="4" toId="8">
</dataflow>
<dataflow id="46" from="zext_ln346" to="add_ln346" fromId="8" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_47" to="add_ln346" fromId="47" toId="9">
</dataflow>
<dataflow id="50" from="_ssdm_op_BitSelect.i1.i9.i32" to="isNeg" fromId="49" toId="10">
</dataflow>
<dataflow id="51" from="add_ln346" to="isNeg" fromId="9" toId="10">
</dataflow>
<dataflow id="53" from="StgValue_52" to="isNeg" fromId="52" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_54" to="sub_ln1512" fromId="54" toId="11">
</dataflow>
<dataflow id="56" from="xs_exp_V" to="sub_ln1512" fromId="4" toId="11">
</dataflow>
<dataflow id="57" from="sub_ln1512" to="sext_ln1512" fromId="11" toId="12">
</dataflow>
<dataflow id="58" from="isNeg" to="ush" fromId="10" toId="13">
</dataflow>
<dataflow id="59" from="sext_ln1512" to="ush" fromId="12" toId="13">
</dataflow>
<dataflow id="60" from="add_ln346" to="ush" fromId="9" toId="13">
</dataflow>
<dataflow id="61" from="ush" to="sext_ln1488" fromId="13" toId="14">
</dataflow>
<dataflow id="62" from="sext_ln1488" to="zext_ln1488" fromId="14" toId="15">
</dataflow>
<dataflow id="63" from="zext_ln68" to="r_V" fromId="7" toId="16">
</dataflow>
<dataflow id="64" from="zext_ln1488" to="r_V" fromId="15" toId="16">
</dataflow>
<dataflow id="65" from="zext_ln68" to="r_V_1" fromId="7" toId="17">
</dataflow>
<dataflow id="66" from="zext_ln1488" to="r_V_1" fromId="15" toId="17">
</dataflow>
<dataflow id="68" from="_ssdm_op_BitSelect.i1.i63.i32" to="tmp" fromId="67" toId="18">
</dataflow>
<dataflow id="69" from="r_V" to="tmp" fromId="16" toId="18">
</dataflow>
<dataflow id="71" from="StgValue_70" to="tmp" fromId="70" toId="18">
</dataflow>
<dataflow id="72" from="tmp" to="zext_ln818" fromId="18" toId="19">
</dataflow>
<dataflow id="74" from="_ssdm_op_PartSelect.i16.i63.i32.i32" to="tmp_s" fromId="73" toId="20">
</dataflow>
<dataflow id="75" from="r_V_1" to="tmp_s" fromId="17" toId="20">
</dataflow>
<dataflow id="76" from="StgValue_70" to="tmp_s" fromId="70" toId="20">
</dataflow>
<dataflow id="78" from="StgValue_77" to="tmp_s" fromId="77" toId="20">
</dataflow>
<dataflow id="79" from="isNeg" to="val" fromId="10" toId="21">
</dataflow>
<dataflow id="80" from="zext_ln818" to="val" fromId="19" toId="21">
</dataflow>
<dataflow id="81" from="tmp_s" to="val" fromId="20" toId="21">
</dataflow>
<dataflow id="82" from="val" to="ret_ln64" fromId="21" toId="22">
</dataflow>
<dataflow id="83" from="isNeg" to="StgValue_1" fromId="10" toId="1">
</dataflow>
</dataflows>


</stg>
