<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/alpha/isa.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_a4feaad68b70f9faac265221bd8821b4.html">alpha</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">isa.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="alpha_2isa_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2009 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __ARCH_ALPHA_ISA_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __ARCH_ALPHA_ISA_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;cstring&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;iostream&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="alpha_2registers_8hh.html">arch/alpha/registers.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2alpha_2types_8hh.html">arch/alpha/types.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim__object_8hh.html">sim/sim_object.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">struct </span>AlphaISAParams;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">class </span><a class="code" href="classBaseCPU.html">BaseCPU</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">class </span>Checkpoint;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">class </span><a class="code" href="classEventManager.html">EventManager</a>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAlphaISA.html">AlphaISA</a></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;{</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html">   53</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classAlphaISA_1_1ISA.html">ISA</a> : <span class="keyword">public</span> <a class="code" href="classSimObject.html">SimObject</a></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#af3a58034aa7ce1ef6d3908d5d7c56ea0">   56</a></span>&#160;        <span class="keyword">typedef</span> uint64_t <a class="code" href="classAlphaISA_1_1ISA.html#af3a58034aa7ce1ef6d3908d5d7c56ea0">InternalProcReg</a>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#a5c2433027f250318eca94843fe5bf14d">   57</a></span>&#160;        <span class="keyword">typedef</span> AlphaISAParams <a class="code" href="classAlphaISA_1_1ISA.html#a5c2433027f250318eca94843fe5bf14d">Params</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="comment">// Parent system</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#a0741c343083190562f46be4a8688cea0">   61</a></span>&#160;        <a class="code" href="classSystem.html">System</a> *<a class="code" href="classAlphaISA_1_1ISA.html#a0741c343083190562f46be4a8688cea0">system</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#ac12c495fc10f2ab31d1f9c717069e22d">   63</a></span>&#160;        uint64_t <a class="code" href="classAlphaISA_1_1ISA.html#ac12c495fc10f2ab31d1f9c717069e22d">fpcr</a>;       <span class="comment">// floating point condition codes</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#a5a1b81d570a89bb7733ee5b02dae212f">   64</a></span>&#160;        uint64_t <a class="code" href="classAlphaISA_1_1ISA.html#a5a1b81d570a89bb7733ee5b02dae212f">uniq</a>;       <span class="comment">// process-unique register</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#abae6c581aab7926d42d1cfc313bddaba">   65</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classAlphaISA_1_1ISA.html#abae6c581aab7926d42d1cfc313bddaba">lock_flag</a>;      <span class="comment">// lock flag for LL/SC</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#af66566439c4b20fc01738ab2379f8f90">   66</a></span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classAlphaISA_1_1ISA.html#af66566439c4b20fc01738ab2379f8f90">lock_addr</a>;      <span class="comment">// lock address for LL/SC</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#a42b7e7c9e204e1689461dc4f481d4ca6">   67</a></span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classAlphaISA_1_1ISA.html#a42b7e7c9e204e1689461dc4f481d4ca6">intr_flag</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">   69</a></span>&#160;        InternalProcReg <a class="code" href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">ipr</a>[<a class="code" href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">NumInternalProcRegs</a>]; <span class="comment">// Internal processor regs</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        InternalProcReg <a class="code" href="classAlphaISA_1_1ISA.html#ab849aecff7a228e5a5e81a118cbf6878">readIpr</a>(<span class="keywordtype">int</span> idx, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classAlphaISA_1_1ISA.html#ad19062f8bf8376cd4eeb11e6911dc1ab">setIpr</a>(<span class="keywordtype">int</span> idx, InternalProcReg <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classAlphaISA_1_1ISA.html#a14165634f2434c151f62caa7fe66a762">readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="classAlphaISA_1_1ISA.html#a229de9490244105a6adba67cd10ccd4f">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classAlphaISA_1_1ISA.html#a7382d055a3ca31b0d7bd346e486e6045">setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classAlphaISA_1_1ISA.html#a7907f37af98ae0ae35eabdd3bd553c0a">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                        <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordtype">void</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#a8c864199acbf53bc84194290288f54e4">   85</a></span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a8c864199acbf53bc84194290288f54e4">clear</a>()</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        {</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;            fpcr = 0;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            uniq = 0;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            lock_flag = 0;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            lock_addr = 0;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            intr_flag = 0;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            memset(ipr, 0, <span class="keyword">sizeof</span>(ipr));</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        }</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classAlphaISA_1_1ISA.html#a5fa742fd51424816ddca9010877a4ad3">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classAlphaISA_1_1ISA.html#a20ebcd0993d2891aff2779e55e495e9c">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp) <span class="keyword">override</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#a772169201192803a3d06bd982f80d37b">   98</a></span>&#160;        <a class="code" href="classRegId.html">RegId</a> <a class="code" href="classAlphaISA_1_1ISA.html#a772169201192803a3d06bd982f80d37b">flattenRegId</a>(<span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; regId)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> regId; }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#aa5e3a4da5fbbe4570d6250253a29f247">  101</a></span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#aa5e3a4da5fbbe4570d6250253a29f247">flattenIntIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#a73d378696160671f21c42d9b85169091">  107</a></span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a73d378696160671f21c42d9b85169091">flattenFloatIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#a05ebf55f23379fcaa6aea9b863a1070d">  113</a></span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a05ebf55f23379fcaa6aea9b863a1070d">flattenVecIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#a3c84f1bce244acee797bf05c35e85f8d">  119</a></span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a3c84f1bce244acee797bf05c35e85f8d">flattenVecElemIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#a70dea255b0f5669212254d878f8dde2d">  125</a></span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a70dea255b0f5669212254d878f8dde2d">flattenVecPredIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        }</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="comment">// dummy</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#aa956a84b45e773769d47d6b40fff3904">  132</a></span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#aa956a84b45e773769d47d6b40fff3904">flattenCCIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="keywordtype">int</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#ac2e7d977f393b89d95c6217b6073f230">  138</a></span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#ac2e7d977f393b89d95c6217b6073f230">flattenMiscIndex</a>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">        </span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keyword">const</span> Params *<a class="code" href="classAlphaISA_1_1ISA.html#a71870cad47eb4fcb26dfe9612415d911">params</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <a class="code" href="classAlphaISA_1_1ISA.html#a0d5728da0df88992073ccc1c6936deb4">ISA</a>(Params *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classAlphaISA_1_1ISA.html#ab357fcdb25f5b005d618805573571c18">  147</a></span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classAlphaISA_1_1ISA.html#ab357fcdb25f5b005d618805573571c18">startup</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) {}</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <span class="keyword">using</span> <a class="code" href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">SimObject::startup</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    };</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classAlphaISA_1_1ISA_html_a70dea255b0f5669212254d878f8dde2d"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a70dea255b0f5669212254d878f8dde2d">AlphaISA::ISA::flattenVecPredIndex</a></div><div class="ttdeci">int flattenVecPredIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00125">isa.hh:125</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a5fa742fd51424816ddca9010877a4ad3"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a5fa742fd51424816ddca9010877a4ad3">AlphaISA::ISA::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8cc_source.html#l00057">isa.cc:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_aa956a84b45e773769d47d6b40fff3904"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#aa956a84b45e773769d47d6b40fff3904">AlphaISA::ISA::flattenCCIndex</a></div><div class="ttdeci">int flattenCCIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00132">isa.hh:132</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_ab849aecff7a228e5a5e81a118cbf6878"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#ab849aecff7a228e5a5e81a118cbf6878">AlphaISA::ISA::readIpr</a></div><div class="ttdeci">InternalProcReg readIpr(int idx, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00111">ev5.cc:111</a></div></div>
<div class="ttc" id="alpha_2registers_8hh_html"><div class="ttname"><a href="alpha_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a754b951dd182cd9210a377dd54d19cfd"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a754b951dd182cd9210a377dd54d19cfd">AlphaISA::ISA::ipr</a></div><div class="ttdeci">InternalProcReg ipr[NumInternalProcRegs]</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00069">isa.hh:69</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a772169201192803a3d06bd982f80d37b"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a772169201192803a3d06bd982f80d37b">AlphaISA::ISA::flattenRegId</a></div><div class="ttdeci">RegId flattenRegId(const RegId &amp;regId) const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00098">isa.hh:98</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a42b7e7c9e204e1689461dc4f481d4ca6"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a42b7e7c9e204e1689461dc4f481d4ca6">AlphaISA::ISA::intr_flag</a></div><div class="ttdeci">int intr_flag</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00067">isa.hh:67</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="arch_2alpha_2types_8hh_html"><div class="ttname"><a href="arch_2alpha_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_ac2e7d977f393b89d95c6217b6073f230"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#ac2e7d977f393b89d95c6217b6073f230">AlphaISA::ISA::flattenMiscIndex</a></div><div class="ttdeci">int flattenMiscIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00138">isa.hh:138</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_ac12c495fc10f2ab31d1f9c717069e22d"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#ac12c495fc10f2ab31d1f9c717069e22d">AlphaISA::ISA::fpcr</a></div><div class="ttdeci">uint64_t fpcr</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00063">isa.hh:63</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_ad19062f8bf8376cd4eeb11e6911dc1ab"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#ad19062f8bf8376cd4eeb11e6911dc1ab">AlphaISA::ISA::setIpr</a></div><div class="ttdeci">void setIpr(int idx, InternalProcReg val, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00220">ev5.cc:220</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_af66566439c4b20fc01738ab2379f8f90"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#af66566439c4b20fc01738ab2379f8f90">AlphaISA::ISA::lock_addr</a></div><div class="ttdeci">Addr lock_addr</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00066">isa.hh:66</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a229de9490244105a6adba67cd10ccd4f"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a229de9490244105a6adba67cd10ccd4f">AlphaISA::ISA::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg, ThreadContext *tc, ThreadID tid=0)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8cc_source.html#l00098">isa.cc:98</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_af3a58034aa7ce1ef6d3908d5d7c56ea0"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#af3a58034aa7ce1ef6d3908d5d7c56ea0">AlphaISA::ISA::InternalProcReg</a></div><div class="ttdeci">uint64_t InternalProcReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00056">isa.hh:56</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a05ebf55f23379fcaa6aea9b863a1070d"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a05ebf55f23379fcaa6aea9b863a1070d">AlphaISA::ISA::flattenVecIndex</a></div><div class="ttdeci">int flattenVecIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00113">isa.hh:113</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a7907f37af98ae0ae35eabdd3bd553c0a"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a7907f37af98ae0ae35eabdd3bd553c0a">AlphaISA::ISA::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val, ThreadContext *tc, ThreadID tid=0)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8cc_source.html#l00143">isa.cc:143</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a7382d055a3ca31b0d7bd346e486e6045"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a7382d055a3ca31b0d7bd346e486e6045">AlphaISA::ISA::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(int misc_reg, RegVal val, ThreadID tid=0)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8cc_source.html#l00117">isa.cc:117</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a5a1b81d570a89bb7733ee5b02dae212f"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a5a1b81d570a89bb7733ee5b02dae212f">AlphaISA::ISA::uniq</a></div><div class="ttdeci">uint64_t uniq</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00064">isa.hh:64</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a8c864199acbf53bc84194290288f54e4"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a8c864199acbf53bc84194290288f54e4">AlphaISA::ISA::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00085">isa.hh:85</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a73d378696160671f21c42d9b85169091"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a73d378696160671f21c42d9b85169091">AlphaISA::ISA::flattenFloatIndex</a></div><div class="ttdeci">int flattenFloatIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00107">isa.hh:107</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab39b1a4f9dad884694c7a74ed69e6a6b"><div class="ttname"><a href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="ttdeci">int16_t ThreadID</div><div class="ttdoc">Thread index/ID type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00227">types.hh:227</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a71870cad47eb4fcb26dfe9612415d911"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a71870cad47eb4fcb26dfe9612415d911">AlphaISA::ISA::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8cc_source.html#l00051">isa.cc:51</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_ab357fcdb25f5b005d618805573571c18"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#ab357fcdb25f5b005d618805573571c18">AlphaISA::ISA::startup</a></div><div class="ttdeci">void startup(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00147">isa.hh:147</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a3c84f1bce244acee797bf05c35e85f8d"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a3c84f1bce244acee797bf05c35e85f8d">AlphaISA::ISA::flattenVecElemIndex</a></div><div class="ttdeci">int flattenVecElemIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00119">isa.hh:119</a></div></div>
<div class="ttc" id="sim__object_8hh_html"><div class="ttname"><a href="sim__object_8hh.html">sim_object.hh</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a0d5728da0df88992073ccc1c6936deb4"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a0d5728da0df88992073ccc1c6936deb4">AlphaISA::ISA::ISA</a></div><div class="ttdeci">ISA(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8cc_source.html#l00043">isa.cc:43</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_aa5e3a4da5fbbe4570d6250253a29f247"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#aa5e3a4da5fbbe4570d6250253a29f247">AlphaISA::ISA::flattenIntIndex</a></div><div class="ttdeci">int flattenIntIndex(int reg) const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00101">isa.hh:101</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_abae6c581aab7926d42d1cfc313bddaba"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#abae6c581aab7926d42d1cfc313bddaba">AlphaISA::ISA::lock_flag</a></div><div class="ttdeci">bool lock_flag</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00065">isa.hh:65</a></div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html"><div class="ttname"><a href="classAlphaISA_1_1ISA.html">AlphaISA::ISA</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00053">isa.hh:53</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a14165634f2434c151f62caa7fe66a762"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a14165634f2434c151f62caa7fe66a762">AlphaISA::ISA::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(int misc_reg, ThreadID tid=0) const</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8cc_source.html#l00078">isa.cc:78</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a20ebcd0993d2891aff2779e55e495e9c"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a20ebcd0993d2891aff2779e55e495e9c">AlphaISA::ISA::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8cc_source.html#l00067">isa.cc:67</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html"><div class="ttname"><a href="namespaceAlphaISA.html">AlphaISA</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a0741c343083190562f46be4a8688cea0"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a0741c343083190562f46be4a8688cea0">AlphaISA::ISA::system</a></div><div class="ttdeci">System * system</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00061">isa.hh:61</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classEventManager_html"><div class="ttname"><a href="classEventManager.html">EventManager</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00726">eventq.hh:726</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3"><div class="ttname"><a href="namespaceAlphaISA.html#a238bbb397f48622c2b00b5727f1f0c9aa28050954180d5b486752df49f77007b3">AlphaISA::NumInternalProcRegs</a></div><div class="ttdef"><b>Definition:</b> <a href="ipr_8hh_source.html#l00217">ipr.hh:217</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="classAlphaISA_1_1ISA_html_a5c2433027f250318eca94843fe5bf14d"><div class="ttname"><a href="classAlphaISA_1_1ISA.html#a5c2433027f250318eca94843fe5bf14d">AlphaISA::ISA::Params</a></div><div class="ttdeci">AlphaISAParams Params</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa_8hh_source.html#l00057">isa.hh:57</a></div></div>
<div class="ttc" id="classSimObject_html_a15d30a398e82cab3686d2e9d54fd71a4"><div class="ttname"><a href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">SimObject::startup</a></div><div class="ttdeci">virtual void startup()</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00099">sim_object.cc:99</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
