// Reduce global memory access by coalescing memory access pattern
// Leverage shared memory to store mA_d and mB_d for reduced latency
// Consider loop unrolling for better performance through instruction level parallelism