// Seed: 4174010577
module module_0 (
    output tri0  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    output tri0  id_4,
    output wor   id_5,
    output uwire id_6,
    input  wand  id_7,
    input  wand  id_8,
    output wor   id_9,
    output tri   id_10
);
  wire id_12;
endmodule
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input supply0 id_6,
    input wor module_1,
    input supply0 id_8,
    input supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output tri1 id_13,
    input wor id_14,
    input tri id_15,
    input tri1 id_16
    , id_22,
    output supply0 id_17,
    input wor id_18,
    input supply0 id_19,
    input wor id_20
);
  wire id_23;
  wire id_24;
  wire id_25;
  wire id_26;
  module_0(
      id_17, id_9, id_18, id_5, id_13, id_17, id_13, id_0, id_16, id_17, id_5
  );
endmodule
