Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Mon Sep  8 21:41:12 2025
| Host              : DESKTOP-INFKKCG running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file Expanding_Layer_timing_summary_routed.rpt -pb Expanding_Layer_timing_summary_routed.pb -rpx Expanding_Layer_timing_summary_routed.rpx -warn_on_violation
| Design            : Expanding_Layer
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  231         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (99)
6. checking no_output_delay (132)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (99)
-------------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (132)
---------------------------------
 There are 132 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.601        0.000                      0                 6082        0.005        0.000                      0                 6082        1.124        0.000                       0                  2854  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
axi_clk  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_clk             0.601        0.000                      0                 6082        0.005        0.000                      0                 6082        1.124        0.000                       0                  2854  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_clk
  To Clock:  axi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
                            (rising edge-triggered cell DSP_M_DATA clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.252ns (10.388%)  route 2.174ns (89.612%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 6.058 - 3.333 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.289ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.173ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.355     3.250    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X50Y103        FDSE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.326 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.053     3.379    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X50Y103        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.504 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.161     3.665    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/s_axis_tready
    SLICE_X50Y103        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     3.716 r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst_i_1/O
                         net (fo=391, routed)         1.960     5.676    Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CEM
    DSP48E2_X9Y16        DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P11                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     3.631 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.631 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.913    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.937 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.121     6.058    Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X9Y16        DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.411     6.470    
                         clock uncertainty           -0.035     6.434    
    DSP48E2_X9Y16        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_CEM)
                                                     -0.157     6.277    Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.277    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
                            (rising edge-triggered cell DSP_M_DATA clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.252ns (10.719%)  route 2.099ns (89.281%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 6.041 - 3.333 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.289ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.104ns (routing 1.173ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.355     3.250    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X50Y103        FDSE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.326 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.053     3.379    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X50Y103        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.504 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.161     3.665    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/s_axis_tready
    SLICE_X50Y103        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     3.716 r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst_i_1/O
                         net (fo=391, routed)         1.885     5.601    Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CEM
    DSP48E2_X10Y16       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P11                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     3.631 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.631 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.913    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.937 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.104     6.041    Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X10Y16       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.411     6.452    
                         clock uncertainty           -0.035     6.417    
    DSP48E2_X10Y16       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_CEM)
                                                     -0.157     6.260    Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
                            (rising edge-triggered cell DSP_M_DATA clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.252ns (10.788%)  route 2.084ns (89.212%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 6.042 - 3.333 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.289ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.105ns (routing 1.173ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.355     3.250    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X50Y103        FDSE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.326 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.053     3.379    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X50Y103        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.504 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.161     3.665    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/s_axis_tready
    SLICE_X50Y103        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     3.716 r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst_i_1/O
                         net (fo=391, routed)         1.870     5.586    Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CEM
    DSP48E2_X11Y21       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P11                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     3.631 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.631 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.913    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.937 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.105     6.042    Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X11Y21       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.411     6.453    
                         clock uncertainty           -0.035     6.418    
    DSP48E2_X11Y21       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_CEM)
                                                     -0.157     6.261    Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.261    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
                            (rising edge-triggered cell DSP_M_DATA clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.252ns (10.757%)  route 2.091ns (89.243%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 6.058 - 3.333 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.289ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.173ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.355     3.250    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X50Y103        FDSE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.326 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.053     3.379    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X50Y103        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.504 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.161     3.665    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/s_axis_tready
    SLICE_X50Y103        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     3.716 r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst_i_1/O
                         net (fo=391, routed)         1.877     5.593    Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CEM
    DSP48E2_X10Y22       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P11                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     3.631 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.631 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.913    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.937 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.121     6.058    Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X10Y22       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.411     6.470    
                         clock uncertainty           -0.035     6.434    
    DSP48E2_X10Y22       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_CEM)
                                                     -0.157     6.277    Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.277    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
                            (rising edge-triggered cell DSP_M_DATA clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.252ns (10.831%)  route 2.075ns (89.169%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 6.072 - 3.333 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.289ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.173ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.355     3.250    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X50Y103        FDSE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.326 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.053     3.379    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X50Y103        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.504 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.161     3.665    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/s_axis_tready
    SLICE_X50Y103        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     3.716 r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst_i_1/O
                         net (fo=391, routed)         1.861     5.577    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CEM
    DSP48E2_X8Y23        DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P11                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     3.631 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.631 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.913    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.937 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.135     6.072    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X8Y23        DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.411     6.483    
                         clock uncertainty           -0.035     6.448    
    DSP48E2_X8Y23        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_CEM)
                                                     -0.157     6.291    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.291    
                         arrival time                          -5.577    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
                            (rising edge-triggered cell DSP_M_DATA clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.252ns (10.824%)  route 2.076ns (89.176%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 6.074 - 3.333 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.289ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.137ns (routing 1.173ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.355     3.250    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X50Y103        FDSE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.326 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.053     3.379    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X50Y103        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.504 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.161     3.665    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/s_axis_tready
    SLICE_X50Y103        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     3.716 r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst_i_1/O
                         net (fo=391, routed)         1.862     5.579    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CEM
    DSP48E2_X7Y20        DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P11                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     3.631 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.631 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.913    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.937 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.137     6.074    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X7Y20        DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.411     6.485    
                         clock uncertainty           -0.035     6.450    
    DSP48E2_X7Y20        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_CEM)
                                                     -0.157     6.293    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -5.579    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
                            (rising edge-triggered cell DSP_M_DATA clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.252ns (11.082%)  route 2.022ns (88.918%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 6.049 - 3.333 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.289ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.173ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.355     3.250    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X50Y103        FDSE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.326 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.053     3.379    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X50Y103        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.504 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.161     3.665    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/s_axis_tready
    SLICE_X50Y103        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     3.716 r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst_i_1/O
                         net (fo=391, routed)         1.808     5.524    Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CEM
    DSP48E2_X10Y23       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P11                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     3.631 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.631 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.913    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.937 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.112     6.049    Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X10Y23       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.411     6.460    
                         clock uncertainty           -0.035     6.425    
    DSP48E2_X10Y23       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_CEM)
                                                     -0.157     6.268    Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 1.444ns (58.414%)  route 1.028ns (41.586%))
  Logic Levels:           6  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 6.065 - 3.333 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.451ns (routing 1.289ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.173ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.451     3.346    Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X10Y50       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y50       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[8])
                                                      0.277     3.623 r  Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     3.623    Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA.V_DATA<8>
    DSP48E2_X10Y50       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     4.194 f  Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     4.194    Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<8>
    DSP48E2_X10Y50       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     4.303 r  Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.562     4.865    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/o_PE_data[4]_4[8]
    SLICE_X52Y126        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     5.028 r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_8/O
                         net (fo=2, routed)           0.398     5.426    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_8_n_0
    SLICE_X52Y126        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.478 r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_16/O
                         net (fo=1, routed)           0.016     5.494    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_16_n_0
    SLICE_X52Y126        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.684 r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.710    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[15]_i_1_n_0
    SLICE_X52Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.792 r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.818    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]_i_1_n_12
    SLICE_X52Y127        FDRE                                         r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P11                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     3.631 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.631 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.913    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.937 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.128     6.065    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X52Y127        FDRE                                         r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]/C
                         clock pessimism              0.514     6.579    
                         clock uncertainty           -0.035     6.544    
    SLICE_X52Y127        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.569    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          6.569    
                         arrival time                          -5.818    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 1.438ns (58.337%)  route 1.027ns (41.663%))
  Logic Levels:           6  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 6.065 - 3.333 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.451ns (routing 1.289ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.173ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.451     3.346    Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X10Y50       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y50       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_CLK_V_DATA[8])
                                                      0.277     3.623 r  Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     3.623    Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA.V_DATA<8>
    DSP48E2_X10Y50       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     4.194 f  Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     4.194    Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<8>
    DSP48E2_X10Y50       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     4.303 r  Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           0.562     4.865    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/o_PE_data[4]_4[8]
    SLICE_X52Y126        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     5.028 r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_8/O
                         net (fo=2, routed)           0.398     5.426    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_8_n_0
    SLICE_X52Y126        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     5.478 r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_16/O
                         net (fo=1, routed)           0.016     5.494    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg[15]_i_16_n_0
    SLICE_X52Y126        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.684 r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.710    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[15]_i_1_n_0
    SLICE_X52Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.786 r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.025     5.811    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[19]_i_1_n_14
    SLICE_X52Y127        FDRE                                         r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P11                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     3.631 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.631 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.913    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.937 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.128     6.065    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X52Y127        FDRE                                         r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[17]/C
                         clock pessimism              0.514     6.579    
                         clock uncertainty           -0.035     6.544    
    SLICE_X52Y127        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.569    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[2].Adder_inst_0/D_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          6.569    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
                            (rising edge-triggered cell DSP_M_DATA clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (axi_clk rise@3.333ns - axi_clk rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.252ns (11.200%)  route 1.998ns (88.800%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 6.043 - 3.333 ) 
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 1.289ns, distribution 1.066ns)
  Clock Net Delay (Destination): 2.106ns (routing 1.173ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.355     3.250    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X50Y103        FDSE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.326 f  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.053     3.379    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X50Y103        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.504 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=2, routed)           0.161     3.665    Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/s_axis_tready
    SLICE_X50Y103        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     3.716 r  Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst_i_1/O
                         net (fo=391, routed)         1.784     5.500    Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CEM
    DSP48E2_X11Y22       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CEM
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    3.333     3.333 r  
    P11                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     3.631 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.631 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     3.913    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.937 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.106     6.043    Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X11Y22       DSP_M_DATA                                   r  Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.411     6.454    
                         clock uncertainty           -0.035     6.419    
    DSP48E2_X11Y22       DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_CEM)
                                                     -0.157     6.262    Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                  0.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 quant_scale_multiplication[14].Quantization/p_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.338ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Net Delay (Source):      2.065ns (routing 1.173ns, distribution 0.892ns)
  Clock Net Delay (Destination): 2.443ns (routing 1.289ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     0.298 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.298    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.298 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.580    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.065     2.669    quant_scale_multiplication[14].Quantization/axi_clk_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  quant_scale_multiplication[14].Quantization/p_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.727 r  quant_scale_multiplication[14].Quantization/p_reg[22]/Q
                         net (fo=1, routed)           0.124     2.851    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_axis_tdata[10]
    RAMB36_X6Y18         RAMB36E2                                     r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.443     3.338    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y18         RAMB36E2                                     r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.464     2.874    
    RAMB36_X6Y18         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                     -0.028     2.846    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.059ns (36.898%)  route 0.101ns (63.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.234ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      2.089ns (routing 1.173ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.339ns (routing 1.289ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     0.298 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.298    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.298 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.580    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.089     2.693    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X47Y107        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.752 r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.101     2.853    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X48Y107        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.339     3.234    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y107        FDRE                                         r  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.462     2.773    
    SLICE_X48Y107        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.835    out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/fisrt_part[1].Adder_inst_0/D_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.106ns (46.907%)  route 0.120ns (53.093%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      2.091ns (routing 1.173ns, distribution 0.918ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.289ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     0.298 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.298    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.298 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.580    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.091     2.695    Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/fisrt_part[1].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/fisrt_part[1].Adder_inst_0/D_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.753 r  Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/fisrt_part[1].Adder_inst_0/D_reg_reg[3]/Q
                         net (fo=2, routed)           0.101     2.854    Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/second_part[1].Adder_inst_1/Q[3]
    SLICE_X51Y58         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     2.876 r  Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_6/O
                         net (fo=1, routed)           0.009     2.885    Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_6_n_0
    SLICE_X51Y58         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     2.911 r  Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.010     2.921    Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1_n_12
    SLICE_X51Y58         FDRE                                         r  Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.356     3.251    Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[3]/C
                         clock pessimism             -0.411     2.840    
    SLICE_X51Y58         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.900    Convolution_inst/parallel_kernel_number[7].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.106ns (56.085%)  route 0.083ns (43.915%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.261ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      2.089ns (routing 1.173ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.366ns (routing 1.289ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     0.298 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.298    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.298 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.580    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.089     2.693    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X43Y97         FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.751 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[18]/Q
                         net (fo=1, routed)           0.063     2.814    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[20]_1[18]
    SLICE_X42Y97         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     2.836 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[20]_i_4/O
                         net (fo=1, routed)           0.010     2.846    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[20]_i_4_n_0
    SLICE_X42Y97         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     2.872 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.882    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[20]_i_1_n_13
    SLICE_X42Y97         FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.366     3.261    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X42Y97         FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[18]/C
                         clock pessimism             -0.462     2.800    
    SLICE_X42Y97         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.860    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.860    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.107ns (57.219%)  route 0.080ns (42.781%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      2.075ns (routing 1.173ns, distribution 0.902ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.289ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     0.298 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.298    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.298 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.580    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.075     2.679    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.737 r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[1]/Q
                         net (fo=1, routed)           0.061     2.798    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[20]_1[1]
    SLICE_X51Y100        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     2.821 r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_8/O
                         net (fo=1, routed)           0.009     2.830    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_8_n_0
    SLICE_X51Y100        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.026     2.856 r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.010     2.866    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1_n_14
    SLICE_X51Y100        FDRE                                         r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.347     3.242    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[1]/C
                         clock pessimism             -0.462     2.781    
    SLICE_X51Y100        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.841    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.841    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.106ns (56.383%)  route 0.082ns (43.617%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      2.075ns (routing 1.173ns, distribution 0.902ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.289ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     0.298 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.298    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.298 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.580    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.075     2.679    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.737 r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[3]/Q
                         net (fo=1, routed)           0.063     2.800    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[20]_1[3]
    SLICE_X51Y100        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.822 r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_6/O
                         net (fo=1, routed)           0.009     2.831    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_6_n_0
    SLICE_X51Y100        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     2.857 r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.010     2.867    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1_n_12
    SLICE_X51Y100        FDRE                                         r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.347     3.242    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[3]/C
                         clock pessimism             -0.462     2.781    
    SLICE_X51Y100        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.841    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.841    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.106ns (56.383%)  route 0.082ns (43.617%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      2.092ns (routing 1.173ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.363ns (routing 1.289ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     0.298 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.298    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.298 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.580    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.092     2.696    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X43Y95         FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.754 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[3]/Q
                         net (fo=1, routed)           0.063     2.817    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[20]_1[3]
    SLICE_X42Y95         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.839 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_6/O
                         net (fo=1, routed)           0.009     2.848    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_6_n_0
    SLICE_X42Y95         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     2.874 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.010     2.884    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1_n_12
    SLICE_X42Y95         FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.363     3.258    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X42Y95         FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[3]/C
                         clock pessimism             -0.462     2.797    
    SLICE_X42Y95         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.857    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[1].Adder_inst_0/D_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.106ns (55.648%)  route 0.084ns (44.352%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Net Delay (Source):      2.123ns (routing 1.173ns, distribution 0.950ns)
  Clock Net Delay (Destination): 2.401ns (routing 1.289ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     0.298 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.298    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.298 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.580    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.123     2.727    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[1].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X55Y122        FDRE                                         r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[1].Adder_inst_0/D_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.785 r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/fisrt_part[1].Adder_inst_0/D_reg_reg[18]/Q
                         net (fo=2, routed)           0.064     2.850    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/second_part[1].Adder_inst_1/Q[18]
    SLICE_X54Y122        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     2.872 r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[20]_i_4/O
                         net (fo=1, routed)           0.010     2.882    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[20]_i_4_n_0
    SLICE_X54Y122        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     2.908 r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.918    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[20]_i_1_n_13
    SLICE_X54Y122        FDRE                                         r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.401     3.296    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X54Y122        FDRE                                         r  Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[18]/C
                         clock pessimism             -0.466     2.831    
    SLICE_X54Y122        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.891    Convolution_inst/parallel_kernel_number[4].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.106ns (56.085%)  route 0.083ns (43.915%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      2.075ns (routing 1.173ns, distribution 0.902ns)
  Clock Net Delay (Destination): 2.347ns (routing 1.289ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     0.298 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.298    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.298 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.580    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.075     2.679    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.737 r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[2]/Q
                         net (fo=1, routed)           0.063     2.800    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[20]_1[2]
    SLICE_X51Y100        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     2.822 r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_7/O
                         net (fo=1, routed)           0.010     2.832    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_7_n_0
    SLICE_X51Y100        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     2.858 r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.868    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1_n_13
    SLICE_X51Y100        FDRE                                         r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.347     3.242    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[2]/C
                         clock pessimism             -0.462     2.781    
    SLICE_X51Y100        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.841    Convolution_inst/parallel_kernel_number[5].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.841    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             axi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_clk rise@0.000ns - axi_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.106ns (56.085%)  route 0.083ns (43.915%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      2.092ns (routing 1.173ns, distribution 0.919ns)
  Clock Net Delay (Destination): 2.363ns (routing 1.289ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.298     0.298 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.298    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.298 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.282     0.580    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.604 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.092     2.696    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/axi_clk_IBUF_BUFG
    SLICE_X43Y95         FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.754 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/fisrt_part[3].Adder_inst_0/D_reg_reg[2]/Q
                         net (fo=1, routed)           0.063     2.817    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[20]_1[2]
    SLICE_X42Y95         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     2.839 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_7/O
                         net (fo=1, routed)           0.010     2.849    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg[7]_i_7_n_0
    SLICE_X42Y95         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     2.875 r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.885    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[7]_i_1_n_13
    SLICE_X42Y95         FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_clk rise edge)    0.000     0.000 r  
    P11                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    P11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    axi_clk_IBUF_inst/OUT
    P11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.867    axi_clk_IBUF
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.895 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=4005, routed)        2.363     3.258    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/axi_clk_IBUF_BUFG
    SLICE_X42Y95         FDRE                                         r  Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[2]/C
                         clock pessimism             -0.462     2.797    
    SLICE_X42Y95         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.857    Convolution_inst/parallel_kernel_number[12].Adder_Tree_inst/second_part[1].Adder_inst_1/C_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { axi_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y20   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y20   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y21   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y21   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y19   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y19   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y18   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB36_X6Y18   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.333       2.043      BUFGCE_X0Y77   axi_clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X49Y109  out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y20   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y20   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y20   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y20   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y21   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y21   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y21   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y21   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y19   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y19   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y20   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y20   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y20   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y20   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y21   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y21   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y21   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y21   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB36_X6Y19   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB36_X6Y19   out_buffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



