
VCU_2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040a8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08004238  08004238  00005238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800427c  0800427c  00006010  2**0
                  CONTENTS
  4 .ARM          00000000  0800427c  0800427c  00006010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800427c  0800427c  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800427c  0800427c  0000527c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004280  08004280  00005280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004284  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001094  20000010  08004294  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200010a4  08004294  000060a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010122  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025f3  00000000  00000000  00016162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  00018758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b55  00000000  00000000  000195e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c273  00000000  00000000  0001a135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000128b8  00000000  00000000  000363a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ab439  00000000  00000000  00048c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f4099  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bb0  00000000  00000000  000f40dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000f7c8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004220 	.word	0x08004220

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08004220 	.word	0x08004220

080001d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80001d0:	b480      	push	{r7}
 80001d2:	b085      	sub	sp, #20
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	60f8      	str	r0, [r7, #12]
 80001d8:	60b9      	str	r1, [r7, #8]
 80001da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80001dc:	68fb      	ldr	r3, [r7, #12]
 80001de:	4a07      	ldr	r2, [pc, #28]	@ (80001fc <vApplicationGetIdleTaskMemory+0x2c>)
 80001e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80001e2:	68bb      	ldr	r3, [r7, #8]
 80001e4:	4a06      	ldr	r2, [pc, #24]	@ (8000200 <vApplicationGetIdleTaskMemory+0x30>)
 80001e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	2280      	movs	r2, #128	@ 0x80
 80001ec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80001ee:	bf00      	nop
 80001f0:	3714      	adds	r7, #20
 80001f2:	46bd      	mov	sp, r7
 80001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f8:	4770      	bx	lr
 80001fa:	bf00      	nop
 80001fc:	2000002c 	.word	0x2000002c
 8000200:	20000080 	.word	0x20000080

08000204 <LED_init>:

  /*Configure GPIO pin : LD2_Pin */


void LED_init(void const * argument)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b084      	sub	sp, #16
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN LED_init */
  /* Infinite loop */
  for(;;)
  {
	  int state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 800020c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000210:	480e      	ldr	r0, [pc, #56]	@ (800024c <LED_init+0x48>)
 8000212:	f000 fd13 	bl	8000c3c <HAL_GPIO_ReadPin>
 8000216:	4603      	mov	r3, r0
 8000218:	60fb      	str	r3, [r7, #12]
	  if(!state){
 800021a:	68fb      	ldr	r3, [r7, #12]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d109      	bne.n	8000234 <LED_init+0x30>
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8000220:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000224:	480a      	ldr	r0, [pc, #40]	@ (8000250 <LED_init+0x4c>)
 8000226:	f000 fd39 	bl	8000c9c <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 800022a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800022e:	f000 fa8d 	bl	800074c <HAL_Delay>
 8000232:	e7eb      	b.n	800020c <LED_init+0x8>
	  }else{
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000234:	2200      	movs	r2, #0
 8000236:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800023a:	4805      	ldr	r0, [pc, #20]	@ (8000250 <LED_init+0x4c>)
 800023c:	f000 fd16 	bl	8000c6c <HAL_GPIO_WritePin>
	        vTaskDelay(500);
 8000240:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000244:	f003 f82e 	bl	80032a4 <vTaskDelay>
  {
 8000248:	e7e0      	b.n	800020c <LED_init+0x8>
 800024a:	bf00      	nop
 800024c:	48000800 	.word	0x48000800
 8000250:	48000400 	.word	0x48000400

08000254 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b082      	sub	sp, #8
 8000258:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800025a:	f000 fa41 	bl	80006e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800025e:	f000 f817 	bl	8000290 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000262:	f000 f887 	bl	8000374 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000266:	f000 f855 	bl	8000314 <MX_USART2_UART_Init>
  //parkedHandle = osThreadCreate(osThread(parked), NULL);

  /* definition and creation of LED */
  //osThreadDef(LED, LED_init, osPriorityNormal, 0, 128);
  //LEDHandle = osThreadCreate(osThread(LED), NULL);
  xTaskCreate(LED_init,"LED", 128,NULL,5,NULL);
 800026a:	2300      	movs	r3, #0
 800026c:	9301      	str	r3, [sp, #4]
 800026e:	2305      	movs	r3, #5
 8000270:	9300      	str	r3, [sp, #0]
 8000272:	2300      	movs	r3, #0
 8000274:	2280      	movs	r2, #128	@ 0x80
 8000276:	4904      	ldr	r1, [pc, #16]	@ (8000288 <main+0x34>)
 8000278:	4804      	ldr	r0, [pc, #16]	@ (800028c <main+0x38>)
 800027a:	f002 fee3 	bl	8003044 <xTaskCreate>
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
 vTaskStartScheduler();
 800027e:	f003 f847 	bl	8003310 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000282:	bf00      	nop
 8000284:	e7fd      	b.n	8000282 <main+0x2e>
 8000286:	bf00      	nop
 8000288:	08004238 	.word	0x08004238
 800028c:	08000205 	.word	0x08000205

08000290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b090      	sub	sp, #64	@ 0x40
 8000294:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000296:	f107 0318 	add.w	r3, r7, #24
 800029a:	2228      	movs	r2, #40	@ 0x28
 800029c:	2100      	movs	r1, #0
 800029e:	4618      	mov	r0, r3
 80002a0:	f003 ff92 	bl	80041c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a4:	1d3b      	adds	r3, r7, #4
 80002a6:	2200      	movs	r2, #0
 80002a8:	601a      	str	r2, [r3, #0]
 80002aa:	605a      	str	r2, [r3, #4]
 80002ac:	609a      	str	r2, [r3, #8]
 80002ae:	60da      	str	r2, [r3, #12]
 80002b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002b2:	2302      	movs	r3, #2
 80002b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b6:	2301      	movs	r3, #1
 80002b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ba:	2310      	movs	r3, #16
 80002bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002be:	2302      	movs	r3, #2
 80002c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002c2:	2300      	movs	r3, #0
 80002c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80002c6:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80002ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002cc:	f107 0318 	add.w	r3, r7, #24
 80002d0:	4618      	mov	r0, r3
 80002d2:	f000 fcfd 	bl	8000cd0 <HAL_RCC_OscConfig>
 80002d6:	4603      	mov	r3, r0
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d001      	beq.n	80002e0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002dc:	f000 f8be 	bl	800045c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e0:	230f      	movs	r3, #15
 80002e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002e4:	2302      	movs	r3, #2
 80002e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e8:	2300      	movs	r3, #0
 80002ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002f2:	2300      	movs	r3, #0
 80002f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002f6:	1d3b      	adds	r3, r7, #4
 80002f8:	2102      	movs	r1, #2
 80002fa:	4618      	mov	r0, r3
 80002fc:	f001 fd26 	bl	8001d4c <HAL_RCC_ClockConfig>
 8000300:	4603      	mov	r3, r0
 8000302:	2b00      	cmp	r3, #0
 8000304:	d001      	beq.n	800030a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000306:	f000 f8a9 	bl	800045c <Error_Handler>
  }
}
 800030a:	bf00      	nop
 800030c:	3740      	adds	r7, #64	@ 0x40
 800030e:	46bd      	mov	sp, r7
 8000310:	bd80      	pop	{r7, pc}
	...

08000314 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000318:	4b14      	ldr	r3, [pc, #80]	@ (800036c <MX_USART2_UART_Init+0x58>)
 800031a:	4a15      	ldr	r2, [pc, #84]	@ (8000370 <MX_USART2_UART_Init+0x5c>)
 800031c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800031e:	4b13      	ldr	r3, [pc, #76]	@ (800036c <MX_USART2_UART_Init+0x58>)
 8000320:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000324:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000326:	4b11      	ldr	r3, [pc, #68]	@ (800036c <MX_USART2_UART_Init+0x58>)
 8000328:	2200      	movs	r2, #0
 800032a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800032c:	4b0f      	ldr	r3, [pc, #60]	@ (800036c <MX_USART2_UART_Init+0x58>)
 800032e:	2200      	movs	r2, #0
 8000330:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000332:	4b0e      	ldr	r3, [pc, #56]	@ (800036c <MX_USART2_UART_Init+0x58>)
 8000334:	2200      	movs	r2, #0
 8000336:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000338:	4b0c      	ldr	r3, [pc, #48]	@ (800036c <MX_USART2_UART_Init+0x58>)
 800033a:	220c      	movs	r2, #12
 800033c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800033e:	4b0b      	ldr	r3, [pc, #44]	@ (800036c <MX_USART2_UART_Init+0x58>)
 8000340:	2200      	movs	r2, #0
 8000342:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000344:	4b09      	ldr	r3, [pc, #36]	@ (800036c <MX_USART2_UART_Init+0x58>)
 8000346:	2200      	movs	r2, #0
 8000348:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800034a:	4b08      	ldr	r3, [pc, #32]	@ (800036c <MX_USART2_UART_Init+0x58>)
 800034c:	2200      	movs	r2, #0
 800034e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000350:	4b06      	ldr	r3, [pc, #24]	@ (800036c <MX_USART2_UART_Init+0x58>)
 8000352:	2200      	movs	r2, #0
 8000354:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000356:	4805      	ldr	r0, [pc, #20]	@ (800036c <MX_USART2_UART_Init+0x58>)
 8000358:	f002 f9c2 	bl	80026e0 <HAL_UART_Init>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000362:	f000 f87b 	bl	800045c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000366:	bf00      	nop
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	20000280 	.word	0x20000280
 8000370:	40004400 	.word	0x40004400

08000374 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b08a      	sub	sp, #40	@ 0x28
 8000378:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800037a:	f107 0314 	add.w	r3, r7, #20
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
 8000382:	605a      	str	r2, [r3, #4]
 8000384:	609a      	str	r2, [r3, #8]
 8000386:	60da      	str	r2, [r3, #12]
 8000388:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800038a:	4b28      	ldr	r3, [pc, #160]	@ (800042c <MX_GPIO_Init+0xb8>)
 800038c:	695b      	ldr	r3, [r3, #20]
 800038e:	4a27      	ldr	r2, [pc, #156]	@ (800042c <MX_GPIO_Init+0xb8>)
 8000390:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000394:	6153      	str	r3, [r2, #20]
 8000396:	4b25      	ldr	r3, [pc, #148]	@ (800042c <MX_GPIO_Init+0xb8>)
 8000398:	695b      	ldr	r3, [r3, #20]
 800039a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800039e:	613b      	str	r3, [r7, #16]
 80003a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003a2:	4b22      	ldr	r3, [pc, #136]	@ (800042c <MX_GPIO_Init+0xb8>)
 80003a4:	695b      	ldr	r3, [r3, #20]
 80003a6:	4a21      	ldr	r2, [pc, #132]	@ (800042c <MX_GPIO_Init+0xb8>)
 80003a8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80003ac:	6153      	str	r3, [r2, #20]
 80003ae:	4b1f      	ldr	r3, [pc, #124]	@ (800042c <MX_GPIO_Init+0xb8>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80003b6:	60fb      	str	r3, [r7, #12]
 80003b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ba:	4b1c      	ldr	r3, [pc, #112]	@ (800042c <MX_GPIO_Init+0xb8>)
 80003bc:	695b      	ldr	r3, [r3, #20]
 80003be:	4a1b      	ldr	r2, [pc, #108]	@ (800042c <MX_GPIO_Init+0xb8>)
 80003c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003c4:	6153      	str	r3, [r2, #20]
 80003c6:	4b19      	ldr	r3, [pc, #100]	@ (800042c <MX_GPIO_Init+0xb8>)
 80003c8:	695b      	ldr	r3, [r3, #20]
 80003ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003ce:	60bb      	str	r3, [r7, #8]
 80003d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003d2:	4b16      	ldr	r3, [pc, #88]	@ (800042c <MX_GPIO_Init+0xb8>)
 80003d4:	695b      	ldr	r3, [r3, #20]
 80003d6:	4a15      	ldr	r2, [pc, #84]	@ (800042c <MX_GPIO_Init+0xb8>)
 80003d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003dc:	6153      	str	r3, [r2, #20]
 80003de:	4b13      	ldr	r3, [pc, #76]	@ (800042c <MX_GPIO_Init+0xb8>)
 80003e0:	695b      	ldr	r3, [r3, #20]
 80003e2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003e6:	607b      	str	r3, [r7, #4]
 80003e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
//  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
//
  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80003ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003f0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80003f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f6:	2300      	movs	r3, #0
 80003f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80003fa:	f107 0314 	add.w	r3, r7, #20
 80003fe:	4619      	mov	r1, r3
 8000400:	480b      	ldr	r0, [pc, #44]	@ (8000430 <MX_GPIO_Init+0xbc>)
 8000402:	f000 faa9 	bl	8000958 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000406:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800040a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800040c:	2301      	movs	r3, #1
 800040e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000410:	2300      	movs	r3, #0
 8000412:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000414:	2300      	movs	r3, #0
 8000416:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000418:	f107 0314 	add.w	r3, r7, #20
 800041c:	4619      	mov	r1, r3
 800041e:	4805      	ldr	r0, [pc, #20]	@ (8000434 <MX_GPIO_Init+0xc0>)
 8000420:	f000 fa9a 	bl	8000958 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000424:	bf00      	nop
 8000426:	3728      	adds	r7, #40	@ 0x28
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}
 800042c:	40021000 	.word	0x40021000
 8000430:	48000800 	.word	0x48000800
 8000434:	48000400 	.word	0x48000400

08000438 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a04      	ldr	r2, [pc, #16]	@ (8000458 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d101      	bne.n	800044e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800044a:	f000 f95f 	bl	800070c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800044e:	bf00      	nop
 8000450:	3708      	adds	r7, #8
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	40012c00 	.word	0x40012c00

0800045c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000460:	b672      	cpsid	i
}
 8000462:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000464:	bf00      	nop
 8000466:	e7fd      	b.n	8000464 <Error_Handler+0x8>

08000468 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800046e:	4b11      	ldr	r3, [pc, #68]	@ (80004b4 <HAL_MspInit+0x4c>)
 8000470:	699b      	ldr	r3, [r3, #24]
 8000472:	4a10      	ldr	r2, [pc, #64]	@ (80004b4 <HAL_MspInit+0x4c>)
 8000474:	f043 0301 	orr.w	r3, r3, #1
 8000478:	6193      	str	r3, [r2, #24]
 800047a:	4b0e      	ldr	r3, [pc, #56]	@ (80004b4 <HAL_MspInit+0x4c>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	f003 0301 	and.w	r3, r3, #1
 8000482:	607b      	str	r3, [r7, #4]
 8000484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000486:	4b0b      	ldr	r3, [pc, #44]	@ (80004b4 <HAL_MspInit+0x4c>)
 8000488:	69db      	ldr	r3, [r3, #28]
 800048a:	4a0a      	ldr	r2, [pc, #40]	@ (80004b4 <HAL_MspInit+0x4c>)
 800048c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000490:	61d3      	str	r3, [r2, #28]
 8000492:	4b08      	ldr	r3, [pc, #32]	@ (80004b4 <HAL_MspInit+0x4c>)
 8000494:	69db      	ldr	r3, [r3, #28]
 8000496:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800049a:	603b      	str	r3, [r7, #0]
 800049c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800049e:	2200      	movs	r2, #0
 80004a0:	210f      	movs	r1, #15
 80004a2:	f06f 0001 	mvn.w	r0, #1
 80004a6:	f000 fa2d 	bl	8000904 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004aa:	bf00      	nop
 80004ac:	3708      	adds	r7, #8
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	40021000 	.word	0x40021000

080004b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b08a      	sub	sp, #40	@ 0x28
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c0:	f107 0314 	add.w	r3, r7, #20
 80004c4:	2200      	movs	r2, #0
 80004c6:	601a      	str	r2, [r3, #0]
 80004c8:	605a      	str	r2, [r3, #4]
 80004ca:	609a      	str	r2, [r3, #8]
 80004cc:	60da      	str	r2, [r3, #12]
 80004ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a17      	ldr	r2, [pc, #92]	@ (8000534 <HAL_UART_MspInit+0x7c>)
 80004d6:	4293      	cmp	r3, r2
 80004d8:	d128      	bne.n	800052c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004da:	4b17      	ldr	r3, [pc, #92]	@ (8000538 <HAL_UART_MspInit+0x80>)
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	4a16      	ldr	r2, [pc, #88]	@ (8000538 <HAL_UART_MspInit+0x80>)
 80004e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004e4:	61d3      	str	r3, [r2, #28]
 80004e6:	4b14      	ldr	r3, [pc, #80]	@ (8000538 <HAL_UART_MspInit+0x80>)
 80004e8:	69db      	ldr	r3, [r3, #28]
 80004ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80004ee:	613b      	str	r3, [r7, #16]
 80004f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f2:	4b11      	ldr	r3, [pc, #68]	@ (8000538 <HAL_UART_MspInit+0x80>)
 80004f4:	695b      	ldr	r3, [r3, #20]
 80004f6:	4a10      	ldr	r2, [pc, #64]	@ (8000538 <HAL_UART_MspInit+0x80>)
 80004f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004fc:	6153      	str	r3, [r2, #20]
 80004fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000538 <HAL_UART_MspInit+0x80>)
 8000500:	695b      	ldr	r3, [r3, #20]
 8000502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000506:	60fb      	str	r3, [r7, #12]
 8000508:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800050a:	230c      	movs	r3, #12
 800050c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800050e:	2302      	movs	r3, #2
 8000510:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000512:	2300      	movs	r3, #0
 8000514:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000516:	2300      	movs	r3, #0
 8000518:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800051a:	2307      	movs	r3, #7
 800051c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800051e:	f107 0314 	add.w	r3, r7, #20
 8000522:	4619      	mov	r1, r3
 8000524:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000528:	f000 fa16 	bl	8000958 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800052c:	bf00      	nop
 800052e:	3728      	adds	r7, #40	@ 0x28
 8000530:	46bd      	mov	sp, r7
 8000532:	bd80      	pop	{r7, pc}
 8000534:	40004400 	.word	0x40004400
 8000538:	40021000 	.word	0x40021000

0800053c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b08c      	sub	sp, #48	@ 0x30
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000544:	2300      	movs	r3, #0
 8000546:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000548:	2300      	movs	r3, #0
 800054a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800054c:	4b2e      	ldr	r3, [pc, #184]	@ (8000608 <HAL_InitTick+0xcc>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	4a2d      	ldr	r2, [pc, #180]	@ (8000608 <HAL_InitTick+0xcc>)
 8000552:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000556:	6193      	str	r3, [r2, #24]
 8000558:	4b2b      	ldr	r3, [pc, #172]	@ (8000608 <HAL_InitTick+0xcc>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000560:	60bb      	str	r3, [r7, #8]
 8000562:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000564:	f107 020c 	add.w	r2, r7, #12
 8000568:	f107 0310 	add.w	r3, r7, #16
 800056c:	4611      	mov	r1, r2
 800056e:	4618      	mov	r0, r3
 8000570:	f001 fe0c 	bl	800218c <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000574:	f001 fde8 	bl	8002148 <HAL_RCC_GetPCLK2Freq>
 8000578:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800057a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800057c:	4a23      	ldr	r2, [pc, #140]	@ (800060c <HAL_InitTick+0xd0>)
 800057e:	fba2 2303 	umull	r2, r3, r2, r3
 8000582:	0c9b      	lsrs	r3, r3, #18
 8000584:	3b01      	subs	r3, #1
 8000586:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000588:	4b21      	ldr	r3, [pc, #132]	@ (8000610 <HAL_InitTick+0xd4>)
 800058a:	4a22      	ldr	r2, [pc, #136]	@ (8000614 <HAL_InitTick+0xd8>)
 800058c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800058e:	4b20      	ldr	r3, [pc, #128]	@ (8000610 <HAL_InitTick+0xd4>)
 8000590:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000594:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000596:	4a1e      	ldr	r2, [pc, #120]	@ (8000610 <HAL_InitTick+0xd4>)
 8000598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800059a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800059c:	4b1c      	ldr	r3, [pc, #112]	@ (8000610 <HAL_InitTick+0xd4>)
 800059e:	2200      	movs	r2, #0
 80005a0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000610 <HAL_InitTick+0xd4>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005a8:	4b19      	ldr	r3, [pc, #100]	@ (8000610 <HAL_InitTick+0xd4>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80005ae:	4818      	ldr	r0, [pc, #96]	@ (8000610 <HAL_InitTick+0xd4>)
 80005b0:	f001 fe1e 	bl	80021f0 <HAL_TIM_Base_Init>
 80005b4:	4603      	mov	r3, r0
 80005b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80005ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d11b      	bne.n	80005fa <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80005c2:	4813      	ldr	r0, [pc, #76]	@ (8000610 <HAL_InitTick+0xd4>)
 80005c4:	f001 fe76 	bl	80022b4 <HAL_TIM_Base_Start_IT>
 80005c8:	4603      	mov	r3, r0
 80005ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80005ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d111      	bne.n	80005fa <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80005d6:	2019      	movs	r0, #25
 80005d8:	f000 f9b0 	bl	800093c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	2b0f      	cmp	r3, #15
 80005e0:	d808      	bhi.n	80005f4 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80005e2:	2200      	movs	r2, #0
 80005e4:	6879      	ldr	r1, [r7, #4]
 80005e6:	2019      	movs	r0, #25
 80005e8:	f000 f98c 	bl	8000904 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005ec:	4a0a      	ldr	r2, [pc, #40]	@ (8000618 <HAL_InitTick+0xdc>)
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	6013      	str	r3, [r2, #0]
 80005f2:	e002      	b.n	80005fa <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 80005f4:	2301      	movs	r3, #1
 80005f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80005fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80005fe:	4618      	mov	r0, r3
 8000600:	3730      	adds	r7, #48	@ 0x30
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40021000 	.word	0x40021000
 800060c:	431bde83 	.word	0x431bde83
 8000610:	20000308 	.word	0x20000308
 8000614:	40012c00 	.word	0x40012c00
 8000618:	20000004 	.word	0x20000004

0800061c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000620:	bf00      	nop
 8000622:	e7fd      	b.n	8000620 <NMI_Handler+0x4>

08000624 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000628:	bf00      	nop
 800062a:	e7fd      	b.n	8000628 <HardFault_Handler+0x4>

0800062c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000630:	bf00      	nop
 8000632:	e7fd      	b.n	8000630 <MemManage_Handler+0x4>

08000634 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000638:	bf00      	nop
 800063a:	e7fd      	b.n	8000638 <BusFault_Handler+0x4>

0800063c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000640:	bf00      	nop
 8000642:	e7fd      	b.n	8000640 <UsageFault_Handler+0x4>

08000644 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000648:	bf00      	nop
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
	...

08000654 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000658:	4802      	ldr	r0, [pc, #8]	@ (8000664 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800065a:	f001 fe7f 	bl	800235c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	20000308 	.word	0x20000308

08000668 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800066c:	4b06      	ldr	r3, [pc, #24]	@ (8000688 <SystemInit+0x20>)
 800066e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000672:	4a05      	ldr	r2, [pc, #20]	@ (8000688 <SystemInit+0x20>)
 8000674:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000678:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	e000ed00 	.word	0xe000ed00

0800068c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800068c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006c4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000690:	f7ff ffea 	bl	8000668 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000694:	480c      	ldr	r0, [pc, #48]	@ (80006c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000696:	490d      	ldr	r1, [pc, #52]	@ (80006cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000698:	4a0d      	ldr	r2, [pc, #52]	@ (80006d0 <LoopForever+0xe>)
  movs r3, #0
 800069a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800069c:	e002      	b.n	80006a4 <LoopCopyDataInit>

0800069e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800069e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006a2:	3304      	adds	r3, #4

080006a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006a8:	d3f9      	bcc.n	800069e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006aa:	4a0a      	ldr	r2, [pc, #40]	@ (80006d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006ac:	4c0a      	ldr	r4, [pc, #40]	@ (80006d8 <LoopForever+0x16>)
  movs r3, #0
 80006ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b0:	e001      	b.n	80006b6 <LoopFillZerobss>

080006b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006b4:	3204      	adds	r2, #4

080006b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006b8:	d3fb      	bcc.n	80006b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006ba:	f003 fd8d 	bl	80041d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006be:	f7ff fdc9 	bl	8000254 <main>

080006c2 <LoopForever>:

LoopForever:
    b LoopForever
 80006c2:	e7fe      	b.n	80006c2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006c4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80006c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006cc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80006d0:	08004284 	.word	0x08004284
  ldr r2, =_sbss
 80006d4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80006d8:	200010a4 	.word	0x200010a4

080006dc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006dc:	e7fe      	b.n	80006dc <ADC1_IRQHandler>
	...

080006e0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006e4:	4b08      	ldr	r3, [pc, #32]	@ (8000708 <HAL_Init+0x28>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a07      	ldr	r2, [pc, #28]	@ (8000708 <HAL_Init+0x28>)
 80006ea:	f043 0310 	orr.w	r3, r3, #16
 80006ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006f0:	2003      	movs	r0, #3
 80006f2:	f000 f8fc 	bl	80008ee <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80006f6:	200f      	movs	r0, #15
 80006f8:	f7ff ff20 	bl	800053c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80006fc:	f7ff feb4 	bl	8000468 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000700:	2300      	movs	r3, #0
}
 8000702:	4618      	mov	r0, r3
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	40022000 	.word	0x40022000

0800070c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000710:	4b06      	ldr	r3, [pc, #24]	@ (800072c <HAL_IncTick+0x20>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	461a      	mov	r2, r3
 8000716:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <HAL_IncTick+0x24>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	4413      	add	r3, r2
 800071c:	4a04      	ldr	r2, [pc, #16]	@ (8000730 <HAL_IncTick+0x24>)
 800071e:	6013      	str	r3, [r2, #0]
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	20000008 	.word	0x20000008
 8000730:	20000354 	.word	0x20000354

08000734 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
  return uwTick;  
 8000738:	4b03      	ldr	r3, [pc, #12]	@ (8000748 <HAL_GetTick+0x14>)
 800073a:	681b      	ldr	r3, [r3, #0]
}
 800073c:	4618      	mov	r0, r3
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	20000354 	.word	0x20000354

0800074c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000754:	f7ff ffee 	bl	8000734 <HAL_GetTick>
 8000758:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000764:	d005      	beq.n	8000772 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000766:	4b0a      	ldr	r3, [pc, #40]	@ (8000790 <HAL_Delay+0x44>)
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	461a      	mov	r2, r3
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	4413      	add	r3, r2
 8000770:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000772:	bf00      	nop
 8000774:	f7ff ffde 	bl	8000734 <HAL_GetTick>
 8000778:	4602      	mov	r2, r0
 800077a:	68bb      	ldr	r3, [r7, #8]
 800077c:	1ad3      	subs	r3, r2, r3
 800077e:	68fa      	ldr	r2, [r7, #12]
 8000780:	429a      	cmp	r2, r3
 8000782:	d8f7      	bhi.n	8000774 <HAL_Delay+0x28>
  {
  }
}
 8000784:	bf00      	nop
 8000786:	bf00      	nop
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000008 	.word	0x20000008

08000794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000794:	b480      	push	{r7}
 8000796:	b085      	sub	sp, #20
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	f003 0307 	and.w	r3, r3, #7
 80007a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007a4:	4b0c      	ldr	r3, [pc, #48]	@ (80007d8 <__NVIC_SetPriorityGrouping+0x44>)
 80007a6:	68db      	ldr	r3, [r3, #12]
 80007a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007aa:	68ba      	ldr	r2, [r7, #8]
 80007ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007b0:	4013      	ands	r3, r2
 80007b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007c6:	4a04      	ldr	r2, [pc, #16]	@ (80007d8 <__NVIC_SetPriorityGrouping+0x44>)
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	60d3      	str	r3, [r2, #12]
}
 80007cc:	bf00      	nop
 80007ce:	3714      	adds	r7, #20
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	e000ed00 	.word	0xe000ed00

080007dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007e0:	4b04      	ldr	r3, [pc, #16]	@ (80007f4 <__NVIC_GetPriorityGrouping+0x18>)
 80007e2:	68db      	ldr	r3, [r3, #12]
 80007e4:	0a1b      	lsrs	r3, r3, #8
 80007e6:	f003 0307 	and.w	r3, r3, #7
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr
 80007f4:	e000ed00 	.word	0xe000ed00

080007f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	4603      	mov	r3, r0
 8000800:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000806:	2b00      	cmp	r3, #0
 8000808:	db0b      	blt.n	8000822 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	f003 021f 	and.w	r2, r3, #31
 8000810:	4907      	ldr	r1, [pc, #28]	@ (8000830 <__NVIC_EnableIRQ+0x38>)
 8000812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000816:	095b      	lsrs	r3, r3, #5
 8000818:	2001      	movs	r0, #1
 800081a:	fa00 f202 	lsl.w	r2, r0, r2
 800081e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000822:	bf00      	nop
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	e000e100 	.word	0xe000e100

08000834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000834:	b480      	push	{r7}
 8000836:	b083      	sub	sp, #12
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	6039      	str	r1, [r7, #0]
 800083e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000844:	2b00      	cmp	r3, #0
 8000846:	db0a      	blt.n	800085e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	b2da      	uxtb	r2, r3
 800084c:	490c      	ldr	r1, [pc, #48]	@ (8000880 <__NVIC_SetPriority+0x4c>)
 800084e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000852:	0112      	lsls	r2, r2, #4
 8000854:	b2d2      	uxtb	r2, r2
 8000856:	440b      	add	r3, r1
 8000858:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800085c:	e00a      	b.n	8000874 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	b2da      	uxtb	r2, r3
 8000862:	4908      	ldr	r1, [pc, #32]	@ (8000884 <__NVIC_SetPriority+0x50>)
 8000864:	79fb      	ldrb	r3, [r7, #7]
 8000866:	f003 030f 	and.w	r3, r3, #15
 800086a:	3b04      	subs	r3, #4
 800086c:	0112      	lsls	r2, r2, #4
 800086e:	b2d2      	uxtb	r2, r2
 8000870:	440b      	add	r3, r1
 8000872:	761a      	strb	r2, [r3, #24]
}
 8000874:	bf00      	nop
 8000876:	370c      	adds	r7, #12
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	e000e100 	.word	0xe000e100
 8000884:	e000ed00 	.word	0xe000ed00

08000888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000888:	b480      	push	{r7}
 800088a:	b089      	sub	sp, #36	@ 0x24
 800088c:	af00      	add	r7, sp, #0
 800088e:	60f8      	str	r0, [r7, #12]
 8000890:	60b9      	str	r1, [r7, #8]
 8000892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	f003 0307 	and.w	r3, r3, #7
 800089a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800089c:	69fb      	ldr	r3, [r7, #28]
 800089e:	f1c3 0307 	rsb	r3, r3, #7
 80008a2:	2b04      	cmp	r3, #4
 80008a4:	bf28      	it	cs
 80008a6:	2304      	movcs	r3, #4
 80008a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	3304      	adds	r3, #4
 80008ae:	2b06      	cmp	r3, #6
 80008b0:	d902      	bls.n	80008b8 <NVIC_EncodePriority+0x30>
 80008b2:	69fb      	ldr	r3, [r7, #28]
 80008b4:	3b03      	subs	r3, #3
 80008b6:	e000      	b.n	80008ba <NVIC_EncodePriority+0x32>
 80008b8:	2300      	movs	r3, #0
 80008ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008bc:	f04f 32ff 	mov.w	r2, #4294967295
 80008c0:	69bb      	ldr	r3, [r7, #24]
 80008c2:	fa02 f303 	lsl.w	r3, r2, r3
 80008c6:	43da      	mvns	r2, r3
 80008c8:	68bb      	ldr	r3, [r7, #8]
 80008ca:	401a      	ands	r2, r3
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008d0:	f04f 31ff 	mov.w	r1, #4294967295
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	fa01 f303 	lsl.w	r3, r1, r3
 80008da:	43d9      	mvns	r1, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008e0:	4313      	orrs	r3, r2
         );
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3724      	adds	r7, #36	@ 0x24
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr

080008ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	b082      	sub	sp, #8
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008f6:	6878      	ldr	r0, [r7, #4]
 80008f8:	f7ff ff4c 	bl	8000794 <__NVIC_SetPriorityGrouping>
}
 80008fc:	bf00      	nop
 80008fe:	3708      	adds	r7, #8
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}

08000904 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b086      	sub	sp, #24
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	60b9      	str	r1, [r7, #8]
 800090e:	607a      	str	r2, [r7, #4]
 8000910:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000912:	2300      	movs	r3, #0
 8000914:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000916:	f7ff ff61 	bl	80007dc <__NVIC_GetPriorityGrouping>
 800091a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800091c:	687a      	ldr	r2, [r7, #4]
 800091e:	68b9      	ldr	r1, [r7, #8]
 8000920:	6978      	ldr	r0, [r7, #20]
 8000922:	f7ff ffb1 	bl	8000888 <NVIC_EncodePriority>
 8000926:	4602      	mov	r2, r0
 8000928:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800092c:	4611      	mov	r1, r2
 800092e:	4618      	mov	r0, r3
 8000930:	f7ff ff80 	bl	8000834 <__NVIC_SetPriority>
}
 8000934:	bf00      	nop
 8000936:	3718      	adds	r7, #24
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094a:	4618      	mov	r0, r3
 800094c:	f7ff ff54 	bl	80007f8 <__NVIC_EnableIRQ>
}
 8000950:	bf00      	nop
 8000952:	3708      	adds	r7, #8
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000958:	b480      	push	{r7}
 800095a:	b087      	sub	sp, #28
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000962:	2300      	movs	r3, #0
 8000964:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000966:	e14e      	b.n	8000c06 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	681a      	ldr	r2, [r3, #0]
 800096c:	2101      	movs	r1, #1
 800096e:	697b      	ldr	r3, [r7, #20]
 8000970:	fa01 f303 	lsl.w	r3, r1, r3
 8000974:	4013      	ands	r3, r2
 8000976:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	2b00      	cmp	r3, #0
 800097c:	f000 8140 	beq.w	8000c00 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	f003 0303 	and.w	r3, r3, #3
 8000988:	2b01      	cmp	r3, #1
 800098a:	d005      	beq.n	8000998 <HAL_GPIO_Init+0x40>
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	f003 0303 	and.w	r3, r3, #3
 8000994:	2b02      	cmp	r3, #2
 8000996:	d130      	bne.n	80009fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	689b      	ldr	r3, [r3, #8]
 800099c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	005b      	lsls	r3, r3, #1
 80009a2:	2203      	movs	r2, #3
 80009a4:	fa02 f303 	lsl.w	r3, r2, r3
 80009a8:	43db      	mvns	r3, r3
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	4013      	ands	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	68da      	ldr	r2, [r3, #12]
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	fa02 f303 	lsl.w	r3, r2, r3
 80009bc:	693a      	ldr	r2, [r7, #16]
 80009be:	4313      	orrs	r3, r2
 80009c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	693a      	ldr	r2, [r7, #16]
 80009c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009ce:	2201      	movs	r2, #1
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	fa02 f303 	lsl.w	r3, r2, r3
 80009d6:	43db      	mvns	r3, r3
 80009d8:	693a      	ldr	r2, [r7, #16]
 80009da:	4013      	ands	r3, r2
 80009dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	091b      	lsrs	r3, r3, #4
 80009e4:	f003 0201 	and.w	r2, r3, #1
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	fa02 f303 	lsl.w	r3, r2, r3
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	4313      	orrs	r3, r2
 80009f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	693a      	ldr	r2, [r7, #16]
 80009f8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	f003 0303 	and.w	r3, r3, #3
 8000a02:	2b03      	cmp	r3, #3
 8000a04:	d017      	beq.n	8000a36 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	68db      	ldr	r3, [r3, #12]
 8000a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	2203      	movs	r2, #3
 8000a12:	fa02 f303 	lsl.w	r3, r2, r3
 8000a16:	43db      	mvns	r3, r3
 8000a18:	693a      	ldr	r2, [r7, #16]
 8000a1a:	4013      	ands	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	689a      	ldr	r2, [r3, #8]
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2a:	693a      	ldr	r2, [r7, #16]
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	693a      	ldr	r2, [r7, #16]
 8000a34:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	f003 0303 	and.w	r3, r3, #3
 8000a3e:	2b02      	cmp	r3, #2
 8000a40:	d123      	bne.n	8000a8a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	08da      	lsrs	r2, r3, #3
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	3208      	adds	r2, #8
 8000a4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	f003 0307 	and.w	r3, r3, #7
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	220f      	movs	r2, #15
 8000a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5e:	43db      	mvns	r3, r3
 8000a60:	693a      	ldr	r2, [r7, #16]
 8000a62:	4013      	ands	r3, r2
 8000a64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	691a      	ldr	r2, [r3, #16]
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	f003 0307 	and.w	r3, r3, #7
 8000a70:	009b      	lsls	r3, r3, #2
 8000a72:	fa02 f303 	lsl.w	r3, r2, r3
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	08da      	lsrs	r2, r3, #3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	3208      	adds	r2, #8
 8000a84:	6939      	ldr	r1, [r7, #16]
 8000a86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	2203      	movs	r2, #3
 8000a96:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9a:	43db      	mvns	r3, r3
 8000a9c:	693a      	ldr	r2, [r7, #16]
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	f003 0203 	and.w	r2, r3, #3
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	005b      	lsls	r3, r3, #1
 8000aae:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	693a      	ldr	r2, [r7, #16]
 8000abc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	f000 809a 	beq.w	8000c00 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000acc:	4b55      	ldr	r3, [pc, #340]	@ (8000c24 <HAL_GPIO_Init+0x2cc>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	4a54      	ldr	r2, [pc, #336]	@ (8000c24 <HAL_GPIO_Init+0x2cc>)
 8000ad2:	f043 0301 	orr.w	r3, r3, #1
 8000ad6:	6193      	str	r3, [r2, #24]
 8000ad8:	4b52      	ldr	r3, [pc, #328]	@ (8000c24 <HAL_GPIO_Init+0x2cc>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	f003 0301 	and.w	r3, r3, #1
 8000ae0:	60bb      	str	r3, [r7, #8]
 8000ae2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ae4:	4a50      	ldr	r2, [pc, #320]	@ (8000c28 <HAL_GPIO_Init+0x2d0>)
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	089b      	lsrs	r3, r3, #2
 8000aea:	3302      	adds	r3, #2
 8000aec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000af0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	f003 0303 	and.w	r3, r3, #3
 8000af8:	009b      	lsls	r3, r3, #2
 8000afa:	220f      	movs	r2, #15
 8000afc:	fa02 f303 	lsl.w	r3, r2, r3
 8000b00:	43db      	mvns	r3, r3
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	4013      	ands	r3, r2
 8000b06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b0e:	d013      	beq.n	8000b38 <HAL_GPIO_Init+0x1e0>
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	4a46      	ldr	r2, [pc, #280]	@ (8000c2c <HAL_GPIO_Init+0x2d4>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d00d      	beq.n	8000b34 <HAL_GPIO_Init+0x1dc>
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	4a45      	ldr	r2, [pc, #276]	@ (8000c30 <HAL_GPIO_Init+0x2d8>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d007      	beq.n	8000b30 <HAL_GPIO_Init+0x1d8>
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	4a44      	ldr	r2, [pc, #272]	@ (8000c34 <HAL_GPIO_Init+0x2dc>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d101      	bne.n	8000b2c <HAL_GPIO_Init+0x1d4>
 8000b28:	2303      	movs	r3, #3
 8000b2a:	e006      	b.n	8000b3a <HAL_GPIO_Init+0x1e2>
 8000b2c:	2305      	movs	r3, #5
 8000b2e:	e004      	b.n	8000b3a <HAL_GPIO_Init+0x1e2>
 8000b30:	2302      	movs	r3, #2
 8000b32:	e002      	b.n	8000b3a <HAL_GPIO_Init+0x1e2>
 8000b34:	2301      	movs	r3, #1
 8000b36:	e000      	b.n	8000b3a <HAL_GPIO_Init+0x1e2>
 8000b38:	2300      	movs	r3, #0
 8000b3a:	697a      	ldr	r2, [r7, #20]
 8000b3c:	f002 0203 	and.w	r2, r2, #3
 8000b40:	0092      	lsls	r2, r2, #2
 8000b42:	4093      	lsls	r3, r2
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b4a:	4937      	ldr	r1, [pc, #220]	@ (8000c28 <HAL_GPIO_Init+0x2d0>)
 8000b4c:	697b      	ldr	r3, [r7, #20]
 8000b4e:	089b      	lsrs	r3, r3, #2
 8000b50:	3302      	adds	r3, #2
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b58:	4b37      	ldr	r3, [pc, #220]	@ (8000c38 <HAL_GPIO_Init+0x2e0>)
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	43db      	mvns	r3, r3
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	4013      	ands	r3, r2
 8000b66:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d003      	beq.n	8000b7c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000b74:	693a      	ldr	r2, [r7, #16]
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b7c:	4a2e      	ldr	r2, [pc, #184]	@ (8000c38 <HAL_GPIO_Init+0x2e0>)
 8000b7e:	693b      	ldr	r3, [r7, #16]
 8000b80:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b82:	4b2d      	ldr	r3, [pc, #180]	@ (8000c38 <HAL_GPIO_Init+0x2e0>)
 8000b84:	68db      	ldr	r3, [r3, #12]
 8000b86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	43db      	mvns	r3, r3
 8000b8c:	693a      	ldr	r2, [r7, #16]
 8000b8e:	4013      	ands	r3, r2
 8000b90:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d003      	beq.n	8000ba6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ba6:	4a24      	ldr	r2, [pc, #144]	@ (8000c38 <HAL_GPIO_Init+0x2e0>)
 8000ba8:	693b      	ldr	r3, [r7, #16]
 8000baa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000bac:	4b22      	ldr	r3, [pc, #136]	@ (8000c38 <HAL_GPIO_Init+0x2e0>)
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	43db      	mvns	r3, r3
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	4013      	ands	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d003      	beq.n	8000bd0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000bc8:	693a      	ldr	r2, [r7, #16]
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000bd0:	4a19      	ldr	r2, [pc, #100]	@ (8000c38 <HAL_GPIO_Init+0x2e0>)
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000bd6:	4b18      	ldr	r3, [pc, #96]	@ (8000c38 <HAL_GPIO_Init+0x2e0>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	43db      	mvns	r3, r3
 8000be0:	693a      	ldr	r2, [r7, #16]
 8000be2:	4013      	ands	r3, r2
 8000be4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d003      	beq.n	8000bfa <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000bf2:	693a      	ldr	r2, [r7, #16]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	4313      	orrs	r3, r2
 8000bf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000bfa:	4a0f      	ldr	r2, [pc, #60]	@ (8000c38 <HAL_GPIO_Init+0x2e0>)
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	3301      	adds	r3, #1
 8000c04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	fa22 f303 	lsr.w	r3, r2, r3
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	f47f aea9 	bne.w	8000968 <HAL_GPIO_Init+0x10>
  }
}
 8000c16:	bf00      	nop
 8000c18:	bf00      	nop
 8000c1a:	371c      	adds	r7, #28
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	40021000 	.word	0x40021000
 8000c28:	40010000 	.word	0x40010000
 8000c2c:	48000400 	.word	0x48000400
 8000c30:	48000800 	.word	0x48000800
 8000c34:	48000c00 	.word	0x48000c00
 8000c38:	40010400 	.word	0x40010400

08000c3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	460b      	mov	r3, r1
 8000c46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	691a      	ldr	r2, [r3, #16]
 8000c4c:	887b      	ldrh	r3, [r7, #2]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d002      	beq.n	8000c5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000c54:	2301      	movs	r3, #1
 8000c56:	73fb      	strb	r3, [r7, #15]
 8000c58:	e001      	b.n	8000c5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	3714      	adds	r7, #20
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	460b      	mov	r3, r1
 8000c76:	807b      	strh	r3, [r7, #2]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c7c:	787b      	ldrb	r3, [r7, #1]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d003      	beq.n	8000c8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c82:	887a      	ldrh	r2, [r7, #2]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c88:	e002      	b.n	8000c90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c8a:	887a      	ldrh	r2, [r7, #2]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000c90:	bf00      	nop
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	695b      	ldr	r3, [r3, #20]
 8000cac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000cae:	887a      	ldrh	r2, [r7, #2]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	041a      	lsls	r2, r3, #16
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	43d9      	mvns	r1, r3
 8000cba:	887b      	ldrh	r3, [r7, #2]
 8000cbc:	400b      	ands	r3, r1
 8000cbe:	431a      	orrs	r2, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	619a      	str	r2, [r3, #24]
}
 8000cc4:	bf00      	nop
 8000cc6:	3714      	adds	r7, #20
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000cdc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000ce0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ce2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000ce6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d102      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	f001 b823 	b.w	8001d3c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000cfa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f003 0301 	and.w	r3, r3, #1
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	f000 817d 	beq.w	8001006 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d0c:	4bbc      	ldr	r3, [pc, #752]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	f003 030c 	and.w	r3, r3, #12
 8000d14:	2b04      	cmp	r3, #4
 8000d16:	d00c      	beq.n	8000d32 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d18:	4bb9      	ldr	r3, [pc, #740]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f003 030c 	and.w	r3, r3, #12
 8000d20:	2b08      	cmp	r3, #8
 8000d22:	d15c      	bne.n	8000dde <HAL_RCC_OscConfig+0x10e>
 8000d24:	4bb6      	ldr	r3, [pc, #728]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d30:	d155      	bne.n	8000dde <HAL_RCC_OscConfig+0x10e>
 8000d32:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d36:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d3a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000d3e:	fa93 f3a3 	rbit	r3, r3
 8000d42:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000d46:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d4a:	fab3 f383 	clz	r3, r3
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	095b      	lsrs	r3, r3, #5
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	f043 0301 	orr.w	r3, r3, #1
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d102      	bne.n	8000d64 <HAL_RCC_OscConfig+0x94>
 8000d5e:	4ba8      	ldr	r3, [pc, #672]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	e015      	b.n	8000d90 <HAL_RCC_OscConfig+0xc0>
 8000d64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d68:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d6c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000d70:	fa93 f3a3 	rbit	r3, r3
 8000d74:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000d78:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d7c:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000d80:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000d84:	fa93 f3a3 	rbit	r3, r3
 8000d88:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000d8c:	4b9c      	ldr	r3, [pc, #624]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d90:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d94:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000d98:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000d9c:	fa92 f2a2 	rbit	r2, r2
 8000da0:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000da4:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000da8:	fab2 f282 	clz	r2, r2
 8000dac:	b2d2      	uxtb	r2, r2
 8000dae:	f042 0220 	orr.w	r2, r2, #32
 8000db2:	b2d2      	uxtb	r2, r2
 8000db4:	f002 021f 	and.w	r2, r2, #31
 8000db8:	2101      	movs	r1, #1
 8000dba:	fa01 f202 	lsl.w	r2, r1, r2
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	f000 811f 	beq.w	8001004 <HAL_RCC_OscConfig+0x334>
 8000dc6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000dca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	f040 8116 	bne.w	8001004 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	f000 bfaf 	b.w	8001d3c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000dde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000de2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000dee:	d106      	bne.n	8000dfe <HAL_RCC_OscConfig+0x12e>
 8000df0:	4b83      	ldr	r3, [pc, #524]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a82      	ldr	r2, [pc, #520]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000df6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000dfa:	6013      	str	r3, [r2, #0]
 8000dfc:	e036      	b.n	8000e6c <HAL_RCC_OscConfig+0x19c>
 8000dfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d10c      	bne.n	8000e28 <HAL_RCC_OscConfig+0x158>
 8000e0e:	4b7c      	ldr	r3, [pc, #496]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a7b      	ldr	r2, [pc, #492]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e18:	6013      	str	r3, [r2, #0]
 8000e1a:	4b79      	ldr	r3, [pc, #484]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a78      	ldr	r2, [pc, #480]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e20:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e24:	6013      	str	r3, [r2, #0]
 8000e26:	e021      	b.n	8000e6c <HAL_RCC_OscConfig+0x19c>
 8000e28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e38:	d10c      	bne.n	8000e54 <HAL_RCC_OscConfig+0x184>
 8000e3a:	4b71      	ldr	r3, [pc, #452]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a70      	ldr	r2, [pc, #448]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e44:	6013      	str	r3, [r2, #0]
 8000e46:	4b6e      	ldr	r3, [pc, #440]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a6d      	ldr	r2, [pc, #436]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e50:	6013      	str	r3, [r2, #0]
 8000e52:	e00b      	b.n	8000e6c <HAL_RCC_OscConfig+0x19c>
 8000e54:	4b6a      	ldr	r3, [pc, #424]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a69      	ldr	r2, [pc, #420]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e5e:	6013      	str	r3, [r2, #0]
 8000e60:	4b67      	ldr	r3, [pc, #412]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a66      	ldr	r2, [pc, #408]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e6a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e6c:	4b64      	ldr	r3, [pc, #400]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e70:	f023 020f 	bic.w	r2, r3, #15
 8000e74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e78:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	495f      	ldr	r1, [pc, #380]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000e82:	4313      	orrs	r3, r2
 8000e84:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d059      	beq.n	8000f4a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e96:	f7ff fc4d 	bl	8000734 <HAL_GetTick>
 8000e9a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e9e:	e00a      	b.n	8000eb6 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ea0:	f7ff fc48 	bl	8000734 <HAL_GetTick>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000eaa:	1ad3      	subs	r3, r2, r3
 8000eac:	2b64      	cmp	r3, #100	@ 0x64
 8000eae:	d902      	bls.n	8000eb6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	f000 bf43 	b.w	8001d3c <HAL_RCC_OscConfig+0x106c>
 8000eb6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000eba:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ebe:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000ec2:	fa93 f3a3 	rbit	r3, r3
 8000ec6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8000eca:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ece:	fab3 f383 	clz	r3, r3
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	095b      	lsrs	r3, r3, #5
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	d102      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x218>
 8000ee2:	4b47      	ldr	r3, [pc, #284]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	e015      	b.n	8000f14 <HAL_RCC_OscConfig+0x244>
 8000ee8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000eec:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ef0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8000ef4:	fa93 f3a3 	rbit	r3, r3
 8000ef8:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000efc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f00:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000f04:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000f08:	fa93 f3a3 	rbit	r3, r3
 8000f0c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000f10:	4b3b      	ldr	r3, [pc, #236]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f14:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f18:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8000f1c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000f20:	fa92 f2a2 	rbit	r2, r2
 8000f24:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8000f28:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8000f2c:	fab2 f282 	clz	r2, r2
 8000f30:	b2d2      	uxtb	r2, r2
 8000f32:	f042 0220 	orr.w	r2, r2, #32
 8000f36:	b2d2      	uxtb	r2, r2
 8000f38:	f002 021f 	and.w	r2, r2, #31
 8000f3c:	2101      	movs	r1, #1
 8000f3e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f42:	4013      	ands	r3, r2
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d0ab      	beq.n	8000ea0 <HAL_RCC_OscConfig+0x1d0>
 8000f48:	e05d      	b.n	8001006 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4a:	f7ff fbf3 	bl	8000734 <HAL_GetTick>
 8000f4e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f52:	e00a      	b.n	8000f6a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f54:	f7ff fbee 	bl	8000734 <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	2b64      	cmp	r3, #100	@ 0x64
 8000f62:	d902      	bls.n	8000f6a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	f000 bee9 	b.w	8001d3c <HAL_RCC_OscConfig+0x106c>
 8000f6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f6e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f72:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000f76:	fa93 f3a3 	rbit	r3, r3
 8000f7a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8000f7e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f82:	fab3 f383 	clz	r3, r3
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	095b      	lsrs	r3, r3, #5
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	f043 0301 	orr.w	r3, r3, #1
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d102      	bne.n	8000f9c <HAL_RCC_OscConfig+0x2cc>
 8000f96:	4b1a      	ldr	r3, [pc, #104]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	e015      	b.n	8000fc8 <HAL_RCC_OscConfig+0x2f8>
 8000f9c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fa0:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fa4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000fa8:	fa93 f3a3 	rbit	r3, r3
 8000fac:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000fb0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000fb4:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000fb8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000fbc:	fa93 f3a3 	rbit	r3, r3
 8000fc0:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8001000 <HAL_RCC_OscConfig+0x330>)
 8000fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000fcc:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8000fd0:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000fd4:	fa92 f2a2 	rbit	r2, r2
 8000fd8:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8000fdc:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8000fe0:	fab2 f282 	clz	r2, r2
 8000fe4:	b2d2      	uxtb	r2, r2
 8000fe6:	f042 0220 	orr.w	r2, r2, #32
 8000fea:	b2d2      	uxtb	r2, r2
 8000fec:	f002 021f 	and.w	r2, r2, #31
 8000ff0:	2101      	movs	r1, #1
 8000ff2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d1ab      	bne.n	8000f54 <HAL_RCC_OscConfig+0x284>
 8000ffc:	e003      	b.n	8001006 <HAL_RCC_OscConfig+0x336>
 8000ffe:	bf00      	nop
 8001000:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001006:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800100a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	2b00      	cmp	r3, #0
 8001018:	f000 817d 	beq.w	8001316 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800101c:	4ba6      	ldr	r3, [pc, #664]	@ (80012b8 <HAL_RCC_OscConfig+0x5e8>)
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f003 030c 	and.w	r3, r3, #12
 8001024:	2b00      	cmp	r3, #0
 8001026:	d00b      	beq.n	8001040 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001028:	4ba3      	ldr	r3, [pc, #652]	@ (80012b8 <HAL_RCC_OscConfig+0x5e8>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f003 030c 	and.w	r3, r3, #12
 8001030:	2b08      	cmp	r3, #8
 8001032:	d172      	bne.n	800111a <HAL_RCC_OscConfig+0x44a>
 8001034:	4ba0      	ldr	r3, [pc, #640]	@ (80012b8 <HAL_RCC_OscConfig+0x5e8>)
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d16c      	bne.n	800111a <HAL_RCC_OscConfig+0x44a>
 8001040:	2302      	movs	r3, #2
 8001042:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001046:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800104a:	fa93 f3a3 	rbit	r3, r3
 800104e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001052:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001056:	fab3 f383 	clz	r3, r3
 800105a:	b2db      	uxtb	r3, r3
 800105c:	095b      	lsrs	r3, r3, #5
 800105e:	b2db      	uxtb	r3, r3
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b01      	cmp	r3, #1
 8001068:	d102      	bne.n	8001070 <HAL_RCC_OscConfig+0x3a0>
 800106a:	4b93      	ldr	r3, [pc, #588]	@ (80012b8 <HAL_RCC_OscConfig+0x5e8>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	e013      	b.n	8001098 <HAL_RCC_OscConfig+0x3c8>
 8001070:	2302      	movs	r3, #2
 8001072:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001076:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800107a:	fa93 f3a3 	rbit	r3, r3
 800107e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001082:	2302      	movs	r3, #2
 8001084:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001088:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800108c:	fa93 f3a3 	rbit	r3, r3
 8001090:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001094:	4b88      	ldr	r3, [pc, #544]	@ (80012b8 <HAL_RCC_OscConfig+0x5e8>)
 8001096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001098:	2202      	movs	r2, #2
 800109a:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 800109e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80010a2:	fa92 f2a2 	rbit	r2, r2
 80010a6:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80010aa:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80010ae:	fab2 f282 	clz	r2, r2
 80010b2:	b2d2      	uxtb	r2, r2
 80010b4:	f042 0220 	orr.w	r2, r2, #32
 80010b8:	b2d2      	uxtb	r2, r2
 80010ba:	f002 021f 	and.w	r2, r2, #31
 80010be:	2101      	movs	r1, #1
 80010c0:	fa01 f202 	lsl.w	r2, r1, r2
 80010c4:	4013      	ands	r3, r2
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d00a      	beq.n	80010e0 <HAL_RCC_OscConfig+0x410>
 80010ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	691b      	ldr	r3, [r3, #16]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d002      	beq.n	80010e0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	f000 be2e 	b.w	8001d3c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010e0:	4b75      	ldr	r3, [pc, #468]	@ (80012b8 <HAL_RCC_OscConfig+0x5e8>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80010e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010ec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	695b      	ldr	r3, [r3, #20]
 80010f4:	21f8      	movs	r1, #248	@ 0xf8
 80010f6:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010fa:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80010fe:	fa91 f1a1 	rbit	r1, r1
 8001102:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001106:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800110a:	fab1 f181 	clz	r1, r1
 800110e:	b2c9      	uxtb	r1, r1
 8001110:	408b      	lsls	r3, r1
 8001112:	4969      	ldr	r1, [pc, #420]	@ (80012b8 <HAL_RCC_OscConfig+0x5e8>)
 8001114:	4313      	orrs	r3, r2
 8001116:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001118:	e0fd      	b.n	8001316 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800111a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800111e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	691b      	ldr	r3, [r3, #16]
 8001126:	2b00      	cmp	r3, #0
 8001128:	f000 8088 	beq.w	800123c <HAL_RCC_OscConfig+0x56c>
 800112c:	2301      	movs	r3, #1
 800112e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001132:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001136:	fa93 f3a3 	rbit	r3, r3
 800113a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800113e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001142:	fab3 f383 	clz	r3, r3
 8001146:	b2db      	uxtb	r3, r3
 8001148:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800114c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	461a      	mov	r2, r3
 8001154:	2301      	movs	r3, #1
 8001156:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001158:	f7ff faec 	bl	8000734 <HAL_GetTick>
 800115c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001160:	e00a      	b.n	8001178 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001162:	f7ff fae7 	bl	8000734 <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	2b02      	cmp	r3, #2
 8001170:	d902      	bls.n	8001178 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001172:	2303      	movs	r3, #3
 8001174:	f000 bde2 	b.w	8001d3c <HAL_RCC_OscConfig+0x106c>
 8001178:	2302      	movs	r3, #2
 800117a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800117e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001182:	fa93 f3a3 	rbit	r3, r3
 8001186:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800118a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800118e:	fab3 f383 	clz	r3, r3
 8001192:	b2db      	uxtb	r3, r3
 8001194:	095b      	lsrs	r3, r3, #5
 8001196:	b2db      	uxtb	r3, r3
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	b2db      	uxtb	r3, r3
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d102      	bne.n	80011a8 <HAL_RCC_OscConfig+0x4d8>
 80011a2:	4b45      	ldr	r3, [pc, #276]	@ (80012b8 <HAL_RCC_OscConfig+0x5e8>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	e013      	b.n	80011d0 <HAL_RCC_OscConfig+0x500>
 80011a8:	2302      	movs	r3, #2
 80011aa:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ae:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80011b2:	fa93 f3a3 	rbit	r3, r3
 80011b6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80011ba:	2302      	movs	r3, #2
 80011bc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80011c0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80011c4:	fa93 f3a3 	rbit	r3, r3
 80011c8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80011cc:	4b3a      	ldr	r3, [pc, #232]	@ (80012b8 <HAL_RCC_OscConfig+0x5e8>)
 80011ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d0:	2202      	movs	r2, #2
 80011d2:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80011d6:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80011da:	fa92 f2a2 	rbit	r2, r2
 80011de:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80011e2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80011e6:	fab2 f282 	clz	r2, r2
 80011ea:	b2d2      	uxtb	r2, r2
 80011ec:	f042 0220 	orr.w	r2, r2, #32
 80011f0:	b2d2      	uxtb	r2, r2
 80011f2:	f002 021f 	and.w	r2, r2, #31
 80011f6:	2101      	movs	r1, #1
 80011f8:	fa01 f202 	lsl.w	r2, r1, r2
 80011fc:	4013      	ands	r3, r2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d0af      	beq.n	8001162 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001202:	4b2d      	ldr	r3, [pc, #180]	@ (80012b8 <HAL_RCC_OscConfig+0x5e8>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800120a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800120e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	21f8      	movs	r1, #248	@ 0xf8
 8001218:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800121c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001220:	fa91 f1a1 	rbit	r1, r1
 8001224:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001228:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800122c:	fab1 f181 	clz	r1, r1
 8001230:	b2c9      	uxtb	r1, r1
 8001232:	408b      	lsls	r3, r1
 8001234:	4920      	ldr	r1, [pc, #128]	@ (80012b8 <HAL_RCC_OscConfig+0x5e8>)
 8001236:	4313      	orrs	r3, r2
 8001238:	600b      	str	r3, [r1, #0]
 800123a:	e06c      	b.n	8001316 <HAL_RCC_OscConfig+0x646>
 800123c:	2301      	movs	r3, #1
 800123e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001242:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001246:	fa93 f3a3 	rbit	r3, r3
 800124a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800124e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001252:	fab3 f383 	clz	r3, r3
 8001256:	b2db      	uxtb	r3, r3
 8001258:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800125c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	461a      	mov	r2, r3
 8001264:	2300      	movs	r3, #0
 8001266:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001268:	f7ff fa64 	bl	8000734 <HAL_GetTick>
 800126c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001270:	e00a      	b.n	8001288 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001272:	f7ff fa5f 	bl	8000734 <HAL_GetTick>
 8001276:	4602      	mov	r2, r0
 8001278:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	2b02      	cmp	r3, #2
 8001280:	d902      	bls.n	8001288 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001282:	2303      	movs	r3, #3
 8001284:	f000 bd5a 	b.w	8001d3c <HAL_RCC_OscConfig+0x106c>
 8001288:	2302      	movs	r3, #2
 800128a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800128e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001292:	fa93 f3a3 	rbit	r3, r3
 8001296:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800129a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800129e:	fab3 f383 	clz	r3, r3
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	095b      	lsrs	r3, r3, #5
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d104      	bne.n	80012bc <HAL_RCC_OscConfig+0x5ec>
 80012b2:	4b01      	ldr	r3, [pc, #4]	@ (80012b8 <HAL_RCC_OscConfig+0x5e8>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	e015      	b.n	80012e4 <HAL_RCC_OscConfig+0x614>
 80012b8:	40021000 	.word	0x40021000
 80012bc:	2302      	movs	r3, #2
 80012be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80012c6:	fa93 f3a3 	rbit	r3, r3
 80012ca:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80012ce:	2302      	movs	r3, #2
 80012d0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80012d4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80012d8:	fa93 f3a3 	rbit	r3, r3
 80012dc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80012e0:	4bc8      	ldr	r3, [pc, #800]	@ (8001604 <HAL_RCC_OscConfig+0x934>)
 80012e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012e4:	2202      	movs	r2, #2
 80012e6:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80012ea:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80012ee:	fa92 f2a2 	rbit	r2, r2
 80012f2:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80012f6:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80012fa:	fab2 f282 	clz	r2, r2
 80012fe:	b2d2      	uxtb	r2, r2
 8001300:	f042 0220 	orr.w	r2, r2, #32
 8001304:	b2d2      	uxtb	r2, r2
 8001306:	f002 021f 	and.w	r2, r2, #31
 800130a:	2101      	movs	r1, #1
 800130c:	fa01 f202 	lsl.w	r2, r1, r2
 8001310:	4013      	ands	r3, r2
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1ad      	bne.n	8001272 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001316:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800131a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0308 	and.w	r3, r3, #8
 8001326:	2b00      	cmp	r3, #0
 8001328:	f000 8110 	beq.w	800154c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800132c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001330:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d079      	beq.n	8001430 <HAL_RCC_OscConfig+0x760>
 800133c:	2301      	movs	r3, #1
 800133e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001342:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001346:	fa93 f3a3 	rbit	r3, r3
 800134a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800134e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001352:	fab3 f383 	clz	r3, r3
 8001356:	b2db      	uxtb	r3, r3
 8001358:	461a      	mov	r2, r3
 800135a:	4bab      	ldr	r3, [pc, #684]	@ (8001608 <HAL_RCC_OscConfig+0x938>)
 800135c:	4413      	add	r3, r2
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	461a      	mov	r2, r3
 8001362:	2301      	movs	r3, #1
 8001364:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001366:	f7ff f9e5 	bl	8000734 <HAL_GetTick>
 800136a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800136e:	e00a      	b.n	8001386 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001370:	f7ff f9e0 	bl	8000734 <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	2b02      	cmp	r3, #2
 800137e:	d902      	bls.n	8001386 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001380:	2303      	movs	r3, #3
 8001382:	f000 bcdb 	b.w	8001d3c <HAL_RCC_OscConfig+0x106c>
 8001386:	2302      	movs	r3, #2
 8001388:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800138c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001390:	fa93 f3a3 	rbit	r3, r3
 8001394:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800139c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80013a0:	2202      	movs	r2, #2
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013a8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	fa93 f2a3 	rbit	r2, r3
 80013b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80013c4:	2202      	movs	r2, #2
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	fa93 f2a3 	rbit	r2, r3
 80013d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013da:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80013de:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013e0:	4b88      	ldr	r3, [pc, #544]	@ (8001604 <HAL_RCC_OscConfig+0x934>)
 80013e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013e8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80013ec:	2102      	movs	r1, #2
 80013ee:	6019      	str	r1, [r3, #0]
 80013f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013f4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	fa93 f1a3 	rbit	r1, r3
 80013fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001402:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001406:	6019      	str	r1, [r3, #0]
  return result;
 8001408:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800140c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	fab3 f383 	clz	r3, r3
 8001416:	b2db      	uxtb	r3, r3
 8001418:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800141c:	b2db      	uxtb	r3, r3
 800141e:	f003 031f 	and.w	r3, r3, #31
 8001422:	2101      	movs	r1, #1
 8001424:	fa01 f303 	lsl.w	r3, r1, r3
 8001428:	4013      	ands	r3, r2
 800142a:	2b00      	cmp	r3, #0
 800142c:	d0a0      	beq.n	8001370 <HAL_RCC_OscConfig+0x6a0>
 800142e:	e08d      	b.n	800154c <HAL_RCC_OscConfig+0x87c>
 8001430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001434:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001438:	2201      	movs	r2, #1
 800143a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001440:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	fa93 f2a3 	rbit	r2, r3
 800144a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800144e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001452:	601a      	str	r2, [r3, #0]
  return result;
 8001454:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001458:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800145c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800145e:	fab3 f383 	clz	r3, r3
 8001462:	b2db      	uxtb	r3, r3
 8001464:	461a      	mov	r2, r3
 8001466:	4b68      	ldr	r3, [pc, #416]	@ (8001608 <HAL_RCC_OscConfig+0x938>)
 8001468:	4413      	add	r3, r2
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	461a      	mov	r2, r3
 800146e:	2300      	movs	r3, #0
 8001470:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001472:	f7ff f95f 	bl	8000734 <HAL_GetTick>
 8001476:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800147a:	e00a      	b.n	8001492 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800147c:	f7ff f95a 	bl	8000734 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	2b02      	cmp	r3, #2
 800148a:	d902      	bls.n	8001492 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800148c:	2303      	movs	r3, #3
 800148e:	f000 bc55 	b.w	8001d3c <HAL_RCC_OscConfig+0x106c>
 8001492:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001496:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800149a:	2202      	movs	r2, #2
 800149c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800149e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014a2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	fa93 f2a3 	rbit	r2, r3
 80014ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014b0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80014be:	2202      	movs	r2, #2
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014c6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	fa93 f2a3 	rbit	r2, r3
 80014d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014d4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014de:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80014e2:	2202      	movs	r2, #2
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	fa93 f2a3 	rbit	r2, r3
 80014f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014f8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80014fc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014fe:	4b41      	ldr	r3, [pc, #260]	@ (8001604 <HAL_RCC_OscConfig+0x934>)
 8001500:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001502:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001506:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800150a:	2102      	movs	r1, #2
 800150c:	6019      	str	r1, [r3, #0]
 800150e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001512:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	fa93 f1a3 	rbit	r1, r3
 800151c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001520:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001524:	6019      	str	r1, [r3, #0]
  return result;
 8001526:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800152a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	fab3 f383 	clz	r3, r3
 8001534:	b2db      	uxtb	r3, r3
 8001536:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800153a:	b2db      	uxtb	r3, r3
 800153c:	f003 031f 	and.w	r3, r3, #31
 8001540:	2101      	movs	r1, #1
 8001542:	fa01 f303 	lsl.w	r3, r1, r3
 8001546:	4013      	ands	r3, r2
 8001548:	2b00      	cmp	r3, #0
 800154a:	d197      	bne.n	800147c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800154c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001550:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0304 	and.w	r3, r3, #4
 800155c:	2b00      	cmp	r3, #0
 800155e:	f000 81a1 	beq.w	80018a4 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001562:	2300      	movs	r3, #0
 8001564:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001568:	4b26      	ldr	r3, [pc, #152]	@ (8001604 <HAL_RCC_OscConfig+0x934>)
 800156a:	69db      	ldr	r3, [r3, #28]
 800156c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001570:	2b00      	cmp	r3, #0
 8001572:	d116      	bne.n	80015a2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001574:	4b23      	ldr	r3, [pc, #140]	@ (8001604 <HAL_RCC_OscConfig+0x934>)
 8001576:	69db      	ldr	r3, [r3, #28]
 8001578:	4a22      	ldr	r2, [pc, #136]	@ (8001604 <HAL_RCC_OscConfig+0x934>)
 800157a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800157e:	61d3      	str	r3, [r2, #28]
 8001580:	4b20      	ldr	r3, [pc, #128]	@ (8001604 <HAL_RCC_OscConfig+0x934>)
 8001582:	69db      	ldr	r3, [r3, #28]
 8001584:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001588:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800158c:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001596:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800159a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800159c:	2301      	movs	r3, #1
 800159e:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a2:	4b1a      	ldr	r3, [pc, #104]	@ (800160c <HAL_RCC_OscConfig+0x93c>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d11a      	bne.n	80015e4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015ae:	4b17      	ldr	r3, [pc, #92]	@ (800160c <HAL_RCC_OscConfig+0x93c>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a16      	ldr	r2, [pc, #88]	@ (800160c <HAL_RCC_OscConfig+0x93c>)
 80015b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015b8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ba:	f7ff f8bb 	bl	8000734 <HAL_GetTick>
 80015be:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c2:	e009      	b.n	80015d8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015c4:	f7ff f8b6 	bl	8000734 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	2b64      	cmp	r3, #100	@ 0x64
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e3b1      	b.n	8001d3c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d8:	4b0c      	ldr	r3, [pc, #48]	@ (800160c <HAL_RCC_OscConfig+0x93c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d0ef      	beq.n	80015c4 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d10d      	bne.n	8001610 <HAL_RCC_OscConfig+0x940>
 80015f4:	4b03      	ldr	r3, [pc, #12]	@ (8001604 <HAL_RCC_OscConfig+0x934>)
 80015f6:	6a1b      	ldr	r3, [r3, #32]
 80015f8:	4a02      	ldr	r2, [pc, #8]	@ (8001604 <HAL_RCC_OscConfig+0x934>)
 80015fa:	f043 0301 	orr.w	r3, r3, #1
 80015fe:	6213      	str	r3, [r2, #32]
 8001600:	e03c      	b.n	800167c <HAL_RCC_OscConfig+0x9ac>
 8001602:	bf00      	nop
 8001604:	40021000 	.word	0x40021000
 8001608:	10908120 	.word	0x10908120
 800160c:	40007000 	.word	0x40007000
 8001610:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001614:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d10c      	bne.n	800163a <HAL_RCC_OscConfig+0x96a>
 8001620:	4bc1      	ldr	r3, [pc, #772]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 8001622:	6a1b      	ldr	r3, [r3, #32]
 8001624:	4ac0      	ldr	r2, [pc, #768]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 8001626:	f023 0301 	bic.w	r3, r3, #1
 800162a:	6213      	str	r3, [r2, #32]
 800162c:	4bbe      	ldr	r3, [pc, #760]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 800162e:	6a1b      	ldr	r3, [r3, #32]
 8001630:	4abd      	ldr	r2, [pc, #756]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 8001632:	f023 0304 	bic.w	r3, r3, #4
 8001636:	6213      	str	r3, [r2, #32]
 8001638:	e020      	b.n	800167c <HAL_RCC_OscConfig+0x9ac>
 800163a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800163e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	68db      	ldr	r3, [r3, #12]
 8001646:	2b05      	cmp	r3, #5
 8001648:	d10c      	bne.n	8001664 <HAL_RCC_OscConfig+0x994>
 800164a:	4bb7      	ldr	r3, [pc, #732]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 800164c:	6a1b      	ldr	r3, [r3, #32]
 800164e:	4ab6      	ldr	r2, [pc, #728]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 8001650:	f043 0304 	orr.w	r3, r3, #4
 8001654:	6213      	str	r3, [r2, #32]
 8001656:	4bb4      	ldr	r3, [pc, #720]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 8001658:	6a1b      	ldr	r3, [r3, #32]
 800165a:	4ab3      	ldr	r2, [pc, #716]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 800165c:	f043 0301 	orr.w	r3, r3, #1
 8001660:	6213      	str	r3, [r2, #32]
 8001662:	e00b      	b.n	800167c <HAL_RCC_OscConfig+0x9ac>
 8001664:	4bb0      	ldr	r3, [pc, #704]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 8001666:	6a1b      	ldr	r3, [r3, #32]
 8001668:	4aaf      	ldr	r2, [pc, #700]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 800166a:	f023 0301 	bic.w	r3, r3, #1
 800166e:	6213      	str	r3, [r2, #32]
 8001670:	4bad      	ldr	r3, [pc, #692]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 8001672:	6a1b      	ldr	r3, [r3, #32]
 8001674:	4aac      	ldr	r2, [pc, #688]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 8001676:	f023 0304 	bic.w	r3, r3, #4
 800167a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800167c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001680:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	2b00      	cmp	r3, #0
 800168a:	f000 8081 	beq.w	8001790 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800168e:	f7ff f851 	bl	8000734 <HAL_GetTick>
 8001692:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001696:	e00b      	b.n	80016b0 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001698:	f7ff f84c 	bl	8000734 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e345      	b.n	8001d3c <HAL_RCC_OscConfig+0x106c>
 80016b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016b4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80016b8:	2202      	movs	r2, #2
 80016ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016c0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	fa93 f2a3 	rbit	r2, r3
 80016ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ce:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016d8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80016dc:	2202      	movs	r2, #2
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016e4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	fa93 f2a3 	rbit	r2, r3
 80016ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016f2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80016f6:	601a      	str	r2, [r3, #0]
  return result;
 80016f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016fc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001700:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001702:	fab3 f383 	clz	r3, r3
 8001706:	b2db      	uxtb	r3, r3
 8001708:	095b      	lsrs	r3, r3, #5
 800170a:	b2db      	uxtb	r3, r3
 800170c:	f043 0302 	orr.w	r3, r3, #2
 8001710:	b2db      	uxtb	r3, r3
 8001712:	2b02      	cmp	r3, #2
 8001714:	d102      	bne.n	800171c <HAL_RCC_OscConfig+0xa4c>
 8001716:	4b84      	ldr	r3, [pc, #528]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 8001718:	6a1b      	ldr	r3, [r3, #32]
 800171a:	e013      	b.n	8001744 <HAL_RCC_OscConfig+0xa74>
 800171c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001720:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001724:	2202      	movs	r2, #2
 8001726:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001728:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800172c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	fa93 f2a3 	rbit	r2, r3
 8001736:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800173a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	4b79      	ldr	r3, [pc, #484]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 8001742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001744:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001748:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800174c:	2102      	movs	r1, #2
 800174e:	6011      	str	r1, [r2, #0]
 8001750:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001754:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001758:	6812      	ldr	r2, [r2, #0]
 800175a:	fa92 f1a2 	rbit	r1, r2
 800175e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001762:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001766:	6011      	str	r1, [r2, #0]
  return result;
 8001768:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800176c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001770:	6812      	ldr	r2, [r2, #0]
 8001772:	fab2 f282 	clz	r2, r2
 8001776:	b2d2      	uxtb	r2, r2
 8001778:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	f002 021f 	and.w	r2, r2, #31
 8001782:	2101      	movs	r1, #1
 8001784:	fa01 f202 	lsl.w	r2, r1, r2
 8001788:	4013      	ands	r3, r2
 800178a:	2b00      	cmp	r3, #0
 800178c:	d084      	beq.n	8001698 <HAL_RCC_OscConfig+0x9c8>
 800178e:	e07f      	b.n	8001890 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001790:	f7fe ffd0 	bl	8000734 <HAL_GetTick>
 8001794:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001798:	e00b      	b.n	80017b2 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800179a:	f7fe ffcb 	bl	8000734 <HAL_GetTick>
 800179e:	4602      	mov	r2, r0
 80017a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e2c4      	b.n	8001d3c <HAL_RCC_OscConfig+0x106c>
 80017b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017b6:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80017ba:	2202      	movs	r2, #2
 80017bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c2:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	fa93 f2a3 	rbit	r2, r3
 80017cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017d0:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80017d4:	601a      	str	r2, [r3, #0]
 80017d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017da:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80017de:	2202      	movs	r2, #2
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e6:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	fa93 f2a3 	rbit	r2, r3
 80017f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017f4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80017f8:	601a      	str	r2, [r3, #0]
  return result;
 80017fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017fe:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001802:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001804:	fab3 f383 	clz	r3, r3
 8001808:	b2db      	uxtb	r3, r3
 800180a:	095b      	lsrs	r3, r3, #5
 800180c:	b2db      	uxtb	r3, r3
 800180e:	f043 0302 	orr.w	r3, r3, #2
 8001812:	b2db      	uxtb	r3, r3
 8001814:	2b02      	cmp	r3, #2
 8001816:	d102      	bne.n	800181e <HAL_RCC_OscConfig+0xb4e>
 8001818:	4b43      	ldr	r3, [pc, #268]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 800181a:	6a1b      	ldr	r3, [r3, #32]
 800181c:	e013      	b.n	8001846 <HAL_RCC_OscConfig+0xb76>
 800181e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001822:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001826:	2202      	movs	r2, #2
 8001828:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800182e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	fa93 f2a3 	rbit	r2, r3
 8001838:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800183c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	4b39      	ldr	r3, [pc, #228]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 8001844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001846:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800184a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800184e:	2102      	movs	r1, #2
 8001850:	6011      	str	r1, [r2, #0]
 8001852:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001856:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800185a:	6812      	ldr	r2, [r2, #0]
 800185c:	fa92 f1a2 	rbit	r1, r2
 8001860:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001864:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001868:	6011      	str	r1, [r2, #0]
  return result;
 800186a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800186e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001872:	6812      	ldr	r2, [r2, #0]
 8001874:	fab2 f282 	clz	r2, r2
 8001878:	b2d2      	uxtb	r2, r2
 800187a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800187e:	b2d2      	uxtb	r2, r2
 8001880:	f002 021f 	and.w	r2, r2, #31
 8001884:	2101      	movs	r1, #1
 8001886:	fa01 f202 	lsl.w	r2, r1, r2
 800188a:	4013      	ands	r3, r2
 800188c:	2b00      	cmp	r3, #0
 800188e:	d184      	bne.n	800179a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001890:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8001894:	2b01      	cmp	r3, #1
 8001896:	d105      	bne.n	80018a4 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001898:	4b23      	ldr	r3, [pc, #140]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 800189a:	69db      	ldr	r3, [r3, #28]
 800189c:	4a22      	ldr	r2, [pc, #136]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 800189e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018a2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	69db      	ldr	r3, [r3, #28]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	f000 8242 	beq.w	8001d3a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001928 <HAL_RCC_OscConfig+0xc58>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f003 030c 	and.w	r3, r3, #12
 80018be:	2b08      	cmp	r3, #8
 80018c0:	f000 8213 	beq.w	8001cea <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018c8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	69db      	ldr	r3, [r3, #28]
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	f040 8162 	bne.w	8001b9a <HAL_RCC_OscConfig+0xeca>
 80018d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018da:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80018de:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80018e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018e8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	fa93 f2a3 	rbit	r2, r3
 80018f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80018fa:	601a      	str	r2, [r3, #0]
  return result;
 80018fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001900:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001904:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001906:	fab3 f383 	clz	r3, r3
 800190a:	b2db      	uxtb	r3, r3
 800190c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001910:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	461a      	mov	r2, r3
 8001918:	2300      	movs	r3, #0
 800191a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191c:	f7fe ff0a 	bl	8000734 <HAL_GetTick>
 8001920:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001924:	e00c      	b.n	8001940 <HAL_RCC_OscConfig+0xc70>
 8001926:	bf00      	nop
 8001928:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800192c:	f7fe ff02 	bl	8000734 <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	2b02      	cmp	r3, #2
 800193a:	d901      	bls.n	8001940 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800193c:	2303      	movs	r3, #3
 800193e:	e1fd      	b.n	8001d3c <HAL_RCC_OscConfig+0x106c>
 8001940:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001944:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001948:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800194c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001952:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	fa93 f2a3 	rbit	r2, r3
 800195c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001960:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001964:	601a      	str	r2, [r3, #0]
  return result;
 8001966:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800196a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800196e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001970:	fab3 f383 	clz	r3, r3
 8001974:	b2db      	uxtb	r3, r3
 8001976:	095b      	lsrs	r3, r3, #5
 8001978:	b2db      	uxtb	r3, r3
 800197a:	f043 0301 	orr.w	r3, r3, #1
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b01      	cmp	r3, #1
 8001982:	d102      	bne.n	800198a <HAL_RCC_OscConfig+0xcba>
 8001984:	4bb0      	ldr	r3, [pc, #704]	@ (8001c48 <HAL_RCC_OscConfig+0xf78>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	e027      	b.n	80019da <HAL_RCC_OscConfig+0xd0a>
 800198a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800198e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001992:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001996:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001998:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800199c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	fa93 f2a3 	rbit	r2, r3
 80019a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019aa:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019b4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80019b8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019c2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	fa93 f2a3 	rbit	r2, r3
 80019cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019d0:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80019d4:	601a      	str	r2, [r3, #0]
 80019d6:	4b9c      	ldr	r3, [pc, #624]	@ (8001c48 <HAL_RCC_OscConfig+0xf78>)
 80019d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019da:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019de:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80019e2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80019e6:	6011      	str	r1, [r2, #0]
 80019e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019ec:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80019f0:	6812      	ldr	r2, [r2, #0]
 80019f2:	fa92 f1a2 	rbit	r1, r2
 80019f6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019fa:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80019fe:	6011      	str	r1, [r2, #0]
  return result;
 8001a00:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a04:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001a08:	6812      	ldr	r2, [r2, #0]
 8001a0a:	fab2 f282 	clz	r2, r2
 8001a0e:	b2d2      	uxtb	r2, r2
 8001a10:	f042 0220 	orr.w	r2, r2, #32
 8001a14:	b2d2      	uxtb	r2, r2
 8001a16:	f002 021f 	and.w	r2, r2, #31
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8001a20:	4013      	ands	r3, r2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d182      	bne.n	800192c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a26:	4b88      	ldr	r3, [pc, #544]	@ (8001c48 <HAL_RCC_OscConfig+0xf78>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001a2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001a3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a3e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6a1b      	ldr	r3, [r3, #32]
 8001a46:	430b      	orrs	r3, r1
 8001a48:	497f      	ldr	r1, [pc, #508]	@ (8001c48 <HAL_RCC_OscConfig+0xf78>)
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	604b      	str	r3, [r1, #4]
 8001a4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a52:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001a56:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a60:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	fa93 f2a3 	rbit	r2, r3
 8001a6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a6e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001a72:	601a      	str	r2, [r3, #0]
  return result;
 8001a74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a78:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001a7c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a7e:	fab3 f383 	clz	r3, r3
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001a88:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001a8c:	009b      	lsls	r3, r3, #2
 8001a8e:	461a      	mov	r2, r3
 8001a90:	2301      	movs	r3, #1
 8001a92:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a94:	f7fe fe4e 	bl	8000734 <HAL_GetTick>
 8001a98:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a9c:	e009      	b.n	8001ab2 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a9e:	f7fe fe49 	bl	8000734 <HAL_GetTick>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e144      	b.n	8001d3c <HAL_RCC_OscConfig+0x106c>
 8001ab2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ab6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001aba:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001abe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ac4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	fa93 f2a3 	rbit	r2, r3
 8001ace:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad2:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001ad6:	601a      	str	r2, [r3, #0]
  return result;
 8001ad8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001adc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001ae0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ae2:	fab3 f383 	clz	r3, r3
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	095b      	lsrs	r3, r3, #5
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	f043 0301 	orr.w	r3, r3, #1
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d102      	bne.n	8001afc <HAL_RCC_OscConfig+0xe2c>
 8001af6:	4b54      	ldr	r3, [pc, #336]	@ (8001c48 <HAL_RCC_OscConfig+0xf78>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	e027      	b.n	8001b4c <HAL_RCC_OscConfig+0xe7c>
 8001afc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b00:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001b04:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b0e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	fa93 f2a3 	rbit	r2, r3
 8001b18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b1c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b26:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001b2a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b34:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	fa93 f2a3 	rbit	r2, r3
 8001b3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b42:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	4b3f      	ldr	r3, [pc, #252]	@ (8001c48 <HAL_RCC_OscConfig+0xf78>)
 8001b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b50:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001b54:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b58:	6011      	str	r1, [r2, #0]
 8001b5a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b5e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001b62:	6812      	ldr	r2, [r2, #0]
 8001b64:	fa92 f1a2 	rbit	r1, r2
 8001b68:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b6c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001b70:	6011      	str	r1, [r2, #0]
  return result;
 8001b72:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b76:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001b7a:	6812      	ldr	r2, [r2, #0]
 8001b7c:	fab2 f282 	clz	r2, r2
 8001b80:	b2d2      	uxtb	r2, r2
 8001b82:	f042 0220 	orr.w	r2, r2, #32
 8001b86:	b2d2      	uxtb	r2, r2
 8001b88:	f002 021f 	and.w	r2, r2, #31
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d082      	beq.n	8001a9e <HAL_RCC_OscConfig+0xdce>
 8001b98:	e0cf      	b.n	8001d3a <HAL_RCC_OscConfig+0x106a>
 8001b9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b9e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001ba2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001ba6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bac:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	fa93 f2a3 	rbit	r2, r3
 8001bb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bba:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001bbe:	601a      	str	r2, [r3, #0]
  return result;
 8001bc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bc4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001bc8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bca:	fab3 f383 	clz	r3, r3
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001bd4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	461a      	mov	r2, r3
 8001bdc:	2300      	movs	r3, #0
 8001bde:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be0:	f7fe fda8 	bl	8000734 <HAL_GetTick>
 8001be4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be8:	e009      	b.n	8001bfe <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bea:	f7fe fda3 	bl	8000734 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e09e      	b.n	8001d3c <HAL_RCC_OscConfig+0x106c>
 8001bfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c02:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001c06:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c10:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	fa93 f2a3 	rbit	r2, r3
 8001c1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c1e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001c22:	601a      	str	r2, [r3, #0]
  return result;
 8001c24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c28:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001c2c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c2e:	fab3 f383 	clz	r3, r3
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	095b      	lsrs	r3, r3, #5
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	f043 0301 	orr.w	r3, r3, #1
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d104      	bne.n	8001c4c <HAL_RCC_OscConfig+0xf7c>
 8001c42:	4b01      	ldr	r3, [pc, #4]	@ (8001c48 <HAL_RCC_OscConfig+0xf78>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	e029      	b.n	8001c9c <HAL_RCC_OscConfig+0xfcc>
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c50:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c54:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c5e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	fa93 f2a3 	rbit	r2, r3
 8001c68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c6c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001c70:	601a      	str	r2, [r3, #0]
 8001c72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c76:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001c7a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c84:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	fa93 f2a3 	rbit	r2, r3
 8001c8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c92:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	4b2b      	ldr	r3, [pc, #172]	@ (8001d48 <HAL_RCC_OscConfig+0x1078>)
 8001c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ca0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001ca4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001ca8:	6011      	str	r1, [r2, #0]
 8001caa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001cae:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001cb2:	6812      	ldr	r2, [r2, #0]
 8001cb4:	fa92 f1a2 	rbit	r1, r2
 8001cb8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001cbc:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001cc0:	6011      	str	r1, [r2, #0]
  return result;
 8001cc2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001cc6:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001cca:	6812      	ldr	r2, [r2, #0]
 8001ccc:	fab2 f282 	clz	r2, r2
 8001cd0:	b2d2      	uxtb	r2, r2
 8001cd2:	f042 0220 	orr.w	r2, r2, #32
 8001cd6:	b2d2      	uxtb	r2, r2
 8001cd8:	f002 021f 	and.w	r2, r2, #31
 8001cdc:	2101      	movs	r1, #1
 8001cde:	fa01 f202 	lsl.w	r2, r1, r2
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d180      	bne.n	8001bea <HAL_RCC_OscConfig+0xf1a>
 8001ce8:	e027      	b.n	8001d3a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d101      	bne.n	8001cfe <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e01e      	b.n	8001d3c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001cfe:	4b12      	ldr	r3, [pc, #72]	@ (8001d48 <HAL_RCC_OscConfig+0x1078>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d06:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001d0a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001d0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d12:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	6a1b      	ldr	r3, [r3, #32]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d10b      	bne.n	8001d36 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001d1e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001d22:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d001      	beq.n	8001d3a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e000      	b.n	8001d3c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001d3a:	2300      	movs	r3, #0
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	40021000 	.word	0x40021000

08001d4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b09e      	sub	sp, #120	@ 0x78
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001d56:	2300      	movs	r3, #0
 8001d58:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d101      	bne.n	8001d64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e162      	b.n	800202a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d64:	4b90      	ldr	r3, [pc, #576]	@ (8001fa8 <HAL_RCC_ClockConfig+0x25c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 0307 	and.w	r3, r3, #7
 8001d6c:	683a      	ldr	r2, [r7, #0]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d910      	bls.n	8001d94 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d72:	4b8d      	ldr	r3, [pc, #564]	@ (8001fa8 <HAL_RCC_ClockConfig+0x25c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f023 0207 	bic.w	r2, r3, #7
 8001d7a:	498b      	ldr	r1, [pc, #556]	@ (8001fa8 <HAL_RCC_ClockConfig+0x25c>)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d82:	4b89      	ldr	r3, [pc, #548]	@ (8001fa8 <HAL_RCC_ClockConfig+0x25c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0307 	and.w	r3, r3, #7
 8001d8a:	683a      	ldr	r2, [r7, #0]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d001      	beq.n	8001d94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e14a      	b.n	800202a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 0302 	and.w	r3, r3, #2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d008      	beq.n	8001db2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001da0:	4b82      	ldr	r3, [pc, #520]	@ (8001fac <HAL_RCC_ClockConfig+0x260>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	497f      	ldr	r1, [pc, #508]	@ (8001fac <HAL_RCC_ClockConfig+0x260>)
 8001dae:	4313      	orrs	r3, r2
 8001db0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f000 80dc 	beq.w	8001f78 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d13c      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xf6>
 8001dc8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001dcc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001dd0:	fa93 f3a3 	rbit	r3, r3
 8001dd4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001dd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dd8:	fab3 f383 	clz	r3, r3
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	095b      	lsrs	r3, r3, #5
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	f043 0301 	orr.w	r3, r3, #1
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d102      	bne.n	8001df2 <HAL_RCC_ClockConfig+0xa6>
 8001dec:	4b6f      	ldr	r3, [pc, #444]	@ (8001fac <HAL_RCC_ClockConfig+0x260>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	e00f      	b.n	8001e12 <HAL_RCC_ClockConfig+0xc6>
 8001df2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001df6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001dfa:	fa93 f3a3 	rbit	r3, r3
 8001dfe:	667b      	str	r3, [r7, #100]	@ 0x64
 8001e00:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e04:	663b      	str	r3, [r7, #96]	@ 0x60
 8001e06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e08:	fa93 f3a3 	rbit	r3, r3
 8001e0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001e0e:	4b67      	ldr	r3, [pc, #412]	@ (8001fac <HAL_RCC_ClockConfig+0x260>)
 8001e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e12:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e16:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001e18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001e1a:	fa92 f2a2 	rbit	r2, r2
 8001e1e:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001e20:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001e22:	fab2 f282 	clz	r2, r2
 8001e26:	b2d2      	uxtb	r2, r2
 8001e28:	f042 0220 	orr.w	r2, r2, #32
 8001e2c:	b2d2      	uxtb	r2, r2
 8001e2e:	f002 021f 	and.w	r2, r2, #31
 8001e32:	2101      	movs	r1, #1
 8001e34:	fa01 f202 	lsl.w	r2, r1, r2
 8001e38:	4013      	ands	r3, r2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d17b      	bne.n	8001f36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e0f3      	b.n	800202a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d13c      	bne.n	8001ec4 <HAL_RCC_ClockConfig+0x178>
 8001e4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e4e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e52:	fa93 f3a3 	rbit	r3, r3
 8001e56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001e58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e5a:	fab3 f383 	clz	r3, r3
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	095b      	lsrs	r3, r3, #5
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d102      	bne.n	8001e74 <HAL_RCC_ClockConfig+0x128>
 8001e6e:	4b4f      	ldr	r3, [pc, #316]	@ (8001fac <HAL_RCC_ClockConfig+0x260>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	e00f      	b.n	8001e94 <HAL_RCC_ClockConfig+0x148>
 8001e74:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e78:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e7c:	fa93 f3a3 	rbit	r3, r3
 8001e80:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e86:	643b      	str	r3, [r7, #64]	@ 0x40
 8001e88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e8a:	fa93 f3a3 	rbit	r3, r3
 8001e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e90:	4b46      	ldr	r3, [pc, #280]	@ (8001fac <HAL_RCC_ClockConfig+0x260>)
 8001e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e94:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e98:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001e9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001e9c:	fa92 f2a2 	rbit	r2, r2
 8001ea0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001ea2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001ea4:	fab2 f282 	clz	r2, r2
 8001ea8:	b2d2      	uxtb	r2, r2
 8001eaa:	f042 0220 	orr.w	r2, r2, #32
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	f002 021f 	and.w	r2, r2, #31
 8001eb4:	2101      	movs	r1, #1
 8001eb6:	fa01 f202 	lsl.w	r2, r1, r2
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d13a      	bne.n	8001f36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e0b2      	b.n	800202a <HAL_RCC_ClockConfig+0x2de>
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001eca:	fa93 f3a3 	rbit	r3, r3
 8001ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed2:	fab3 f383 	clz	r3, r3
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	095b      	lsrs	r3, r3, #5
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d102      	bne.n	8001eec <HAL_RCC_ClockConfig+0x1a0>
 8001ee6:	4b31      	ldr	r3, [pc, #196]	@ (8001fac <HAL_RCC_ClockConfig+0x260>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	e00d      	b.n	8001f08 <HAL_RCC_ClockConfig+0x1bc>
 8001eec:	2302      	movs	r3, #2
 8001eee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ef2:	fa93 f3a3 	rbit	r3, r3
 8001ef6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ef8:	2302      	movs	r3, #2
 8001efa:	623b      	str	r3, [r7, #32]
 8001efc:	6a3b      	ldr	r3, [r7, #32]
 8001efe:	fa93 f3a3 	rbit	r3, r3
 8001f02:	61fb      	str	r3, [r7, #28]
 8001f04:	4b29      	ldr	r3, [pc, #164]	@ (8001fac <HAL_RCC_ClockConfig+0x260>)
 8001f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f08:	2202      	movs	r2, #2
 8001f0a:	61ba      	str	r2, [r7, #24]
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	fa92 f2a2 	rbit	r2, r2
 8001f12:	617a      	str	r2, [r7, #20]
  return result;
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	fab2 f282 	clz	r2, r2
 8001f1a:	b2d2      	uxtb	r2, r2
 8001f1c:	f042 0220 	orr.w	r2, r2, #32
 8001f20:	b2d2      	uxtb	r2, r2
 8001f22:	f002 021f 	and.w	r2, r2, #31
 8001f26:	2101      	movs	r1, #1
 8001f28:	fa01 f202 	lsl.w	r2, r1, r2
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e079      	b.n	800202a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f36:	4b1d      	ldr	r3, [pc, #116]	@ (8001fac <HAL_RCC_ClockConfig+0x260>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f023 0203 	bic.w	r2, r3, #3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	491a      	ldr	r1, [pc, #104]	@ (8001fac <HAL_RCC_ClockConfig+0x260>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f48:	f7fe fbf4 	bl	8000734 <HAL_GetTick>
 8001f4c:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f4e:	e00a      	b.n	8001f66 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f50:	f7fe fbf0 	bl	8000734 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e061      	b.n	800202a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f66:	4b11      	ldr	r3, [pc, #68]	@ (8001fac <HAL_RCC_ClockConfig+0x260>)
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f003 020c 	and.w	r2, r3, #12
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d1eb      	bne.n	8001f50 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f78:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa8 <HAL_RCC_ClockConfig+0x25c>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0307 	and.w	r3, r3, #7
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d214      	bcs.n	8001fb0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f86:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <HAL_RCC_ClockConfig+0x25c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f023 0207 	bic.w	r2, r3, #7
 8001f8e:	4906      	ldr	r1, [pc, #24]	@ (8001fa8 <HAL_RCC_ClockConfig+0x25c>)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f96:	4b04      	ldr	r3, [pc, #16]	@ (8001fa8 <HAL_RCC_ClockConfig+0x25c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0307 	and.w	r3, r3, #7
 8001f9e:	683a      	ldr	r2, [r7, #0]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d005      	beq.n	8001fb0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e040      	b.n	800202a <HAL_RCC_ClockConfig+0x2de>
 8001fa8:	40022000 	.word	0x40022000
 8001fac:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d008      	beq.n	8001fce <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fbc:	4b1d      	ldr	r3, [pc, #116]	@ (8002034 <HAL_RCC_ClockConfig+0x2e8>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	491a      	ldr	r1, [pc, #104]	@ (8002034 <HAL_RCC_ClockConfig+0x2e8>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0308 	and.w	r3, r3, #8
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d009      	beq.n	8001fee <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fda:	4b16      	ldr	r3, [pc, #88]	@ (8002034 <HAL_RCC_ClockConfig+0x2e8>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	691b      	ldr	r3, [r3, #16]
 8001fe6:	00db      	lsls	r3, r3, #3
 8001fe8:	4912      	ldr	r1, [pc, #72]	@ (8002034 <HAL_RCC_ClockConfig+0x2e8>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001fee:	f000 f829 	bl	8002044 <HAL_RCC_GetSysClockFreq>
 8001ff2:	4601      	mov	r1, r0
 8001ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8002034 <HAL_RCC_ClockConfig+0x2e8>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ffc:	22f0      	movs	r2, #240	@ 0xf0
 8001ffe:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	fa92 f2a2 	rbit	r2, r2
 8002006:	60fa      	str	r2, [r7, #12]
  return result;
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	fab2 f282 	clz	r2, r2
 800200e:	b2d2      	uxtb	r2, r2
 8002010:	40d3      	lsrs	r3, r2
 8002012:	4a09      	ldr	r2, [pc, #36]	@ (8002038 <HAL_RCC_ClockConfig+0x2ec>)
 8002014:	5cd3      	ldrb	r3, [r2, r3]
 8002016:	fa21 f303 	lsr.w	r3, r1, r3
 800201a:	4a08      	ldr	r2, [pc, #32]	@ (800203c <HAL_RCC_ClockConfig+0x2f0>)
 800201c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800201e:	4b08      	ldr	r3, [pc, #32]	@ (8002040 <HAL_RCC_ClockConfig+0x2f4>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe fa8a 	bl	800053c <HAL_InitTick>
  
  return HAL_OK;
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	3778      	adds	r7, #120	@ 0x78
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40021000 	.word	0x40021000
 8002038:	08004244 	.word	0x08004244
 800203c:	20000000 	.word	0x20000000
 8002040:	20000004 	.word	0x20000004

08002044 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002044:	b480      	push	{r7}
 8002046:	b087      	sub	sp, #28
 8002048:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800204a:	2300      	movs	r3, #0
 800204c:	60fb      	str	r3, [r7, #12]
 800204e:	2300      	movs	r3, #0
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	2300      	movs	r3, #0
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	2300      	movs	r3, #0
 8002058:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800205a:	2300      	movs	r3, #0
 800205c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800205e:	4b1e      	ldr	r3, [pc, #120]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f003 030c 	and.w	r3, r3, #12
 800206a:	2b04      	cmp	r3, #4
 800206c:	d002      	beq.n	8002074 <HAL_RCC_GetSysClockFreq+0x30>
 800206e:	2b08      	cmp	r3, #8
 8002070:	d003      	beq.n	800207a <HAL_RCC_GetSysClockFreq+0x36>
 8002072:	e026      	b.n	80020c2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002074:	4b19      	ldr	r3, [pc, #100]	@ (80020dc <HAL_RCC_GetSysClockFreq+0x98>)
 8002076:	613b      	str	r3, [r7, #16]
      break;
 8002078:	e026      	b.n	80020c8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	0c9b      	lsrs	r3, r3, #18
 800207e:	f003 030f 	and.w	r3, r3, #15
 8002082:	4a17      	ldr	r2, [pc, #92]	@ (80020e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002084:	5cd3      	ldrb	r3, [r2, r3]
 8002086:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002088:	4b13      	ldr	r3, [pc, #76]	@ (80020d8 <HAL_RCC_GetSysClockFreq+0x94>)
 800208a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800208c:	f003 030f 	and.w	r3, r3, #15
 8002090:	4a14      	ldr	r2, [pc, #80]	@ (80020e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002092:	5cd3      	ldrb	r3, [r2, r3]
 8002094:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d008      	beq.n	80020b2 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80020a0:	4a0e      	ldr	r2, [pc, #56]	@ (80020dc <HAL_RCC_GetSysClockFreq+0x98>)
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	fb02 f303 	mul.w	r3, r2, r3
 80020ae:	617b      	str	r3, [r7, #20]
 80020b0:	e004      	b.n	80020bc <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a0c      	ldr	r2, [pc, #48]	@ (80020e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80020b6:	fb02 f303 	mul.w	r3, r2, r3
 80020ba:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	613b      	str	r3, [r7, #16]
      break;
 80020c0:	e002      	b.n	80020c8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020c2:	4b06      	ldr	r3, [pc, #24]	@ (80020dc <HAL_RCC_GetSysClockFreq+0x98>)
 80020c4:	613b      	str	r3, [r7, #16]
      break;
 80020c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020c8:	693b      	ldr	r3, [r7, #16]
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	371c      	adds	r7, #28
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	40021000 	.word	0x40021000
 80020dc:	007a1200 	.word	0x007a1200
 80020e0:	0800425c 	.word	0x0800425c
 80020e4:	0800426c 	.word	0x0800426c
 80020e8:	003d0900 	.word	0x003d0900

080020ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020f0:	4b03      	ldr	r3, [pc, #12]	@ (8002100 <HAL_RCC_GetHCLKFreq+0x14>)
 80020f2:	681b      	ldr	r3, [r3, #0]
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	20000000 	.word	0x20000000

08002104 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800210a:	f7ff ffef 	bl	80020ec <HAL_RCC_GetHCLKFreq>
 800210e:	4601      	mov	r1, r0
 8002110:	4b0b      	ldr	r3, [pc, #44]	@ (8002140 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002118:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800211c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	fa92 f2a2 	rbit	r2, r2
 8002124:	603a      	str	r2, [r7, #0]
  return result;
 8002126:	683a      	ldr	r2, [r7, #0]
 8002128:	fab2 f282 	clz	r2, r2
 800212c:	b2d2      	uxtb	r2, r2
 800212e:	40d3      	lsrs	r3, r2
 8002130:	4a04      	ldr	r2, [pc, #16]	@ (8002144 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002132:	5cd3      	ldrb	r3, [r2, r3]
 8002134:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002138:	4618      	mov	r0, r3
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40021000 	.word	0x40021000
 8002144:	08004254 	.word	0x08004254

08002148 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800214e:	f7ff ffcd 	bl	80020ec <HAL_RCC_GetHCLKFreq>
 8002152:	4601      	mov	r1, r0
 8002154:	4b0b      	ldr	r3, [pc, #44]	@ (8002184 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 800215c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002160:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	fa92 f2a2 	rbit	r2, r2
 8002168:	603a      	str	r2, [r7, #0]
  return result;
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	fab2 f282 	clz	r2, r2
 8002170:	b2d2      	uxtb	r2, r2
 8002172:	40d3      	lsrs	r3, r2
 8002174:	4a04      	ldr	r2, [pc, #16]	@ (8002188 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002176:	5cd3      	ldrb	r3, [r2, r3]
 8002178:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800217c:	4618      	mov	r0, r3
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40021000 	.word	0x40021000
 8002188:	08004254 	.word	0x08004254

0800218c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	220f      	movs	r2, #15
 800219a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800219c:	4b12      	ldr	r3, [pc, #72]	@ (80021e8 <HAL_RCC_GetClockConfig+0x5c>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 0203 	and.w	r2, r3, #3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80021a8:	4b0f      	ldr	r3, [pc, #60]	@ (80021e8 <HAL_RCC_GetClockConfig+0x5c>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80021b4:	4b0c      	ldr	r3, [pc, #48]	@ (80021e8 <HAL_RCC_GetClockConfig+0x5c>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80021c0:	4b09      	ldr	r3, [pc, #36]	@ (80021e8 <HAL_RCC_GetClockConfig+0x5c>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	08db      	lsrs	r3, r3, #3
 80021c6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80021ce:	4b07      	ldr	r3, [pc, #28]	@ (80021ec <HAL_RCC_GetClockConfig+0x60>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0207 	and.w	r2, r3, #7
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	601a      	str	r2, [r3, #0]
}
 80021da:	bf00      	nop
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	40021000 	.word	0x40021000
 80021ec:	40022000 	.word	0x40022000

080021f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e049      	b.n	8002296 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2b00      	cmp	r3, #0
 800220c:	d106      	bne.n	800221c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f841 	bl	800229e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2202      	movs	r2, #2
 8002220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	3304      	adds	r3, #4
 800222c:	4619      	mov	r1, r3
 800222e:	4610      	mov	r0, r2
 8002230:	f000 f9be 	bl	80025b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2201      	movs	r2, #1
 8002260:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2201      	movs	r2, #1
 8002278:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2201      	movs	r2, #1
 8002288:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800229e:	b480      	push	{r7}
 80022a0:	b083      	sub	sp, #12
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
	...

080022b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d001      	beq.n	80022cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e03b      	b.n	8002344 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2202      	movs	r2, #2
 80022d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f042 0201 	orr.w	r2, r2, #1
 80022e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a19      	ldr	r2, [pc, #100]	@ (8002350 <HAL_TIM_Base_Start_IT+0x9c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d009      	beq.n	8002302 <HAL_TIM_Base_Start_IT+0x4e>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022f6:	d004      	beq.n	8002302 <HAL_TIM_Base_Start_IT+0x4e>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a15      	ldr	r2, [pc, #84]	@ (8002354 <HAL_TIM_Base_Start_IT+0xa0>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d115      	bne.n	800232e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	689a      	ldr	r2, [r3, #8]
 8002308:	4b13      	ldr	r3, [pc, #76]	@ (8002358 <HAL_TIM_Base_Start_IT+0xa4>)
 800230a:	4013      	ands	r3, r2
 800230c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2b06      	cmp	r3, #6
 8002312:	d015      	beq.n	8002340 <HAL_TIM_Base_Start_IT+0x8c>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800231a:	d011      	beq.n	8002340 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f042 0201 	orr.w	r2, r2, #1
 800232a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800232c:	e008      	b.n	8002340 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f042 0201 	orr.w	r2, r2, #1
 800233c:	601a      	str	r2, [r3, #0]
 800233e:	e000      	b.n	8002342 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002340:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	40012c00 	.word	0x40012c00
 8002354:	40014000 	.word	0x40014000
 8002358:	00010007 	.word	0x00010007

0800235c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	f003 0302 	and.w	r3, r3, #2
 800237a:	2b00      	cmp	r3, #0
 800237c:	d020      	beq.n	80023c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	2b00      	cmp	r3, #0
 8002386:	d01b      	beq.n	80023c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f06f 0202 	mvn.w	r2, #2
 8002390:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2201      	movs	r2, #1
 8002396:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	699b      	ldr	r3, [r3, #24]
 800239e:	f003 0303 	and.w	r3, r3, #3
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d003      	beq.n	80023ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f000 f8e4 	bl	8002574 <HAL_TIM_IC_CaptureCallback>
 80023ac:	e005      	b.n	80023ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 f8d6 	bl	8002560 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f000 f8e7 	bl	8002588 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	f003 0304 	and.w	r3, r3, #4
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d020      	beq.n	800240c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f003 0304 	and.w	r3, r3, #4
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d01b      	beq.n	800240c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f06f 0204 	mvn.w	r2, #4
 80023dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2202      	movs	r2, #2
 80023e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 f8be 	bl	8002574 <HAL_TIM_IC_CaptureCallback>
 80023f8:	e005      	b.n	8002406 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 f8b0 	bl	8002560 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 f8c1 	bl	8002588 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	f003 0308 	and.w	r3, r3, #8
 8002412:	2b00      	cmp	r3, #0
 8002414:	d020      	beq.n	8002458 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	f003 0308 	and.w	r3, r3, #8
 800241c:	2b00      	cmp	r3, #0
 800241e:	d01b      	beq.n	8002458 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f06f 0208 	mvn.w	r2, #8
 8002428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2204      	movs	r2, #4
 800242e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	f003 0303 	and.w	r3, r3, #3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 f898 	bl	8002574 <HAL_TIM_IC_CaptureCallback>
 8002444:	e005      	b.n	8002452 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f88a 	bl	8002560 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f000 f89b 	bl	8002588 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	f003 0310 	and.w	r3, r3, #16
 800245e:	2b00      	cmp	r3, #0
 8002460:	d020      	beq.n	80024a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f003 0310 	and.w	r3, r3, #16
 8002468:	2b00      	cmp	r3, #0
 800246a:	d01b      	beq.n	80024a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f06f 0210 	mvn.w	r2, #16
 8002474:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2208      	movs	r2, #8
 800247a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f000 f872 	bl	8002574 <HAL_TIM_IC_CaptureCallback>
 8002490:	e005      	b.n	800249e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f000 f864 	bl	8002560 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f000 f875 	bl	8002588 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d00c      	beq.n	80024c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d007      	beq.n	80024c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f06f 0201 	mvn.w	r2, #1
 80024c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f7fd ffb8 	bl	8000438 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00c      	beq.n	80024ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d007      	beq.n	80024ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80024e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 f8e6 	bl	80026b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d00c      	beq.n	8002510 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d007      	beq.n	8002510 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f000 f8de 	bl	80026cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002516:	2b00      	cmp	r3, #0
 8002518:	d00c      	beq.n	8002534 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002520:	2b00      	cmp	r3, #0
 8002522:	d007      	beq.n	8002534 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800252c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f834 	bl	800259c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	f003 0320 	and.w	r3, r3, #32
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00c      	beq.n	8002558 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f003 0320 	and.w	r3, r3, #32
 8002544:	2b00      	cmp	r3, #0
 8002546:	d007      	beq.n	8002558 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f06f 0220 	mvn.w	r2, #32
 8002550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	f000 f8a6 	bl	80026a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002558:	bf00      	nop
 800255a:	3710      	adds	r7, #16
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800257c:	bf00      	nop
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	4a34      	ldr	r2, [pc, #208]	@ (8002694 <TIM_Base_SetConfig+0xe4>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d003      	beq.n	80025d0 <TIM_Base_SetConfig+0x20>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025ce:	d108      	bne.n	80025e2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	4313      	orrs	r3, r2
 80025e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a2b      	ldr	r2, [pc, #172]	@ (8002694 <TIM_Base_SetConfig+0xe4>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d00f      	beq.n	800260a <TIM_Base_SetConfig+0x5a>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025f0:	d00b      	beq.n	800260a <TIM_Base_SetConfig+0x5a>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a28      	ldr	r2, [pc, #160]	@ (8002698 <TIM_Base_SetConfig+0xe8>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d007      	beq.n	800260a <TIM_Base_SetConfig+0x5a>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a27      	ldr	r2, [pc, #156]	@ (800269c <TIM_Base_SetConfig+0xec>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d003      	beq.n	800260a <TIM_Base_SetConfig+0x5a>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a26      	ldr	r2, [pc, #152]	@ (80026a0 <TIM_Base_SetConfig+0xf0>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d108      	bne.n	800261c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002610:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	4313      	orrs	r3, r2
 800261a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	4313      	orrs	r3, r2
 8002628:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	68fa      	ldr	r2, [r7, #12]
 800262e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a14      	ldr	r2, [pc, #80]	@ (8002694 <TIM_Base_SetConfig+0xe4>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d00b      	beq.n	8002660 <TIM_Base_SetConfig+0xb0>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a13      	ldr	r2, [pc, #76]	@ (8002698 <TIM_Base_SetConfig+0xe8>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d007      	beq.n	8002660 <TIM_Base_SetConfig+0xb0>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a12      	ldr	r2, [pc, #72]	@ (800269c <TIM_Base_SetConfig+0xec>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d003      	beq.n	8002660 <TIM_Base_SetConfig+0xb0>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a11      	ldr	r2, [pc, #68]	@ (80026a0 <TIM_Base_SetConfig+0xf0>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d103      	bne.n	8002668 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	691a      	ldr	r2, [r3, #16]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	2b01      	cmp	r3, #1
 8002678:	d105      	bne.n	8002686 <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	f023 0201 	bic.w	r2, r3, #1
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	611a      	str	r2, [r3, #16]
  }
}
 8002686:	bf00      	nop
 8002688:	3714      	adds	r7, #20
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	40012c00 	.word	0x40012c00
 8002698:	40014000 	.word	0x40014000
 800269c:	40014400 	.word	0x40014400
 80026a0:	40014800 	.word	0x40014800

080026a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d101      	bne.n	80026f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e040      	b.n	8002774 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d106      	bne.n	8002708 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	f7fd fed8 	bl	80004b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2224      	movs	r2, #36	@ 0x24
 800270c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 0201 	bic.w	r2, r2, #1
 800271c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002722:	2b00      	cmp	r3, #0
 8002724:	d002      	beq.n	800272c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f95e 	bl	80029e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f000 f825 	bl	800277c <UART_SetConfig>
 8002732:	4603      	mov	r3, r0
 8002734:	2b01      	cmp	r3, #1
 8002736:	d101      	bne.n	800273c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e01b      	b.n	8002774 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	685a      	ldr	r2, [r3, #4]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800274a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	689a      	ldr	r2, [r3, #8]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800275a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f042 0201 	orr.w	r2, r2, #1
 800276a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f000 f9dd 	bl	8002b2c <UART_CheckIdleState>
 8002772:	4603      	mov	r3, r0
}
 8002774:	4618      	mov	r0, r3
 8002776:	3708      	adds	r7, #8
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}

0800277c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b088      	sub	sp, #32
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002784:	2300      	movs	r3, #0
 8002786:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689a      	ldr	r2, [r3, #8]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	431a      	orrs	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	69db      	ldr	r3, [r3, #28]
 800279c:	4313      	orrs	r3, r2
 800279e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	4b8a      	ldr	r3, [pc, #552]	@ (80029d0 <UART_SetConfig+0x254>)
 80027a8:	4013      	ands	r3, r2
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	6812      	ldr	r2, [r2, #0]
 80027ae:	6979      	ldr	r1, [r7, #20]
 80027b0:	430b      	orrs	r3, r1
 80027b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	697a      	ldr	r2, [r7, #20]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	697a      	ldr	r2, [r7, #20]
 80027ea:	430a      	orrs	r2, r1
 80027ec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a78      	ldr	r2, [pc, #480]	@ (80029d4 <UART_SetConfig+0x258>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d120      	bne.n	800283a <UART_SetConfig+0xbe>
 80027f8:	4b77      	ldr	r3, [pc, #476]	@ (80029d8 <UART_SetConfig+0x25c>)
 80027fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fc:	f003 0303 	and.w	r3, r3, #3
 8002800:	2b03      	cmp	r3, #3
 8002802:	d817      	bhi.n	8002834 <UART_SetConfig+0xb8>
 8002804:	a201      	add	r2, pc, #4	@ (adr r2, 800280c <UART_SetConfig+0x90>)
 8002806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800280a:	bf00      	nop
 800280c:	0800281d 	.word	0x0800281d
 8002810:	08002829 	.word	0x08002829
 8002814:	0800282f 	.word	0x0800282f
 8002818:	08002823 	.word	0x08002823
 800281c:	2300      	movs	r3, #0
 800281e:	77fb      	strb	r3, [r7, #31]
 8002820:	e01d      	b.n	800285e <UART_SetConfig+0xe2>
 8002822:	2302      	movs	r3, #2
 8002824:	77fb      	strb	r3, [r7, #31]
 8002826:	e01a      	b.n	800285e <UART_SetConfig+0xe2>
 8002828:	2304      	movs	r3, #4
 800282a:	77fb      	strb	r3, [r7, #31]
 800282c:	e017      	b.n	800285e <UART_SetConfig+0xe2>
 800282e:	2308      	movs	r3, #8
 8002830:	77fb      	strb	r3, [r7, #31]
 8002832:	e014      	b.n	800285e <UART_SetConfig+0xe2>
 8002834:	2310      	movs	r3, #16
 8002836:	77fb      	strb	r3, [r7, #31]
 8002838:	e011      	b.n	800285e <UART_SetConfig+0xe2>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a67      	ldr	r2, [pc, #412]	@ (80029dc <UART_SetConfig+0x260>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d102      	bne.n	800284a <UART_SetConfig+0xce>
 8002844:	2300      	movs	r3, #0
 8002846:	77fb      	strb	r3, [r7, #31]
 8002848:	e009      	b.n	800285e <UART_SetConfig+0xe2>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a64      	ldr	r2, [pc, #400]	@ (80029e0 <UART_SetConfig+0x264>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d102      	bne.n	800285a <UART_SetConfig+0xde>
 8002854:	2300      	movs	r3, #0
 8002856:	77fb      	strb	r3, [r7, #31]
 8002858:	e001      	b.n	800285e <UART_SetConfig+0xe2>
 800285a:	2310      	movs	r3, #16
 800285c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002866:	d15a      	bne.n	800291e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8002868:	7ffb      	ldrb	r3, [r7, #31]
 800286a:	2b08      	cmp	r3, #8
 800286c:	d827      	bhi.n	80028be <UART_SetConfig+0x142>
 800286e:	a201      	add	r2, pc, #4	@ (adr r2, 8002874 <UART_SetConfig+0xf8>)
 8002870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002874:	08002899 	.word	0x08002899
 8002878:	080028a1 	.word	0x080028a1
 800287c:	080028a9 	.word	0x080028a9
 8002880:	080028bf 	.word	0x080028bf
 8002884:	080028af 	.word	0x080028af
 8002888:	080028bf 	.word	0x080028bf
 800288c:	080028bf 	.word	0x080028bf
 8002890:	080028bf 	.word	0x080028bf
 8002894:	080028b7 	.word	0x080028b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002898:	f7ff fc34 	bl	8002104 <HAL_RCC_GetPCLK1Freq>
 800289c:	61b8      	str	r0, [r7, #24]
        break;
 800289e:	e013      	b.n	80028c8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80028a0:	f7ff fc52 	bl	8002148 <HAL_RCC_GetPCLK2Freq>
 80028a4:	61b8      	str	r0, [r7, #24]
        break;
 80028a6:	e00f      	b.n	80028c8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80028a8:	4b4e      	ldr	r3, [pc, #312]	@ (80029e4 <UART_SetConfig+0x268>)
 80028aa:	61bb      	str	r3, [r7, #24]
        break;
 80028ac:	e00c      	b.n	80028c8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028ae:	f7ff fbc9 	bl	8002044 <HAL_RCC_GetSysClockFreq>
 80028b2:	61b8      	str	r0, [r7, #24]
        break;
 80028b4:	e008      	b.n	80028c8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028ba:	61bb      	str	r3, [r7, #24]
        break;
 80028bc:	e004      	b.n	80028c8 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80028be:	2300      	movs	r3, #0
 80028c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	77bb      	strb	r3, [r7, #30]
        break;
 80028c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d074      	beq.n	80029b8 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	005a      	lsls	r2, r3, #1
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	085b      	lsrs	r3, r3, #1
 80028d8:	441a      	add	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	2b0f      	cmp	r3, #15
 80028e8:	d916      	bls.n	8002918 <UART_SetConfig+0x19c>
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028f0:	d212      	bcs.n	8002918 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	f023 030f 	bic.w	r3, r3, #15
 80028fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	085b      	lsrs	r3, r3, #1
 8002900:	b29b      	uxth	r3, r3
 8002902:	f003 0307 	and.w	r3, r3, #7
 8002906:	b29a      	uxth	r2, r3
 8002908:	89fb      	ldrh	r3, [r7, #14]
 800290a:	4313      	orrs	r3, r2
 800290c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	89fa      	ldrh	r2, [r7, #14]
 8002914:	60da      	str	r2, [r3, #12]
 8002916:	e04f      	b.n	80029b8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	77bb      	strb	r3, [r7, #30]
 800291c:	e04c      	b.n	80029b8 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800291e:	7ffb      	ldrb	r3, [r7, #31]
 8002920:	2b08      	cmp	r3, #8
 8002922:	d828      	bhi.n	8002976 <UART_SetConfig+0x1fa>
 8002924:	a201      	add	r2, pc, #4	@ (adr r2, 800292c <UART_SetConfig+0x1b0>)
 8002926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800292a:	bf00      	nop
 800292c:	08002951 	.word	0x08002951
 8002930:	08002959 	.word	0x08002959
 8002934:	08002961 	.word	0x08002961
 8002938:	08002977 	.word	0x08002977
 800293c:	08002967 	.word	0x08002967
 8002940:	08002977 	.word	0x08002977
 8002944:	08002977 	.word	0x08002977
 8002948:	08002977 	.word	0x08002977
 800294c:	0800296f 	.word	0x0800296f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002950:	f7ff fbd8 	bl	8002104 <HAL_RCC_GetPCLK1Freq>
 8002954:	61b8      	str	r0, [r7, #24]
        break;
 8002956:	e013      	b.n	8002980 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002958:	f7ff fbf6 	bl	8002148 <HAL_RCC_GetPCLK2Freq>
 800295c:	61b8      	str	r0, [r7, #24]
        break;
 800295e:	e00f      	b.n	8002980 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002960:	4b20      	ldr	r3, [pc, #128]	@ (80029e4 <UART_SetConfig+0x268>)
 8002962:	61bb      	str	r3, [r7, #24]
        break;
 8002964:	e00c      	b.n	8002980 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002966:	f7ff fb6d 	bl	8002044 <HAL_RCC_GetSysClockFreq>
 800296a:	61b8      	str	r0, [r7, #24]
        break;
 800296c:	e008      	b.n	8002980 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800296e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002972:	61bb      	str	r3, [r7, #24]
        break;
 8002974:	e004      	b.n	8002980 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002976:	2300      	movs	r3, #0
 8002978:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	77bb      	strb	r3, [r7, #30]
        break;
 800297e:	bf00      	nop
    }

    if (pclk != 0U)
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d018      	beq.n	80029b8 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	085a      	lsrs	r2, r3, #1
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	441a      	add	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	fbb2 f3f3 	udiv	r3, r2, r3
 8002998:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	2b0f      	cmp	r3, #15
 800299e:	d909      	bls.n	80029b4 <UART_SetConfig+0x238>
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029a6:	d205      	bcs.n	80029b4 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	60da      	str	r2, [r3, #12]
 80029b2:	e001      	b.n	80029b8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80029c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3720      	adds	r7, #32
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	efff69f3 	.word	0xefff69f3
 80029d4:	40013800 	.word	0x40013800
 80029d8:	40021000 	.word	0x40021000
 80029dc:	40004400 	.word	0x40004400
 80029e0:	40004800 	.word	0x40004800
 80029e4:	007a1200 	.word	0x007a1200

080029e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f4:	f003 0308 	and.w	r3, r3, #8
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d00a      	beq.n	8002a12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d00a      	beq.n	8002a34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	430a      	orrs	r2, r1
 8002a32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00a      	beq.n	8002a56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	430a      	orrs	r2, r1
 8002a54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5a:	f003 0304 	and.w	r3, r3, #4
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00a      	beq.n	8002a78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	430a      	orrs	r2, r1
 8002a76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7c:	f003 0310 	and.w	r3, r3, #16
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d00a      	beq.n	8002a9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	430a      	orrs	r2, r1
 8002a98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9e:	f003 0320 	and.w	r3, r3, #32
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d00a      	beq.n	8002abc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d01a      	beq.n	8002afe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	430a      	orrs	r2, r1
 8002adc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ae2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ae6:	d10a      	bne.n	8002afe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	430a      	orrs	r2, r1
 8002afc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00a      	beq.n	8002b20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	430a      	orrs	r2, r1
 8002b1e:	605a      	str	r2, [r3, #4]
  }
}
 8002b20:	bf00      	nop
 8002b22:	370c      	adds	r7, #12
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b098      	sub	sp, #96	@ 0x60
 8002b30:	af02      	add	r7, sp, #8
 8002b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002b3c:	f7fd fdfa 	bl	8000734 <HAL_GetTick>
 8002b40:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0308 	and.w	r3, r3, #8
 8002b4c:	2b08      	cmp	r3, #8
 8002b4e:	d12e      	bne.n	8002bae <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b50:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002b54:	9300      	str	r3, [sp, #0]
 8002b56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 f88c 	bl	8002c7c <UART_WaitOnFlagUntilTimeout>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d021      	beq.n	8002bae <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b72:	e853 3f00 	ldrex	r3, [r3]
 8002b76:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b7e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	461a      	mov	r2, r3
 8002b86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b88:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b8a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b8c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b90:	e841 2300 	strex	r3, r2, [r1]
 8002b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002b96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1e6      	bne.n	8002b6a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e062      	b.n	8002c74 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d149      	bne.n	8002c50 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002bbc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002bc0:	9300      	str	r3, [sp, #0]
 8002bc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 f856 	bl	8002c7c <UART_WaitOnFlagUntilTimeout>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d03c      	beq.n	8002c50 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bde:	e853 3f00 	ldrex	r3, [r3]
 8002be2:	623b      	str	r3, [r7, #32]
   return(result);
 8002be4:	6a3b      	ldr	r3, [r7, #32]
 8002be6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bf4:	633b      	str	r3, [r7, #48]	@ 0x30
 8002bf6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002bfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bfc:	e841 2300 	strex	r3, r2, [r1]
 8002c00:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d1e6      	bne.n	8002bd6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	3308      	adds	r3, #8
 8002c0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	e853 3f00 	ldrex	r3, [r3]
 8002c16:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f023 0301 	bic.w	r3, r3, #1
 8002c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	3308      	adds	r3, #8
 8002c26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c28:	61fa      	str	r2, [r7, #28]
 8002c2a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2c:	69b9      	ldr	r1, [r7, #24]
 8002c2e:	69fa      	ldr	r2, [r7, #28]
 8002c30:	e841 2300 	strex	r3, r2, [r1]
 8002c34:	617b      	str	r3, [r7, #20]
   return(result);
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1e5      	bne.n	8002c08 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2220      	movs	r2, #32
 8002c40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e011      	b.n	8002c74 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2220      	movs	r2, #32
 8002c54:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2220      	movs	r2, #32
 8002c5a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3758      	adds	r7, #88	@ 0x58
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	603b      	str	r3, [r7, #0]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c8c:	e04f      	b.n	8002d2e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c94:	d04b      	beq.n	8002d2e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c96:	f7fd fd4d 	bl	8000734 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d302      	bcc.n	8002cac <UART_WaitOnFlagUntilTimeout+0x30>
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d101      	bne.n	8002cb0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e04e      	b.n	8002d4e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0304 	and.w	r3, r3, #4
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d037      	beq.n	8002d2e <UART_WaitOnFlagUntilTimeout+0xb2>
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	2b80      	cmp	r3, #128	@ 0x80
 8002cc2:	d034      	beq.n	8002d2e <UART_WaitOnFlagUntilTimeout+0xb2>
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	2b40      	cmp	r3, #64	@ 0x40
 8002cc8:	d031      	beq.n	8002d2e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	69db      	ldr	r3, [r3, #28]
 8002cd0:	f003 0308 	and.w	r3, r3, #8
 8002cd4:	2b08      	cmp	r3, #8
 8002cd6:	d110      	bne.n	8002cfa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2208      	movs	r2, #8
 8002cde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ce0:	68f8      	ldr	r0, [r7, #12]
 8002ce2:	f000 f838 	bl	8002d56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2208      	movs	r2, #8
 8002cea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e029      	b.n	8002d4e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	69db      	ldr	r3, [r3, #28]
 8002d00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d08:	d111      	bne.n	8002d2e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d14:	68f8      	ldr	r0, [r7, #12]
 8002d16:	f000 f81e 	bl	8002d56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2220      	movs	r2, #32
 8002d1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e00f      	b.n	8002d4e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	69da      	ldr	r2, [r3, #28]
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	4013      	ands	r3, r2
 8002d38:	68ba      	ldr	r2, [r7, #8]
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	bf0c      	ite	eq
 8002d3e:	2301      	moveq	r3, #1
 8002d40:	2300      	movne	r3, #0
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	461a      	mov	r2, r3
 8002d46:	79fb      	ldrb	r3, [r7, #7]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d0a0      	beq.n	8002c8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b095      	sub	sp, #84	@ 0x54
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d66:	e853 3f00 	ldrex	r3, [r3]
 8002d6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d7e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d84:	e841 2300 	strex	r3, r2, [r1]
 8002d88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1e6      	bne.n	8002d5e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	3308      	adds	r3, #8
 8002d96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d98:	6a3b      	ldr	r3, [r7, #32]
 8002d9a:	e853 3f00 	ldrex	r3, [r3]
 8002d9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	f023 0301 	bic.w	r3, r3, #1
 8002da6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	3308      	adds	r3, #8
 8002dae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002db0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002db2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002db4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002db6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002db8:	e841 2300 	strex	r3, r2, [r1]
 8002dbc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d1e5      	bne.n	8002d90 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d118      	bne.n	8002dfe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	e853 3f00 	ldrex	r3, [r3]
 8002dd8:	60bb      	str	r3, [r7, #8]
   return(result);
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	f023 0310 	bic.w	r3, r3, #16
 8002de0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	461a      	mov	r2, r3
 8002de8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dea:	61bb      	str	r3, [r7, #24]
 8002dec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dee:	6979      	ldr	r1, [r7, #20]
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	e841 2300 	strex	r3, r2, [r1]
 8002df6:	613b      	str	r3, [r7, #16]
   return(result);
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d1e6      	bne.n	8002dcc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2220      	movs	r2, #32
 8002e02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002e12:	bf00      	nop
 8002e14:	3754      	adds	r7, #84	@ 0x54
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr

08002e1e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002e1e:	b480      	push	{r7}
 8002e20:	b083      	sub	sp, #12
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f103 0208 	add.w	r2, r3, #8
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f04f 32ff 	mov.w	r2, #4294967295
 8002e36:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f103 0208 	add.w	r2, r3, #8
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f103 0208 	add.w	r2, r3, #8
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002e52:	bf00      	nop
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr

08002e5e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b083      	sub	sp, #12
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	689a      	ldr	r2, [r3, #8]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	1c5a      	adds	r2, r3, #1
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	601a      	str	r2, [r3, #0]
}
 8002eb4:	bf00      	nop
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed6:	d103      	bne.n	8002ee0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	60fb      	str	r3, [r7, #12]
 8002ede:	e00c      	b.n	8002efa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	3308      	adds	r3, #8
 8002ee4:	60fb      	str	r3, [r7, #12]
 8002ee6:	e002      	b.n	8002eee <vListInsert+0x2e>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	60fb      	str	r3, [r7, #12]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d2f6      	bcs.n	8002ee8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	685a      	ldr	r2, [r3, #4]
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	1c5a      	adds	r2, r3, #1
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	601a      	str	r2, [r3, #0]
}
 8002f26:	bf00      	nop
 8002f28:	3714      	adds	r7, #20
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr

08002f32 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002f32:	b480      	push	{r7}
 8002f34:	b085      	sub	sp, #20
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	6892      	ldr	r2, [r2, #8]
 8002f48:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	6852      	ldr	r2, [r2, #4]
 8002f52:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d103      	bne.n	8002f66 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	689a      	ldr	r2, [r3, #8]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	1e5a      	subs	r2, r3, #1
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b08e      	sub	sp, #56	@ 0x38
 8002f8a:	af04      	add	r7, sp, #16
 8002f8c:	60f8      	str	r0, [r7, #12]
 8002f8e:	60b9      	str	r1, [r7, #8]
 8002f90:	607a      	str	r2, [r7, #4]
 8002f92:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10b      	bne.n	8002fb2 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f9e:	f383 8811 	msr	BASEPRI, r3
 8002fa2:	f3bf 8f6f 	isb	sy
 8002fa6:	f3bf 8f4f 	dsb	sy
 8002faa:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002fac:	bf00      	nop
 8002fae:	bf00      	nop
 8002fb0:	e7fd      	b.n	8002fae <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d10b      	bne.n	8002fd0 <xTaskCreateStatic+0x4a>
	__asm volatile
 8002fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fbc:	f383 8811 	msr	BASEPRI, r3
 8002fc0:	f3bf 8f6f 	isb	sy
 8002fc4:	f3bf 8f4f 	dsb	sy
 8002fc8:	61fb      	str	r3, [r7, #28]
}
 8002fca:	bf00      	nop
 8002fcc:	bf00      	nop
 8002fce:	e7fd      	b.n	8002fcc <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002fd0:	2354      	movs	r3, #84	@ 0x54
 8002fd2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	2b54      	cmp	r3, #84	@ 0x54
 8002fd8:	d00b      	beq.n	8002ff2 <xTaskCreateStatic+0x6c>
	__asm volatile
 8002fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fde:	f383 8811 	msr	BASEPRI, r3
 8002fe2:	f3bf 8f6f 	isb	sy
 8002fe6:	f3bf 8f4f 	dsb	sy
 8002fea:	61bb      	str	r3, [r7, #24]
}
 8002fec:	bf00      	nop
 8002fee:	bf00      	nop
 8002ff0:	e7fd      	b.n	8002fee <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d01e      	beq.n	8003036 <xTaskCreateStatic+0xb0>
 8002ff8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d01b      	beq.n	8003036 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003000:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003004:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003006:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300a:	2202      	movs	r2, #2
 800300c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003010:	2300      	movs	r3, #0
 8003012:	9303      	str	r3, [sp, #12]
 8003014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003016:	9302      	str	r3, [sp, #8]
 8003018:	f107 0314 	add.w	r3, r7, #20
 800301c:	9301      	str	r3, [sp, #4]
 800301e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	68b9      	ldr	r1, [r7, #8]
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 f850 	bl	80030ce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800302e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003030:	f000 f8ce 	bl	80031d0 <prvAddNewTaskToReadyList>
 8003034:	e001      	b.n	800303a <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8003036:	2300      	movs	r3, #0
 8003038:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800303a:	697b      	ldr	r3, [r7, #20]
	}
 800303c:	4618      	mov	r0, r3
 800303e:	3728      	adds	r7, #40	@ 0x28
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003044:	b580      	push	{r7, lr}
 8003046:	b08c      	sub	sp, #48	@ 0x30
 8003048:	af04      	add	r7, sp, #16
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	60b9      	str	r1, [r7, #8]
 800304e:	603b      	str	r3, [r7, #0]
 8003050:	4613      	mov	r3, r2
 8003052:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003054:	88fb      	ldrh	r3, [r7, #6]
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	4618      	mov	r0, r3
 800305a:	f000 fed5 	bl	8003e08 <pvPortMalloc>
 800305e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d00e      	beq.n	8003084 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003066:	2054      	movs	r0, #84	@ 0x54
 8003068:	f000 fece 	bl	8003e08 <pvPortMalloc>
 800306c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d003      	beq.n	800307c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	631a      	str	r2, [r3, #48]	@ 0x30
 800307a:	e005      	b.n	8003088 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800307c:	6978      	ldr	r0, [r7, #20]
 800307e:	f000 ff8b 	bl	8003f98 <vPortFree>
 8003082:	e001      	b.n	8003088 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003084:	2300      	movs	r3, #0
 8003086:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d017      	beq.n	80030be <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003096:	88fa      	ldrh	r2, [r7, #6]
 8003098:	2300      	movs	r3, #0
 800309a:	9303      	str	r3, [sp, #12]
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	9302      	str	r3, [sp, #8]
 80030a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030a2:	9301      	str	r3, [sp, #4]
 80030a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030a6:	9300      	str	r3, [sp, #0]
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	68b9      	ldr	r1, [r7, #8]
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 f80e 	bl	80030ce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80030b2:	69f8      	ldr	r0, [r7, #28]
 80030b4:	f000 f88c 	bl	80031d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80030b8:	2301      	movs	r3, #1
 80030ba:	61bb      	str	r3, [r7, #24]
 80030bc:	e002      	b.n	80030c4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80030be:	f04f 33ff 	mov.w	r3, #4294967295
 80030c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80030c4:	69bb      	ldr	r3, [r7, #24]
	}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3720      	adds	r7, #32
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b088      	sub	sp, #32
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	60f8      	str	r0, [r7, #12]
 80030d6:	60b9      	str	r1, [r7, #8]
 80030d8:	607a      	str	r2, [r7, #4]
 80030da:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80030dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80030e6:	3b01      	subs	r3, #1
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	4413      	add	r3, r2
 80030ec:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	f023 0307 	bic.w	r3, r3, #7
 80030f4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00b      	beq.n	8003118 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003104:	f383 8811 	msr	BASEPRI, r3
 8003108:	f3bf 8f6f 	isb	sy
 800310c:	f3bf 8f4f 	dsb	sy
 8003110:	617b      	str	r3, [r7, #20]
}
 8003112:	bf00      	nop
 8003114:	bf00      	nop
 8003116:	e7fd      	b.n	8003114 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003118:	2300      	movs	r3, #0
 800311a:	61fb      	str	r3, [r7, #28]
 800311c:	e012      	b.n	8003144 <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800311e:	68ba      	ldr	r2, [r7, #8]
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	4413      	add	r3, r2
 8003124:	7819      	ldrb	r1, [r3, #0]
 8003126:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	4413      	add	r3, r2
 800312c:	3334      	adds	r3, #52	@ 0x34
 800312e:	460a      	mov	r2, r1
 8003130:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003132:	68ba      	ldr	r2, [r7, #8]
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	4413      	add	r3, r2
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d006      	beq.n	800314c <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	3301      	adds	r3, #1
 8003142:	61fb      	str	r3, [r7, #28]
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	2b0f      	cmp	r3, #15
 8003148:	d9e9      	bls.n	800311e <prvInitialiseNewTask+0x50>
 800314a:	e000      	b.n	800314e <prvInitialiseNewTask+0x80>
		{
			break;
 800314c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800314e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003158:	2b06      	cmp	r3, #6
 800315a:	d901      	bls.n	8003160 <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800315c:	2306      	movs	r3, #6
 800315e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003162:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003164:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003168:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800316a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800316c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800316e:	2200      	movs	r2, #0
 8003170:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003174:	3304      	adds	r3, #4
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff fe71 	bl	8002e5e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800317c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800317e:	3318      	adds	r3, #24
 8003180:	4618      	mov	r0, r3
 8003182:	f7ff fe6c 	bl	8002e5e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003188:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800318a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800318c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800318e:	f1c3 0207 	rsb	r2, r3, #7
 8003192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003194:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003198:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800319a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800319c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800319e:	2200      	movs	r2, #0
 80031a0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80031a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80031aa:	683a      	ldr	r2, [r7, #0]
 80031ac:	68f9      	ldr	r1, [r7, #12]
 80031ae:	69b8      	ldr	r0, [r7, #24]
 80031b0:	f000 fc18 	bl	80039e4 <pxPortInitialiseStack>
 80031b4:	4602      	mov	r2, r0
 80031b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031b8:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80031ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d002      	beq.n	80031c6 <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80031c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80031c6:	bf00      	nop
 80031c8:	3720      	adds	r7, #32
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
	...

080031d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80031d8:	f000 fd36 	bl	8003c48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80031dc:	4b2a      	ldr	r3, [pc, #168]	@ (8003288 <prvAddNewTaskToReadyList+0xb8>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	3301      	adds	r3, #1
 80031e2:	4a29      	ldr	r2, [pc, #164]	@ (8003288 <prvAddNewTaskToReadyList+0xb8>)
 80031e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80031e6:	4b29      	ldr	r3, [pc, #164]	@ (800328c <prvAddNewTaskToReadyList+0xbc>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d109      	bne.n	8003202 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80031ee:	4a27      	ldr	r2, [pc, #156]	@ (800328c <prvAddNewTaskToReadyList+0xbc>)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80031f4:	4b24      	ldr	r3, [pc, #144]	@ (8003288 <prvAddNewTaskToReadyList+0xb8>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d110      	bne.n	800321e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80031fc:	f000 fac8 	bl	8003790 <prvInitialiseTaskLists>
 8003200:	e00d      	b.n	800321e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003202:	4b23      	ldr	r3, [pc, #140]	@ (8003290 <prvAddNewTaskToReadyList+0xc0>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d109      	bne.n	800321e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800320a:	4b20      	ldr	r3, [pc, #128]	@ (800328c <prvAddNewTaskToReadyList+0xbc>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003214:	429a      	cmp	r2, r3
 8003216:	d802      	bhi.n	800321e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003218:	4a1c      	ldr	r2, [pc, #112]	@ (800328c <prvAddNewTaskToReadyList+0xbc>)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800321e:	4b1d      	ldr	r3, [pc, #116]	@ (8003294 <prvAddNewTaskToReadyList+0xc4>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	3301      	adds	r3, #1
 8003224:	4a1b      	ldr	r2, [pc, #108]	@ (8003294 <prvAddNewTaskToReadyList+0xc4>)
 8003226:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800322c:	2201      	movs	r2, #1
 800322e:	409a      	lsls	r2, r3
 8003230:	4b19      	ldr	r3, [pc, #100]	@ (8003298 <prvAddNewTaskToReadyList+0xc8>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4313      	orrs	r3, r2
 8003236:	4a18      	ldr	r2, [pc, #96]	@ (8003298 <prvAddNewTaskToReadyList+0xc8>)
 8003238:	6013      	str	r3, [r2, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800323e:	4613      	mov	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4413      	add	r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	4a15      	ldr	r2, [pc, #84]	@ (800329c <prvAddNewTaskToReadyList+0xcc>)
 8003248:	441a      	add	r2, r3
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	3304      	adds	r3, #4
 800324e:	4619      	mov	r1, r3
 8003250:	4610      	mov	r0, r2
 8003252:	f7ff fe11 	bl	8002e78 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003256:	f000 fd29 	bl	8003cac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800325a:	4b0d      	ldr	r3, [pc, #52]	@ (8003290 <prvAddNewTaskToReadyList+0xc0>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00e      	beq.n	8003280 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003262:	4b0a      	ldr	r3, [pc, #40]	@ (800328c <prvAddNewTaskToReadyList+0xbc>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800326c:	429a      	cmp	r2, r3
 800326e:	d207      	bcs.n	8003280 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003270:	4b0b      	ldr	r3, [pc, #44]	@ (80032a0 <prvAddNewTaskToReadyList+0xd0>)
 8003272:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003276:	601a      	str	r2, [r3, #0]
 8003278:	f3bf 8f4f 	dsb	sy
 800327c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003280:	bf00      	nop
 8003282:	3708      	adds	r7, #8
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	20000458 	.word	0x20000458
 800328c:	20000358 	.word	0x20000358
 8003290:	20000464 	.word	0x20000464
 8003294:	20000474 	.word	0x20000474
 8003298:	20000460 	.word	0x20000460
 800329c:	2000035c 	.word	0x2000035c
 80032a0:	e000ed04 	.word	0xe000ed04

080032a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80032ac:	2300      	movs	r3, #0
 80032ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d018      	beq.n	80032e8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80032b6:	4b14      	ldr	r3, [pc, #80]	@ (8003308 <vTaskDelay+0x64>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00b      	beq.n	80032d6 <vTaskDelay+0x32>
	__asm volatile
 80032be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032c2:	f383 8811 	msr	BASEPRI, r3
 80032c6:	f3bf 8f6f 	isb	sy
 80032ca:	f3bf 8f4f 	dsb	sy
 80032ce:	60bb      	str	r3, [r7, #8]
}
 80032d0:	bf00      	nop
 80032d2:	bf00      	nop
 80032d4:	e7fd      	b.n	80032d2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80032d6:	f000 f87d 	bl	80033d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80032da:	2100      	movs	r1, #0
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f000 fb1b 	bl	8003918 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80032e2:	f000 f885 	bl	80033f0 <xTaskResumeAll>
 80032e6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d107      	bne.n	80032fe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80032ee:	4b07      	ldr	r3, [pc, #28]	@ (800330c <vTaskDelay+0x68>)
 80032f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032f4:	601a      	str	r2, [r3, #0]
 80032f6:	f3bf 8f4f 	dsb	sy
 80032fa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80032fe:	bf00      	nop
 8003300:	3710      	adds	r7, #16
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	20000480 	.word	0x20000480
 800330c:	e000ed04 	.word	0xe000ed04

08003310 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b08a      	sub	sp, #40	@ 0x28
 8003314:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003316:	2300      	movs	r3, #0
 8003318:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800331a:	2300      	movs	r3, #0
 800331c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800331e:	463a      	mov	r2, r7
 8003320:	1d39      	adds	r1, r7, #4
 8003322:	f107 0308 	add.w	r3, r7, #8
 8003326:	4618      	mov	r0, r3
 8003328:	f7fc ff52 	bl	80001d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800332c:	6839      	ldr	r1, [r7, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	68ba      	ldr	r2, [r7, #8]
 8003332:	9202      	str	r2, [sp, #8]
 8003334:	9301      	str	r3, [sp, #4]
 8003336:	2300      	movs	r3, #0
 8003338:	9300      	str	r3, [sp, #0]
 800333a:	2300      	movs	r3, #0
 800333c:	460a      	mov	r2, r1
 800333e:	491f      	ldr	r1, [pc, #124]	@ (80033bc <vTaskStartScheduler+0xac>)
 8003340:	481f      	ldr	r0, [pc, #124]	@ (80033c0 <vTaskStartScheduler+0xb0>)
 8003342:	f7ff fe20 	bl	8002f86 <xTaskCreateStatic>
 8003346:	4603      	mov	r3, r0
 8003348:	4a1e      	ldr	r2, [pc, #120]	@ (80033c4 <vTaskStartScheduler+0xb4>)
 800334a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800334c:	4b1d      	ldr	r3, [pc, #116]	@ (80033c4 <vTaskStartScheduler+0xb4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d002      	beq.n	800335a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003354:	2301      	movs	r3, #1
 8003356:	617b      	str	r3, [r7, #20]
 8003358:	e001      	b.n	800335e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800335a:	2300      	movs	r3, #0
 800335c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	2b01      	cmp	r3, #1
 8003362:	d116      	bne.n	8003392 <vTaskStartScheduler+0x82>
	__asm volatile
 8003364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003368:	f383 8811 	msr	BASEPRI, r3
 800336c:	f3bf 8f6f 	isb	sy
 8003370:	f3bf 8f4f 	dsb	sy
 8003374:	613b      	str	r3, [r7, #16]
}
 8003376:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003378:	4b13      	ldr	r3, [pc, #76]	@ (80033c8 <vTaskStartScheduler+0xb8>)
 800337a:	f04f 32ff 	mov.w	r2, #4294967295
 800337e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003380:	4b12      	ldr	r3, [pc, #72]	@ (80033cc <vTaskStartScheduler+0xbc>)
 8003382:	2201      	movs	r2, #1
 8003384:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003386:	4b12      	ldr	r3, [pc, #72]	@ (80033d0 <vTaskStartScheduler+0xc0>)
 8003388:	2200      	movs	r2, #0
 800338a:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800338c:	f000 fbb8 	bl	8003b00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003390:	e00f      	b.n	80033b2 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003398:	d10b      	bne.n	80033b2 <vTaskStartScheduler+0xa2>
	__asm volatile
 800339a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800339e:	f383 8811 	msr	BASEPRI, r3
 80033a2:	f3bf 8f6f 	isb	sy
 80033a6:	f3bf 8f4f 	dsb	sy
 80033aa:	60fb      	str	r3, [r7, #12]
}
 80033ac:	bf00      	nop
 80033ae:	bf00      	nop
 80033b0:	e7fd      	b.n	80033ae <vTaskStartScheduler+0x9e>
}
 80033b2:	bf00      	nop
 80033b4:	3718      	adds	r7, #24
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}
 80033ba:	bf00      	nop
 80033bc:	0800423c 	.word	0x0800423c
 80033c0:	08003761 	.word	0x08003761
 80033c4:	2000047c 	.word	0x2000047c
 80033c8:	20000478 	.word	0x20000478
 80033cc:	20000464 	.word	0x20000464
 80033d0:	2000045c 	.word	0x2000045c

080033d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80033d8:	4b04      	ldr	r3, [pc, #16]	@ (80033ec <vTaskSuspendAll+0x18>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	3301      	adds	r3, #1
 80033de:	4a03      	ldr	r2, [pc, #12]	@ (80033ec <vTaskSuspendAll+0x18>)
 80033e0:	6013      	str	r3, [r2, #0]
}
 80033e2:	bf00      	nop
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr
 80033ec:	20000480 	.word	0x20000480

080033f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80033f6:	2300      	movs	r3, #0
 80033f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80033fa:	2300      	movs	r3, #0
 80033fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80033fe:	4b42      	ldr	r3, [pc, #264]	@ (8003508 <xTaskResumeAll+0x118>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d10b      	bne.n	800341e <xTaskResumeAll+0x2e>
	__asm volatile
 8003406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800340a:	f383 8811 	msr	BASEPRI, r3
 800340e:	f3bf 8f6f 	isb	sy
 8003412:	f3bf 8f4f 	dsb	sy
 8003416:	603b      	str	r3, [r7, #0]
}
 8003418:	bf00      	nop
 800341a:	bf00      	nop
 800341c:	e7fd      	b.n	800341a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800341e:	f000 fc13 	bl	8003c48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003422:	4b39      	ldr	r3, [pc, #228]	@ (8003508 <xTaskResumeAll+0x118>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	3b01      	subs	r3, #1
 8003428:	4a37      	ldr	r2, [pc, #220]	@ (8003508 <xTaskResumeAll+0x118>)
 800342a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800342c:	4b36      	ldr	r3, [pc, #216]	@ (8003508 <xTaskResumeAll+0x118>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d161      	bne.n	80034f8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003434:	4b35      	ldr	r3, [pc, #212]	@ (800350c <xTaskResumeAll+0x11c>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d05d      	beq.n	80034f8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800343c:	e02e      	b.n	800349c <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800343e:	4b34      	ldr	r3, [pc, #208]	@ (8003510 <xTaskResumeAll+0x120>)
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	3318      	adds	r3, #24
 800344a:	4618      	mov	r0, r3
 800344c:	f7ff fd71 	bl	8002f32 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	3304      	adds	r3, #4
 8003454:	4618      	mov	r0, r3
 8003456:	f7ff fd6c 	bl	8002f32 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800345e:	2201      	movs	r2, #1
 8003460:	409a      	lsls	r2, r3
 8003462:	4b2c      	ldr	r3, [pc, #176]	@ (8003514 <xTaskResumeAll+0x124>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4313      	orrs	r3, r2
 8003468:	4a2a      	ldr	r2, [pc, #168]	@ (8003514 <xTaskResumeAll+0x124>)
 800346a:	6013      	str	r3, [r2, #0]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003470:	4613      	mov	r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	4413      	add	r3, r2
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	4a27      	ldr	r2, [pc, #156]	@ (8003518 <xTaskResumeAll+0x128>)
 800347a:	441a      	add	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	3304      	adds	r3, #4
 8003480:	4619      	mov	r1, r3
 8003482:	4610      	mov	r0, r2
 8003484:	f7ff fcf8 	bl	8002e78 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800348c:	4b23      	ldr	r3, [pc, #140]	@ (800351c <xTaskResumeAll+0x12c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003492:	429a      	cmp	r2, r3
 8003494:	d302      	bcc.n	800349c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003496:	4b22      	ldr	r3, [pc, #136]	@ (8003520 <xTaskResumeAll+0x130>)
 8003498:	2201      	movs	r2, #1
 800349a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800349c:	4b1c      	ldr	r3, [pc, #112]	@ (8003510 <xTaskResumeAll+0x120>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1cc      	bne.n	800343e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80034aa:	f000 fa0f 	bl	80038cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80034ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003524 <xTaskResumeAll+0x134>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d010      	beq.n	80034dc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80034ba:	f000 f837 	bl	800352c <xTaskIncrementTick>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d002      	beq.n	80034ca <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80034c4:	4b16      	ldr	r3, [pc, #88]	@ (8003520 <xTaskResumeAll+0x130>)
 80034c6:	2201      	movs	r2, #1
 80034c8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	3b01      	subs	r3, #1
 80034ce:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d1f1      	bne.n	80034ba <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 80034d6:	4b13      	ldr	r3, [pc, #76]	@ (8003524 <xTaskResumeAll+0x134>)
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80034dc:	4b10      	ldr	r3, [pc, #64]	@ (8003520 <xTaskResumeAll+0x130>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d009      	beq.n	80034f8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80034e4:	2301      	movs	r3, #1
 80034e6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80034e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003528 <xTaskResumeAll+0x138>)
 80034ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034ee:	601a      	str	r2, [r3, #0]
 80034f0:	f3bf 8f4f 	dsb	sy
 80034f4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80034f8:	f000 fbd8 	bl	8003cac <vPortExitCritical>

	return xAlreadyYielded;
 80034fc:	68bb      	ldr	r3, [r7, #8]
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3710      	adds	r7, #16
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20000480 	.word	0x20000480
 800350c:	20000458 	.word	0x20000458
 8003510:	20000418 	.word	0x20000418
 8003514:	20000460 	.word	0x20000460
 8003518:	2000035c 	.word	0x2000035c
 800351c:	20000358 	.word	0x20000358
 8003520:	2000046c 	.word	0x2000046c
 8003524:	20000468 	.word	0x20000468
 8003528:	e000ed04 	.word	0xe000ed04

0800352c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003532:	2300      	movs	r3, #0
 8003534:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003536:	4b51      	ldr	r3, [pc, #324]	@ (800367c <xTaskIncrementTick+0x150>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2b00      	cmp	r3, #0
 800353c:	f040 808e 	bne.w	800365c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003540:	4b4f      	ldr	r3, [pc, #316]	@ (8003680 <xTaskIncrementTick+0x154>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	3301      	adds	r3, #1
 8003546:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003548:	4a4d      	ldr	r2, [pc, #308]	@ (8003680 <xTaskIncrementTick+0x154>)
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d121      	bne.n	8003598 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003554:	4b4b      	ldr	r3, [pc, #300]	@ (8003684 <xTaskIncrementTick+0x158>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00b      	beq.n	8003576 <xTaskIncrementTick+0x4a>
	__asm volatile
 800355e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003562:	f383 8811 	msr	BASEPRI, r3
 8003566:	f3bf 8f6f 	isb	sy
 800356a:	f3bf 8f4f 	dsb	sy
 800356e:	603b      	str	r3, [r7, #0]
}
 8003570:	bf00      	nop
 8003572:	bf00      	nop
 8003574:	e7fd      	b.n	8003572 <xTaskIncrementTick+0x46>
 8003576:	4b43      	ldr	r3, [pc, #268]	@ (8003684 <xTaskIncrementTick+0x158>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	60fb      	str	r3, [r7, #12]
 800357c:	4b42      	ldr	r3, [pc, #264]	@ (8003688 <xTaskIncrementTick+0x15c>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a40      	ldr	r2, [pc, #256]	@ (8003684 <xTaskIncrementTick+0x158>)
 8003582:	6013      	str	r3, [r2, #0]
 8003584:	4a40      	ldr	r2, [pc, #256]	@ (8003688 <xTaskIncrementTick+0x15c>)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6013      	str	r3, [r2, #0]
 800358a:	4b40      	ldr	r3, [pc, #256]	@ (800368c <xTaskIncrementTick+0x160>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	3301      	adds	r3, #1
 8003590:	4a3e      	ldr	r2, [pc, #248]	@ (800368c <xTaskIncrementTick+0x160>)
 8003592:	6013      	str	r3, [r2, #0]
 8003594:	f000 f99a 	bl	80038cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003598:	4b3d      	ldr	r3, [pc, #244]	@ (8003690 <xTaskIncrementTick+0x164>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	693a      	ldr	r2, [r7, #16]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d34d      	bcc.n	800363e <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035a2:	4b38      	ldr	r3, [pc, #224]	@ (8003684 <xTaskIncrementTick+0x158>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d101      	bne.n	80035b0 <xTaskIncrementTick+0x84>
 80035ac:	2301      	movs	r3, #1
 80035ae:	e000      	b.n	80035b2 <xTaskIncrementTick+0x86>
 80035b0:	2300      	movs	r3, #0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d004      	beq.n	80035c0 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035b6:	4b36      	ldr	r3, [pc, #216]	@ (8003690 <xTaskIncrementTick+0x164>)
 80035b8:	f04f 32ff 	mov.w	r2, #4294967295
 80035bc:	601a      	str	r2, [r3, #0]
					break;
 80035be:	e03e      	b.n	800363e <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80035c0:	4b30      	ldr	r3, [pc, #192]	@ (8003684 <xTaskIncrementTick+0x158>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80035d0:	693a      	ldr	r2, [r7, #16]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d203      	bcs.n	80035e0 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80035d8:	4a2d      	ldr	r2, [pc, #180]	@ (8003690 <xTaskIncrementTick+0x164>)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6013      	str	r3, [r2, #0]
						break;
 80035de:	e02e      	b.n	800363e <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	3304      	adds	r3, #4
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7ff fca4 	bl	8002f32 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d004      	beq.n	80035fc <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	3318      	adds	r3, #24
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7ff fc9b 	bl	8002f32 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003600:	2201      	movs	r2, #1
 8003602:	409a      	lsls	r2, r3
 8003604:	4b23      	ldr	r3, [pc, #140]	@ (8003694 <xTaskIncrementTick+0x168>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4313      	orrs	r3, r2
 800360a:	4a22      	ldr	r2, [pc, #136]	@ (8003694 <xTaskIncrementTick+0x168>)
 800360c:	6013      	str	r3, [r2, #0]
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003612:	4613      	mov	r3, r2
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	4413      	add	r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	4a1f      	ldr	r2, [pc, #124]	@ (8003698 <xTaskIncrementTick+0x16c>)
 800361c:	441a      	add	r2, r3
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	3304      	adds	r3, #4
 8003622:	4619      	mov	r1, r3
 8003624:	4610      	mov	r0, r2
 8003626:	f7ff fc27 	bl	8002e78 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800362e:	4b1b      	ldr	r3, [pc, #108]	@ (800369c <xTaskIncrementTick+0x170>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003634:	429a      	cmp	r2, r3
 8003636:	d3b4      	bcc.n	80035a2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003638:	2301      	movs	r3, #1
 800363a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800363c:	e7b1      	b.n	80035a2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800363e:	4b17      	ldr	r3, [pc, #92]	@ (800369c <xTaskIncrementTick+0x170>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003644:	4914      	ldr	r1, [pc, #80]	@ (8003698 <xTaskIncrementTick+0x16c>)
 8003646:	4613      	mov	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	440b      	add	r3, r1
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2b01      	cmp	r3, #1
 8003654:	d907      	bls.n	8003666 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003656:	2301      	movs	r3, #1
 8003658:	617b      	str	r3, [r7, #20]
 800365a:	e004      	b.n	8003666 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800365c:	4b10      	ldr	r3, [pc, #64]	@ (80036a0 <xTaskIncrementTick+0x174>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	3301      	adds	r3, #1
 8003662:	4a0f      	ldr	r2, [pc, #60]	@ (80036a0 <xTaskIncrementTick+0x174>)
 8003664:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003666:	4b0f      	ldr	r3, [pc, #60]	@ (80036a4 <xTaskIncrementTick+0x178>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800366e:	2301      	movs	r3, #1
 8003670:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003672:	697b      	ldr	r3, [r7, #20]
}
 8003674:	4618      	mov	r0, r3
 8003676:	3718      	adds	r7, #24
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	20000480 	.word	0x20000480
 8003680:	2000045c 	.word	0x2000045c
 8003684:	20000410 	.word	0x20000410
 8003688:	20000414 	.word	0x20000414
 800368c:	20000470 	.word	0x20000470
 8003690:	20000478 	.word	0x20000478
 8003694:	20000460 	.word	0x20000460
 8003698:	2000035c 	.word	0x2000035c
 800369c:	20000358 	.word	0x20000358
 80036a0:	20000468 	.word	0x20000468
 80036a4:	2000046c 	.word	0x2000046c

080036a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80036a8:	b480      	push	{r7}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80036ae:	4b27      	ldr	r3, [pc, #156]	@ (800374c <vTaskSwitchContext+0xa4>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d003      	beq.n	80036be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80036b6:	4b26      	ldr	r3, [pc, #152]	@ (8003750 <vTaskSwitchContext+0xa8>)
 80036b8:	2201      	movs	r2, #1
 80036ba:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80036bc:	e040      	b.n	8003740 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80036be:	4b24      	ldr	r3, [pc, #144]	@ (8003750 <vTaskSwitchContext+0xa8>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80036c4:	4b23      	ldr	r3, [pc, #140]	@ (8003754 <vTaskSwitchContext+0xac>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	fab3 f383 	clz	r3, r3
 80036d0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80036d2:	7afb      	ldrb	r3, [r7, #11]
 80036d4:	f1c3 031f 	rsb	r3, r3, #31
 80036d8:	617b      	str	r3, [r7, #20]
 80036da:	491f      	ldr	r1, [pc, #124]	@ (8003758 <vTaskSwitchContext+0xb0>)
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	4613      	mov	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	4413      	add	r3, r2
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	440b      	add	r3, r1
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10b      	bne.n	8003706 <vTaskSwitchContext+0x5e>
	__asm volatile
 80036ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036f2:	f383 8811 	msr	BASEPRI, r3
 80036f6:	f3bf 8f6f 	isb	sy
 80036fa:	f3bf 8f4f 	dsb	sy
 80036fe:	607b      	str	r3, [r7, #4]
}
 8003700:	bf00      	nop
 8003702:	bf00      	nop
 8003704:	e7fd      	b.n	8003702 <vTaskSwitchContext+0x5a>
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	4613      	mov	r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	4413      	add	r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	4a11      	ldr	r2, [pc, #68]	@ (8003758 <vTaskSwitchContext+0xb0>)
 8003712:	4413      	add	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	685a      	ldr	r2, [r3, #4]
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	605a      	str	r2, [r3, #4]
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	685a      	ldr	r2, [r3, #4]
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	3308      	adds	r3, #8
 8003728:	429a      	cmp	r2, r3
 800372a:	d104      	bne.n	8003736 <vTaskSwitchContext+0x8e>
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	685a      	ldr	r2, [r3, #4]
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	605a      	str	r2, [r3, #4]
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	4a07      	ldr	r2, [pc, #28]	@ (800375c <vTaskSwitchContext+0xb4>)
 800373e:	6013      	str	r3, [r2, #0]
}
 8003740:	bf00      	nop
 8003742:	371c      	adds	r7, #28
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr
 800374c:	20000480 	.word	0x20000480
 8003750:	2000046c 	.word	0x2000046c
 8003754:	20000460 	.word	0x20000460
 8003758:	2000035c 	.word	0x2000035c
 800375c:	20000358 	.word	0x20000358

08003760 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003768:	f000 f852 	bl	8003810 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800376c:	4b06      	ldr	r3, [pc, #24]	@ (8003788 <prvIdleTask+0x28>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2b01      	cmp	r3, #1
 8003772:	d9f9      	bls.n	8003768 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003774:	4b05      	ldr	r3, [pc, #20]	@ (800378c <prvIdleTask+0x2c>)
 8003776:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	f3bf 8f4f 	dsb	sy
 8003780:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003784:	e7f0      	b.n	8003768 <prvIdleTask+0x8>
 8003786:	bf00      	nop
 8003788:	2000035c 	.word	0x2000035c
 800378c:	e000ed04 	.word	0xe000ed04

08003790 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003796:	2300      	movs	r3, #0
 8003798:	607b      	str	r3, [r7, #4]
 800379a:	e00c      	b.n	80037b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	4613      	mov	r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	4413      	add	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4a12      	ldr	r2, [pc, #72]	@ (80037f0 <prvInitialiseTaskLists+0x60>)
 80037a8:	4413      	add	r3, r2
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7ff fb37 	bl	8002e1e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	3301      	adds	r3, #1
 80037b4:	607b      	str	r3, [r7, #4]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2b06      	cmp	r3, #6
 80037ba:	d9ef      	bls.n	800379c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80037bc:	480d      	ldr	r0, [pc, #52]	@ (80037f4 <prvInitialiseTaskLists+0x64>)
 80037be:	f7ff fb2e 	bl	8002e1e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80037c2:	480d      	ldr	r0, [pc, #52]	@ (80037f8 <prvInitialiseTaskLists+0x68>)
 80037c4:	f7ff fb2b 	bl	8002e1e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80037c8:	480c      	ldr	r0, [pc, #48]	@ (80037fc <prvInitialiseTaskLists+0x6c>)
 80037ca:	f7ff fb28 	bl	8002e1e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80037ce:	480c      	ldr	r0, [pc, #48]	@ (8003800 <prvInitialiseTaskLists+0x70>)
 80037d0:	f7ff fb25 	bl	8002e1e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80037d4:	480b      	ldr	r0, [pc, #44]	@ (8003804 <prvInitialiseTaskLists+0x74>)
 80037d6:	f7ff fb22 	bl	8002e1e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80037da:	4b0b      	ldr	r3, [pc, #44]	@ (8003808 <prvInitialiseTaskLists+0x78>)
 80037dc:	4a05      	ldr	r2, [pc, #20]	@ (80037f4 <prvInitialiseTaskLists+0x64>)
 80037de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80037e0:	4b0a      	ldr	r3, [pc, #40]	@ (800380c <prvInitialiseTaskLists+0x7c>)
 80037e2:	4a05      	ldr	r2, [pc, #20]	@ (80037f8 <prvInitialiseTaskLists+0x68>)
 80037e4:	601a      	str	r2, [r3, #0]
}
 80037e6:	bf00      	nop
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	2000035c 	.word	0x2000035c
 80037f4:	200003e8 	.word	0x200003e8
 80037f8:	200003fc 	.word	0x200003fc
 80037fc:	20000418 	.word	0x20000418
 8003800:	2000042c 	.word	0x2000042c
 8003804:	20000444 	.word	0x20000444
 8003808:	20000410 	.word	0x20000410
 800380c:	20000414 	.word	0x20000414

08003810 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b082      	sub	sp, #8
 8003814:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003816:	e019      	b.n	800384c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003818:	f000 fa16 	bl	8003c48 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800381c:	4b10      	ldr	r3, [pc, #64]	@ (8003860 <prvCheckTasksWaitingTermination+0x50>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	3304      	adds	r3, #4
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff fb82 	bl	8002f32 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800382e:	4b0d      	ldr	r3, [pc, #52]	@ (8003864 <prvCheckTasksWaitingTermination+0x54>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	3b01      	subs	r3, #1
 8003834:	4a0b      	ldr	r2, [pc, #44]	@ (8003864 <prvCheckTasksWaitingTermination+0x54>)
 8003836:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003838:	4b0b      	ldr	r3, [pc, #44]	@ (8003868 <prvCheckTasksWaitingTermination+0x58>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	3b01      	subs	r3, #1
 800383e:	4a0a      	ldr	r2, [pc, #40]	@ (8003868 <prvCheckTasksWaitingTermination+0x58>)
 8003840:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003842:	f000 fa33 	bl	8003cac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f000 f810 	bl	800386c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800384c:	4b06      	ldr	r3, [pc, #24]	@ (8003868 <prvCheckTasksWaitingTermination+0x58>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1e1      	bne.n	8003818 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003854:	bf00      	nop
 8003856:	bf00      	nop
 8003858:	3708      	adds	r7, #8
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	2000042c 	.word	0x2000042c
 8003864:	20000458 	.word	0x20000458
 8003868:	20000440 	.word	0x20000440

0800386c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800387a:	2b00      	cmp	r3, #0
 800387c:	d108      	bne.n	8003890 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003882:	4618      	mov	r0, r3
 8003884:	f000 fb88 	bl	8003f98 <vPortFree>
				vPortFree( pxTCB );
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f000 fb85 	bl	8003f98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800388e:	e019      	b.n	80038c4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003896:	2b01      	cmp	r3, #1
 8003898:	d103      	bne.n	80038a2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 fb7c 	bl	8003f98 <vPortFree>
	}
 80038a0:	e010      	b.n	80038c4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d00b      	beq.n	80038c4 <prvDeleteTCB+0x58>
	__asm volatile
 80038ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038b0:	f383 8811 	msr	BASEPRI, r3
 80038b4:	f3bf 8f6f 	isb	sy
 80038b8:	f3bf 8f4f 	dsb	sy
 80038bc:	60fb      	str	r3, [r7, #12]
}
 80038be:	bf00      	nop
 80038c0:	bf00      	nop
 80038c2:	e7fd      	b.n	80038c0 <prvDeleteTCB+0x54>
	}
 80038c4:	bf00      	nop
 80038c6:	3710      	adds	r7, #16
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}

080038cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038d2:	4b0f      	ldr	r3, [pc, #60]	@ (8003910 <prvResetNextTaskUnblockTime+0x44>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d101      	bne.n	80038e0 <prvResetNextTaskUnblockTime+0x14>
 80038dc:	2301      	movs	r3, #1
 80038de:	e000      	b.n	80038e2 <prvResetNextTaskUnblockTime+0x16>
 80038e0:	2300      	movs	r3, #0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d004      	beq.n	80038f0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80038e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003914 <prvResetNextTaskUnblockTime+0x48>)
 80038e8:	f04f 32ff 	mov.w	r2, #4294967295
 80038ec:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80038ee:	e008      	b.n	8003902 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80038f0:	4b07      	ldr	r3, [pc, #28]	@ (8003910 <prvResetNextTaskUnblockTime+0x44>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	4a05      	ldr	r2, [pc, #20]	@ (8003914 <prvResetNextTaskUnblockTime+0x48>)
 8003900:	6013      	str	r3, [r2, #0]
}
 8003902:	bf00      	nop
 8003904:	370c      	adds	r7, #12
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	20000410 	.word	0x20000410
 8003914:	20000478 	.word	0x20000478

08003918 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003922:	4b29      	ldr	r3, [pc, #164]	@ (80039c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003928:	4b28      	ldr	r3, [pc, #160]	@ (80039cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	3304      	adds	r3, #4
 800392e:	4618      	mov	r0, r3
 8003930:	f7ff faff 	bl	8002f32 <uxListRemove>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d10b      	bne.n	8003952 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800393a:	4b24      	ldr	r3, [pc, #144]	@ (80039cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003940:	2201      	movs	r2, #1
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	43da      	mvns	r2, r3
 8003948:	4b21      	ldr	r3, [pc, #132]	@ (80039d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4013      	ands	r3, r2
 800394e:	4a20      	ldr	r2, [pc, #128]	@ (80039d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003950:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003958:	d10a      	bne.n	8003970 <prvAddCurrentTaskToDelayedList+0x58>
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d007      	beq.n	8003970 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003960:	4b1a      	ldr	r3, [pc, #104]	@ (80039cc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	3304      	adds	r3, #4
 8003966:	4619      	mov	r1, r3
 8003968:	481a      	ldr	r0, [pc, #104]	@ (80039d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800396a:	f7ff fa85 	bl	8002e78 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800396e:	e026      	b.n	80039be <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4413      	add	r3, r2
 8003976:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003978:	4b14      	ldr	r3, [pc, #80]	@ (80039cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68ba      	ldr	r2, [r7, #8]
 800397e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	429a      	cmp	r2, r3
 8003986:	d209      	bcs.n	800399c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003988:	4b13      	ldr	r3, [pc, #76]	@ (80039d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	4b0f      	ldr	r3, [pc, #60]	@ (80039cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	3304      	adds	r3, #4
 8003992:	4619      	mov	r1, r3
 8003994:	4610      	mov	r0, r2
 8003996:	f7ff fa93 	bl	8002ec0 <vListInsert>
}
 800399a:	e010      	b.n	80039be <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800399c:	4b0f      	ldr	r3, [pc, #60]	@ (80039dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	4b0a      	ldr	r3, [pc, #40]	@ (80039cc <prvAddCurrentTaskToDelayedList+0xb4>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	3304      	adds	r3, #4
 80039a6:	4619      	mov	r1, r3
 80039a8:	4610      	mov	r0, r2
 80039aa:	f7ff fa89 	bl	8002ec0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80039ae:	4b0c      	ldr	r3, [pc, #48]	@ (80039e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d202      	bcs.n	80039be <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80039b8:	4a09      	ldr	r2, [pc, #36]	@ (80039e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	6013      	str	r3, [r2, #0]
}
 80039be:	bf00      	nop
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	2000045c 	.word	0x2000045c
 80039cc:	20000358 	.word	0x20000358
 80039d0:	20000460 	.word	0x20000460
 80039d4:	20000444 	.word	0x20000444
 80039d8:	20000414 	.word	0x20000414
 80039dc:	20000410 	.word	0x20000410
 80039e0:	20000478 	.word	0x20000478

080039e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	3b04      	subs	r3, #4
 80039f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80039fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	3b04      	subs	r3, #4
 8003a02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	f023 0201 	bic.w	r2, r3, #1
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	3b04      	subs	r3, #4
 8003a12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003a14:	4a0c      	ldr	r2, [pc, #48]	@ (8003a48 <pxPortInitialiseStack+0x64>)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	3b14      	subs	r3, #20
 8003a1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	3b04      	subs	r3, #4
 8003a2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f06f 0202 	mvn.w	r2, #2
 8003a32:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	3b20      	subs	r3, #32
 8003a38:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr
 8003a48:	08003a4d 	.word	0x08003a4d

08003a4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b085      	sub	sp, #20
 8003a50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003a52:	2300      	movs	r3, #0
 8003a54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003a56:	4b13      	ldr	r3, [pc, #76]	@ (8003aa4 <prvTaskExitError+0x58>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a5e:	d00b      	beq.n	8003a78 <prvTaskExitError+0x2c>
	__asm volatile
 8003a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a64:	f383 8811 	msr	BASEPRI, r3
 8003a68:	f3bf 8f6f 	isb	sy
 8003a6c:	f3bf 8f4f 	dsb	sy
 8003a70:	60fb      	str	r3, [r7, #12]
}
 8003a72:	bf00      	nop
 8003a74:	bf00      	nop
 8003a76:	e7fd      	b.n	8003a74 <prvTaskExitError+0x28>
	__asm volatile
 8003a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a7c:	f383 8811 	msr	BASEPRI, r3
 8003a80:	f3bf 8f6f 	isb	sy
 8003a84:	f3bf 8f4f 	dsb	sy
 8003a88:	60bb      	str	r3, [r7, #8]
}
 8003a8a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003a8c:	bf00      	nop
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d0fc      	beq.n	8003a8e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003a94:	bf00      	nop
 8003a96:	bf00      	nop
 8003a98:	3714      	adds	r7, #20
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	2000000c 	.word	0x2000000c
	...

08003ab0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003ab0:	4b07      	ldr	r3, [pc, #28]	@ (8003ad0 <pxCurrentTCBConst2>)
 8003ab2:	6819      	ldr	r1, [r3, #0]
 8003ab4:	6808      	ldr	r0, [r1, #0]
 8003ab6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003aba:	f380 8809 	msr	PSP, r0
 8003abe:	f3bf 8f6f 	isb	sy
 8003ac2:	f04f 0000 	mov.w	r0, #0
 8003ac6:	f380 8811 	msr	BASEPRI, r0
 8003aca:	4770      	bx	lr
 8003acc:	f3af 8000 	nop.w

08003ad0 <pxCurrentTCBConst2>:
 8003ad0:	20000358 	.word	0x20000358
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003ad4:	bf00      	nop
 8003ad6:	bf00      	nop

08003ad8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003ad8:	4808      	ldr	r0, [pc, #32]	@ (8003afc <prvPortStartFirstTask+0x24>)
 8003ada:	6800      	ldr	r0, [r0, #0]
 8003adc:	6800      	ldr	r0, [r0, #0]
 8003ade:	f380 8808 	msr	MSP, r0
 8003ae2:	f04f 0000 	mov.w	r0, #0
 8003ae6:	f380 8814 	msr	CONTROL, r0
 8003aea:	b662      	cpsie	i
 8003aec:	b661      	cpsie	f
 8003aee:	f3bf 8f4f 	dsb	sy
 8003af2:	f3bf 8f6f 	isb	sy
 8003af6:	df00      	svc	0
 8003af8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003afa:	bf00      	nop
 8003afc:	e000ed08 	.word	0xe000ed08

08003b00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003b06:	4b47      	ldr	r3, [pc, #284]	@ (8003c24 <xPortStartScheduler+0x124>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a47      	ldr	r2, [pc, #284]	@ (8003c28 <xPortStartScheduler+0x128>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d10b      	bne.n	8003b28 <xPortStartScheduler+0x28>
	__asm volatile
 8003b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b14:	f383 8811 	msr	BASEPRI, r3
 8003b18:	f3bf 8f6f 	isb	sy
 8003b1c:	f3bf 8f4f 	dsb	sy
 8003b20:	613b      	str	r3, [r7, #16]
}
 8003b22:	bf00      	nop
 8003b24:	bf00      	nop
 8003b26:	e7fd      	b.n	8003b24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003b28:	4b3e      	ldr	r3, [pc, #248]	@ (8003c24 <xPortStartScheduler+0x124>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a3f      	ldr	r2, [pc, #252]	@ (8003c2c <xPortStartScheduler+0x12c>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d10b      	bne.n	8003b4a <xPortStartScheduler+0x4a>
	__asm volatile
 8003b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b36:	f383 8811 	msr	BASEPRI, r3
 8003b3a:	f3bf 8f6f 	isb	sy
 8003b3e:	f3bf 8f4f 	dsb	sy
 8003b42:	60fb      	str	r3, [r7, #12]
}
 8003b44:	bf00      	nop
 8003b46:	bf00      	nop
 8003b48:	e7fd      	b.n	8003b46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003b4a:	4b39      	ldr	r3, [pc, #228]	@ (8003c30 <xPortStartScheduler+0x130>)
 8003b4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	22ff      	movs	r2, #255	@ 0xff
 8003b5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003b64:	78fb      	ldrb	r3, [r7, #3]
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	4b31      	ldr	r3, [pc, #196]	@ (8003c34 <xPortStartScheduler+0x134>)
 8003b70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003b72:	4b31      	ldr	r3, [pc, #196]	@ (8003c38 <xPortStartScheduler+0x138>)
 8003b74:	2207      	movs	r2, #7
 8003b76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003b78:	e009      	b.n	8003b8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8003b7a:	4b2f      	ldr	r3, [pc, #188]	@ (8003c38 <xPortStartScheduler+0x138>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	4a2d      	ldr	r2, [pc, #180]	@ (8003c38 <xPortStartScheduler+0x138>)
 8003b82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003b84:	78fb      	ldrb	r3, [r7, #3]
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	005b      	lsls	r3, r3, #1
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003b8e:	78fb      	ldrb	r3, [r7, #3]
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b96:	2b80      	cmp	r3, #128	@ 0x80
 8003b98:	d0ef      	beq.n	8003b7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003b9a:	4b27      	ldr	r3, [pc, #156]	@ (8003c38 <xPortStartScheduler+0x138>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f1c3 0307 	rsb	r3, r3, #7
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	d00b      	beq.n	8003bbe <xPortStartScheduler+0xbe>
	__asm volatile
 8003ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003baa:	f383 8811 	msr	BASEPRI, r3
 8003bae:	f3bf 8f6f 	isb	sy
 8003bb2:	f3bf 8f4f 	dsb	sy
 8003bb6:	60bb      	str	r3, [r7, #8]
}
 8003bb8:	bf00      	nop
 8003bba:	bf00      	nop
 8003bbc:	e7fd      	b.n	8003bba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8003c38 <xPortStartScheduler+0x138>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	021b      	lsls	r3, r3, #8
 8003bc4:	4a1c      	ldr	r2, [pc, #112]	@ (8003c38 <xPortStartScheduler+0x138>)
 8003bc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003c38 <xPortStartScheduler+0x138>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003bd0:	4a19      	ldr	r2, [pc, #100]	@ (8003c38 <xPortStartScheduler+0x138>)
 8003bd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	b2da      	uxtb	r2, r3
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003bdc:	4b17      	ldr	r3, [pc, #92]	@ (8003c3c <xPortStartScheduler+0x13c>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a16      	ldr	r2, [pc, #88]	@ (8003c3c <xPortStartScheduler+0x13c>)
 8003be2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003be6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003be8:	4b14      	ldr	r3, [pc, #80]	@ (8003c3c <xPortStartScheduler+0x13c>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a13      	ldr	r2, [pc, #76]	@ (8003c3c <xPortStartScheduler+0x13c>)
 8003bee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003bf2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003bf4:	f000 f8da 	bl	8003dac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003bf8:	4b11      	ldr	r3, [pc, #68]	@ (8003c40 <xPortStartScheduler+0x140>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003bfe:	f000 f8f9 	bl	8003df4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003c02:	4b10      	ldr	r3, [pc, #64]	@ (8003c44 <xPortStartScheduler+0x144>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a0f      	ldr	r2, [pc, #60]	@ (8003c44 <xPortStartScheduler+0x144>)
 8003c08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003c0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003c0e:	f7ff ff63 	bl	8003ad8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003c12:	f7ff fd49 	bl	80036a8 <vTaskSwitchContext>
	prvTaskExitError();
 8003c16:	f7ff ff19 	bl	8003a4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3718      	adds	r7, #24
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	e000ed00 	.word	0xe000ed00
 8003c28:	410fc271 	.word	0x410fc271
 8003c2c:	410fc270 	.word	0x410fc270
 8003c30:	e000e400 	.word	0xe000e400
 8003c34:	20000484 	.word	0x20000484
 8003c38:	20000488 	.word	0x20000488
 8003c3c:	e000ed20 	.word	0xe000ed20
 8003c40:	2000000c 	.word	0x2000000c
 8003c44:	e000ef34 	.word	0xe000ef34

08003c48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
	__asm volatile
 8003c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c52:	f383 8811 	msr	BASEPRI, r3
 8003c56:	f3bf 8f6f 	isb	sy
 8003c5a:	f3bf 8f4f 	dsb	sy
 8003c5e:	607b      	str	r3, [r7, #4]
}
 8003c60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003c62:	4b10      	ldr	r3, [pc, #64]	@ (8003ca4 <vPortEnterCritical+0x5c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	3301      	adds	r3, #1
 8003c68:	4a0e      	ldr	r2, [pc, #56]	@ (8003ca4 <vPortEnterCritical+0x5c>)
 8003c6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8003ca4 <vPortEnterCritical+0x5c>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d110      	bne.n	8003c96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003c74:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca8 <vPortEnterCritical+0x60>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00b      	beq.n	8003c96 <vPortEnterCritical+0x4e>
	__asm volatile
 8003c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c82:	f383 8811 	msr	BASEPRI, r3
 8003c86:	f3bf 8f6f 	isb	sy
 8003c8a:	f3bf 8f4f 	dsb	sy
 8003c8e:	603b      	str	r3, [r7, #0]
}
 8003c90:	bf00      	nop
 8003c92:	bf00      	nop
 8003c94:	e7fd      	b.n	8003c92 <vPortEnterCritical+0x4a>
	}
}
 8003c96:	bf00      	nop
 8003c98:	370c      	adds	r7, #12
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	2000000c 	.word	0x2000000c
 8003ca8:	e000ed04 	.word	0xe000ed04

08003cac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003cb2:	4b12      	ldr	r3, [pc, #72]	@ (8003cfc <vPortExitCritical+0x50>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d10b      	bne.n	8003cd2 <vPortExitCritical+0x26>
	__asm volatile
 8003cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cbe:	f383 8811 	msr	BASEPRI, r3
 8003cc2:	f3bf 8f6f 	isb	sy
 8003cc6:	f3bf 8f4f 	dsb	sy
 8003cca:	607b      	str	r3, [r7, #4]
}
 8003ccc:	bf00      	nop
 8003cce:	bf00      	nop
 8003cd0:	e7fd      	b.n	8003cce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8003cfc <vPortExitCritical+0x50>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	4a08      	ldr	r2, [pc, #32]	@ (8003cfc <vPortExitCritical+0x50>)
 8003cda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003cdc:	4b07      	ldr	r3, [pc, #28]	@ (8003cfc <vPortExitCritical+0x50>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d105      	bne.n	8003cf0 <vPortExitCritical+0x44>
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003cee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	2000000c 	.word	0x2000000c

08003d00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003d00:	f3ef 8009 	mrs	r0, PSP
 8003d04:	f3bf 8f6f 	isb	sy
 8003d08:	4b15      	ldr	r3, [pc, #84]	@ (8003d60 <pxCurrentTCBConst>)
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	f01e 0f10 	tst.w	lr, #16
 8003d10:	bf08      	it	eq
 8003d12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003d16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d1a:	6010      	str	r0, [r2, #0]
 8003d1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003d20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003d24:	f380 8811 	msr	BASEPRI, r0
 8003d28:	f3bf 8f4f 	dsb	sy
 8003d2c:	f3bf 8f6f 	isb	sy
 8003d30:	f7ff fcba 	bl	80036a8 <vTaskSwitchContext>
 8003d34:	f04f 0000 	mov.w	r0, #0
 8003d38:	f380 8811 	msr	BASEPRI, r0
 8003d3c:	bc09      	pop	{r0, r3}
 8003d3e:	6819      	ldr	r1, [r3, #0]
 8003d40:	6808      	ldr	r0, [r1, #0]
 8003d42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d46:	f01e 0f10 	tst.w	lr, #16
 8003d4a:	bf08      	it	eq
 8003d4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003d50:	f380 8809 	msr	PSP, r0
 8003d54:	f3bf 8f6f 	isb	sy
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	f3af 8000 	nop.w

08003d60 <pxCurrentTCBConst>:
 8003d60:	20000358 	.word	0x20000358
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003d64:	bf00      	nop
 8003d66:	bf00      	nop

08003d68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
	__asm volatile
 8003d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d72:	f383 8811 	msr	BASEPRI, r3
 8003d76:	f3bf 8f6f 	isb	sy
 8003d7a:	f3bf 8f4f 	dsb	sy
 8003d7e:	607b      	str	r3, [r7, #4]
}
 8003d80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003d82:	f7ff fbd3 	bl	800352c <xTaskIncrementTick>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d003      	beq.n	8003d94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003d8c:	4b06      	ldr	r3, [pc, #24]	@ (8003da8 <SysTick_Handler+0x40>)
 8003d8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d92:	601a      	str	r2, [r3, #0]
 8003d94:	2300      	movs	r3, #0
 8003d96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	f383 8811 	msr	BASEPRI, r3
}
 8003d9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003da0:	bf00      	nop
 8003da2:	3708      	adds	r7, #8
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	e000ed04 	.word	0xe000ed04

08003dac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003db0:	4b0b      	ldr	r3, [pc, #44]	@ (8003de0 <vPortSetupTimerInterrupt+0x34>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003db6:	4b0b      	ldr	r3, [pc, #44]	@ (8003de4 <vPortSetupTimerInterrupt+0x38>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8003de8 <vPortSetupTimerInterrupt+0x3c>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a0a      	ldr	r2, [pc, #40]	@ (8003dec <vPortSetupTimerInterrupt+0x40>)
 8003dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc6:	099b      	lsrs	r3, r3, #6
 8003dc8:	4a09      	ldr	r2, [pc, #36]	@ (8003df0 <vPortSetupTimerInterrupt+0x44>)
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003dce:	4b04      	ldr	r3, [pc, #16]	@ (8003de0 <vPortSetupTimerInterrupt+0x34>)
 8003dd0:	2207      	movs	r2, #7
 8003dd2:	601a      	str	r2, [r3, #0]
}
 8003dd4:	bf00      	nop
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	e000e010 	.word	0xe000e010
 8003de4:	e000e018 	.word	0xe000e018
 8003de8:	20000000 	.word	0x20000000
 8003dec:	10624dd3 	.word	0x10624dd3
 8003df0:	e000e014 	.word	0xe000e014

08003df4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003df4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003e04 <vPortEnableVFP+0x10>
 8003df8:	6801      	ldr	r1, [r0, #0]
 8003dfa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003dfe:	6001      	str	r1, [r0, #0]
 8003e00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003e02:	bf00      	nop
 8003e04:	e000ed88 	.word	0xe000ed88

08003e08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b08a      	sub	sp, #40	@ 0x28
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003e10:	2300      	movs	r3, #0
 8003e12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003e14:	f7ff fade 	bl	80033d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003e18:	4b5a      	ldr	r3, [pc, #360]	@ (8003f84 <pvPortMalloc+0x17c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d101      	bne.n	8003e24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003e20:	f000 f916 	bl	8004050 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003e24:	4b58      	ldr	r3, [pc, #352]	@ (8003f88 <pvPortMalloc+0x180>)
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f040 8090 	bne.w	8003f52 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d01e      	beq.n	8003e76 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003e38:	2208      	movs	r2, #8
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f003 0307 	and.w	r3, r3, #7
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d015      	beq.n	8003e76 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f023 0307 	bic.w	r3, r3, #7
 8003e50:	3308      	adds	r3, #8
 8003e52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f003 0307 	and.w	r3, r3, #7
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00b      	beq.n	8003e76 <pvPortMalloc+0x6e>
	__asm volatile
 8003e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e62:	f383 8811 	msr	BASEPRI, r3
 8003e66:	f3bf 8f6f 	isb	sy
 8003e6a:	f3bf 8f4f 	dsb	sy
 8003e6e:	617b      	str	r3, [r7, #20]
}
 8003e70:	bf00      	nop
 8003e72:	bf00      	nop
 8003e74:	e7fd      	b.n	8003e72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d06a      	beq.n	8003f52 <pvPortMalloc+0x14a>
 8003e7c:	4b43      	ldr	r3, [pc, #268]	@ (8003f8c <pvPortMalloc+0x184>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d865      	bhi.n	8003f52 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003e86:	4b42      	ldr	r3, [pc, #264]	@ (8003f90 <pvPortMalloc+0x188>)
 8003e88:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003e8a:	4b41      	ldr	r3, [pc, #260]	@ (8003f90 <pvPortMalloc+0x188>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e90:	e004      	b.n	8003e9c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e94:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d903      	bls.n	8003eae <pvPortMalloc+0xa6>
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1f1      	bne.n	8003e92 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003eae:	4b35      	ldr	r3, [pc, #212]	@ (8003f84 <pvPortMalloc+0x17c>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d04c      	beq.n	8003f52 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2208      	movs	r2, #8
 8003ebe:	4413      	add	r3, r2
 8003ec0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	6a3b      	ldr	r3, [r7, #32]
 8003ec8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ecc:	685a      	ldr	r2, [r3, #4]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	1ad2      	subs	r2, r2, r3
 8003ed2:	2308      	movs	r3, #8
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d920      	bls.n	8003f1c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4413      	add	r3, r2
 8003ee0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	f003 0307 	and.w	r3, r3, #7
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00b      	beq.n	8003f04 <pvPortMalloc+0xfc>
	__asm volatile
 8003eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef0:	f383 8811 	msr	BASEPRI, r3
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	613b      	str	r3, [r7, #16]
}
 8003efe:	bf00      	nop
 8003f00:	bf00      	nop
 8003f02:	e7fd      	b.n	8003f00 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f06:	685a      	ldr	r2, [r3, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	1ad2      	subs	r2, r2, r3
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003f16:	69b8      	ldr	r0, [r7, #24]
 8003f18:	f000 f8fc 	bl	8004114 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f8c <pvPortMalloc+0x184>)
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	4a19      	ldr	r2, [pc, #100]	@ (8003f8c <pvPortMalloc+0x184>)
 8003f28:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003f2a:	4b18      	ldr	r3, [pc, #96]	@ (8003f8c <pvPortMalloc+0x184>)
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	4b19      	ldr	r3, [pc, #100]	@ (8003f94 <pvPortMalloc+0x18c>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d203      	bcs.n	8003f3e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003f36:	4b15      	ldr	r3, [pc, #84]	@ (8003f8c <pvPortMalloc+0x184>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a16      	ldr	r2, [pc, #88]	@ (8003f94 <pvPortMalloc+0x18c>)
 8003f3c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f40:	685a      	ldr	r2, [r3, #4]
 8003f42:	4b11      	ldr	r3, [pc, #68]	@ (8003f88 <pvPortMalloc+0x180>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	431a      	orrs	r2, r3
 8003f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4e:	2200      	movs	r2, #0
 8003f50:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003f52:	f7ff fa4d 	bl	80033f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	f003 0307 	and.w	r3, r3, #7
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d00b      	beq.n	8003f78 <pvPortMalloc+0x170>
	__asm volatile
 8003f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f64:	f383 8811 	msr	BASEPRI, r3
 8003f68:	f3bf 8f6f 	isb	sy
 8003f6c:	f3bf 8f4f 	dsb	sy
 8003f70:	60fb      	str	r3, [r7, #12]
}
 8003f72:	bf00      	nop
 8003f74:	bf00      	nop
 8003f76:	e7fd      	b.n	8003f74 <pvPortMalloc+0x16c>
	return pvReturn;
 8003f78:	69fb      	ldr	r3, [r7, #28]
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3728      	adds	r7, #40	@ 0x28
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	20001094 	.word	0x20001094
 8003f88:	200010a0 	.word	0x200010a0
 8003f8c:	20001098 	.word	0x20001098
 8003f90:	2000108c 	.word	0x2000108c
 8003f94:	2000109c 	.word	0x2000109c

08003f98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d04a      	beq.n	8004040 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003faa:	2308      	movs	r3, #8
 8003fac:	425b      	negs	r3, r3
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	685a      	ldr	r2, [r3, #4]
 8003fbc:	4b22      	ldr	r3, [pc, #136]	@ (8004048 <vPortFree+0xb0>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10b      	bne.n	8003fde <vPortFree+0x46>
	__asm volatile
 8003fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fca:	f383 8811 	msr	BASEPRI, r3
 8003fce:	f3bf 8f6f 	isb	sy
 8003fd2:	f3bf 8f4f 	dsb	sy
 8003fd6:	60fb      	str	r3, [r7, #12]
}
 8003fd8:	bf00      	nop
 8003fda:	bf00      	nop
 8003fdc:	e7fd      	b.n	8003fda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00b      	beq.n	8003ffe <vPortFree+0x66>
	__asm volatile
 8003fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fea:	f383 8811 	msr	BASEPRI, r3
 8003fee:	f3bf 8f6f 	isb	sy
 8003ff2:	f3bf 8f4f 	dsb	sy
 8003ff6:	60bb      	str	r3, [r7, #8]
}
 8003ff8:	bf00      	nop
 8003ffa:	bf00      	nop
 8003ffc:	e7fd      	b.n	8003ffa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	4b11      	ldr	r3, [pc, #68]	@ (8004048 <vPortFree+0xb0>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4013      	ands	r3, r2
 8004008:	2b00      	cmp	r3, #0
 800400a:	d019      	beq.n	8004040 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d115      	bne.n	8004040 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	685a      	ldr	r2, [r3, #4]
 8004018:	4b0b      	ldr	r3, [pc, #44]	@ (8004048 <vPortFree+0xb0>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	43db      	mvns	r3, r3
 800401e:	401a      	ands	r2, r3
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004024:	f7ff f9d6 	bl	80033d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	685a      	ldr	r2, [r3, #4]
 800402c:	4b07      	ldr	r3, [pc, #28]	@ (800404c <vPortFree+0xb4>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4413      	add	r3, r2
 8004032:	4a06      	ldr	r2, [pc, #24]	@ (800404c <vPortFree+0xb4>)
 8004034:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004036:	6938      	ldr	r0, [r7, #16]
 8004038:	f000 f86c 	bl	8004114 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800403c:	f7ff f9d8 	bl	80033f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004040:	bf00      	nop
 8004042:	3718      	adds	r7, #24
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	200010a0 	.word	0x200010a0
 800404c:	20001098 	.word	0x20001098

08004050 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004050:	b480      	push	{r7}
 8004052:	b085      	sub	sp, #20
 8004054:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004056:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800405a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800405c:	4b27      	ldr	r3, [pc, #156]	@ (80040fc <prvHeapInit+0xac>)
 800405e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f003 0307 	and.w	r3, r3, #7
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00c      	beq.n	8004084 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	3307      	adds	r3, #7
 800406e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f023 0307 	bic.w	r3, r3, #7
 8004076:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004078:	68ba      	ldr	r2, [r7, #8]
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	4a1f      	ldr	r2, [pc, #124]	@ (80040fc <prvHeapInit+0xac>)
 8004080:	4413      	add	r3, r2
 8004082:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004088:	4a1d      	ldr	r2, [pc, #116]	@ (8004100 <prvHeapInit+0xb0>)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800408e:	4b1c      	ldr	r3, [pc, #112]	@ (8004100 <prvHeapInit+0xb0>)
 8004090:	2200      	movs	r2, #0
 8004092:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	68ba      	ldr	r2, [r7, #8]
 8004098:	4413      	add	r3, r2
 800409a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800409c:	2208      	movs	r2, #8
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	1a9b      	subs	r3, r3, r2
 80040a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f023 0307 	bic.w	r3, r3, #7
 80040aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	4a15      	ldr	r2, [pc, #84]	@ (8004104 <prvHeapInit+0xb4>)
 80040b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80040b2:	4b14      	ldr	r3, [pc, #80]	@ (8004104 <prvHeapInit+0xb4>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2200      	movs	r2, #0
 80040b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80040ba:	4b12      	ldr	r3, [pc, #72]	@ (8004104 <prvHeapInit+0xb4>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2200      	movs	r2, #0
 80040c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	68fa      	ldr	r2, [r7, #12]
 80040ca:	1ad2      	subs	r2, r2, r3
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80040d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004104 <prvHeapInit+0xb4>)
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	4a0a      	ldr	r2, [pc, #40]	@ (8004108 <prvHeapInit+0xb8>)
 80040de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	4a09      	ldr	r2, [pc, #36]	@ (800410c <prvHeapInit+0xbc>)
 80040e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80040e8:	4b09      	ldr	r3, [pc, #36]	@ (8004110 <prvHeapInit+0xc0>)
 80040ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80040ee:	601a      	str	r2, [r3, #0]
}
 80040f0:	bf00      	nop
 80040f2:	3714      	adds	r7, #20
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr
 80040fc:	2000048c 	.word	0x2000048c
 8004100:	2000108c 	.word	0x2000108c
 8004104:	20001094 	.word	0x20001094
 8004108:	2000109c 	.word	0x2000109c
 800410c:	20001098 	.word	0x20001098
 8004110:	200010a0 	.word	0x200010a0

08004114 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004114:	b480      	push	{r7}
 8004116:	b085      	sub	sp, #20
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800411c:	4b28      	ldr	r3, [pc, #160]	@ (80041c0 <prvInsertBlockIntoFreeList+0xac>)
 800411e:	60fb      	str	r3, [r7, #12]
 8004120:	e002      	b.n	8004128 <prvInsertBlockIntoFreeList+0x14>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	60fb      	str	r3, [r7, #12]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	429a      	cmp	r2, r3
 8004130:	d8f7      	bhi.n	8004122 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	68ba      	ldr	r2, [r7, #8]
 800413c:	4413      	add	r3, r2
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	429a      	cmp	r2, r3
 8004142:	d108      	bne.n	8004156 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	685a      	ldr	r2, [r3, #4]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	441a      	add	r2, r3
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	68ba      	ldr	r2, [r7, #8]
 8004160:	441a      	add	r2, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	429a      	cmp	r2, r3
 8004168:	d118      	bne.n	800419c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	4b15      	ldr	r3, [pc, #84]	@ (80041c4 <prvInsertBlockIntoFreeList+0xb0>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	429a      	cmp	r2, r3
 8004174:	d00d      	beq.n	8004192 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685a      	ldr	r2, [r3, #4]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	441a      	add	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	601a      	str	r2, [r3, #0]
 8004190:	e008      	b.n	80041a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004192:	4b0c      	ldr	r3, [pc, #48]	@ (80041c4 <prvInsertBlockIntoFreeList+0xb0>)
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	601a      	str	r2, [r3, #0]
 800419a:	e003      	b.n	80041a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d002      	beq.n	80041b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80041b2:	bf00      	nop
 80041b4:	3714      	adds	r7, #20
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	2000108c 	.word	0x2000108c
 80041c4:	20001094 	.word	0x20001094

080041c8 <memset>:
 80041c8:	4402      	add	r2, r0
 80041ca:	4603      	mov	r3, r0
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d100      	bne.n	80041d2 <memset+0xa>
 80041d0:	4770      	bx	lr
 80041d2:	f803 1b01 	strb.w	r1, [r3], #1
 80041d6:	e7f9      	b.n	80041cc <memset+0x4>

080041d8 <__libc_init_array>:
 80041d8:	b570      	push	{r4, r5, r6, lr}
 80041da:	4d0d      	ldr	r5, [pc, #52]	@ (8004210 <__libc_init_array+0x38>)
 80041dc:	4c0d      	ldr	r4, [pc, #52]	@ (8004214 <__libc_init_array+0x3c>)
 80041de:	1b64      	subs	r4, r4, r5
 80041e0:	10a4      	asrs	r4, r4, #2
 80041e2:	2600      	movs	r6, #0
 80041e4:	42a6      	cmp	r6, r4
 80041e6:	d109      	bne.n	80041fc <__libc_init_array+0x24>
 80041e8:	4d0b      	ldr	r5, [pc, #44]	@ (8004218 <__libc_init_array+0x40>)
 80041ea:	4c0c      	ldr	r4, [pc, #48]	@ (800421c <__libc_init_array+0x44>)
 80041ec:	f000 f818 	bl	8004220 <_init>
 80041f0:	1b64      	subs	r4, r4, r5
 80041f2:	10a4      	asrs	r4, r4, #2
 80041f4:	2600      	movs	r6, #0
 80041f6:	42a6      	cmp	r6, r4
 80041f8:	d105      	bne.n	8004206 <__libc_init_array+0x2e>
 80041fa:	bd70      	pop	{r4, r5, r6, pc}
 80041fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004200:	4798      	blx	r3
 8004202:	3601      	adds	r6, #1
 8004204:	e7ee      	b.n	80041e4 <__libc_init_array+0xc>
 8004206:	f855 3b04 	ldr.w	r3, [r5], #4
 800420a:	4798      	blx	r3
 800420c:	3601      	adds	r6, #1
 800420e:	e7f2      	b.n	80041f6 <__libc_init_array+0x1e>
 8004210:	0800427c 	.word	0x0800427c
 8004214:	0800427c 	.word	0x0800427c
 8004218:	0800427c 	.word	0x0800427c
 800421c:	08004280 	.word	0x08004280

08004220 <_init>:
 8004220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004222:	bf00      	nop
 8004224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004226:	bc08      	pop	{r3}
 8004228:	469e      	mov	lr, r3
 800422a:	4770      	bx	lr

0800422c <_fini>:
 800422c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800422e:	bf00      	nop
 8004230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004232:	bc08      	pop	{r3}
 8004234:	469e      	mov	lr, r3
 8004236:	4770      	bx	lr
