// Seed: 1381589079
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  =  1  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  =  1  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  =  id_3  ,  id_34  ,  id_35  =  id_7  [  1  :  1 'b0 ]  ,  id_36  ,  id_37  ,  id_38  =  1  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  =  id_18  ;
  wire  id_45;
  uwire id_46 = id_4;
  assign id_31 = {1, !id_34, 1, 1'b0, id_39++, id_46, 1'b0};
  wire id_47;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  final #1 id_22 <= id_27;
  assign id_25 = id_13 <-> 1;
  assign id_22 = 1;
  logic [7:0] id_29;
  wire id_30;
  wire id_31;
  integer id_32;
  id_33(
      id_29[1], (1), 1, 1
  );
  assign id_11 = !1;
  wire id_34;
  wire id_35;
  module_0(
      id_34, id_28, id_20, id_33, id_19, id_11, id_29
  );
endmodule
