Date: Sat, 02 Nov 2002 22:26:13 -0500
From: Akira Tsukamoto <>
Subject: Re: [PATCH] Athlon cache-line fix
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2002/11/2/342

On Sat, 2 Nov 2002 23:09:45 +0000
Andrew Kanaber <akanaber@chiark.greenend.org.uk> mentioned:
> Akira Tsukamoto wrote:
> > For Athlon CPU, CONFIG_X86_MK7,
> > the X86_L1_CACHE_SHIFT is set to 6, 128 Bytes
> 
> Eh? L1_CACHE_BYTES is defined as (1 << L1_CACHE_SHIFT) in
> include/asm-i386/cache.h, which makes for a cache line size of 64 bytes
> which is right. Perhaps you were assuming the cache line size was
> 2 << L1_CACHE_SHIFT ?
Yes, it is 32bytes. :)
I think I was not sleeping right.
> Interesting that it increases
> performance (on at least one benchmark) though.
I also tried many times and it increases performace.
-- 
Akira Tsukamoto <akira-t@suna-asobi.com, at541@columbia.edu>
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/