#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 16 09:46:12 2022
# Process ID: 9777
# Current directory: /home/raesangur/github/atelier-4/s4InfoAtelier4
# Command line: vivado
# Log file: /home/raesangur/github/atelier-4/s4InfoAtelier4/vivado.log
# Journal file: /home/raesangur/github/atelier-4/s4InfoAtelier4/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Julien/Documents/vivado/s4InfoAtelier4/.Xil/Vivado-10540-DESKTOP-7O8NHLB/PrjAr/_X_' since last save.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_axi_vdma_0_0\atelier4_axi_vdma_0_0.xci' referenced by design 'atelier4' could not be found.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_clk_wiz_0_0\atelier4_clk_wiz_0_0.xci' referenced by design 'atelier4' could not be found.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_mycolorRegister_0_0\atelier4_mycolorRegister_0_0.xci' referenced by design 'atelier4' could not be found.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_pixelDataToVideoStre_0_3\atelier4_pixelDataToVideoStre_0_3.xci' referenced by design 'atelier4' could not be found.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_proc_sys_reset_0_0\atelier4_proc_sys_reset_0_0.xci' referenced by design 'atelier4' could not be found.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_processing_system7_0_0\atelier4_processing_system7_0_0.xci' referenced by design 'atelier4' could not be found.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_rgb2dvi_0_0\atelier4_rgb2dvi_0_0.xci' referenced by design 'atelier4' could not be found.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_smartconnect_0_0\atelier4_smartconnect_0_0.xci' referenced by design 'atelier4' could not be found.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_smartconnect_0_1\atelier4_smartconnect_0_1.xci' referenced by design 'atelier4' could not be found.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_testPatternGen2_0_0\atelier4_testPatternGen2_0_0.xci' referenced by design 'atelier4' could not be found.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_v_axi4s_vid_out_0_0\atelier4_v_axi4s_vid_out_0_0.xci' referenced by design 'atelier4' could not be found.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_v_proc_ss_0_0\atelier4_v_proc_ss_0_0.xci' referenced by design 'atelier4' could not be found.
WARNING: [BD 41-2576] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip\atelier4_v_tc_0_0\atelier4_v_tc_0_0.xci' referenced by design 'atelier4' could not be found.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-10:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
WARNING: [Project 1-533] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xci' could not be found in the subdesign '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd', but fileset 'atelier4_smartconnect_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xci' could not be found in the subdesign '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd', but fileset 'atelier4_axi_vdma_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xci' could not be found in the subdesign '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd', but fileset 'atelier4_testPatternGen2_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xci' could not be found in the subdesign '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd', but fileset 'atelier4_smartconnect_0_1' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xci' could not be found in the subdesign '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd', but fileset 'atelier4_processing_system7_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/ip_0/bd_0837_smartconnect_0_0.xci' could not be found in the subdesign '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd', but fileset 'bd_0837_smartconnect_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-434] Could not find an IP with XCI file by name: atelier4_axi_vdma_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: atelier4_clk_wiz_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: atelier4_mycolorRegister_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: atelier4_pixelDataToVideoStre_0_3 
INFO: [BD 41-434] Could not find an IP with XCI file by name: atelier4_proc_sys_reset_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: atelier4_processing_system7_0_0 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [BD 41-434] Could not find an IP with XCI file by name: atelier4_rgb2dvi_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: atelier4_smartconnect_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: atelier4_smartconnect_0_1 
INFO: [BD 41-1728] Could not find a module with name: atelier4_testPatternGen2_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: atelier4_v_axi4s_vid_out_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: atelier4_v_proc_ss_0_0 
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axi_mm/gpio_io_o> is being overridden by the user with net <net_reset_sel_axi_mm_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axi_mm/gpio_io_i> is being overridden by the user with net <net_reset_sel_axi_mm_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_o> is being overridden by the user with net <net_reset_sel_axis_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_i> is being overridden by the user with net <net_reset_sel_axis_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </deint_ss/m_axis_tuser> is being overridden by the user with net <net_deint_ss_m_axis_tuser>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </deint_cc/s_axis_tuser> is being overridden by the user with net <net_deint_concat_dout>. This pin will not be connected as a part of interface connection <S_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </deint_cc/m_axis_tuser> is being overridden by the user with net <net_deint_cc_m_axis_tuser>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [BD 41-1306] The connection to interface pin </dint/s_axis_video_TUSER> is being overridden by the user with net <net_deint_tuser_tap_Dout>. This pin will not be connected as a part of interface connection <s_axis_video>.
1
true
true
Slave segment '/axi_vdma/S_AXI_LITE/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 64K ]>.
Slave segment '/csc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0001_0000 [ 64K ]>.
Slave segment '/dint/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0002_0000 [ 64K ]>.
Slave segment '/hcr/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0003_0000 [ 64K ]>.
Slave segment '/hsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0004_0000 [ 64K ]>.
Slave segment '/ltr/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0005_0000 [ 64K ]>.
Slave segment '/reset_sel_axi_mm/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0006_0000 [ 64K ]>.
Slave segment '/reset_sel_axis/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0007_0000 [ 64K ]>.
Slave segment '/vcr_i/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0008_0000 [ 64K ]>.
Slave segment '/vcr_o/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0009_0000 [ 64K ]>.
Slave segment '/video_router/xbar/S_AXI_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x000A_0000 [ 64K ]>.
Slave segment '/vsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x000B_0000 [ 64K ]>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_i> is being overridden by the user with net <net_reset_sel_axis_gpio_io_i>. This pin will not be connected as a part of interface connection <GPIO>.
WARNING: [BD 41-1306] The connection to interface pin </reset_sel_axis/gpio_io_o> is being overridden by the user with net <net_reset_sel_axis_gpio_io_i>. This pin will not be connected as a part of interface connection <GPIO>.
0
true
true
Slave segment '/hsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 64K ]>.
Slave segment '/reset_sel_axis/S_AXI/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0001_0000 [ 64K ]>.
Slave segment '/vsc/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0002_0000 [ 64K ]>.
INFO: [BD 41-434] Could not find an IP with XCI file by name: atelier4_v_tc_0_0 
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [xilinx.com:ip:smartconnect:1.0-1] bd_0837_smartconnect_0_0: IP bd_0837_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /bd_0837_smartconnect_0_0]
WARNING: [xilinx.com:ip:smartconnect:1.0-1] atelier4_smartconnect_0_0: IP atelier4_smartconnect_0_0 is configured in Low area mode as all propagated traffic is low-bandwidth (AXI4LITE). One of the SIs has property HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /atelier4_smartconnect_0_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : </home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd> 
VHDL Output written to : /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.vhd
VHDL Output written to : /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/sim/atelier4.vhd
VHDL Output written to : /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hdl/atelier4_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0_1/atelier4_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mycolorRegister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pixelDataToVideoStre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_ar_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AR_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_nodes/s00_aw_node/s_sc_payld'(151) to pin: '/s00_nodes/S_SC_AW_payld'(147) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_r_node/s_sc_payld'(57) to pin: '/m00_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_nodes/m00_b_node/s_sc_payld'(11) to pin: '/m00_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_r_node/s_sc_payld'(57) to pin: '/m01_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_nodes/m01_b_node/s_sc_payld'(11) to pin: '/m01_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_r_node/s_sc_payld'(57) to pin: '/m02_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_nodes/m02_b_node/s_sc_payld'(11) to pin: '/m02_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_r_node/s_sc_payld'(57) to pin: '/m03_nodes/S_SC_R_payld'(55) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_nodes/m03_b_node/s_sc_payld'(11) to pin: '/m03_nodes/S_SC_B_payld'(9) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_r_payld'(55) to pin: '/s00_nodes/M_SC_R_payld'(57) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/s00_axi2sc/s_sc_b_payld'(9) to pin: '/s00_nodes/M_SC_B_payld'(11) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_ar_payld'(147) to pin: '/m00_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m00_sc2axi/s_sc_aw_payld'(147) to pin: '/m00_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_ar_payld'(147) to pin: '/m01_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m01_sc2axi/s_sc_aw_payld'(147) to pin: '/m01_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_ar_payld'(147) to pin: '/m02_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m02_sc2axi/s_sc_aw_payld'(147) to pin: '/m02_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_ar_payld'(147) to pin: '/m03_nodes/M_SC_AR_payld'(151) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/m03_sc2axi/s_sc_aw_payld'(147) to pin: '/m03_nodes/M_SC_AW_payld'(151) - Only lower order bits will be connected.
Exporting to file /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0_1/bd_0/hw_handoff/atelier4_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0_1/bd_0/synth/atelier4_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
Exporting to file /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_1_0/bd_0/hw_handoff/atelier4_smartconnect_1_0.hwh
Generated Block Design Tcl file /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_1_0/bd_0/hw_handoff/atelier4_smartconnect_1_0_bd.tcl
Generated Hardware Definition File /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_smartconnect_1_0/bd_0/synth/atelier4_smartconnect_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block testPatternGen2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
Exporting to file /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0_1/bd_1/hw_handoff/bd_0837_smartconnect_0_0.hwh
Generated Block Design Tcl file /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0_1/bd_1/hw_handoff/bd_0837_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0_1/bd_1/synth/bd_0837_smartconnect_0_0.hwdef
WARNING: [IP_Flow 19-1971] File named "sim/bd_0837_vsc_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "sim/bd_0837_hsc_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0_1/bd_0/ip/ip_3/bd_0837_input_size_set_0_ooc.xdc'
Exporting to file /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0_1/bd_0/hw_handoff/atelier4_v_proc_ss_0_0.hwh
Generated Block Design Tcl file /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0_1/bd_0/hw_handoff/atelier4_v_proc_ss_0_0_bd.tcl
Generated Hardware Definition File /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0_1/bd_0/synth/atelier4_v_proc_ss_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_proc_ss_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
Exporting to file /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4.hwh
Generated Block Design Tcl file /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/hw_handoff/atelier4_bd.tcl
Generated Hardware Definition File /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/synth/atelier4.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_axi_vdma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_clk_wiz_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_mycolorRegister_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_pixelDataToVideoStre_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_rgb2dvi_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_smartconnect_1_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_v_proc_ss_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP atelier4_v_tc_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_axis_fifo_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_axis_register_slice_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_hsc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_input_size_set_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_reset_sel_axis_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_rst_axis_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP bd_0837_vsc_0
[Thu Jun 16 09:54:13 2022] Launched atelier4_proc_sys_reset_0_0_synth_1, atelier4_v_proc_ss_0_0_synth_1, atelier4_v_tc_0_0_synth_1, bd_0837_vsc_0_synth_1, bd_0837_smartconnect_0_0_synth_1, atelier4_processing_system7_0_0_synth_1, atelier4_rgb2dvi_0_0_synth_1, atelier4_clk_wiz_0_0_synth_1, atelier4_mycolorRegister_0_0_synth_1, atelier4_pixelDataToVideoStre_0_0_synth_1, atelier4_axi_vdma_0_0_synth_1, atelier4_smartconnect_0_0_synth_1, atelier4_smartconnect_1_0_synth_1, bd_0837_axis_register_slice_0_0_synth_1, bd_0837_axis_fifo_0_synth_1, bd_0837_reset_sel_axis_0_synth_1, bd_0837_rst_axis_0_synth_1, atelier4_testPatternGen2_0_0_synth_1, atelier4_v_axi4s_vid_out_0_0_synth_1, bd_0837_hsc_0_synth_1, bd_0837_input_size_set_0_synth_1, synth_1...
Run output will be captured here:
atelier4_proc_sys_reset_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_proc_sys_reset_0_0_synth_1/runme.log
atelier4_v_proc_ss_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_v_proc_ss_0_0_synth_1/runme.log
atelier4_v_tc_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_v_tc_0_0_synth_1/runme.log
bd_0837_vsc_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_vsc_0_synth_1/runme.log
bd_0837_smartconnect_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_smartconnect_0_0_synth_1/runme.log
atelier4_processing_system7_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_processing_system7_0_0_synth_1/runme.log
atelier4_rgb2dvi_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_rgb2dvi_0_0_synth_1/runme.log
atelier4_clk_wiz_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_clk_wiz_0_0_synth_1/runme.log
atelier4_mycolorRegister_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_mycolorRegister_0_0_synth_1/runme.log
atelier4_pixelDataToVideoStre_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_pixelDataToVideoStre_0_0_synth_1/runme.log
atelier4_axi_vdma_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_axi_vdma_0_0_synth_1/runme.log
atelier4_smartconnect_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_smartconnect_0_0_synth_1/runme.log
atelier4_smartconnect_1_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_smartconnect_1_0_synth_1/runme.log
bd_0837_axis_register_slice_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_axis_register_slice_0_0_synth_1/runme.log
bd_0837_axis_fifo_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_axis_fifo_0_synth_1/runme.log
bd_0837_reset_sel_axis_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_reset_sel_axis_0_synth_1/runme.log
bd_0837_rst_axis_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_rst_axis_0_synth_1/runme.log
atelier4_testPatternGen2_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_testPatternGen2_0_0_synth_1/runme.log
atelier4_v_axi4s_vid_out_0_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/atelier4_v_axi4s_vid_out_0_0_synth_1/runme.log
bd_0837_hsc_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_hsc_0_synth_1/runme.log
bd_0837_input_size_set_0_synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/bd_0837_input_size_set_0_synth_1/runme.log
synth_1: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Thu Jun 16 09:54:16 2022] Launched impl_1...
Run output will be captured here: /home/raesangur/github/atelier-4/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:50 ; elapsed = 00:01:21 . Memory (MB): peak = 7833.266 ; gain = 360.625 ; free physical = 12941 ; free virtual = 24466
update_compile_order -fileset sources_1
