TimeQuest Timing Analyzer report for small8
Wed Apr 15 19:15:06 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'ctrl_s8:U_CTRL|state.ADCR0'
 11. Slow 1200mV 85C Model Setup: 'clk'
 12. Slow 1200mV 85C Model Setup: 'ctrl_s8:U_CTRL|state.ADCR1'
 13. Slow 1200mV 85C Model Setup: 'ctrl_s8:U_CTRL|state.Call7'
 14. Slow 1200mV 85C Model Hold: 'ctrl_s8:U_CTRL|state.ADCR1'
 15. Slow 1200mV 85C Model Hold: 'ctrl_s8:U_CTRL|state.Call7'
 16. Slow 1200mV 85C Model Hold: 'ctrl_s8:U_CTRL|state.ADCR0'
 17. Slow 1200mV 85C Model Hold: 'clk'
 18. Slow 1200mV 85C Model Recovery: 'clk'
 19. Slow 1200mV 85C Model Removal: 'clk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.ADCR0'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.Call7'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.ADCR1'
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'ctrl_s8:U_CTRL|state.ADCR0'
 34. Slow 1200mV 0C Model Setup: 'clk'
 35. Slow 1200mV 0C Model Setup: 'ctrl_s8:U_CTRL|state.ADCR1'
 36. Slow 1200mV 0C Model Setup: 'ctrl_s8:U_CTRL|state.Call7'
 37. Slow 1200mV 0C Model Hold: 'ctrl_s8:U_CTRL|state.ADCR1'
 38. Slow 1200mV 0C Model Hold: 'ctrl_s8:U_CTRL|state.Call7'
 39. Slow 1200mV 0C Model Hold: 'ctrl_s8:U_CTRL|state.ADCR0'
 40. Slow 1200mV 0C Model Hold: 'clk'
 41. Slow 1200mV 0C Model Recovery: 'clk'
 42. Slow 1200mV 0C Model Removal: 'clk'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.ADCR0'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.ADCR1'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.Call7'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Slow 1200mV 0C Model Metastability Report
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'clk'
 56. Fast 1200mV 0C Model Setup: 'ctrl_s8:U_CTRL|state.ADCR0'
 57. Fast 1200mV 0C Model Setup: 'ctrl_s8:U_CTRL|state.ADCR1'
 58. Fast 1200mV 0C Model Setup: 'ctrl_s8:U_CTRL|state.Call7'
 59. Fast 1200mV 0C Model Hold: 'ctrl_s8:U_CTRL|state.ADCR1'
 60. Fast 1200mV 0C Model Hold: 'ctrl_s8:U_CTRL|state.Call7'
 61. Fast 1200mV 0C Model Hold: 'ctrl_s8:U_CTRL|state.ADCR0'
 62. Fast 1200mV 0C Model Hold: 'clk'
 63. Fast 1200mV 0C Model Recovery: 'clk'
 64. Fast 1200mV 0C Model Removal: 'clk'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.ADCR0'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.Call7'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.ADCR1'
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Fast 1200mV 0C Model Metastability Report
 72. Multicorner Timing Analysis Summary
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Slow Corner Signal Integrity Metrics
 78. Fast Corner Signal Integrity Metrics
 79. Setup Transfers
 80. Hold Transfers
 81. Recovery Transfers
 82. Removal Transfers
 83. Report TCCS
 84. Report RSKM
 85. Unconstrained Paths
 86. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                    ;
+--------------------+-------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name      ; small8                                          ;
; Device Family      ; Cyclone III                                     ;
; Device Name        ; EP3C16F484C6                                    ;
; Timing Models      ; Final                                           ;
; Delay Model        ; Combined                                        ;
; Rise/Fall Delays   ; Enabled                                         ;
+--------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                 ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; Clock Name                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                        ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+
; clk                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                        ;
; ctrl_s8:U_CTRL|state.ADCR0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ctrl_s8:U_CTRL|state.ADCR0 } ;
; ctrl_s8:U_CTRL|state.ADCR1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ctrl_s8:U_CTRL|state.ADCR1 } ;
; ctrl_s8:U_CTRL|state.Call7 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ctrl_s8:U_CTRL|state.Call7 } ;
+----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                  ;
+------------+-----------------+----------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note                    ;
+------------+-----------------+----------------------------+-------------------------+
; INF MHz    ; 169.49 MHz      ; ctrl_s8:U_CTRL|state.ADCR1 ; limit due to hold check ;
; INF MHz    ; 156.15 MHz      ; ctrl_s8:U_CTRL|state.Call7 ; limit due to hold check ;
; 161.37 MHz ; 161.37 MHz      ; clk                        ;                         ;
; 192.68 MHz ; 192.68 MHz      ; ctrl_s8:U_CTRL|state.ADCR0 ;                         ;
+------------+-----------------+----------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                 ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; ctrl_s8:U_CTRL|state.ADCR0 ; -8.457 ; -53.821       ;
; clk                        ; -8.244 ; -969.380      ;
; ctrl_s8:U_CTRL|state.ADCR1 ; -0.836 ; -2.197        ;
; ctrl_s8:U_CTRL|state.Call7 ; -0.746 ; -2.293        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; ctrl_s8:U_CTRL|state.ADCR1 ; -3.407 ; -17.361       ;
; ctrl_s8:U_CTRL|state.Call7 ; -3.232 ; -9.956        ;
; ctrl_s8:U_CTRL|state.ADCR0 ; -1.972 ; -13.960       ;
; clk                        ; 0.105  ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.699 ; -134.214              ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.876 ; 0.000                 ;
+-------+-------+-----------------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -3.000 ; -254.522      ;
; ctrl_s8:U_CTRL|state.ADCR0 ; -0.521 ; -13.496       ;
; ctrl_s8:U_CTRL|state.Call7 ; 0.372  ; 0.000         ;
; ctrl_s8:U_CTRL|state.ADCR1 ; 0.418  ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ctrl_s8:U_CTRL|state.ADCR0'                                                                                                                                                            ;
+--------+-----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                            ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -8.457 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.006     ; 7.115      ;
; -8.282 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.169      ; 7.115      ;
; -8.003 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.008     ; 6.659      ;
; -7.828 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.167      ; 6.659      ;
; -7.610 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.009     ; 6.265      ;
; -7.599 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.138     ; 6.125      ;
; -7.512 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.011     ; 6.165      ;
; -7.435 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.166      ; 6.265      ;
; -7.424 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.037      ; 6.125      ;
; -7.337 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.164      ; 6.165      ;
; -7.240 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.143     ; 6.516      ;
; -7.179 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.146     ; 6.452      ;
; -7.086 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.006      ; 7.190      ;
; -7.065 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.032      ; 6.516      ;
; -7.045 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.148     ; 6.316      ;
; -7.004 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.029      ; 6.452      ;
; -6.999 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.275     ; 6.143      ;
; -6.988 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.145     ; 6.262      ;
; -6.911 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.181      ; 7.190      ;
; -6.905 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.126     ; 7.004      ;
; -6.870 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.027      ; 6.316      ;
; -6.824 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.100     ; 6.143      ;
; -6.813 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.030      ; 6.262      ;
; -6.730 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.049      ; 7.004      ;
; -6.597 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.004      ; 6.699      ;
; -6.422 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.179      ; 6.699      ;
; -6.412 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.128     ; 6.509      ;
; -6.244 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.130     ; 6.324      ;
; -6.240 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.003      ; 6.341      ;
; -6.237 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.047      ; 6.509      ;
; -6.216 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.132     ; 6.294      ;
; -6.155 ; internalArch_s8:U_inArch|regWidth_s8:A|output[7]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.161      ; 6.470      ;
; -6.120 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.129     ; 6.216      ;
; -6.110 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.001      ; 6.209      ;
; -6.108 ; internalArch_s8:U_inArch|REG:ALU_r|output[6]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.153      ; 6.415      ;
; -6.108 ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.161      ; 6.423      ;
; -6.107 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.133     ; 6.184      ;
; -6.097 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[7] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.157      ; 6.408      ;
; -6.081 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[7] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.159      ; 6.394      ;
; -6.078 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.157      ; 6.389      ;
; -6.069 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.045      ; 6.324      ;
; -6.065 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.178      ; 6.341      ;
; -6.060 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.131     ; 6.154      ;
; -6.051 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.020     ; 6.131      ;
; -6.041 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.043      ; 6.294      ;
; -6.036 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.159      ; 6.349      ;
; -6.035 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.025     ; 6.110      ;
; -6.030 ; internalArch_s8:U_inArch|REG:ALU_r|output[7]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.156      ; 6.340      ;
; -5.998 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.022     ; 6.076      ;
; -5.997 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.135     ; 6.072      ;
; -5.974 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.130     ; 6.058      ;
; -5.964 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.258     ; 5.931      ;
; -5.963 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.159      ; 6.276      ;
; -5.958 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.262     ; 5.906      ;
; -5.951 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.159      ; 6.264      ;
; -5.945 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.046      ; 6.216      ;
; -5.935 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.176      ; 6.209      ;
; -5.932 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.042      ; 6.184      ;
; -5.918 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.126     ; 5.890      ;
; -5.911 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.157      ; 6.222      ;
; -5.907 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.023     ; 5.984      ;
; -5.903 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.128     ; 5.989      ;
; -5.889 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.157      ; 6.200      ;
; -5.885 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.044      ; 6.154      ;
; -5.885 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.131     ; 5.968      ;
; -5.876 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.155      ; 6.131      ;
; -5.870 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.159      ; 6.183      ;
; -5.868 ; internalArch_s8:U_inArch|REG:ALU_r|output[5]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.153      ; 6.175      ;
; -5.864 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.147     ; 5.956      ;
; -5.862 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.022      ; 6.793      ;
; -5.860 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.150      ; 6.110      ;
; -5.858 ; internalArch_s8:U_inArch|regWidth_s8:A|output[6]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.161      ; 6.173      ;
; -5.825 ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.154      ; 6.133      ;
; -5.823 ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.161      ; 6.138      ;
; -5.823 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.153      ; 6.076      ;
; -5.822 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.040      ; 6.072      ;
; -5.799 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.045      ; 6.058      ;
; -5.789 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.083     ; 5.931      ;
; -5.786 ; internalArch_s8:U_inArch|REG:ALU_r|output[2]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.156      ; 6.096      ;
; -5.783 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.087     ; 5.906      ;
; -5.781 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.157      ; 6.092      ;
; -5.765 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.133     ; 5.846      ;
; -5.746 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.159      ; 6.059      ;
; -5.745 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.149     ; 5.835      ;
; -5.743 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.049      ; 5.890      ;
; -5.732 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.152      ; 5.984      ;
; -5.728 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.047      ; 5.989      ;
; -5.710 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.044      ; 5.968      ;
; -5.703 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.157      ; 6.014      ;
; -5.701 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.159      ; 6.014      ;
; -5.696 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.022      ; 6.627      ;
; -5.689 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.028      ; 5.956      ;
; -5.686 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.260     ; 5.640      ;
; -5.684 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.152     ; 5.632      ;
; -5.670 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.159      ; 5.983      ;
; -5.665 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.156      ; 5.975      ;
; -5.651 ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.017      ; 6.577      ;
; -5.639 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.153      ; 5.946      ;
; -5.638 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.159      ; 5.951      ;
; -5.617 ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 2.161      ; 5.932      ;
+--------+-----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                    ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                 ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -8.244 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.336     ; 6.393      ;
; -8.069 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.161     ; 6.393      ;
; -7.755 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.338     ; 5.902      ;
; -7.651 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.540     ; 5.596      ;
; -7.580 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.163     ; 5.902      ;
; -7.495 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.539     ; 5.441      ;
; -7.468 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[3]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.542     ; 5.411      ;
; -7.439 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.542     ; 5.382      ;
; -7.412 ; ctrl_s8:U_CTRL|writeEnable[11] ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.468     ; 5.429      ;
; -7.398 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[1]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.536     ; 5.347      ;
; -7.398 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.339     ; 5.544      ;
; -7.397 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.408     ; 5.474      ;
; -7.384 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.540     ; 5.329      ;
; -7.362 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.542     ; 5.305      ;
; -7.358 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.542     ; 5.301      ;
; -7.310 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.249     ; 5.546      ;
; -7.283 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.341     ; 5.427      ;
; -7.241 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.407     ; 5.319      ;
; -7.237 ; ctrl_s8:U_CTRL|writeEnable[11] ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.293     ; 5.429      ;
; -7.223 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.164     ; 5.544      ;
; -7.214 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[3]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.410     ; 5.289      ;
; -7.205 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[0]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.542     ; 5.148      ;
; -7.185 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.410     ; 5.260      ;
; -7.173 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[5]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.542     ; 5.116      ;
; -7.159 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[1]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.542     ; 5.102      ;
; -7.159 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[4]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.542     ; 5.102      ;
; -7.159 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[6]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.542     ; 5.102      ;
; -7.153 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[5]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.544     ; 5.094      ;
; -7.144 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[1]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.404     ; 5.225      ;
; -7.135 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.074     ; 5.546      ;
; -7.130 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.408     ; 5.207      ;
; -7.127 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[0]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.536     ; 5.076      ;
; -7.127 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.536     ; 5.076      ;
; -7.127 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[3]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.536     ; 5.076      ;
; -7.127 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[4]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.536     ; 5.076      ;
; -7.127 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[5]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.536     ; 5.076      ;
; -7.127 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[6]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.536     ; 5.076      ;
; -7.127 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.536     ; 5.076      ;
; -7.108 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.166     ; 5.427      ;
; -7.108 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.410     ; 5.183      ;
; -7.104 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.410     ; 5.179      ;
; -7.067 ; ctrl_s8:U_CTRL|addrSel[0]      ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_datain_reg0 ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.215     ; 5.370      ;
; -6.951 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[0]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.410     ; 5.026      ;
; -6.921 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[4]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.536     ; 4.870      ;
; -6.919 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[5]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.410     ; 4.994      ;
; -6.905 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[1]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.410     ; 4.980      ;
; -6.905 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[4]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.410     ; 4.980      ;
; -6.905 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[6]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.410     ; 4.980      ;
; -6.899 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[5]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.412     ; 4.972      ;
; -6.873 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[0]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.404     ; 4.954      ;
; -6.873 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.404     ; 4.954      ;
; -6.873 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[3]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.404     ; 4.954      ;
; -6.873 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[4]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.404     ; 4.954      ;
; -6.873 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[5]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.404     ; 4.954      ;
; -6.873 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[6]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.404     ; 4.954      ;
; -6.873 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.404     ; 4.954      ;
; -6.821 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.251     ; 5.055      ;
; -6.813 ; ctrl_s8:U_CTRL|addrSel[1]      ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_datain_reg0 ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.083     ; 5.248      ;
; -6.709 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.536     ; 4.658      ;
; -6.667 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[4]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.404     ; 4.748      ;
; -6.646 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.076     ; 5.055      ;
; -6.578 ; ctrl_s8:U_CTRL|addrSel[0]      ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_we_reg      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.220     ; 4.876      ;
; -6.563 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.245     ; 4.803      ;
; -6.520 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.251     ; 4.754      ;
; -6.516 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.248     ; 4.753      ;
; -6.499 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.248     ; 4.736      ;
; -6.494 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.247     ; 4.732      ;
; -6.468 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[6]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.544     ; 4.409      ;
; -6.464 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.252     ; 4.697      ;
; -6.463 ; ctrl_s8:U_CTRL|writeEnable[0]  ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.250     ; 4.698      ;
; -6.455 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.404     ; 4.536      ;
; -6.449 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.249     ; 4.685      ;
; -6.445 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.246     ; 4.684      ;
; -6.431 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.252     ; 4.664      ;
; -6.427 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.249     ; 4.663      ;
; -6.427 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.246     ; 4.666      ;
; -6.404 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[5]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.247     ; 4.642      ;
; -6.391 ; ctrl_s8:U_CTRL|writeEnable[2]  ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.248     ; 4.628      ;
; -6.391 ; ctrl_s8:U_CTRL|writeEnable[2]  ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.248     ; 4.628      ;
; -6.388 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.070     ; 4.803      ;
; -6.348 ; ctrl_s8:U_CTRL|writeEnable[2]  ; regWidth_s8:U_OUT1|output[6]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.248     ; 4.585      ;
; -6.345 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.076     ; 4.754      ;
; -6.344 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.246     ; 4.583      ;
; -6.342 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[5]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.249     ; 4.578      ;
; -6.341 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.073     ; 4.753      ;
; -6.334 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.254     ; 4.565      ;
; -6.324 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.073     ; 4.736      ;
; -6.324 ; ctrl_s8:U_CTRL|addrSel[1]      ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_we_reg      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.088     ; 4.754      ;
; -6.322 ; ctrl_s8:U_CTRL|writeEnable[0]  ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.250     ; 4.557      ;
; -6.319 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.072     ; 4.732      ;
; -6.316 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.250     ; 4.551      ;
; -6.311 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.254     ; 4.542      ;
; -6.307 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.251     ; 4.541      ;
; -6.289 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.077     ; 4.697      ;
; -6.288 ; ctrl_s8:U_CTRL|writeEnable[0]  ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.075     ; 4.698      ;
; -6.277 ; ctrl_s8:U_CTRL|writeEnable[11] ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.377     ; 4.385      ;
; -6.274 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.074     ; 4.685      ;
; -6.270 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.071     ; 4.684      ;
; -6.269 ; ctrl_s8:U_CTRL|writeEnable[0]  ; regWidth_s8:U_OUT0|output[1]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.244     ; 4.510      ;
; -6.256 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.077     ; 4.664      ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ctrl_s8:U_CTRL|state.ADCR1'                                                                                                                                  ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.836 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.267      ; 2.715      ;
; -0.663 ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.267      ; 2.542      ;
; -0.608 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.267      ; 2.487      ;
; -0.604 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.267      ; 2.483      ;
; -0.578 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.792      ; 1.945      ;
; -0.501 ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.267      ; 2.380      ;
; -0.440 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.267      ; 2.319      ;
; -0.411 ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.792      ; 1.778      ;
; -0.401 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.267      ; 2.280      ;
; -0.347 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.267      ; 2.226      ;
; -0.286 ; ctrl_s8:U_CTRL|state.RORC2         ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.978      ; 1.974      ;
; -0.281 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.792      ; 1.648      ;
; -0.279 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.792      ; 1.646      ;
; -0.264 ; ctrl_s8:U_CTRL|state.CallA         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.346      ; 2.222      ;
; -0.246 ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.792      ; 1.613      ;
; -0.157 ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|save.LDAI1_3869            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.188      ; 2.071      ;
; -0.147 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.377      ; 2.136      ;
; -0.144 ; ctrl_s8:U_CTRL|state.Call3         ; ctrl_s8:U_CTRL|save.Call4_3119            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.743      ; 2.613      ;
; -0.143 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.792      ; 1.510      ;
; -0.114 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.902      ; 1.591      ;
; -0.113 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.792      ; 1.480      ;
; -0.110 ; ctrl_s8:U_CTRL|state.CallC         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.346      ; 2.068      ;
; -0.106 ; ctrl_s8:U_CTRL|state.DECA1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.978      ; 1.794      ;
; -0.105 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|save.LDSI1_3719            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.189      ; 1.982      ;
; -0.101 ; ctrl_s8:U_CTRL|state.LDSI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.695      ; 2.408      ;
; -0.092 ; ctrl_s8:U_CTRL|state.LDAA3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.746      ; 2.450      ;
; -0.087 ; ctrl_s8:U_CTRL|state.LDXI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.695      ; 2.394      ;
; -0.070 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|save.STAA1_3629            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.189      ; 1.980      ;
; -0.045 ; ctrl_s8:U_CTRL|state.Call3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.832      ; 2.489      ;
; -0.021 ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|writeEnable[3]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.874      ; 1.590      ;
; -0.020 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.792      ; 1.387      ;
; -0.009 ; ctrl_s8:U_CTRL|state.AND1          ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.978      ; 1.697      ;
; 0.000  ; ctrl_s8:U_CTRL|state.CallC         ; ctrl_s8:U_CTRL|save.CallD_3029            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.256      ; 1.974      ;
; 0.010  ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|save.takeBranch1_3239      ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.175      ; 1.891      ;
; 0.019  ; ctrl_s8:U_CTRL|state.LDXI3         ; ctrl_s8:U_CTRL|save.LDXI4_3789            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.615      ; 2.321      ;
; 0.022  ; ctrl_s8:U_CTRL|state.RET4          ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.746      ; 2.336      ;
; 0.038  ; ctrl_s8:U_CTRL|state.LDAI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.695      ; 2.269      ;
; 0.040  ; ctrl_s8:U_CTRL|state.STAA3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.746      ; 2.318      ;
; 0.140  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|save.LDAA1_4079            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.177      ; 1.779      ;
; 0.153  ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|save.LDAA8_4009            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.377      ; 1.825      ;
; 0.193  ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|save.LDXI1_3819            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.188      ; 1.878      ;
; 0.202  ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|writeEnable[0]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.881      ; 1.367      ;
; 0.206  ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|save.Call1_3149            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.173      ; 1.690      ;
; 0.208  ; ctrl_s8:U_CTRL|state.takeBranch3   ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.832      ; 2.236      ;
; 0.220  ; ctrl_s8:U_CTRL|state.LDSI3         ; ctrl_s8:U_CTRL|save.LDSI4_3689            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.614      ; 2.117      ;
; 0.225  ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.377      ; 1.764      ;
; 0.230  ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|save.catch_exeception_2889 ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.376      ; 2.037      ;
; 0.255  ; ctrl_s8:U_CTRL|state.CallA         ; ctrl_s8:U_CTRL|save.CallB_3049            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.391      ; 2.024      ;
; 0.256  ; ctrl_s8:U_CTRL|state.RET4          ; ctrl_s8:U_CTRL|save.RET5_2959             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.655      ; 2.117      ;
; 0.256  ; ctrl_s8:U_CTRL|state.RET0          ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.660      ; 2.016      ;
; 0.292  ; ctrl_s8:U_CTRL|state.takeBranch3   ; ctrl_s8:U_CTRL|save.takeBranch4_3209      ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.740      ; 2.331      ;
; 0.316  ; ctrl_s8:U_CTRL|state.STAA3         ; ctrl_s8:U_CTRL|save.STAA4_3599            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.607      ; 2.000      ;
; 0.357  ; ctrl_s8:U_CTRL|state.LDAA3         ; ctrl_s8:U_CTRL|save.LDAA4_4049            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.665      ; 2.031      ;
; 0.403  ; ctrl_s8:U_CTRL|state.RET0          ; ctrl_s8:U_CTRL|save.RET1_2999             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.705      ; 2.189      ;
; 0.424  ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|writeEnable[4]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.872      ; 1.301      ;
; 0.463  ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|save.Call9_3069            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.313      ; 1.741      ;
; 0.531  ; ctrl_s8:U_CTRL|state.LDAI3         ; ctrl_s8:U_CTRL|save.LDAI4_3839            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.739      ; 2.095      ;
; 2.399  ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 4.392      ; 1.912      ;
; 2.782  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]             ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 4.397      ; 1.519      ;
; 2.835  ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; 1.000        ; 4.392      ; 1.976      ;
; 3.313  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]             ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; 1.000        ; 4.397      ; 1.488      ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ctrl_s8:U_CTRL|state.Call7'                                                                                                                       ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.746 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.624      ; 1.945      ;
; -0.579 ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.624      ; 1.778      ;
; -0.518 ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 2.009      ; 2.221      ;
; -0.454 ; ctrl_s8:U_CTRL|state.RORC2         ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.810      ; 1.974      ;
; -0.449 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.624      ; 1.648      ;
; -0.447 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.624      ; 1.646      ;
; -0.414 ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.624      ; 1.613      ;
; -0.386 ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 2.145      ; 2.130      ;
; -0.311 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.624      ; 1.510      ;
; -0.282 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.734      ; 1.591      ;
; -0.281 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.624      ; 1.480      ;
; -0.274 ; ctrl_s8:U_CTRL|state.DECA1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.810      ; 1.794      ;
; -0.251 ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 2.009      ; 1.954      ;
; -0.189 ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|writeEnable[3]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.706      ; 1.590      ;
; -0.188 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.624      ; 1.387      ;
; -0.177 ; ctrl_s8:U_CTRL|state.AND1          ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.810      ; 1.697      ;
; -0.098 ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 2.041      ; 1.738      ;
; -0.019 ; ctrl_s8:U_CTRL|state.LDAA0_X       ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 2.009      ; 1.722      ;
; 0.034  ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|writeEnable[0]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.713      ; 1.367      ;
; 0.034  ; ctrl_s8:U_CTRL|state.LDAA0_X       ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 2.135      ; 1.700      ;
; 0.078  ; ctrl_s8:U_CTRL|state.RET1          ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 2.009      ; 1.625      ;
; 0.256  ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|writeEnable[4]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.704      ; 1.301      ;
; 2.231  ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 4.224      ; 1.912      ;
; 2.247  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|addrSel[1]      ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 4.532      ; 2.188      ;
; 2.614  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]  ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 4.229      ; 1.519      ;
; 2.667  ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; 1.000        ; 4.224      ; 1.976      ;
; 2.816  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|addrSel[1]      ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 1.000        ; 4.532      ; 2.119      ;
; 3.145  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]  ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 1.000        ; 4.229      ; 1.488      ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ctrl_s8:U_CTRL|state.ADCR1'                                                                                                                                   ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -3.407 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]             ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.000        ; 4.581      ; 1.393      ;
; -2.890 ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.000        ; 4.576      ; 1.905      ;
; -2.877 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]             ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 4.581      ; 1.423      ;
; -2.450 ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 4.576      ; 1.845      ;
; -0.676 ; ctrl_s8:U_CTRL|state.LDAI3         ; ctrl_s8:U_CTRL|save.LDAI4_3839            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 3.065      ; 1.919      ;
; -0.670 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|save.Call9_3069            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.657      ; 1.517      ;
; -0.641 ; ctrl_s8:U_CTRL|state.RET0          ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.987      ; 1.876      ;
; -0.631 ; ctrl_s8:U_CTRL|state.LDAA3         ; ctrl_s8:U_CTRL|save.LDAA4_4049            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.985      ; 1.884      ;
; -0.611 ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|save.LDAA8_4009            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.716      ; 1.635      ;
; -0.598 ; ctrl_s8:U_CTRL|state.STAA3         ; ctrl_s8:U_CTRL|save.STAA4_3599            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.924      ; 1.856      ;
; -0.578 ; ctrl_s8:U_CTRL|state.RET0          ; ctrl_s8:U_CTRL|save.RET1_2999             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 3.034      ; 1.986      ;
; -0.570 ; ctrl_s8:U_CTRL|state.RET4          ; ctrl_s8:U_CTRL|save.RET5_2959             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.974      ; 1.934      ;
; -0.562 ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.715      ; 1.683      ;
; -0.538 ; ctrl_s8:U_CTRL|state.takeBranch3   ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 3.151      ; 2.143      ;
; -0.501 ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|writeEnable[4]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.143      ; 1.172      ;
; -0.498 ; ctrl_s8:U_CTRL|state.LDSI3         ; ctrl_s8:U_CTRL|save.LDSI4_3689            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.936      ; 1.968      ;
; -0.454 ; ctrl_s8:U_CTRL|state.takeBranch3   ; ctrl_s8:U_CTRL|save.takeBranch4_3209      ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 3.055      ; 2.131      ;
; -0.450 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|save.Call1_3149            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.512      ; 1.592      ;
; -0.427 ; ctrl_s8:U_CTRL|state.CallA         ; ctrl_s8:U_CTRL|save.CallB_3049            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.733      ; 1.836      ;
; -0.411 ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|save.LDAA1_4079            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.516      ; 1.635      ;
; -0.408 ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|writeEnable[0]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.151      ; 1.273      ;
; -0.408 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|save.catch_exeception_2889 ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.713      ; 1.835      ;
; -0.404 ; ctrl_s8:U_CTRL|state.RET4          ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 3.069      ; 2.195      ;
; -0.386 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|save.LDXI1_3819            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.528      ; 1.672      ;
; -0.370 ; ctrl_s8:U_CTRL|state.STAA3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 3.069      ; 2.229      ;
; -0.367 ; ctrl_s8:U_CTRL|state.LDAI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 3.020      ; 2.183      ;
; -0.327 ; ctrl_s8:U_CTRL|state.LDXI3         ; ctrl_s8:U_CTRL|save.LDXI4_3789            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.937      ; 2.140      ;
; -0.303 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|save.LDSI1_3719            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.529      ; 1.756      ;
; -0.297 ; ctrl_s8:U_CTRL|state.Call3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 3.151      ; 2.384      ;
; -0.296 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|save.takeBranch1_3239      ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.514      ; 1.748      ;
; -0.289 ; ctrl_s8:U_CTRL|state.CallC         ; ctrl_s8:U_CTRL|save.CallD_3029            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.592      ; 1.833      ;
; -0.280 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.077      ; 1.327      ;
; -0.272 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|save.STAA1_3629            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.529      ; 1.787      ;
; -0.262 ; ctrl_s8:U_CTRL|state.CallC         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.686      ; 1.954      ;
; -0.249 ; ctrl_s8:U_CTRL|state.LDXI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 3.020      ; 2.301      ;
; -0.246 ; ctrl_s8:U_CTRL|state.LDAA3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 3.069      ; 2.353      ;
; -0.240 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.715      ; 2.005      ;
; -0.233 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.182      ; 1.479      ;
; -0.231 ; ctrl_s8:U_CTRL|state.Call3         ; ctrl_s8:U_CTRL|save.Call4_3119            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 3.058      ; 2.357      ;
; -0.231 ; ctrl_s8:U_CTRL|state.LDSI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 3.020      ; 2.319      ;
; -0.229 ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|writeEnable[3]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.145      ; 1.446      ;
; -0.212 ; ctrl_s8:U_CTRL|state.AND1          ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.244      ; 1.562      ;
; -0.182 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.077      ; 1.425      ;
; -0.177 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.077      ; 1.430      ;
; -0.148 ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|save.LDAI1_3869            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.528      ; 1.910      ;
; -0.110 ; ctrl_s8:U_CTRL|state.DECA1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.244      ; 1.664      ;
; -0.106 ; ctrl_s8:U_CTRL|state.CallA         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.686      ; 2.110      ;
; -0.074 ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.077      ; 1.533      ;
; -0.041 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.610      ; 2.099      ;
; -0.022 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.077      ; 1.585      ;
; -0.020 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.077      ; 1.587      ;
; 0.045  ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.610      ; 2.185      ;
; 0.057  ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.610      ; 2.197      ;
; 0.058  ; ctrl_s8:U_CTRL|state.RORC2         ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.244      ; 1.832      ;
; 0.086  ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.077      ; 1.693      ;
; 0.148  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.610      ; 2.288      ;
; 0.219  ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.610      ; 2.359      ;
; 0.220  ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.610      ; 2.360      ;
; 0.244  ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.077      ; 1.851      ;
; 0.305  ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.610      ; 2.445      ;
; 0.466  ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.610      ; 2.606      ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ctrl_s8:U_CTRL|state.Call7'                                                                                                                        ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -3.232 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]  ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0.000        ; 4.406      ; 1.393      ;
; -2.958 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|addrSel[1]      ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0.000        ; 4.738      ; 1.999      ;
; -2.715 ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; 0.000        ; 4.401      ; 1.905      ;
; -2.702 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]  ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 4.406      ; 1.423      ;
; -2.392 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|addrSel[1]      ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 4.738      ; 2.065      ;
; -2.275 ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 4.401      ; 1.845      ;
; -0.387 ; ctrl_s8:U_CTRL|state.LDAA0_X       ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.434      ; 1.577      ;
; -0.343 ; ctrl_s8:U_CTRL|state.RET1          ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.302      ; 1.489      ;
; -0.326 ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|writeEnable[4]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.968      ; 1.172      ;
; -0.320 ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.344      ; 1.554      ;
; -0.242 ; ctrl_s8:U_CTRL|state.LDAA0_X       ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.302      ; 1.590      ;
; -0.233 ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|writeEnable[0]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.976      ; 1.273      ;
; -0.105 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.902      ; 1.327      ;
; -0.058 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.007      ; 1.479      ;
; -0.054 ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|writeEnable[3]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.970      ; 1.446      ;
; -0.041 ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.443      ; 1.932      ;
; -0.037 ; ctrl_s8:U_CTRL|state.AND1          ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.069      ; 1.562      ;
; -0.037 ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.302      ; 1.795      ;
; -0.007 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.902      ; 1.425      ;
; -0.002 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.902      ; 1.430      ;
; 0.065  ; ctrl_s8:U_CTRL|state.DECA1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.069      ; 1.664      ;
; 0.101  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.902      ; 1.533      ;
; 0.153  ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.902      ; 1.585      ;
; 0.155  ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.902      ; 1.587      ;
; 0.233  ; ctrl_s8:U_CTRL|state.RORC2         ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.069      ; 1.832      ;
; 0.256  ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.302      ; 2.088      ;
; 0.261  ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.902      ; 1.693      ;
; 0.419  ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.902      ; 1.851      ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ctrl_s8:U_CTRL|state.ADCR0'                                                                                                                                                          ;
+--------+--------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                            ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.972 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 5.535      ; 3.782      ;
; -1.915 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 5.549      ; 3.853      ;
; -1.874 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 5.564      ; 3.909      ;
; -1.859 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 5.407      ; 3.767      ;
; -1.734 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 5.425      ; 3.910      ;
; -1.723 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 5.423      ; 3.919      ;
; -1.532 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 5.535      ; 3.722      ;
; -1.484 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 5.549      ; 3.784      ;
; -1.454 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 5.421      ; 4.186      ;
; -1.429 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 5.406      ; 4.196      ;
; -1.424 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 5.564      ; 3.859      ;
; -1.411 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 5.407      ; 3.715      ;
; -1.303 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 5.425      ; 3.841      ;
; -1.292 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 5.423      ; 3.850      ;
; -1.023 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 5.421      ; 4.117      ;
; -0.989 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 5.406      ; 4.136      ;
; -0.373 ; internalArch_s8:U_inArch|regWidth_s8:A|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.074      ; 2.231      ;
; -0.373 ; internalArch_s8:U_inArch|regWidth_s8:A|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.238      ; 2.395      ;
; -0.284 ; internalArch_s8:U_inArch|regWidth_s8:A|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.202      ; 2.448      ;
; -0.041 ; internalArch_s8:U_inArch|regWidth_s8:A|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.097      ; 2.586      ;
; 0.180  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.295      ; 3.005      ;
; 0.256  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.309      ; 3.095      ;
; 0.285  ; internalArch_s8:U_inArch|regWidth_s8:A|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.099      ; 2.914      ;
; 0.310  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.167      ; 3.007      ;
; 0.324  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.324      ; 3.178      ;
; 0.370  ; internalArch_s8:U_inArch|regWidth_s8:A|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.092      ; 2.992      ;
; 0.373  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.183      ; 3.086      ;
; 0.428  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.202      ; 3.160      ;
; 0.439  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.202      ; 3.171      ;
; 0.459  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.185      ; 3.174      ;
; 0.470  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.092      ; 3.092      ;
; 0.472  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.080      ; 3.082      ;
; 0.493  ; internalArch_s8:U_inArch|regWidth_s8:A|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.216      ; 3.239      ;
; 0.505  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.197      ; 3.232      ;
; 0.543  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.197      ; 3.270      ;
; 0.549  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.211      ; 3.290      ;
; 0.553  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.197      ; 3.280      ;
; 0.554  ; internalArch_s8:U_inArch|regWidth_s8:D|output[7] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.211      ; 3.295      ;
; 0.587  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.211      ; 3.328      ;
; 0.591  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.181      ; 3.302      ;
; 0.600  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.085      ; 3.215      ;
; 0.603  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.211      ; 3.344      ;
; 0.621  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.095      ; 3.246      ;
; 0.623  ; internalArch_s8:U_inArch|regWidth_s8:A|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.231      ; 3.384      ;
; 0.646  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.074      ; 3.250      ;
; 0.656  ; internalArch_s8:U_inArch|regWidth_s8:A|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.209      ; 3.395      ;
; 0.656  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.097      ; 3.283      ;
; 0.658  ; internalArch_s8:U_inArch|regWidth_s8:A|output[7] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.223      ; 3.411      ;
; 0.664  ; internalArch_s8:U_inArch|regWidth_s8:A|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.074      ; 3.268      ;
; 0.670  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.226      ; 3.426      ;
; 0.677  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.202      ; 3.409      ;
; 0.684  ; internalArch_s8:U_inArch|regWidth_s8:D|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.231      ; 3.445      ;
; 0.697  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.088      ; 3.315      ;
; 0.708  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.226      ; 3.464      ;
; 0.718  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.226      ; 3.474      ;
; 0.728  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.216      ; 3.474      ;
; 0.730  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.087      ; 3.347      ;
; 0.735  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.216      ; 3.481      ;
; 0.741  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.085      ; 3.356      ;
; 0.757  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.216      ; 3.503      ;
; 0.762  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.231      ; 3.523      ;
; 0.768  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.087      ; 3.385      ;
; 0.776  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.069      ; 3.375      ;
; 0.777  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.069      ; 3.376      ;
; 0.784  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.087      ; 3.401      ;
; 0.811  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.231      ; 3.572      ;
; 0.815  ; internalArch_s8:U_inArch|regWidth_s8:D|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.216      ; 3.561      ;
; 0.819  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.080      ; 3.429      ;
; 0.821  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.231      ; 3.582      ;
; 0.830  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.069      ; 3.429      ;
; 0.831  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.209      ; 3.570      ;
; 0.839  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.166      ; 3.535      ;
; 0.841  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.209      ; 3.580      ;
; 0.854  ; internalArch_s8:U_inArch|regWidth_s8:D|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.216      ; 3.600      ;
; 0.854  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.223      ; 3.607      ;
; 0.856  ; internalArch_s8:U_inArch|regWidth_s8:D|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.092      ; 3.478      ;
; 0.873  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.083      ; 3.486      ;
; 0.883  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.209      ; 3.622      ;
; 0.897  ; internalArch_s8:U_inArch|regWidth_s8:A|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.223      ; 3.650      ;
; 0.899  ; internalArch_s8:U_inArch|regWidth_s8:A|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.099      ; 3.528      ;
; 0.903  ; ctrl_s8:U_CTRL|state.SETC0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.295      ; 3.728      ;
; 0.906  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.223      ; 3.659      ;
; 0.916  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.092      ; 3.538      ;
; 0.917  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.223      ; 3.670      ;
; 0.938  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.092      ; 3.560      ;
; 0.956  ; internalArch_s8:U_inArch|regWidth_s8:D|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.231      ; 3.717      ;
; 0.958  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.099      ; 3.587      ;
; 0.968  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.099      ; 3.597      ;
; 0.971  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.081      ; 3.582      ;
; 0.985  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.238      ; 3.753      ;
; 0.985  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.083      ; 3.598      ;
; 0.996  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.238      ; 3.764      ;
; 1.010  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.083      ; 3.623      ;
; 1.039  ; internalArch_s8:U_inArch|regWidth_s8:A|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.238      ; 3.807      ;
; 1.048  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.238      ; 3.816      ;
; 1.048  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.068      ; 3.646      ;
; 1.050  ; ctrl_s8:U_CTRL|state.AND0                        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.281      ; 3.861      ;
; 1.081  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.081      ; 3.692      ;
; 1.098  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.097      ; 3.725      ;
; 1.120  ; internalArch_s8:U_inArch|regWidth_s8:A|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.223      ; 3.873      ;
+--------+--------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                       ;
+-------+-------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.105 ; ctrl_s8:U_CTRL|state.Call7                            ; ctrl_s8:U_CTRL|state.Call8                          ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.000        ; 2.727      ; 3.218      ;
; 0.251 ; ctrl_s8:U_CTRL|state.LDSI6                            ; ctrl_s8:U_CTRL|state.LDSI7                          ; clk                        ; clk         ; 0.000        ; 0.174      ; 0.602      ;
; 0.338 ; ctrl_s8:U_CTRL|state.RET6                             ; ctrl_s8:U_CTRL|state.RET6                           ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.RET3                             ; ctrl_s8:U_CTRL|state.RET3                           ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.RET7                             ; ctrl_s8:U_CTRL|state.RET7                           ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.LDAA2                            ; ctrl_s8:U_CTRL|state.LDAA2                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.catch_exeception                 ; ctrl_s8:U_CTRL|state.catch_exeception               ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.LDAA9                            ; ctrl_s8:U_CTRL|state.LDAA9                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.LDAA2_X                          ; ctrl_s8:U_CTRL|state.LDAA2_X                        ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.LDAA6                            ; ctrl_s8:U_CTRL|state.LDAA6                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.LDSI2                            ; ctrl_s8:U_CTRL|state.LDSI2                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.LDXI2                            ; ctrl_s8:U_CTRL|state.LDXI2                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.LDXI6                            ; ctrl_s8:U_CTRL|state.LDXI6                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.STAA2                            ; ctrl_s8:U_CTRL|state.STAA2                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.LDAA5                            ; ctrl_s8:U_CTRL|state.LDAA5                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.LDXI5                            ; ctrl_s8:U_CTRL|state.LDXI5                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.LDAI2                            ; ctrl_s8:U_CTRL|state.LDAI2                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.op_decode                        ; ctrl_s8:U_CTRL|state.op_decode                      ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.338 ; ctrl_s8:U_CTRL|state.LDAAA                            ; ctrl_s8:U_CTRL|state.LDAAA                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.takeBranch7                      ; ctrl_s8:U_CTRL|state.takeBranch7                    ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.Call2                            ; ctrl_s8:U_CTRL|state.Call2                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.Call5                            ; ctrl_s8:U_CTRL|state.Call5                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.takeBranch6                      ; ctrl_s8:U_CTRL|state.takeBranch6                    ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.takeBranch2                      ; ctrl_s8:U_CTRL|state.takeBranch2                    ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.takeBranch5                      ; ctrl_s8:U_CTRL|state.takeBranch5                    ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.empty                            ; ctrl_s8:U_CTRL|state.empty                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.Call6                            ; ctrl_s8:U_CTRL|state.Call6                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.STAA6                            ; ctrl_s8:U_CTRL|state.STAA6                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.Inc1                             ; ctrl_s8:U_CTRL|state.Inc1                           ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.STAA5                            ; ctrl_s8:U_CTRL|state.STAA5                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.LDSI6                            ; ctrl_s8:U_CTRL|state.LDSI6                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.LDSI5                            ; ctrl_s8:U_CTRL|state.LDSI5                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.339 ; ctrl_s8:U_CTRL|state.op_fetch_write                   ; ctrl_s8:U_CTRL|state.op_fetch_write                 ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.355 ; ctrl_s8:U_CTRL|state.LDAA7                            ; ctrl_s8:U_CTRL|state.LDAA7                          ; clk                        ; clk         ; 0.000        ; 0.045      ; 0.577      ;
; 0.355 ; ctrl_s8:U_CTRL|state.Call8                            ; ctrl_s8:U_CTRL|state.Call8                          ; clk                        ; clk         ; 0.000        ; 0.045      ; 0.577      ;
; 0.355 ; ctrl_s8:U_CTRL|state.RORC1                            ; ctrl_s8:U_CTRL|state.RORC1                          ; clk                        ; clk         ; 0.000        ; 0.045      ; 0.577      ;
; 0.355 ; ctrl_s8:U_CTRL|state.SETC1                            ; ctrl_s8:U_CTRL|state.SETC1                          ; clk                        ; clk         ; 0.000        ; 0.045      ; 0.577      ;
; 0.356 ; ctrl_s8:U_CTRL|state.initialize                       ; ctrl_s8:U_CTRL|state.initialize                     ; clk                        ; clk         ; 0.000        ; 0.044      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.RORC2                            ; ctrl_s8:U_CTRL|state.RORC2                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.DECA1                            ; ctrl_s8:U_CTRL|state.DECA1                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.AND1                             ; ctrl_s8:U_CTRL|state.AND1                           ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.STAA7                            ; ctrl_s8:U_CTRL|state.STAA7                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.STAA8                            ; ctrl_s8:U_CTRL|state.STAA8                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.LDSI7                            ; ctrl_s8:U_CTRL|state.LDSI7                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.CLRC1                            ; ctrl_s8:U_CTRL|state.CLRC1                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.CallA                            ; ctrl_s8:U_CTRL|state.CallA                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.CallC                            ; ctrl_s8:U_CTRL|state.CallC                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.LDSI3                            ; ctrl_s8:U_CTRL|state.LDSI3                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.LDXI3                            ; ctrl_s8:U_CTRL|state.LDXI3                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.LDAI3                            ; ctrl_s8:U_CTRL|state.LDAI3                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.LDXI7                            ; ctrl_s8:U_CTRL|state.LDXI7                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.357 ; ctrl_s8:U_CTRL|state.LDAA3_X                          ; ctrl_s8:U_CTRL|state.LDAA3_X                        ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.577      ;
; 0.358 ; ctrl_s8:U_CTRL|state.Call3                            ; ctrl_s8:U_CTRL|state.Call3                          ; clk                        ; clk         ; 0.000        ; 0.042      ; 0.577      ;
; 0.358 ; ctrl_s8:U_CTRL|state.takeBranch3                      ; ctrl_s8:U_CTRL|state.takeBranch3                    ; clk                        ; clk         ; 0.000        ; 0.042      ; 0.577      ;
; 0.359 ; ctrl_s8:U_CTRL|state.RET4                             ; ctrl_s8:U_CTRL|state.RET4                           ; clk                        ; clk         ; 0.000        ; 0.041      ; 0.577      ;
; 0.359 ; ctrl_s8:U_CTRL|state.STAA3                            ; ctrl_s8:U_CTRL|state.STAA3                          ; clk                        ; clk         ; 0.000        ; 0.041      ; 0.577      ;
; 0.359 ; ctrl_s8:U_CTRL|state.LDAA3                            ; ctrl_s8:U_CTRL|state.LDAA3                          ; clk                        ; clk         ; 0.000        ; 0.041      ; 0.577      ;
; 0.361 ; ctrl_s8:U_CTRL|state.takeBranch5                      ; ctrl_s8:U_CTRL|state.takeBranch6                    ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.599      ;
; 0.363 ; ctrl_s8:U_CTRL|state.LDSI5                            ; ctrl_s8:U_CTRL|state.LDSI6                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.601      ;
; 0.368 ; ctrl_s8:U_CTRL|state.empty                            ; ctrl_s8:U_CTRL|state.op_Fetch_Init                  ; clk                        ; clk         ; 0.000        ; 0.289      ; 0.834      ;
; 0.420 ; ctrl_s8:U_CTRL|state.Call7                            ; ctrl_s8:U_CTRL|state.Call7                          ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.000        ; 2.414      ; 3.220      ;
; 0.430 ; ctrl_s8:U_CTRL|state.STAA6                            ; ctrl_s8:U_CTRL|state.STAA7                          ; clk                        ; clk         ; 0.000        ; 0.174      ; 0.781      ;
; 0.435 ; ctrl_s8:U_CTRL|state.ADCR1                            ; ctrl_s8:U_CTRL|state.ADCR1                          ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.000        ; 2.419      ; 3.240      ;
; 0.458 ; ctrl_s8:U_CTRL|state.op_decode                        ; ctrl_s8:U_CTRL|state.LDXI0                          ; clk                        ; clk         ; 0.000        ; 0.392      ; 1.027      ;
; 0.458 ; ctrl_s8:U_CTRL|state.LDXI6                            ; ctrl_s8:U_CTRL|state.LDXI7                          ; clk                        ; clk         ; 0.000        ; -0.036     ; 0.599      ;
; 0.459 ; ctrl_s8:U_CTRL|state.LDAI2                            ; ctrl_s8:U_CTRL|state.LDAI3                          ; clk                        ; clk         ; 0.000        ; -0.036     ; 0.600      ;
; 0.491 ; ctrl_s8:U_CTRL|state.STAA1                            ; ctrl_s8:U_CTRL|state.STAA2                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.729      ;
; 0.499 ; ctrl_s8:U_CTRL|state.LDAA9                            ; ctrl_s8:U_CTRL|state.LDAAA                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.738      ;
; 0.505 ; ctrl_s8:U_CTRL|state.LDSI1                            ; ctrl_s8:U_CTRL|state.LDSI2                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.743      ;
; 0.517 ; ctrl_s8:U_CTRL|state.Call5                            ; ctrl_s8:U_CTRL|state.Call6                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.755      ;
; 0.532 ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; ctrl_s8:U_CTRL|state.Call0                          ; clk                        ; clk         ; 0.000        ; 0.396      ; 1.105      ;
; 0.534 ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]      ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]    ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.772      ;
; 0.537 ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; ctrl_s8:U_CTRL|state.LDAA0                          ; clk                        ; clk         ; 0.000        ; 0.396      ; 1.110      ;
; 0.538 ; ctrl_s8:U_CTRL|state.RET2                             ; ctrl_s8:U_CTRL|state.RET3                           ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.777      ;
; 0.540 ; ctrl_s8:U_CTRL|state.takeBranch6                      ; ctrl_s8:U_CTRL|state.takeBranch7                    ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.778      ;
; 0.543 ; ctrl_s8:U_CTRL|state.STAA5                            ; ctrl_s8:U_CTRL|state.STAA6                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.781      ;
; 0.551 ; ctrl_s8:U_CTRL|state.LDAA5                            ; ctrl_s8:U_CTRL|state.LDAA6                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.790      ;
; 0.553 ; ctrl_s8:U_CTRL|state.LDAA1_X                          ; ctrl_s8:U_CTRL|state.LDAA2_X                        ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.792      ;
; 0.554 ; ctrl_s8:U_CTRL|state.RET6                             ; ctrl_s8:U_CTRL|state.RET7                           ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.793      ;
; 0.555 ; ctrl_s8:U_CTRL|state.LDXI5                            ; ctrl_s8:U_CTRL|state.LDXI6                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.794      ;
; 0.559 ; ctrl_s8:U_CTRL|state.Reset                            ; ctrl_s8:U_CTRL|state.initialize                     ; clk                        ; clk         ; 0.000        ; 0.060      ; 0.796      ;
; 0.568 ; ctrl_s8:U_CTRL|state.ADCR0                            ; internalArch_s8:U_inArch|reg_s8:C_FLG|output        ; ctrl_s8:U_CTRL|state.ADCR0 ; clk         ; 0.000        ; 2.319      ; 3.273      ;
; 0.592 ; ctrl_s8:U_CTRL|state.STAA7                            ; ctrl_s8:U_CTRL|state.STAA8                          ; clk                        ; clk         ; 0.000        ; 0.043      ; 0.812      ;
; 0.594 ; ctrl_s8:U_CTRL|state.takeBranch2                      ; ctrl_s8:U_CTRL|state.takeBranch3                    ; clk                        ; clk         ; 0.000        ; -0.170     ; 0.601      ;
; 0.619 ; internalArch_s8:U_inArch|regWidth_s8:IR|output[6]     ; ctrl_s8:U_CTRL|state.Call0                          ; clk                        ; clk         ; 0.000        ; 0.396      ; 1.192      ;
; 0.627 ; ctrl_s8:U_CTRL|state.op_decode                        ; ctrl_s8:U_CTRL|state.RORC0                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.866      ;
; 0.629 ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[0] ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[0] ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.868      ;
; 0.632 ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[4] ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[4] ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.871      ;
; 0.636 ; internalArch_s8:U_inArch|regWidth_s8:IR|output[6]     ; ctrl_s8:U_CTRL|state.LDAA0                          ; clk                        ; clk         ; 0.000        ; 0.396      ; 1.209      ;
; 0.640 ; ctrl_s8:U_CTRL|state.LDXI2                            ; ctrl_s8:U_CTRL|state.LDXI3                          ; clk                        ; clk         ; 0.000        ; -0.036     ; 0.781      ;
; 0.651 ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; ctrl_s8:U_CTRL|state.LDSI0                          ; clk                        ; clk         ; 0.000        ; 0.396      ; 1.224      ;
; 0.682 ; ctrl_s8:U_CTRL|state.ADCR0                            ; internalArch_s8:U_inArch|REG:ALU_r|output[4]        ; ctrl_s8:U_CTRL|state.ADCR0 ; clk         ; 0.000        ; 2.411      ; 3.479      ;
; 0.684 ; ctrl_s8:U_CTRL|state.LDAA2                            ; ctrl_s8:U_CTRL|state.LDAA3                          ; clk                        ; clk         ; 0.000        ; -0.083     ; 0.778      ;
; 0.684 ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]      ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]    ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.922      ;
; 0.687 ; ctrl_s8:U_CTRL|state.RET3                             ; ctrl_s8:U_CTRL|state.RET4                           ; clk                        ; clk         ; 0.000        ; -0.083     ; 0.781      ;
; 0.689 ; ctrl_s8:U_CTRL|state.op_decode                        ; ctrl_s8:U_CTRL|state.ADCR0                          ; clk                        ; clk         ; 0.000        ; 0.062      ; 0.928      ;
; 0.702 ; ctrl_s8:U_CTRL|state.LDAA4                            ; ctrl_s8:U_CTRL|state.LDAA5                          ; clk                        ; clk         ; 0.000        ; 0.061      ; 0.940      ;
; 0.717 ; ctrl_s8:U_CTRL|state.SETC0                            ; ctrl_s8:U_CTRL|state.SETC1                          ; clk                        ; clk         ; 0.000        ; 0.045      ; 0.939      ;
; 0.728 ; ctrl_s8:U_CTRL|state.catch_exeception                 ; ctrl_s8:U_CTRL|state.CallA                          ; clk                        ; clk         ; 0.000        ; 0.313      ; 1.218      ;
; 0.728 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[2]   ; internalArch_s8:U_inArch|regWidth_s8:IR|output[2]   ; clk                        ; clk         ; 0.000        ; 0.281      ; 1.186      ;
+-------+-------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                  ;
+--------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.699 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[5]          ; clk          ; clk         ; 1.000        ; -0.065     ; 2.629      ;
; -1.699 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[6]          ; clk          ; clk         ; 1.000        ; -0.065     ; 2.629      ;
; -1.699 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[5]      ; clk          ; clk         ; 1.000        ; -0.065     ; 2.629      ;
; -1.699 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[6]      ; clk          ; clk         ; 1.000        ; -0.065     ; 2.629      ;
; -1.480 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[3]   ; clk          ; clk         ; 1.000        ; -0.071     ; 2.404      ;
; -1.480 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[3]    ; clk          ; clk         ; 1.000        ; -0.071     ; 2.404      ;
; -1.480 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[5]    ; clk          ; clk         ; 1.000        ; -0.071     ; 2.404      ;
; -1.480 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[5]   ; clk          ; clk         ; 1.000        ; -0.071     ; 2.404      ;
; -1.480 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[6]   ; clk          ; clk         ; 1.000        ; -0.071     ; 2.404      ;
; -1.480 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[7]   ; clk          ; clk         ; 1.000        ; -0.071     ; 2.404      ;
; -1.480 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[7]    ; clk          ; clk         ; 1.000        ; -0.071     ; 2.404      ;
; -1.480 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[6]    ; clk          ; clk         ; 1.000        ; -0.071     ; 2.404      ;
; -1.368 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[3]     ; clk          ; clk         ; 1.000        ; -0.119     ; 2.244      ;
; -1.310 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[1]   ; clk          ; clk         ; 1.000        ; -0.073     ; 2.232      ;
; -1.310 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[1]    ; clk          ; clk         ; 1.000        ; -0.073     ; 2.232      ;
; -1.310 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[0]   ; clk          ; clk         ; 1.000        ; -0.073     ; 2.232      ;
; -1.310 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[4]   ; clk          ; clk         ; 1.000        ; -0.073     ; 2.232      ;
; -1.310 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[2]   ; clk          ; clk         ; 1.000        ; -0.073     ; 2.232      ;
; -1.310 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[3]   ; clk          ; clk         ; 1.000        ; -0.073     ; 2.232      ;
; -1.310 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[0]    ; clk          ; clk         ; 1.000        ; -0.073     ; 2.232      ;
; -1.309 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[3]          ; clk          ; clk         ; 1.000        ; -0.060     ; 2.244      ;
; -1.271 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[4]          ; clk          ; clk         ; 1.000        ; -0.070     ; 2.196      ;
; -1.260 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[6]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.188      ;
; -1.260 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.188      ;
; -1.260 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[5]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.188      ;
; -1.260 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[7]     ; clk          ; clk         ; 1.000        ; -0.067     ; 2.188      ;
; -1.244 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.175      ;
; -1.244 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[4]    ; clk          ; clk         ; 1.000        ; -0.064     ; 2.175      ;
; -1.228 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[3]    ; clk          ; clk         ; 1.000        ; -0.073     ; 2.150      ;
; -1.228 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[1]   ; clk          ; clk         ; 1.000        ; -0.073     ; 2.150      ;
; -1.228 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[4]   ; clk          ; clk         ; 1.000        ; -0.073     ; 2.150      ;
; -1.228 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[2]    ; clk          ; clk         ; 1.000        ; -0.073     ; 2.150      ;
; -1.228 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[2]   ; clk          ; clk         ; 1.000        ; -0.073     ; 2.150      ;
; -1.228 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[3]   ; clk          ; clk         ; 1.000        ; -0.073     ; 2.150      ;
; -1.228 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[5]   ; clk          ; clk         ; 1.000        ; -0.073     ; 2.150      ;
; -1.174 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]    ; clk          ; clk         ; 1.000        ; -0.070     ; 2.099      ;
; -1.136 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[7]   ; clk          ; clk         ; 1.000        ; -0.073     ; 2.058      ;
; -1.136 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[6]   ; clk          ; clk         ; 1.000        ; -0.073     ; 2.058      ;
; -1.123 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[0]   ; clk          ; clk         ; 1.000        ; -0.068     ; 2.050      ;
; -1.123 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[1]   ; clk          ; clk         ; 1.000        ; -0.068     ; 2.050      ;
; -1.123 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[2]   ; clk          ; clk         ; 1.000        ; -0.068     ; 2.050      ;
; -1.123 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[4]   ; clk          ; clk         ; 1.000        ; -0.068     ; 2.050      ;
; -1.123 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[0]   ; clk          ; clk         ; 1.000        ; -0.068     ; 2.050      ;
; -1.085 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]    ; clk          ; clk         ; 1.000        ; -0.067     ; 2.013      ;
; -1.077 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[1]    ; clk          ; clk         ; 1.000        ; -0.068     ; 2.004      ;
; -1.077 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[1]   ; clk          ; clk         ; 1.000        ; -0.068     ; 2.004      ;
; -1.077 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[2]    ; clk          ; clk         ; 1.000        ; -0.068     ; 2.004      ;
; -1.077 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[2]   ; clk          ; clk         ; 1.000        ; -0.068     ; 2.004      ;
; -1.077 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[3]   ; clk          ; clk         ; 1.000        ; -0.068     ; 2.004      ;
; -1.077 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[4]   ; clk          ; clk         ; 1.000        ; -0.068     ; 2.004      ;
; -1.077 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[5]   ; clk          ; clk         ; 1.000        ; -0.068     ; 2.004      ;
; -1.075 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[0]    ; clk          ; clk         ; 1.000        ; -0.068     ; 2.002      ;
; -1.075 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[4]    ; clk          ; clk         ; 1.000        ; -0.068     ; 2.002      ;
; -1.075 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[0] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.002      ;
; -1.075 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[2] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.002      ;
; -1.075 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[4] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.002      ;
; -1.075 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[6] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.002      ;
; -1.075 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[1] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.002      ;
; -1.075 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[3] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.002      ;
; -1.075 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[5] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.002      ;
; -1.075 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[7] ; clk          ; clk         ; 1.000        ; -0.068     ; 2.002      ;
; -1.069 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]      ; clk          ; clk         ; 1.000        ; -0.065     ; 1.999      ;
; -1.069 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]      ; clk          ; clk         ; 1.000        ; -0.065     ; 1.999      ;
; -1.069 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]      ; clk          ; clk         ; 1.000        ; -0.065     ; 1.999      ;
; -1.069 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]      ; clk          ; clk         ; 1.000        ; -0.065     ; 1.999      ;
; -1.024 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[5]    ; clk          ; clk         ; 1.000        ; -0.072     ; 1.947      ;
; -1.024 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[6]    ; clk          ; clk         ; 1.000        ; -0.072     ; 1.947      ;
; -1.024 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[0]      ; clk          ; clk         ; 1.000        ; -0.072     ; 1.947      ;
; -1.024 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]      ; clk          ; clk         ; 1.000        ; -0.072     ; 1.947      ;
; -1.024 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]      ; clk          ; clk         ; 1.000        ; -0.072     ; 1.947      ;
; -1.024 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]      ; clk          ; clk         ; 1.000        ; -0.072     ; 1.947      ;
; -1.024 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[6]      ; clk          ; clk         ; 1.000        ; -0.072     ; 1.947      ;
; -1.024 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[7]      ; clk          ; clk         ; 1.000        ; -0.072     ; 1.947      ;
; -1.004 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[0]   ; clk          ; clk         ; 1.000        ; -0.071     ; 1.928      ;
; -1.004 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[2]   ; clk          ; clk         ; 1.000        ; -0.071     ; 1.928      ;
; -1.004 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[4]   ; clk          ; clk         ; 1.000        ; -0.071     ; 1.928      ;
; -1.004 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]   ; clk          ; clk         ; 1.000        ; -0.071     ; 1.928      ;
; -1.004 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[0]   ; clk          ; clk         ; 1.000        ; -0.071     ; 1.928      ;
; -1.004 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]   ; clk          ; clk         ; 1.000        ; -0.071     ; 1.928      ;
; -1.004 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[3]   ; clk          ; clk         ; 1.000        ; -0.071     ; 1.928      ;
; -1.004 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[5]   ; clk          ; clk         ; 1.000        ; -0.071     ; 1.928      ;
; -1.004 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[6]   ; clk          ; clk         ; 1.000        ; -0.071     ; 1.928      ;
; -1.004 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[7]   ; clk          ; clk         ; 1.000        ; -0.071     ; 1.928      ;
; -1.004 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[7]   ; clk          ; clk         ; 1.000        ; -0.071     ; 1.928      ;
; -0.989 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[0]          ; clk          ; clk         ; 1.000        ; -0.060     ; 1.924      ;
; -0.989 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[7]      ; clk          ; clk         ; 1.000        ; -0.060     ; 1.924      ;
; -0.972 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[7]    ; clk          ; clk         ; 1.000        ; -0.068     ; 1.899      ;
; -0.972 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[7]   ; clk          ; clk         ; 1.000        ; -0.068     ; 1.899      ;
; -0.972 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[6]   ; clk          ; clk         ; 1.000        ; -0.068     ; 1.899      ;
; -0.972 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[5]    ; clk          ; clk         ; 1.000        ; -0.068     ; 1.899      ;
; -0.972 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[5]   ; clk          ; clk         ; 1.000        ; -0.068     ; 1.899      ;
; -0.972 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[6]    ; clk          ; clk         ; 1.000        ; -0.068     ; 1.899      ;
; -0.972 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[4]    ; clk          ; clk         ; 1.000        ; -0.068     ; 1.899      ;
; -0.971 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[0]   ; clk          ; clk         ; 1.000        ; -0.069     ; 1.897      ;
; -0.971 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[1]   ; clk          ; clk         ; 1.000        ; -0.069     ; 1.897      ;
; -0.971 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[3]   ; clk          ; clk         ; 1.000        ; -0.069     ; 1.897      ;
; -0.971 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[4]   ; clk          ; clk         ; 1.000        ; -0.069     ; 1.897      ;
; -0.971 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[5]   ; clk          ; clk         ; 1.000        ; -0.069     ; 1.897      ;
; -0.971 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[0] ; clk          ; clk         ; 1.000        ; -0.069     ; 1.897      ;
; -0.971 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[1] ; clk          ; clk         ; 1.000        ; -0.069     ; 1.897      ;
+--------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                  ;
+-------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.876 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|reg_s8:Z_FLG|output          ; clk          ; clk         ; 0.000        ; 0.044      ; 1.097      ;
; 0.876 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|reg_s8:S_FLG|output          ; clk          ; clk         ; 0.000        ; 0.044      ; 1.097      ;
; 1.275 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[0]      ; clk          ; clk         ; 0.000        ; 0.106      ; 1.558      ;
; 1.275 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[1]      ; clk          ; clk         ; 0.000        ; 0.106      ; 1.558      ;
; 1.275 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[2]      ; clk          ; clk         ; 0.000        ; 0.106      ; 1.558      ;
; 1.281 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]    ; clk          ; clk         ; 0.000        ; 0.098      ; 1.556      ;
; 1.281 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]    ; clk          ; clk         ; 0.000        ; 0.098      ; 1.556      ;
; 1.281 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[1]          ; clk          ; clk         ; 0.000        ; 0.098      ; 1.556      ;
; 1.281 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[2]          ; clk          ; clk         ; 0.000        ; 0.098      ; 1.556      ;
; 1.281 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[7]          ; clk          ; clk         ; 0.000        ; 0.098      ; 1.556      ;
; 1.287 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[2]     ; clk          ; clk         ; 0.000        ; 0.293      ; 1.757      ;
; 1.287 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[1]     ; clk          ; clk         ; 0.000        ; 0.293      ; 1.757      ;
; 1.362 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|reg_s8:C_FLG|output          ; clk          ; clk         ; 0.000        ; 0.001      ; 1.540      ;
; 1.382 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[0]     ; clk          ; clk         ; 0.000        ; -0.001     ; 1.558      ;
; 1.468 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[7]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.742      ;
; 1.468 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[7]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.742      ;
; 1.468 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[6]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.742      ;
; 1.468 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[5]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.742      ;
; 1.468 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[5]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.742      ;
; 1.468 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[6]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.742      ;
; 1.468 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[4]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.742      ;
; 1.483 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[2]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.757      ;
; 1.483 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[6]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.757      ;
; 1.483 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[7]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.757      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[0]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[1]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[3]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[4]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[5]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[0] ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[1] ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[2] ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[3] ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[4] ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[5] ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[6] ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.484 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[7] ; clk          ; clk         ; 0.000        ; 0.097      ; 1.758      ;
; 1.494 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[0]          ; clk          ; clk         ; 0.000        ; 0.105      ; 1.776      ;
; 1.494 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[7]      ; clk          ; clk         ; 0.000        ; 0.105      ; 1.776      ;
; 1.496 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[5]    ; clk          ; clk         ; 0.000        ; 0.093      ; 1.766      ;
; 1.496 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[6]    ; clk          ; clk         ; 0.000        ; 0.093      ; 1.766      ;
; 1.496 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[0]      ; clk          ; clk         ; 0.000        ; 0.093      ; 1.766      ;
; 1.496 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]      ; clk          ; clk         ; 0.000        ; 0.093      ; 1.766      ;
; 1.496 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]      ; clk          ; clk         ; 0.000        ; 0.093      ; 1.766      ;
; 1.496 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]      ; clk          ; clk         ; 0.000        ; 0.093      ; 1.766      ;
; 1.496 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[6]      ; clk          ; clk         ; 0.000        ; 0.093      ; 1.766      ;
; 1.496 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[7]      ; clk          ; clk         ; 0.000        ; 0.093      ; 1.766      ;
; 1.513 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[0]   ; clk          ; clk         ; 0.000        ; 0.095      ; 1.785      ;
; 1.513 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[2]   ; clk          ; clk         ; 0.000        ; 0.095      ; 1.785      ;
; 1.513 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[4]   ; clk          ; clk         ; 0.000        ; 0.095      ; 1.785      ;
; 1.513 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]   ; clk          ; clk         ; 0.000        ; 0.095      ; 1.785      ;
; 1.513 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[0]   ; clk          ; clk         ; 0.000        ; 0.095      ; 1.785      ;
; 1.513 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]   ; clk          ; clk         ; 0.000        ; 0.095      ; 1.785      ;
; 1.513 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[3]   ; clk          ; clk         ; 0.000        ; 0.095      ; 1.785      ;
; 1.513 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[5]   ; clk          ; clk         ; 0.000        ; 0.095      ; 1.785      ;
; 1.513 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[6]   ; clk          ; clk         ; 0.000        ; 0.095      ; 1.785      ;
; 1.513 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[7]   ; clk          ; clk         ; 0.000        ; 0.095      ; 1.785      ;
; 1.513 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[7]   ; clk          ; clk         ; 0.000        ; 0.095      ; 1.785      ;
; 1.557 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[1]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.831      ;
; 1.557 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[1]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.831      ;
; 1.557 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[2]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.831      ;
; 1.557 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[2]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.831      ;
; 1.557 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[3]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.831      ;
; 1.557 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[4]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.831      ;
; 1.557 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[5]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.831      ;
; 1.563 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]    ; clk          ; clk         ; 0.000        ; 0.098      ; 1.838      ;
; 1.570 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[0]    ; clk          ; clk         ; 0.000        ; 0.098      ; 1.845      ;
; 1.570 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[4]    ; clk          ; clk         ; 0.000        ; 0.098      ; 1.845      ;
; 1.570 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[0] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.845      ;
; 1.570 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[2] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.845      ;
; 1.570 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[4] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.845      ;
; 1.570 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[6] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.845      ;
; 1.570 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[1] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.845      ;
; 1.570 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[3] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.845      ;
; 1.570 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[5] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.845      ;
; 1.570 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[7] ; clk          ; clk         ; 0.000        ; 0.098      ; 1.845      ;
; 1.576 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]      ; clk          ; clk         ; 0.000        ; 0.100      ; 1.853      ;
; 1.576 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]      ; clk          ; clk         ; 0.000        ; 0.100      ; 1.853      ;
; 1.576 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]      ; clk          ; clk         ; 0.000        ; 0.100      ; 1.853      ;
; 1.576 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]      ; clk          ; clk         ; 0.000        ; 0.100      ; 1.853      ;
; 1.610 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[0]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.884      ;
; 1.610 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[1]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.884      ;
; 1.610 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[2]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.884      ;
; 1.610 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[4]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.884      ;
; 1.610 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[0]   ; clk          ; clk         ; 0.000        ; 0.097      ; 1.884      ;
; 1.619 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[7]   ; clk          ; clk         ; 0.000        ; 0.092      ; 1.888      ;
; 1.619 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[6]   ; clk          ; clk         ; 0.000        ; 0.092      ; 1.888      ;
; 1.692 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]    ; clk          ; clk         ; 0.000        ; 0.095      ; 1.964      ;
; 1.693 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[6]     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.968      ;
; 1.693 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.968      ;
; 1.693 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[5]     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.968      ;
; 1.693 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[7]     ; clk          ; clk         ; 0.000        ; 0.098      ; 1.968      ;
; 1.703 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[4]          ; clk          ; clk         ; 0.000        ; 0.095      ; 1.975      ;
; 1.720 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[3]    ; clk          ; clk         ; 0.000        ; 0.092      ; 1.989      ;
; 1.720 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[1]   ; clk          ; clk         ; 0.000        ; 0.092      ; 1.989      ;
; 1.720 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[4]   ; clk          ; clk         ; 0.000        ; 0.092      ; 1.989      ;
; 1.720 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[2]    ; clk          ; clk         ; 0.000        ; 0.092      ; 1.989      ;
; 1.720 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[2]   ; clk          ; clk         ; 0.000        ; 0.092      ; 1.989      ;
; 1.720 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[3]   ; clk          ; clk         ; 0.000        ; 0.092      ; 1.989      ;
; 1.720 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[5]   ; clk          ; clk         ; 0.000        ; 0.092      ; 1.989      ;
+-------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                    ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.ADCR0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.ADCR1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.AND0                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.AND1                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Branch                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CLRC0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CLRC1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call7                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call8                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call9                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CallA                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CallB                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CallC                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CallD                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.DECA0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.DECA1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.DECX                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.INCX                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Inc1                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Inc2                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Inc3                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA0_X                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA1_X                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA2_X                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA3_X                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA7                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA8                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA9                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAAA                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI7                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI7                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.MOVAD0                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.MOVDA0                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET0                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET1                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET2                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET3                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET4                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET5                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET6                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET7                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RORC0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RORC1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RORC2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Reset                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.SETC0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.SETC1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.SP_DEC                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.SP_INC                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA7                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA8                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.catch_exeception                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.empty                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.initialize                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.op_Fetch_Init                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.op_decode                                                                           ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.ADCR0'                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------+
; -0.521 ; -0.521       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ;
; -0.520 ; -0.520       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[7]|datac                  ;
; -0.519 ; -0.519       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ;
; -0.518 ; -0.518       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[4]|datac                  ;
; -0.517 ; -0.517       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[6]|datac                  ;
; -0.516 ; -0.516       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[1]|datad                  ;
; -0.516 ; -0.516       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ;
; -0.515 ; -0.515       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[2]|datad                  ;
; -0.509 ; -0.509       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[0]|datad                  ;
; -0.509 ; -0.509       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[3]|datad                  ;
; -0.509 ; -0.509       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[5]|datad                  ;
; -0.496 ; -0.496       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ;
; -0.495 ; -0.495       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0clkctrl|inclk[0]             ;
; -0.495 ; -0.495       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0clkctrl|outclk               ;
; -0.495 ; -0.495       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ;
; -0.489 ; -0.489       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ;
; -0.489 ; -0.489       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ;
; -0.489 ; -0.489       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ;
; -0.454 ; -0.454       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|combout                     ;
; -0.255 ; -0.255       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|combout                     ;
; -0.222 ; -0.222       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ;
; -0.221 ; -0.221       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ;
; -0.221 ; -0.221       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ;
; -0.216 ; -0.216       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ;
; -0.215 ; -0.215       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0clkctrl|inclk[0]             ;
; -0.215 ; -0.215       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0clkctrl|outclk               ;
; -0.215 ; -0.215       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ;
; -0.202 ; -0.202       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[5]|datad                  ;
; -0.201 ; -0.201       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[0]|datad                  ;
; -0.201 ; -0.201       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[3]|datad                  ;
; -0.196 ; -0.196       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[2]|datad                  ;
; -0.195 ; -0.195       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[1]|datad                  ;
; -0.194 ; -0.194       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[6]|datac                  ;
; -0.194 ; -0.194       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ;
; -0.192 ; -0.192       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[4]|datac                  ;
; -0.191 ; -0.191       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ;
; -0.190 ; -0.190       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[7]|datac                  ;
; -0.189 ; -0.189       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datad                       ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datac                       ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datab                       ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr120~0|combout                         ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr119~0|datad                           ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr118|datab                             ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr120~0|datab                           ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr118|combout                           ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr119~0|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|state.ADCR0|q                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|state.ADCR0|q                               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr119~0|combout                         ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr118|combout                           ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr120~0|datab                           ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr118|datab                             ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr119~0|datad                           ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr120~0|combout                         ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datab                       ;
; 0.597  ; 0.597        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datac                       ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datad                       ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.Call7'                                                                 ;
+-------+--------------+----------------+------------------+----------------------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+----------------------------+------------+------------------------------------+
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[11]|datac       ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[3]|datad        ;
; 0.374 ; 0.374        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[4]|datad        ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[11]     ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[2]|datad        ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[0]|datad        ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1clkctrl|inclk[0]  ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1clkctrl|outclk    ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[3]      ;
; 0.394 ; 0.394        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[4]      ;
; 0.399 ; 0.399        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[2]      ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1|datab            ;
; 0.400 ; 0.400        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[0]      ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~0|dataa            ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1|combout          ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr105~0|dataa           ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~0|combout          ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0|combout         ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr107~0|datab           ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr107~0|combout         ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|addrSel[1]          ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|writeEnable~0|combout       ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0clkctrl|inclk[0] ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0clkctrl|outclk   ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|addrSel[0]|datac            ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|addrSel[0]          ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|addrSel[1]|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|state.Call7|q               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|state.Call7|q               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable~0|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable~0|datac         ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|addrSel[1]|datad            ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|addrSel[0]          ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|addrSel[0]|datac            ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0clkctrl|inclk[0] ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0clkctrl|outclk   ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|writeEnable~0|combout       ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|addrSel[1]          ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr107~0|combout         ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0|combout         ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr107~0|datab           ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr105~0|dataa           ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~0|combout          ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~0|dataa            ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1|combout          ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1|datab            ;
; 0.597 ; 0.597        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[0]      ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[2]      ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[3]      ;
; 0.602 ; 0.602        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[4]      ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1clkctrl|inclk[0]  ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1clkctrl|outclk    ;
; 0.617 ; 0.617        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[0]|datad        ;
; 0.618 ; 0.618        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[2]|datad        ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[3]|datad        ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[4]|datad        ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[11]     ;
; 0.624 ; 0.624        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[11]|datac       ;
+-------+--------------+----------------+------------------+----------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.ADCR1'                                                                        ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr78~0|datab                   ;
; 0.418 ; 0.418        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[11]|datac              ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[3]|datad               ;
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[4]|datad               ;
; 0.420 ; 0.420        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[11]            ;
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[2]|datad               ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[0]|datad               ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr78~0|combout                 ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr71~1clkctrl|inclk[0]         ;
; 0.438 ; 0.438        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr71~1clkctrl|outclk           ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[3]             ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[4]             ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr111~0|combout                ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[2]             ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[0]             ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr111~0|datad                  ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0|combout              ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|Selector180~0|dataa                ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.STAA4_3599            ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0clkctrl|inclk[0]      ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0clkctrl|outclk        ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr71~1|combout                 ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAA4_4049            ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAI1_3869            ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDSI4_3689            ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDXI1_3819            ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDXI4_3789            ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDSI1_3719            ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.STAA1_3629            ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.Call1_3149            ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.Call4_3119            ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.CallD_3029            ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAA1_4079            ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.RET5_2959             ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.takeBranch1_3239      ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.takeBranch4_3209      ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr97~2|datab                   ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr71~1|datac                   ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.STAA4_3599|datad              ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.catch_exeception_2889 ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr97~2|combout                 ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA4_4049|datad              ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAI1_3869|datad              ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDSI4_3689|datad              ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDXI1_3819|datad              ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDXI4_3789|datad              ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.catch_exeception_2889|datac   ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDSI1_3719|datad              ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.STAA1_3629|datad              ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call1_3149|datad              ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call4_3119|datad              ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.CallD_3029|datad              ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA1_4079|datad              ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.RET5_2959|datad               ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.op_Fetch_Init_4129|datac      ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.takeBranch1_3239|datad        ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.takeBranch4_3209|datad        ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call9_3069|datac              ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.CallB_3049|datac              ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA8_4009|datac              ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.RET1_2999|datac               ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAA8_4009            ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAI4_3839|datac              ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.Call9_3069            ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.CallB_3049            ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAI4_3839            ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.RET1_2999             ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.Call9_3069            ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.CallB_3049            ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.RET1_2999             ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call9_3069|datac              ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.CallB_3049|datac              ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA8_4009|datac              ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAI4_3839|datac              ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.RET1_2999|datac               ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.op_Fetch_Init_4129|datac      ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAI4_3839            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call1_3149|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call4_3119|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.CallD_3029|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA1_4079|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.RET5_2959|datad               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.takeBranch1_3239|datad        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.takeBranch4_3209|datad        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|state.ADCR1|q                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|state.ADCR1|q                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAA8_4009            ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA4_4049|datad              ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDSI1_3719|datad              ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDSI4_3689|datad              ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.STAA1_3629|datad              ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAI1_3869|datad              ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDXI1_3819|datad              ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDXI4_3789|datad              ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.catch_exeception_2889|datac   ;
; 0.506 ; 0.506        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.catch_exeception_2889 ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr97~2|combout                 ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.STAA4_3599|datad              ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0[*]   ; clk        ; 7.751 ; 7.728 ; Rise       ; clk             ;
;  led0[0]  ; clk        ; 7.643 ; 7.728 ; Rise       ; clk             ;
;  led0[1]  ; clk        ; 7.637 ; 7.556 ; Rise       ; clk             ;
;  led0[2]  ; clk        ; 7.751 ; 7.624 ; Rise       ; clk             ;
;  led0[3]  ; clk        ; 7.740 ; 7.622 ; Rise       ; clk             ;
;  led0[4]  ; clk        ; 7.690 ; 7.674 ; Rise       ; clk             ;
;  led0[5]  ; clk        ; 7.584 ; 7.549 ; Rise       ; clk             ;
;  led0[6]  ; clk        ; 6.603 ; 6.517 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 7.387 ; 7.353 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 6.878 ; 6.886 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 7.387 ; 7.353 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 6.903 ; 6.795 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 6.269 ; 6.252 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 6.716 ; 6.656 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 6.862 ; 6.861 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 6.486 ; 6.432 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 7.887 ; 7.848 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 7.819 ; 7.848 ; Rise       ; clk             ;
;  led2[1]  ; clk        ; 6.967 ; 6.860 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 7.832 ; 7.677 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 7.887 ; 7.817 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 7.551 ; 7.593 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 7.663 ; 7.588 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 7.771 ; 7.684 ; Rise       ; clk             ;
; led3[*]   ; clk        ; 7.474 ; 7.531 ; Rise       ; clk             ;
;  led3[0]  ; clk        ; 7.161 ; 7.183 ; Rise       ; clk             ;
;  led3[1]  ; clk        ; 7.459 ; 7.517 ; Rise       ; clk             ;
;  led3[2]  ; clk        ; 7.474 ; 7.531 ; Rise       ; clk             ;
;  led3[3]  ; clk        ; 7.359 ; 7.319 ; Rise       ; clk             ;
;  led3[4]  ; clk        ; 6.871 ; 6.906 ; Rise       ; clk             ;
;  led3[5]  ; clk        ; 7.451 ; 7.480 ; Rise       ; clk             ;
;  led3[6]  ; clk        ; 7.111 ; 7.109 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0[*]   ; clk        ; 5.909 ; 5.880 ; Rise       ; clk             ;
;  led0[0]  ; clk        ; 6.835 ; 6.891 ; Rise       ; clk             ;
;  led0[1]  ; clk        ; 6.833 ; 6.796 ; Rise       ; clk             ;
;  led0[2]  ; clk        ; 6.959 ; 6.877 ; Rise       ; clk             ;
;  led0[3]  ; clk        ; 6.887 ; 6.849 ; Rise       ; clk             ;
;  led0[4]  ; clk        ; 6.886 ; 6.884 ; Rise       ; clk             ;
;  led0[5]  ; clk        ; 6.793 ; 6.789 ; Rise       ; clk             ;
;  led0[6]  ; clk        ; 5.909 ; 5.880 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 5.783 ; 5.726 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 6.283 ; 6.328 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 6.823 ; 6.879 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 6.392 ; 6.444 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 5.783 ; 5.726 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 6.258 ; 6.134 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 6.397 ; 6.367 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 5.999 ; 5.963 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 6.310 ; 6.237 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 6.522 ; 6.548 ; Rise       ; clk             ;
;  led2[1]  ; clk        ; 6.384 ; 6.331 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 6.370 ; 6.315 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 6.575 ; 6.512 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 6.349 ; 6.301 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 6.362 ; 6.393 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 6.310 ; 6.237 ; Rise       ; clk             ;
; led3[*]   ; clk        ; 6.252 ; 6.192 ; Rise       ; clk             ;
;  led3[0]  ; clk        ; 6.466 ; 6.477 ; Rise       ; clk             ;
;  led3[1]  ; clk        ; 6.573 ; 6.536 ; Rise       ; clk             ;
;  led3[2]  ; clk        ; 6.642 ; 6.583 ; Rise       ; clk             ;
;  led3[3]  ; clk        ; 6.444 ; 6.400 ; Rise       ; clk             ;
;  led3[4]  ; clk        ; 6.361 ; 6.340 ; Rise       ; clk             ;
;  led3[5]  ; clk        ; 6.735 ; 6.773 ; Rise       ; clk             ;
;  led3[6]  ; clk        ; 6.252 ; 6.192 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                   ;
+------------+-----------------+----------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note                    ;
+------------+-----------------+----------------------------+-------------------------+
; INF MHz    ; 190.62 MHz      ; ctrl_s8:U_CTRL|state.ADCR1 ; limit due to hold check ;
; INF MHz    ; 175.93 MHz      ; ctrl_s8:U_CTRL|state.Call7 ; limit due to hold check ;
; 181.65 MHz ; 181.65 MHz      ; clk                        ;                         ;
; 208.42 MHz ; 208.42 MHz      ; ctrl_s8:U_CTRL|state.ADCR0 ;                         ;
+------------+-----------------+----------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; ctrl_s8:U_CTRL|state.ADCR0 ; -7.599 ; -47.752       ;
; clk                        ; -7.244 ; -841.359      ;
; ctrl_s8:U_CTRL|state.ADCR1 ; -0.809 ; -2.508        ;
; ctrl_s8:U_CTRL|state.Call7 ; -0.737 ; -2.484        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; ctrl_s8:U_CTRL|state.ADCR1 ; -3.021 ; -11.201       ;
; ctrl_s8:U_CTRL|state.Call7 ; -2.837 ; -8.072        ;
; ctrl_s8:U_CTRL|state.ADCR0 ; -1.745 ; -12.115       ;
; clk                        ; 0.101  ; 0.000         ;
+----------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -1.463 ; -110.286             ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.780 ; 0.000                ;
+-------+-------+----------------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -3.000 ; -254.522      ;
; ctrl_s8:U_CTRL|state.ADCR0 ; -0.361 ; -11.056       ;
; ctrl_s8:U_CTRL|state.ADCR1 ; 0.431  ; 0.000         ;
; ctrl_s8:U_CTRL|state.Call7 ; 0.452  ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ctrl_s8:U_CTRL|state.ADCR0'                                                                                                                                                             ;
+--------+-----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                            ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -7.599 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.027     ; 6.489      ;
; -7.415 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.157      ; 6.489      ;
; -7.174 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.030     ; 6.061      ;
; -6.990 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.154      ; 6.061      ;
; -6.808 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.030     ; 5.695      ;
; -6.721 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.150     ; 5.488      ;
; -6.712 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.032     ; 5.597      ;
; -6.624 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.154      ; 5.695      ;
; -6.537 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.034      ; 5.488      ;
; -6.528 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.152      ; 5.597      ;
; -6.410 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.152     ; 5.845      ;
; -6.345 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.155     ; 5.777      ;
; -6.300 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.015     ; 6.478      ;
; -6.226 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.032      ; 5.845      ;
; -6.201 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.157     ; 5.631      ;
; -6.194 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.155     ; 5.626      ;
; -6.180 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.275     ; 5.492      ;
; -6.161 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.029      ; 5.777      ;
; -6.116 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.169      ; 6.478      ;
; -6.107 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.135     ; 6.277      ;
; -6.017 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.027      ; 5.631      ;
; -6.010 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.029      ; 5.626      ;
; -5.996 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.091     ; 5.492      ;
; -5.923 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.049      ; 6.277      ;
; -5.875 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.018     ; 6.050      ;
; -5.691 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.166      ; 6.050      ;
; -5.680 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.138     ; 5.847      ;
; -5.603 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.144     ; 5.752      ;
; -5.600 ; internalArch_s8:U_inArch|REG:ALU_r|output[6]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.832      ; 5.839      ;
; -5.590 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.141     ; 5.742      ;
; -5.574 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.836      ; 5.817      ;
; -5.566 ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.839      ; 5.812      ;
; -5.526 ; internalArch_s8:U_inArch|regWidth_s8:A|output[7]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.839      ; 5.772      ;
; -5.511 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[7] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.837      ; 5.755      ;
; -5.509 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.018     ; 5.684      ;
; -5.496 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.046      ; 5.847      ;
; -5.470 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[7] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.836      ; 5.713      ;
; -5.457 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.144     ; 5.606      ;
; -5.423 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.837      ; 5.667      ;
; -5.419 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.837      ; 5.663      ;
; -5.419 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.040      ; 5.752      ;
; -5.413 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.020     ; 5.586      ;
; -5.406 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.043      ; 5.742      ;
; -5.403 ; internalArch_s8:U_inArch|REG:ALU_r|output[7]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.835      ; 5.645      ;
; -5.398 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.837      ; 5.642      ;
; -5.386 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.138     ; 5.553      ;
; -5.369 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.837      ; 5.613      ;
; -5.353 ; internalArch_s8:U_inArch|regWidth_s8:A|output[6]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.839      ; 5.599      ;
; -5.350 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.043     ; 5.502      ;
; -5.327 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.264     ; 5.356      ;
; -5.326 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.146     ; 5.473      ;
; -5.325 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.166      ; 5.684      ;
; -5.322 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.258     ; 5.369      ;
; -5.321 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.140     ; 5.486      ;
; -5.319 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.046     ; 5.468      ;
; -5.305 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.048     ; 5.452      ;
; -5.284 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.712      ; 6.073      ;
; -5.273 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.040      ; 5.606      ;
; -5.269 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.837      ; 5.513      ;
; -5.268 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.837      ; 5.512      ;
; -5.259 ; internalArch_s8:U_inArch|REG:ALU_r|output[2]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.835      ; 5.501      ;
; -5.250 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.143     ; 5.403      ;
; -5.246 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.836      ; 5.489      ;
; -5.241 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.138     ; 5.296      ;
; -5.229 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.164      ; 5.586      ;
; -5.220 ; internalArch_s8:U_inArch|REG:ALU_r|output[5]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.832      ; 5.459      ;
; -5.208 ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.832      ; 5.447      ;
; -5.202 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.046      ; 5.553      ;
; -5.199 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.046     ; 5.348      ;
; -5.193 ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.839      ; 5.439      ;
; -5.180 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.140     ; 5.336      ;
; -5.172 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.143     ; 5.325      ;
; -5.166 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.141      ; 5.502      ;
; -5.159 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.837      ; 5.403      ;
; -5.147 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.833      ; 5.387      ;
; -5.143 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.080     ; 5.356      ;
; -5.142 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.038      ; 5.473      ;
; -5.138 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.074     ; 5.369      ;
; -5.137 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.044      ; 5.486      ;
; -5.135 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.138      ; 5.468      ;
; -5.134 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.837      ; 5.378      ;
; -5.133 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.158     ; 5.290      ;
; -5.132 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.711      ; 5.920      ;
; -5.128 ; internalArch_s8:U_inArch|REG:ALU_r|output[4]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.836      ; 5.371      ;
; -5.121 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.136      ; 5.452      ;
; -5.106 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[6]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.839      ; 5.352      ;
; -5.102 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.832      ; 5.341      ;
; -5.098 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.837      ; 5.342      ;
; -5.094 ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.707      ; 5.878      ;
; -5.081 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.837      ; 5.325      ;
; -5.066 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.041      ; 5.403      ;
; -5.060 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.145     ; 5.211      ;
; -5.057 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.046      ; 5.296      ;
; -5.045 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.712      ; 5.834      ;
; -5.043 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.166     ; 5.072      ;
; -5.040 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.160     ; 5.195      ;
; -5.030 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.837      ; 5.274      ;
; -5.015 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.138      ; 5.348      ;
; -5.003 ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.839      ; 5.249      ;
; -4.996 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.044      ; 5.336      ;
+--------+-----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                     ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                 ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -7.244 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.996     ; 5.733      ;
; -7.060 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.812     ; 5.733      ;
; -6.819 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.999     ; 5.305      ;
; -6.746 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.205     ; 5.026      ;
; -6.635 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.815     ; 5.305      ;
; -6.602 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.202     ; 4.885      ;
; -6.562 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[3]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.206     ; 4.841      ;
; -6.537 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.206     ; 4.816      ;
; -6.520 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[1]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.201     ; 4.804      ;
; -6.514 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.083     ; 4.916      ;
; -6.495 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.205     ; 4.775      ;
; -6.477 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.206     ; 4.756      ;
; -6.473 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.206     ; 4.752      ;
; -6.472 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.999     ; 4.958      ;
; -6.461 ; ctrl_s8:U_CTRL|writeEnable[11] ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.119     ; 4.827      ;
; -6.419 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.938     ; 4.966      ;
; -6.370 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.080     ; 4.775      ;
; -6.357 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.001     ; 4.841      ;
; -6.336 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[0]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.206     ; 4.615      ;
; -6.330 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[3]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.084     ; 4.731      ;
; -6.312 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[5]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.206     ; 4.591      ;
; -6.305 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.084     ; 4.706      ;
; -6.300 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[5]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.209     ; 4.576      ;
; -6.297 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[6]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.206     ; 4.576      ;
; -6.291 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[4]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.206     ; 4.570      ;
; -6.288 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.815     ; 4.958      ;
; -6.288 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[1]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.079     ; 4.694      ;
; -6.282 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[1]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.206     ; 4.561      ;
; -6.277 ; ctrl_s8:U_CTRL|writeEnable[11] ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.935     ; 4.827      ;
; -6.263 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.083     ; 4.665      ;
; -6.250 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[0]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.201     ; 4.534      ;
; -6.250 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.201     ; 4.534      ;
; -6.250 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[3]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.201     ; 4.534      ;
; -6.250 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[4]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.201     ; 4.534      ;
; -6.250 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[5]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.201     ; 4.534      ;
; -6.250 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[6]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.201     ; 4.534      ;
; -6.250 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.201     ; 4.534      ;
; -6.245 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.084     ; 4.646      ;
; -6.241 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.084     ; 4.642      ;
; -6.237 ; ctrl_s8:U_CTRL|addrSel[0]      ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_datain_reg0 ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.921     ; 4.826      ;
; -6.235 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.754     ; 4.966      ;
; -6.173 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.817     ; 4.841      ;
; -6.104 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[0]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.084     ; 4.505      ;
; -6.080 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[5]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.084     ; 4.481      ;
; -6.070 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[4]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.201     ; 4.354      ;
; -6.068 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[5]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.087     ; 4.466      ;
; -6.065 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[6]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.084     ; 4.466      ;
; -6.059 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[4]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.084     ; 4.460      ;
; -6.050 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[1]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.084     ; 4.451      ;
; -6.031 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[0]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.079     ; 4.437      ;
; -6.031 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.079     ; 4.437      ;
; -6.031 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[3]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.079     ; 4.437      ;
; -6.031 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[4]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.079     ; 4.437      ;
; -6.031 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[5]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.079     ; 4.437      ;
; -6.031 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[6]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.079     ; 4.437      ;
; -6.031 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.079     ; 4.437      ;
; -6.005 ; ctrl_s8:U_CTRL|addrSel[1]      ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_datain_reg0 ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.799     ; 4.716      ;
; -5.994 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.941     ; 4.538      ;
; -5.872 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.201     ; 4.156      ;
; -5.838 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[4]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.079     ; 4.244      ;
; -5.810 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.757     ; 4.538      ;
; -5.787 ; ctrl_s8:U_CTRL|addrSel[0]      ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_we_reg      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.925     ; 4.372      ;
; -5.738 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.933     ; 4.290      ;
; -5.729 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.941     ; 4.273      ;
; -5.729 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.936     ; 4.278      ;
; -5.728 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.939     ; 4.274      ;
; -5.712 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.939     ; 4.258      ;
; -5.679 ; ctrl_s8:U_CTRL|writeEnable[0]  ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.940     ; 4.224      ;
; -5.664 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.938     ; 4.211      ;
; -5.663 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.936     ; 4.212      ;
; -5.659 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.941     ; 4.203      ;
; -5.658 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.939     ; 4.204      ;
; -5.655 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[6]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.209     ; 3.931      ;
; -5.652 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.941     ; 4.196      ;
; -5.641 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.936     ; 4.190      ;
; -5.640 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -2.079     ; 4.046      ;
; -5.608 ; ctrl_s8:U_CTRL|writeEnable[2]  ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.937     ; 4.156      ;
; -5.600 ; ctrl_s8:U_CTRL|writeEnable[0]  ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.940     ; 4.145      ;
; -5.596 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[5]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.937     ; 4.144      ;
; -5.590 ; ctrl_s8:U_CTRL|writeEnable[2]  ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.937     ; 4.138      ;
; -5.559 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.937     ; 4.107      ;
; -5.555 ; ctrl_s8:U_CTRL|addrSel[1]      ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_we_reg      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.803     ; 4.262      ;
; -5.554 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.749     ; 4.290      ;
; -5.545 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.757     ; 4.273      ;
; -5.545 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.752     ; 4.278      ;
; -5.544 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.755     ; 4.274      ;
; -5.541 ; ctrl_s8:U_CTRL|writeEnable[2]  ; regWidth_s8:U_OUT1|output[6]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.937     ; 4.089      ;
; -5.532 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.943     ; 4.074      ;
; -5.528 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.755     ; 4.258      ;
; -5.516 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.938     ; 4.063      ;
; -5.515 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[5]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.938     ; 4.062      ;
; -5.511 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.941     ; 4.055      ;
; -5.502 ; ctrl_s8:U_CTRL|writeEnable[0]  ; regWidth_s8:U_OUT0|output[1]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.935     ; 4.052      ;
; -5.502 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.943     ; 4.044      ;
; -5.495 ; ctrl_s8:U_CTRL|writeEnable[0]  ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.756     ; 4.224      ;
; -5.480 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.754     ; 4.211      ;
; -5.479 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.752     ; 4.212      ;
; -5.477 ; ctrl_s8:U_CTRL|writeEnable[11] ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -2.056     ; 3.906      ;
; -5.475 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.757     ; 4.203      ;
; -5.474 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.755     ; 4.204      ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ctrl_s8:U_CTRL|state.ADCR1'                                                                                                                                   ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.809 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.946      ; 2.460      ;
; -0.655 ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.946      ; 2.306      ;
; -0.610 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.946      ; 2.261      ;
; -0.607 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.946      ; 2.258      ;
; -0.562 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.514      ; 1.745      ;
; -0.521 ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.946      ; 2.172      ;
; -0.469 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.946      ; 2.120      ;
; -0.428 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.946      ; 2.079      ;
; -0.412 ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.514      ; 1.595      ;
; -0.382 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.946      ; 2.033      ;
; -0.326 ; ctrl_s8:U_CTRL|state.RORC2         ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.672      ; 1.789      ;
; -0.299 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.514      ; 1.482      ;
; -0.298 ; ctrl_s8:U_CTRL|state.CallA         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.006      ; 2.009      ;
; -0.297 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.514      ; 1.480      ;
; -0.272 ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.514      ; 1.455      ;
; -0.199 ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|save.LDAI1_3869            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.875      ; 1.880      ;
; -0.188 ; ctrl_s8:U_CTRL|state.Call3         ; ctrl_s8:U_CTRL|save.Call4_3119            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.367      ; 2.362      ;
; -0.179 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.514      ; 1.362      ;
; -0.173 ; ctrl_s8:U_CTRL|state.DECA1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.672      ; 1.636      ;
; -0.160 ; ctrl_s8:U_CTRL|state.CallC         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.006      ; 1.871      ;
; -0.154 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.514      ; 1.337      ;
; -0.140 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|save.LDSI1_3719            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.875      ; 1.779      ;
; -0.139 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.060      ; 1.904      ;
; -0.139 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.628      ; 1.436      ;
; -0.137 ; ctrl_s8:U_CTRL|state.LDAA3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.364      ; 2.206      ;
; -0.131 ; ctrl_s8:U_CTRL|state.LDSI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.332      ; 2.168      ;
; -0.128 ; ctrl_s8:U_CTRL|state.LDXI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.332      ; 2.165      ;
; -0.089 ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|writeEnable[3]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.576      ; 1.443      ;
; -0.088 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|save.STAA1_3629            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.875      ; 1.764      ;
; -0.087 ; ctrl_s8:U_CTRL|state.Call3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.449      ; 2.241      ;
; -0.082 ; ctrl_s8:U_CTRL|state.AND1          ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.672      ; 1.545      ;
; -0.067 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.514      ; 1.250      ;
; -0.042 ; ctrl_s8:U_CTRL|state.CallC         ; ctrl_s8:U_CTRL|save.CallD_3029            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.923      ; 1.763      ;
; -0.042 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|save.takeBranch1_3239      ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.861      ; 1.709      ;
; -0.034 ; ctrl_s8:U_CTRL|state.RET4          ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.364      ; 2.103      ;
; -0.023 ; ctrl_s8:U_CTRL|state.LDXI3         ; ctrl_s8:U_CTRL|save.LDXI4_3789            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.260      ; 2.089      ;
; -0.019 ; ctrl_s8:U_CTRL|state.STAA3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.364      ; 2.088      ;
; -0.006 ; ctrl_s8:U_CTRL|state.LDAI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.332      ; 2.043      ;
; 0.062  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|save.LDAA1_4079            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.863      ; 1.615      ;
; 0.115  ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|save.LDAA8_4009            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.059      ; 1.637      ;
; 0.125  ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|writeEnable[0]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.581      ; 1.226      ;
; 0.128  ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|save.LDXI1_3819            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.875      ; 1.684      ;
; 0.146  ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|save.Call1_3149            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.860      ; 1.517      ;
; 0.148  ; ctrl_s8:U_CTRL|state.takeBranch3   ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.449      ; 2.006      ;
; 0.161  ; ctrl_s8:U_CTRL|state.RET0          ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.279      ; 1.823      ;
; 0.165  ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|save.catch_exeception_2889 ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.059      ; 1.839      ;
; 0.168  ; ctrl_s8:U_CTRL|state.LDSI3         ; ctrl_s8:U_CTRL|save.LDSI4_3689            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.259      ; 1.894      ;
; 0.169  ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.060      ; 1.596      ;
; 0.175  ; ctrl_s8:U_CTRL|state.takeBranch3   ; ctrl_s8:U_CTRL|save.takeBranch4_3209      ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.364      ; 2.126      ;
; 0.190  ; ctrl_s8:U_CTRL|state.RET4          ; ctrl_s8:U_CTRL|save.RET5_2959             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.280      ; 1.888      ;
; 0.191  ; ctrl_s8:U_CTRL|state.CallA         ; ctrl_s8:U_CTRL|save.CallB_3049            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.043      ; 1.794      ;
; 0.250  ; ctrl_s8:U_CTRL|state.STAA3         ; ctrl_s8:U_CTRL|save.STAA4_3599            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.237      ; 1.777      ;
; 0.281  ; ctrl_s8:U_CTRL|state.LDAA3         ; ctrl_s8:U_CTRL|save.LDAA4_4049            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.291      ; 1.813      ;
; 0.291  ; ctrl_s8:U_CTRL|state.RET0          ; ctrl_s8:U_CTRL|save.RET1_2999             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.316      ; 1.966      ;
; 0.326  ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|writeEnable[4]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.574      ; 1.157      ;
; 0.371  ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|save.Call9_3069            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.984      ; 1.558      ;
; 0.429  ; ctrl_s8:U_CTRL|state.LDAI3         ; ctrl_s8:U_CTRL|save.LDAI4_3839            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.368      ; 1.880      ;
; 2.178  ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 3.920      ; 1.723      ;
; 2.546  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]             ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 3.926      ; 1.348      ;
; 2.610  ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; 1.000        ; 3.920      ; 1.791      ;
; 3.045  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]             ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; 1.000        ; 3.926      ; 1.349      ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ctrl_s8:U_CTRL|state.Call7'                                                                                                                        ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.737 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.339      ; 1.745      ;
; -0.587 ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.339      ; 1.595      ;
; -0.540 ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.699      ; 2.016      ;
; -0.501 ; ctrl_s8:U_CTRL|state.RORC2         ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.497      ; 1.789      ;
; -0.474 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.339      ; 1.482      ;
; -0.472 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.339      ; 1.480      ;
; -0.447 ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.339      ; 1.455      ;
; -0.392 ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.822      ; 1.906      ;
; -0.354 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.339      ; 1.362      ;
; -0.348 ; ctrl_s8:U_CTRL|state.DECA1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.497      ; 1.636      ;
; -0.329 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.339      ; 1.337      ;
; -0.314 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.453      ; 1.436      ;
; -0.292 ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.699      ; 1.768      ;
; -0.264 ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|writeEnable[3]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.401      ; 1.443      ;
; -0.257 ; ctrl_s8:U_CTRL|state.AND1          ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.497      ; 1.545      ;
; -0.242 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.339      ; 1.250      ;
; -0.094 ; ctrl_s8:U_CTRL|state.LDAA0_X       ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.699      ; 1.570      ;
; -0.090 ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.756      ; 1.538      ;
; -0.050 ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|writeEnable[0]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.406      ; 1.226      ;
; -0.011 ; ctrl_s8:U_CTRL|state.LDAA0_X       ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.815      ; 1.518      ;
; -0.003 ; ctrl_s8:U_CTRL|state.RET1          ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.699      ; 1.479      ;
; 0.151  ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|writeEnable[4]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.399      ; 1.157      ;
; 2.003  ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 3.745      ; 1.723      ;
; 2.065  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|addrSel[1]      ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 4.049      ; 1.951      ;
; 2.371  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]  ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 3.751      ; 1.348      ;
; 2.435  ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; 1.000        ; 3.745      ; 1.791      ;
; 2.594  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|addrSel[1]      ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 1.000        ; 4.049      ; 1.922      ;
; 2.870  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]  ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 1.000        ; 3.751      ; 1.349      ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ctrl_s8:U_CTRL|state.ADCR1'                                                                                                                                    ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -3.021 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]             ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.000        ; 4.090      ; 1.269      ;
; -2.560 ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.000        ; 4.085      ; 1.725      ;
; -2.526 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]             ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 4.090      ; 1.264      ;
; -2.123 ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 4.085      ; 1.662      ;
; -0.435 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|save.Call9_3069            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.293      ; 1.388      ;
; -0.433 ; ctrl_s8:U_CTRL|state.LDAI3         ; ctrl_s8:U_CTRL|save.LDAI4_3839            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.662      ; 1.759      ;
; -0.409 ; ctrl_s8:U_CTRL|state.RET0          ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.573      ; 1.694      ;
; -0.401 ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|save.LDAA8_4009            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.364      ; 1.493      ;
; -0.386 ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.363      ; 1.507      ;
; -0.384 ; ctrl_s8:U_CTRL|state.LDAA3         ; ctrl_s8:U_CTRL|save.LDAA4_4049            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.578      ; 1.724      ;
; -0.363 ; ctrl_s8:U_CTRL|state.STAA3         ; ctrl_s8:U_CTRL|save.STAA4_3599            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.522      ; 1.689      ;
; -0.339 ; ctrl_s8:U_CTRL|state.takeBranch3   ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.736      ; 1.927      ;
; -0.331 ; ctrl_s8:U_CTRL|state.RET4          ; ctrl_s8:U_CTRL|save.RET5_2959             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.567      ; 1.766      ;
; -0.315 ; ctrl_s8:U_CTRL|state.RET0          ; ctrl_s8:U_CTRL|save.RET1_2999             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.612      ; 1.827      ;
; -0.277 ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|writeEnable[4]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.816      ; 1.069      ;
; -0.267 ; ctrl_s8:U_CTRL|state.LDSI3         ; ctrl_s8:U_CTRL|save.LDSI4_3689            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.547      ; 1.810      ;
; -0.229 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|save.Call1_3149            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.162      ; 1.463      ;
; -0.219 ; ctrl_s8:U_CTRL|state.takeBranch3   ; ctrl_s8:U_CTRL|save.takeBranch4_3209      ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.647      ; 1.958      ;
; -0.207 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|save.catch_exeception_2889 ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.363      ; 1.686      ;
; -0.206 ; ctrl_s8:U_CTRL|state.RET4          ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.655      ; 1.979      ;
; -0.202 ; ctrl_s8:U_CTRL|state.CallA         ; ctrl_s8:U_CTRL|save.CallB_3049            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.349      ; 1.677      ;
; -0.197 ; ctrl_s8:U_CTRL|state.LDAI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.624      ; 1.957      ;
; -0.194 ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|save.LDAA1_4079            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.166      ; 1.502      ;
; -0.186 ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|writeEnable[0]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.823      ; 1.167      ;
; -0.180 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|save.LDXI1_3819            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.178      ; 1.528      ;
; -0.174 ; ctrl_s8:U_CTRL|state.STAA3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.655      ; 2.011      ;
; -0.131 ; ctrl_s8:U_CTRL|state.Call3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.736      ; 2.135      ;
; -0.108 ; ctrl_s8:U_CTRL|state.LDXI3         ; ctrl_s8:U_CTRL|save.LDXI4_3789            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.548      ; 1.970      ;
; -0.107 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|save.LDSI1_3719            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.178      ; 1.601      ;
; -0.104 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.770      ; 1.196      ;
; -0.091 ; ctrl_s8:U_CTRL|state.CallC         ; ctrl_s8:U_CTRL|save.CallD_3029            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.223      ; 1.662      ;
; -0.086 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|save.takeBranch1_3239      ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.164      ; 1.608      ;
; -0.086 ; ctrl_s8:U_CTRL|state.LDSI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.624      ; 2.068      ;
; -0.084 ; ctrl_s8:U_CTRL|state.LDXI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.624      ; 2.070      ;
; -0.080 ; ctrl_s8:U_CTRL|state.CallC         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.310      ; 1.760      ;
; -0.077 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.363      ; 1.816      ;
; -0.075 ; ctrl_s8:U_CTRL|state.LDAA3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.655      ; 2.110      ;
; -0.072 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|save.STAA1_3629            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.178      ; 1.636      ;
; -0.064 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.880      ; 1.346      ;
; -0.061 ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|writeEnable[3]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.818      ; 1.287      ;
; -0.032 ; ctrl_s8:U_CTRL|state.AND1          ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.911      ; 1.409      ;
; -0.020 ; ctrl_s8:U_CTRL|state.Call3         ; ctrl_s8:U_CTRL|save.Call4_3119            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.650      ; 2.160      ;
; -0.018 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.770      ; 1.282      ;
; -0.015 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.770      ; 1.285      ;
; 0.043  ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|save.LDAI1_3869            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.178      ; 1.751      ;
; 0.057  ; ctrl_s8:U_CTRL|state.DECA1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.911      ; 1.498      ;
; 0.061  ; ctrl_s8:U_CTRL|state.CallA         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.310      ; 1.901      ;
; 0.076  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.770      ; 1.376      ;
; 0.106  ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.253      ; 1.889      ;
; 0.122  ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.770      ; 1.422      ;
; 0.125  ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.770      ; 1.425      ;
; 0.178  ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.253      ; 1.961      ;
; 0.192  ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.253      ; 1.975      ;
; 0.209  ; ctrl_s8:U_CTRL|state.RORC2         ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.911      ; 1.650      ;
; 0.219  ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.770      ; 1.519      ;
; 0.269  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.253      ; 2.052      ;
; 0.338  ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.253      ; 2.121      ;
; 0.340  ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.253      ; 2.123      ;
; 0.365  ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.770      ; 1.665      ;
; 0.413  ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.253      ; 2.196      ;
; 0.558  ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.253      ; 2.341      ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ctrl_s8:U_CTRL|state.Call7'                                                                                                                         ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.837 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]  ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0.000        ; 3.906      ; 1.269      ;
; -2.613 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|addrSel[1]      ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0.000        ; 4.232      ; 1.819      ;
; -2.376 ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; 0.000        ; 3.901      ; 1.725      ;
; -2.342 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]  ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 3.906      ; 1.264      ;
; -2.090 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|addrSel[1]      ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 4.232      ; 1.842      ;
; -1.939 ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 3.901      ; 1.662      ;
; -0.154 ; ctrl_s8:U_CTRL|state.RET1          ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.960      ; 1.336      ;
; -0.151 ; ctrl_s8:U_CTRL|state.LDAA0_X       ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.082      ; 1.461      ;
; -0.128 ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.026      ; 1.428      ;
; -0.093 ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|writeEnable[4]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.632      ; 1.069      ;
; -0.065 ; ctrl_s8:U_CTRL|state.LDAA0_X       ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.960      ; 1.425      ;
; -0.002 ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|writeEnable[0]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.639      ; 1.167      ;
; 0.080  ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.586      ; 1.196      ;
; 0.116  ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.960      ; 1.606      ;
; 0.120  ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.696      ; 1.346      ;
; 0.123  ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|writeEnable[3]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.634      ; 1.287      ;
; 0.152  ; ctrl_s8:U_CTRL|state.AND1          ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.727      ; 1.409      ;
; 0.157  ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.089      ; 1.776      ;
; 0.166  ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.586      ; 1.282      ;
; 0.169  ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.586      ; 1.285      ;
; 0.241  ; ctrl_s8:U_CTRL|state.DECA1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.727      ; 1.498      ;
; 0.260  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.586      ; 1.376      ;
; 0.306  ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.586      ; 1.422      ;
; 0.309  ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.586      ; 1.425      ;
; 0.375  ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.960      ; 1.865      ;
; 0.393  ; ctrl_s8:U_CTRL|state.RORC2         ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.727      ; 1.650      ;
; 0.403  ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.586      ; 1.519      ;
; 0.549  ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.586      ; 1.665      ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ctrl_s8:U_CTRL|state.ADCR0'                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.745 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 4.930      ; 3.385      ;
; -1.691 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 4.947      ; 3.456      ;
; -1.641 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 4.961      ; 3.520      ;
; -1.602 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 4.816      ; 3.414      ;
; -1.505 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 4.833      ; 3.528      ;
; -1.490 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 4.829      ; 3.539      ;
; -1.278 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 4.930      ; 3.352      ;
; -1.230 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 4.947      ; 3.417      ;
; -1.230 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 4.813      ; 3.783      ;
; -1.211 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 4.827      ; 3.816      ;
; -1.207 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 4.961      ; 3.454      ;
; -1.130 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 4.816      ; 3.386      ;
; -1.044 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 4.833      ; 3.489      ;
; -1.029 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 4.829      ; 3.500      ;
; -0.763 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 4.813      ; 3.750      ;
; -0.750 ; ctrl_s8:U_CTRL|state.ADCR0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 4.827      ; 3.777      ;
; -0.160 ; internalArch_s8:U_inArch|regWidth_s8:A|output[6]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.816      ; 2.186      ;
; -0.155 ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.664      ; 2.039      ;
; -0.067 ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.778      ; 2.241      ;
; 0.141  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.684      ; 2.355      ;
; 0.305  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.841      ; 2.676      ;
; 0.413  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.858      ; 2.801      ;
; 0.437  ; internalArch_s8:U_inArch|regWidth_s8:A|output[6]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.688      ; 2.655      ;
; 0.440  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.872      ; 2.842      ;
; 0.461  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.727      ; 2.718      ;
; 0.498  ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.681      ; 2.709      ;
; 0.537  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.740      ; 2.807      ;
; 0.542  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.778      ; 2.850      ;
; 0.544  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.778      ; 2.852      ;
; 0.587  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.681      ; 2.798      ;
; 0.590  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.774      ; 2.894      ;
; 0.595  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.744      ; 2.869      ;
; 0.614  ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.795      ; 2.939      ;
; 0.623  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.668      ; 2.821      ;
; 0.627  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.774      ; 2.931      ;
; 0.631  ; internalArch_s8:U_inArch|regWidth_s8:D|output[7]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.791      ; 2.952      ;
; 0.635  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.774      ; 2.939      ;
; 0.636  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.791      ; 2.957      ;
; 0.685  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.791      ; 3.006      ;
; 0.695  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.791      ; 3.016      ;
; 0.711  ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.809      ; 3.050      ;
; 0.724  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.673      ; 2.927      ;
; 0.735  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.805      ; 3.070      ;
; 0.747  ; internalArch_s8:U_inArch|regWidth_s8:D|output[6]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.808      ; 3.085      ;
; 0.748  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.738      ; 3.016      ;
; 0.760  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.664      ; 2.954      ;
; 0.766  ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.785      ; 3.081      ;
; 0.770  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.682      ; 2.982      ;
; 0.772  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.805      ; 3.107      ;
; 0.776  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.778      ; 3.084      ;
; 0.780  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.805      ; 3.115      ;
; 0.788  ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.664      ; 2.982      ;
; 0.793  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.684      ; 3.007      ;
; 0.796  ; internalArch_s8:U_inArch|regWidth_s8:A|output[7]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.802      ; 3.128      ;
; 0.822  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.677      ; 3.029      ;
; 0.827  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.795      ; 3.152      ;
; 0.831  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.795      ; 3.156      ;
; 0.837  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.673      ; 3.040      ;
; 0.844  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.675      ; 3.049      ;
; 0.849  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.795      ; 3.174      ;
; 0.852  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.660      ; 3.042      ;
; 0.853  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.660      ; 3.043      ;
; 0.862  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.809      ; 3.201      ;
; 0.871  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.677      ; 3.078      ;
; 0.881  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.677      ; 3.088      ;
; 0.884  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.785      ; 3.199      ;
; 0.889  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.809      ; 3.228      ;
; 0.901  ; internalArch_s8:U_inArch|regWidth_s8:D|output[6]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.794      ; 3.225      ;
; 0.907  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.785      ; 3.222      ;
; 0.911  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.809      ; 3.250      ;
; 0.912  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.660      ; 3.102      ;
; 0.927  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.802      ; 3.259      ;
; 0.928  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.785      ; 3.243      ;
; 0.928  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.668      ; 3.126      ;
; 0.939  ; internalArch_s8:U_inArch|regWidth_s8:D|output[5]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.794      ; 3.263      ;
; 0.949  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.724      ; 3.203      ;
; 0.964  ; internalArch_s8:U_inArch|regWidth_s8:D|output[5]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.680      ; 3.174      ;
; 0.971  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.802      ; 3.303      ;
; 0.987  ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.802      ; 3.319      ;
; 0.991  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.671      ; 3.192      ;
; 1.011  ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.688      ; 3.229      ;
; 1.015  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.802      ; 3.347      ;
; 1.016  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.688      ; 3.234      ;
; 1.017  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.681      ; 3.228      ;
; 1.029  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.816      ; 3.375      ;
; 1.035  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.681      ; 3.246      ;
; 1.037  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.688      ; 3.255      ;
; 1.041  ; internalArch_s8:U_inArch|regWidth_s8:D|output[5]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.808      ; 3.379      ;
; 1.042  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.816      ; 3.388      ;
; 1.048  ; ctrl_s8:U_CTRL|state.SETC0                         ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.829      ; 3.407      ;
; 1.063  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.671      ; 3.264      ;
; 1.073  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.816      ; 3.419      ;
; 1.089  ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.816      ; 3.435      ;
; 1.094  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.671      ; 3.295      ;
; 1.105  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.657      ; 3.292      ;
; 1.116  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.671      ; 3.317      ;
; 1.126  ; ctrl_s8:U_CTRL|state.AND0                          ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.812      ; 3.468      ;
; 1.144  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.671      ; 3.345      ;
; 1.163  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.777      ; 3.470      ;
; 1.172  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0]   ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.684      ; 3.386      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                        ;
+-------+-------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; 0.101 ; ctrl_s8:U_CTRL|state.Call7                            ; ctrl_s8:U_CTRL|state.Call8                          ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.000        ; 2.523      ; 2.978      ;
; 0.197 ; ctrl_s8:U_CTRL|state.LDSI6                            ; ctrl_s8:U_CTRL|state.LDSI7                          ; clk                        ; clk         ; 0.000        ; 0.184      ; 0.545      ;
; 0.292 ; ctrl_s8:U_CTRL|state.takeBranch7                      ; ctrl_s8:U_CTRL|state.takeBranch7                    ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.RET6                             ; ctrl_s8:U_CTRL|state.RET6                           ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.RET3                             ; ctrl_s8:U_CTRL|state.RET3                           ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.Call2                            ; ctrl_s8:U_CTRL|state.Call2                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.Call5                            ; ctrl_s8:U_CTRL|state.Call5                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.RET7                             ; ctrl_s8:U_CTRL|state.RET7                           ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.takeBranch6                      ; ctrl_s8:U_CTRL|state.takeBranch6                    ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.takeBranch2                      ; ctrl_s8:U_CTRL|state.takeBranch2                    ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.takeBranch5                      ; ctrl_s8:U_CTRL|state.takeBranch5                    ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDAA2                            ; ctrl_s8:U_CTRL|state.LDAA2                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.empty                            ; ctrl_s8:U_CTRL|state.empty                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.Call6                            ; ctrl_s8:U_CTRL|state.Call6                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.STAA6                            ; ctrl_s8:U_CTRL|state.STAA6                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.Inc1                             ; ctrl_s8:U_CTRL|state.Inc1                           ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDAA9                            ; ctrl_s8:U_CTRL|state.LDAA9                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDAA2_X                          ; ctrl_s8:U_CTRL|state.LDAA2_X                        ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDAA6                            ; ctrl_s8:U_CTRL|state.LDAA6                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDSI2                            ; ctrl_s8:U_CTRL|state.LDSI2                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDXI2                            ; ctrl_s8:U_CTRL|state.LDXI2                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.STAA5                            ; ctrl_s8:U_CTRL|state.STAA5                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDXI6                            ; ctrl_s8:U_CTRL|state.LDXI6                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDSI6                            ; ctrl_s8:U_CTRL|state.LDSI6                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDSI5                            ; ctrl_s8:U_CTRL|state.LDSI5                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.STAA2                            ; ctrl_s8:U_CTRL|state.STAA2                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDAA5                            ; ctrl_s8:U_CTRL|state.LDAA5                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDXI5                            ; ctrl_s8:U_CTRL|state.LDXI5                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDAI2                            ; ctrl_s8:U_CTRL|state.LDAI2                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.292 ; ctrl_s8:U_CTRL|state.LDAAA                            ; ctrl_s8:U_CTRL|state.LDAAA                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.293 ; ctrl_s8:U_CTRL|state.catch_exeception                 ; ctrl_s8:U_CTRL|state.catch_exeception               ; clk                        ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.293 ; ctrl_s8:U_CTRL|state.op_fetch_write                   ; ctrl_s8:U_CTRL|state.op_fetch_write                 ; clk                        ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.293 ; ctrl_s8:U_CTRL|state.op_decode                        ; ctrl_s8:U_CTRL|state.op_decode                      ; clk                        ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.306 ; ctrl_s8:U_CTRL|state.LDAA7                            ; ctrl_s8:U_CTRL|state.LDAA7                          ; clk                        ; clk         ; 0.000        ; 0.041      ; 0.511      ;
; 0.307 ; ctrl_s8:U_CTRL|state.Call8                            ; ctrl_s8:U_CTRL|state.Call8                          ; clk                        ; clk         ; 0.000        ; 0.040      ; 0.511      ;
; 0.307 ; ctrl_s8:U_CTRL|state.RORC1                            ; ctrl_s8:U_CTRL|state.RORC1                          ; clk                        ; clk         ; 0.000        ; 0.040      ; 0.511      ;
; 0.307 ; ctrl_s8:U_CTRL|state.SETC1                            ; ctrl_s8:U_CTRL|state.SETC1                          ; clk                        ; clk         ; 0.000        ; 0.040      ; 0.511      ;
; 0.307 ; ctrl_s8:U_CTRL|state.CallA                            ; ctrl_s8:U_CTRL|state.CallA                          ; clk                        ; clk         ; 0.000        ; 0.040      ; 0.511      ;
; 0.307 ; ctrl_s8:U_CTRL|state.CallC                            ; ctrl_s8:U_CTRL|state.CallC                          ; clk                        ; clk         ; 0.000        ; 0.040      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.RORC2                            ; ctrl_s8:U_CTRL|state.RORC2                          ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.DECA1                            ; ctrl_s8:U_CTRL|state.DECA1                          ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.AND1                             ; ctrl_s8:U_CTRL|state.AND1                           ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.STAA7                            ; ctrl_s8:U_CTRL|state.STAA7                          ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.STAA8                            ; ctrl_s8:U_CTRL|state.STAA8                          ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.LDSI7                            ; ctrl_s8:U_CTRL|state.LDSI7                          ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.CLRC1                            ; ctrl_s8:U_CTRL|state.CLRC1                          ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.initialize                       ; ctrl_s8:U_CTRL|state.initialize                     ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.LDSI3                            ; ctrl_s8:U_CTRL|state.LDSI3                          ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.LDXI3                            ; ctrl_s8:U_CTRL|state.LDXI3                          ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.LDAI3                            ; ctrl_s8:U_CTRL|state.LDAI3                          ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.LDXI7                            ; ctrl_s8:U_CTRL|state.LDXI7                          ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.308 ; ctrl_s8:U_CTRL|state.LDAA3_X                          ; ctrl_s8:U_CTRL|state.LDAA3_X                        ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.511      ;
; 0.310 ; ctrl_s8:U_CTRL|state.RET4                             ; ctrl_s8:U_CTRL|state.RET4                           ; clk                        ; clk         ; 0.000        ; 0.037      ; 0.511      ;
; 0.310 ; ctrl_s8:U_CTRL|state.STAA3                            ; ctrl_s8:U_CTRL|state.STAA3                          ; clk                        ; clk         ; 0.000        ; 0.037      ; 0.511      ;
; 0.310 ; ctrl_s8:U_CTRL|state.LDAA3                            ; ctrl_s8:U_CTRL|state.LDAA3                          ; clk                        ; clk         ; 0.000        ; 0.037      ; 0.511      ;
; 0.311 ; ctrl_s8:U_CTRL|state.Call3                            ; ctrl_s8:U_CTRL|state.Call3                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.511      ;
; 0.311 ; ctrl_s8:U_CTRL|state.takeBranch3                      ; ctrl_s8:U_CTRL|state.takeBranch3                    ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.511      ;
; 0.325 ; ctrl_s8:U_CTRL|state.takeBranch5                      ; ctrl_s8:U_CTRL|state.takeBranch6                    ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.544      ;
; 0.327 ; ctrl_s8:U_CTRL|state.LDSI5                            ; ctrl_s8:U_CTRL|state.LDSI6                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.546      ;
; 0.328 ; ctrl_s8:U_CTRL|state.empty                            ; ctrl_s8:U_CTRL|state.op_Fetch_Init                  ; clk                        ; clk         ; 0.000        ; 0.262      ; 0.754      ;
; 0.356 ; ctrl_s8:U_CTRL|state.STAA6                            ; ctrl_s8:U_CTRL|state.STAA7                          ; clk                        ; clk         ; 0.000        ; 0.184      ; 0.704      ;
; 0.392 ; ctrl_s8:U_CTRL|state.Call7                            ; ctrl_s8:U_CTRL|state.Call7                          ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.000        ; 2.225      ; 2.971      ;
; 0.395 ; ctrl_s8:U_CTRL|state.ADCR1                            ; ctrl_s8:U_CTRL|state.ADCR1                          ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.000        ; 2.229      ; 2.978      ;
; 0.396 ; ctrl_s8:U_CTRL|state.LDXI6                            ; ctrl_s8:U_CTRL|state.LDXI7                          ; clk                        ; clk         ; 0.000        ; -0.017     ; 0.543      ;
; 0.399 ; ctrl_s8:U_CTRL|state.LDAI2                            ; ctrl_s8:U_CTRL|state.LDAI3                          ; clk                        ; clk         ; 0.000        ; -0.017     ; 0.546      ;
; 0.414 ; ctrl_s8:U_CTRL|state.op_decode                        ; ctrl_s8:U_CTRL|state.LDXI0                          ; clk                        ; clk         ; 0.000        ; 0.368      ; 0.946      ;
; 0.442 ; ctrl_s8:U_CTRL|state.ADCR0                            ; internalArch_s8:U_inArch|reg_s8:C_FLG|output        ; ctrl_s8:U_CTRL|state.ADCR0 ; clk         ; 0.000        ; 2.160      ; 2.956      ;
; 0.453 ; ctrl_s8:U_CTRL|state.STAA1                            ; ctrl_s8:U_CTRL|state.STAA2                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.672      ;
; 0.453 ; ctrl_s8:U_CTRL|state.LDAA9                            ; ctrl_s8:U_CTRL|state.LDAAA                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.672      ;
; 0.460 ; ctrl_s8:U_CTRL|state.LDSI1                            ; ctrl_s8:U_CTRL|state.LDSI2                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.679      ;
; 0.472 ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; ctrl_s8:U_CTRL|state.Call0                          ; clk                        ; clk         ; 0.000        ; 0.372      ; 1.008      ;
; 0.475 ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; ctrl_s8:U_CTRL|state.LDAA0                          ; clk                        ; clk         ; 0.000        ; 0.372      ; 1.011      ;
; 0.476 ; ctrl_s8:U_CTRL|state.Reset                            ; ctrl_s8:U_CTRL|state.initialize                     ; clk                        ; clk         ; 0.000        ; 0.075      ; 0.715      ;
; 0.476 ; ctrl_s8:U_CTRL|state.Call5                            ; ctrl_s8:U_CTRL|state.Call6                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.695      ;
; 0.477 ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]      ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]    ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.696      ;
; 0.481 ; ctrl_s8:U_CTRL|state.RET2                             ; ctrl_s8:U_CTRL|state.RET3                           ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.700      ;
; 0.482 ; ctrl_s8:U_CTRL|state.takeBranch6                      ; ctrl_s8:U_CTRL|state.takeBranch7                    ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.701      ;
; 0.484 ; ctrl_s8:U_CTRL|state.STAA5                            ; ctrl_s8:U_CTRL|state.STAA6                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.703      ;
; 0.492 ; ctrl_s8:U_CTRL|state.LDAA1_X                          ; ctrl_s8:U_CTRL|state.LDAA2_X                        ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.492 ; ctrl_s8:U_CTRL|state.LDAA5                            ; ctrl_s8:U_CTRL|state.LDAA6                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.711      ;
; 0.496 ; ctrl_s8:U_CTRL|state.RET6                             ; ctrl_s8:U_CTRL|state.RET7                           ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.715      ;
; 0.497 ; ctrl_s8:U_CTRL|state.LDXI5                            ; ctrl_s8:U_CTRL|state.LDXI6                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.716      ;
; 0.513 ; ctrl_s8:U_CTRL|state.takeBranch2                      ; ctrl_s8:U_CTRL|state.takeBranch3                    ; clk                        ; clk         ; 0.000        ; -0.132     ; 0.545      ;
; 0.529 ; ctrl_s8:U_CTRL|state.STAA7                            ; ctrl_s8:U_CTRL|state.STAA8                          ; clk                        ; clk         ; 0.000        ; 0.039      ; 0.732      ;
; 0.554 ; internalArch_s8:U_inArch|regWidth_s8:IR|output[6]     ; ctrl_s8:U_CTRL|state.Call0                          ; clk                        ; clk         ; 0.000        ; 0.372      ; 1.090      ;
; 0.556 ; ctrl_s8:U_CTRL|state.LDXI2                            ; ctrl_s8:U_CTRL|state.LDXI3                          ; clk                        ; clk         ; 0.000        ; -0.017     ; 0.703      ;
; 0.556 ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[0] ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[0] ; clk                        ; clk         ; 0.000        ; 0.054      ; 0.774      ;
; 0.559 ; ctrl_s8:U_CTRL|state.op_decode                        ; ctrl_s8:U_CTRL|state.RORC0                          ; clk                        ; clk         ; 0.000        ; 0.054      ; 0.777      ;
; 0.561 ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[4] ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[4] ; clk                        ; clk         ; 0.000        ; 0.054      ; 0.779      ;
; 0.565 ; internalArch_s8:U_inArch|regWidth_s8:IR|output[6]     ; ctrl_s8:U_CTRL|state.LDAA0                          ; clk                        ; clk         ; 0.000        ; 0.372      ; 1.101      ;
; 0.574 ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; ctrl_s8:U_CTRL|state.LDSI0                          ; clk                        ; clk         ; 0.000        ; 0.372      ; 1.110      ;
; 0.584 ; ctrl_s8:U_CTRL|state.LDAA2                            ; ctrl_s8:U_CTRL|state.LDAA3                          ; clk                        ; clk         ; 0.000        ; -0.047     ; 0.701      ;
; 0.586 ; ctrl_s8:U_CTRL|state.RET3                             ; ctrl_s8:U_CTRL|state.RET4                           ; clk                        ; clk         ; 0.000        ; -0.047     ; 0.703      ;
; 0.604 ; ctrl_s8:U_CTRL|state.ADCR0                            ; internalArch_s8:U_inArch|REG:ALU_r|output[4]        ; ctrl_s8:U_CTRL|state.ADCR0 ; clk         ; 0.000        ; 2.222      ; 3.180      ;
; 0.608 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[2]   ; internalArch_s8:U_inArch|regWidth_s8:IR|output[2]   ; clk                        ; clk         ; 0.000        ; 0.299      ; 1.071      ;
; 0.622 ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]      ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]    ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.841      ;
; 0.624 ; ctrl_s8:U_CTRL|state.op_decode                        ; ctrl_s8:U_CTRL|state.ADCR0                          ; clk                        ; clk         ; 0.000        ; 0.054      ; 0.842      ;
; 0.630 ; ctrl_s8:U_CTRL|state.ADCR1                            ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]    ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.000        ; 2.226      ; 3.210      ;
; 0.630 ; ctrl_s8:U_CTRL|state.ADCR1                            ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]    ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.000        ; 2.226      ; 3.210      ;
; 0.638 ; ctrl_s8:U_CTRL|state.LDAA4                            ; ctrl_s8:U_CTRL|state.LDAA5                          ; clk                        ; clk         ; 0.000        ; 0.055      ; 0.857      ;
+-------+-------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                   ;
+--------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.463 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[5]          ; clk          ; clk         ; 1.000        ; -0.078     ; 2.380      ;
; -1.463 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[6]          ; clk          ; clk         ; 1.000        ; -0.078     ; 2.380      ;
; -1.463 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[5]      ; clk          ; clk         ; 1.000        ; -0.078     ; 2.380      ;
; -1.463 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[6]      ; clk          ; clk         ; 1.000        ; -0.078     ; 2.380      ;
; -1.251 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[3]   ; clk          ; clk         ; 1.000        ; -0.085     ; 2.161      ;
; -1.251 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[3]    ; clk          ; clk         ; 1.000        ; -0.085     ; 2.161      ;
; -1.251 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[5]    ; clk          ; clk         ; 1.000        ; -0.085     ; 2.161      ;
; -1.251 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[5]   ; clk          ; clk         ; 1.000        ; -0.085     ; 2.161      ;
; -1.251 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[6]   ; clk          ; clk         ; 1.000        ; -0.085     ; 2.161      ;
; -1.251 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[7]   ; clk          ; clk         ; 1.000        ; -0.085     ; 2.161      ;
; -1.251 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[7]    ; clk          ; clk         ; 1.000        ; -0.085     ; 2.161      ;
; -1.251 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[6]    ; clk          ; clk         ; 1.000        ; -0.085     ; 2.161      ;
; -1.113 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[3]     ; clk          ; clk         ; 1.000        ; -0.102     ; 2.006      ;
; -1.090 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[1]   ; clk          ; clk         ; 1.000        ; -0.086     ; 1.999      ;
; -1.090 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[1]    ; clk          ; clk         ; 1.000        ; -0.086     ; 1.999      ;
; -1.090 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[0]   ; clk          ; clk         ; 1.000        ; -0.086     ; 1.999      ;
; -1.090 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[4]   ; clk          ; clk         ; 1.000        ; -0.086     ; 1.999      ;
; -1.090 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[2]   ; clk          ; clk         ; 1.000        ; -0.086     ; 1.999      ;
; -1.090 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[3]   ; clk          ; clk         ; 1.000        ; -0.086     ; 1.999      ;
; -1.090 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[0]    ; clk          ; clk         ; 1.000        ; -0.086     ; 1.999      ;
; -1.083 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[3]          ; clk          ; clk         ; 1.000        ; -0.072     ; 2.006      ;
; -1.062 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[4]          ; clk          ; clk         ; 1.000        ; -0.083     ; 1.974      ;
; -1.053 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[6]     ; clk          ; clk         ; 1.000        ; -0.080     ; 1.968      ;
; -1.053 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; clk          ; clk         ; 1.000        ; -0.080     ; 1.968      ;
; -1.053 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[5]     ; clk          ; clk         ; 1.000        ; -0.080     ; 1.968      ;
; -1.053 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[7]     ; clk          ; clk         ; 1.000        ; -0.080     ; 1.968      ;
; -1.044 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]    ; clk          ; clk         ; 1.000        ; -0.078     ; 1.961      ;
; -1.044 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[4]    ; clk          ; clk         ; 1.000        ; -0.078     ; 1.961      ;
; -1.021 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[3]    ; clk          ; clk         ; 1.000        ; -0.087     ; 1.929      ;
; -1.021 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[1]   ; clk          ; clk         ; 1.000        ; -0.087     ; 1.929      ;
; -1.021 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[4]   ; clk          ; clk         ; 1.000        ; -0.087     ; 1.929      ;
; -1.021 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[2]    ; clk          ; clk         ; 1.000        ; -0.087     ; 1.929      ;
; -1.021 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[2]   ; clk          ; clk         ; 1.000        ; -0.087     ; 1.929      ;
; -1.021 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[3]   ; clk          ; clk         ; 1.000        ; -0.087     ; 1.929      ;
; -1.021 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[5]   ; clk          ; clk         ; 1.000        ; -0.087     ; 1.929      ;
; -0.985 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]    ; clk          ; clk         ; 1.000        ; -0.083     ; 1.897      ;
; -0.929 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[7]   ; clk          ; clk         ; 1.000        ; -0.086     ; 1.838      ;
; -0.929 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[6]   ; clk          ; clk         ; 1.000        ; -0.086     ; 1.838      ;
; -0.920 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[0]   ; clk          ; clk         ; 1.000        ; -0.080     ; 1.835      ;
; -0.920 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[1]   ; clk          ; clk         ; 1.000        ; -0.080     ; 1.835      ;
; -0.920 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[2]   ; clk          ; clk         ; 1.000        ; -0.080     ; 1.835      ;
; -0.920 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[4]   ; clk          ; clk         ; 1.000        ; -0.080     ; 1.835      ;
; -0.920 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[0]   ; clk          ; clk         ; 1.000        ; -0.080     ; 1.835      ;
; -0.905 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]    ; clk          ; clk         ; 1.000        ; -0.079     ; 1.821      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[1]    ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[0]    ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[1]   ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[2]    ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[2]   ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[3]   ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[4]    ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[4]   ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[5]   ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[0] ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[2] ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[4] ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[6] ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[5] ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.884 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[7] ; clk          ; clk         ; 1.000        ; -0.080     ; 1.799      ;
; -0.870 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]      ; clk          ; clk         ; 1.000        ; -0.079     ; 1.786      ;
; -0.870 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]      ; clk          ; clk         ; 1.000        ; -0.079     ; 1.786      ;
; -0.870 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]      ; clk          ; clk         ; 1.000        ; -0.079     ; 1.786      ;
; -0.870 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]      ; clk          ; clk         ; 1.000        ; -0.079     ; 1.786      ;
; -0.840 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[5]    ; clk          ; clk         ; 1.000        ; -0.086     ; 1.749      ;
; -0.840 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[6]    ; clk          ; clk         ; 1.000        ; -0.086     ; 1.749      ;
; -0.840 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[0]      ; clk          ; clk         ; 1.000        ; -0.086     ; 1.749      ;
; -0.840 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]      ; clk          ; clk         ; 1.000        ; -0.086     ; 1.749      ;
; -0.840 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]      ; clk          ; clk         ; 1.000        ; -0.086     ; 1.749      ;
; -0.840 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]      ; clk          ; clk         ; 1.000        ; -0.086     ; 1.749      ;
; -0.840 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[6]      ; clk          ; clk         ; 1.000        ; -0.086     ; 1.749      ;
; -0.840 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[7]      ; clk          ; clk         ; 1.000        ; -0.086     ; 1.749      ;
; -0.817 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[0]   ; clk          ; clk         ; 1.000        ; -0.084     ; 1.728      ;
; -0.817 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[2]   ; clk          ; clk         ; 1.000        ; -0.084     ; 1.728      ;
; -0.817 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[4]   ; clk          ; clk         ; 1.000        ; -0.084     ; 1.728      ;
; -0.817 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]   ; clk          ; clk         ; 1.000        ; -0.084     ; 1.728      ;
; -0.817 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[0]   ; clk          ; clk         ; 1.000        ; -0.084     ; 1.728      ;
; -0.817 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]   ; clk          ; clk         ; 1.000        ; -0.084     ; 1.728      ;
; -0.817 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[3]   ; clk          ; clk         ; 1.000        ; -0.084     ; 1.728      ;
; -0.817 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[5]   ; clk          ; clk         ; 1.000        ; -0.084     ; 1.728      ;
; -0.817 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[6]   ; clk          ; clk         ; 1.000        ; -0.084     ; 1.728      ;
; -0.817 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[7]   ; clk          ; clk         ; 1.000        ; -0.084     ; 1.728      ;
; -0.817 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[7]   ; clk          ; clk         ; 1.000        ; -0.084     ; 1.728      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[0]   ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[1]   ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[3]   ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[4]   ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[5]   ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[0] ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[1] ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[2] ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[3] ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[4] ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[5] ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[6] ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.796 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[7] ; clk          ; clk         ; 1.000        ; -0.083     ; 1.708      ;
; -0.795 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[2]   ; clk          ; clk         ; 1.000        ; -0.083     ; 1.707      ;
; -0.795 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[6]   ; clk          ; clk         ; 1.000        ; -0.083     ; 1.707      ;
; -0.795 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[7]   ; clk          ; clk         ; 1.000        ; -0.083     ; 1.707      ;
+--------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                   ;
+-------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.780 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|reg_s8:Z_FLG|output          ; clk          ; clk         ; 0.000        ; 0.039      ; 0.983      ;
; 0.780 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|reg_s8:S_FLG|output          ; clk          ; clk         ; 0.000        ; 0.039      ; 0.983      ;
; 1.156 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[2]     ; clk          ; clk         ; 0.000        ; 0.287      ; 1.607      ;
; 1.156 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[1]     ; clk          ; clk         ; 0.000        ; 0.287      ; 1.607      ;
; 1.179 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[0]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.415      ;
; 1.179 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[1]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.415      ;
; 1.179 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.415      ;
; 1.186 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]    ; clk          ; clk         ; 0.000        ; 0.065      ; 1.415      ;
; 1.186 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]    ; clk          ; clk         ; 0.000        ; 0.065      ; 1.415      ;
; 1.186 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[1]          ; clk          ; clk         ; 0.000        ; 0.065      ; 1.415      ;
; 1.186 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[2]          ; clk          ; clk         ; 0.000        ; 0.065      ; 1.415      ;
; 1.186 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[7]          ; clk          ; clk         ; 0.000        ; 0.065      ; 1.415      ;
; 1.233 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[0]     ; clk          ; clk         ; 0.000        ; 0.018      ; 1.415      ;
; 1.234 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|reg_s8:C_FLG|output          ; clk          ; clk         ; 0.000        ; 0.000      ; 1.398      ;
; 1.357 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[7]    ; clk          ; clk         ; 0.000        ; 0.064      ; 1.585      ;
; 1.357 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[7]   ; clk          ; clk         ; 0.000        ; 0.064      ; 1.585      ;
; 1.357 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[6]   ; clk          ; clk         ; 0.000        ; 0.064      ; 1.585      ;
; 1.357 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[5]    ; clk          ; clk         ; 0.000        ; 0.064      ; 1.585      ;
; 1.357 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[5]   ; clk          ; clk         ; 0.000        ; 0.064      ; 1.585      ;
; 1.357 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[6]    ; clk          ; clk         ; 0.000        ; 0.064      ; 1.585      ;
; 1.357 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[4]    ; clk          ; clk         ; 0.000        ; 0.064      ; 1.585      ;
; 1.374 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[0]          ; clk          ; clk         ; 0.000        ; 0.072      ; 1.610      ;
; 1.374 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[7]      ; clk          ; clk         ; 0.000        ; 0.072      ; 1.610      ;
; 1.378 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[5]    ; clk          ; clk         ; 0.000        ; 0.061      ; 1.603      ;
; 1.378 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[6]    ; clk          ; clk         ; 0.000        ; 0.061      ; 1.603      ;
; 1.378 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[0]      ; clk          ; clk         ; 0.000        ; 0.061      ; 1.603      ;
; 1.378 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]      ; clk          ; clk         ; 0.000        ; 0.061      ; 1.603      ;
; 1.378 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]      ; clk          ; clk         ; 0.000        ; 0.061      ; 1.603      ;
; 1.378 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]      ; clk          ; clk         ; 0.000        ; 0.061      ; 1.603      ;
; 1.378 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[6]      ; clk          ; clk         ; 0.000        ; 0.061      ; 1.603      ;
; 1.378 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[7]      ; clk          ; clk         ; 0.000        ; 0.061      ; 1.603      ;
; 1.379 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[2]   ; clk          ; clk         ; 0.000        ; 0.064      ; 1.607      ;
; 1.379 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[6]   ; clk          ; clk         ; 0.000        ; 0.064      ; 1.607      ;
; 1.379 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[7]   ; clk          ; clk         ; 0.000        ; 0.064      ; 1.607      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[0]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[1]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[3]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[4]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[5]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[0] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[1] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[2] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[3] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[4] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[5] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[6] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.381 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[7] ; clk          ; clk         ; 0.000        ; 0.063      ; 1.608      ;
; 1.394 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[0]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.621      ;
; 1.394 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[2]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.621      ;
; 1.394 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[4]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.621      ;
; 1.394 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.621      ;
; 1.394 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[0]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.621      ;
; 1.394 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.621      ;
; 1.394 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[3]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.621      ;
; 1.394 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[5]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.621      ;
; 1.394 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[6]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.621      ;
; 1.394 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[7]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.621      ;
; 1.394 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[7]   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.621      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[1]    ; clk          ; clk         ; 0.000        ; 0.066      ; 1.674      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[0]    ; clk          ; clk         ; 0.000        ; 0.067      ; 1.675      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[1]   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.674      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[2]    ; clk          ; clk         ; 0.000        ; 0.066      ; 1.674      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[2]   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.674      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[3]   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.674      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[4]    ; clk          ; clk         ; 0.000        ; 0.067      ; 1.675      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[4]   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.674      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[5]   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.674      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[0] ; clk          ; clk         ; 0.000        ; 0.067      ; 1.675      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[2] ; clk          ; clk         ; 0.000        ; 0.067      ; 1.675      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[4] ; clk          ; clk         ; 0.000        ; 0.067      ; 1.675      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[6] ; clk          ; clk         ; 0.000        ; 0.067      ; 1.675      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[1] ; clk          ; clk         ; 0.000        ; 0.067      ; 1.675      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[3] ; clk          ; clk         ; 0.000        ; 0.067      ; 1.675      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[5] ; clk          ; clk         ; 0.000        ; 0.067      ; 1.675      ;
; 1.444 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[7] ; clk          ; clk         ; 0.000        ; 0.067      ; 1.675      ;
; 1.449 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.681      ;
; 1.449 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.681      ;
; 1.449 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.681      ;
; 1.449 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]      ; clk          ; clk         ; 0.000        ; 0.068      ; 1.681      ;
; 1.450 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]    ; clk          ; clk         ; 0.000        ; 0.067      ; 1.681      ;
; 1.486 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[0]   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.716      ;
; 1.486 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[1]   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.716      ;
; 1.486 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[2]   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.716      ;
; 1.486 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[4]   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.716      ;
; 1.486 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[0]   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.716      ;
; 1.489 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[7]   ; clk          ; clk         ; 0.000        ; 0.061      ; 1.714      ;
; 1.489 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[6]   ; clk          ; clk         ; 0.000        ; 0.061      ; 1.714      ;
; 1.555 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[6]     ; clk          ; clk         ; 0.000        ; 0.066      ; 1.785      ;
; 1.555 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; clk          ; clk         ; 0.000        ; 0.066      ; 1.785      ;
; 1.555 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[5]     ; clk          ; clk         ; 0.000        ; 0.066      ; 1.785      ;
; 1.555 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[7]     ; clk          ; clk         ; 0.000        ; 0.066      ; 1.785      ;
; 1.566 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[4]          ; clk          ; clk         ; 0.000        ; 0.064      ; 1.794      ;
; 1.568 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]    ; clk          ; clk         ; 0.000        ; 0.064      ; 1.796      ;
; 1.600 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[3]    ; clk          ; clk         ; 0.000        ; 0.060      ; 1.824      ;
; 1.600 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[1]   ; clk          ; clk         ; 0.000        ; 0.060      ; 1.824      ;
; 1.600 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[4]   ; clk          ; clk         ; 0.000        ; 0.060      ; 1.824      ;
; 1.600 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[2]    ; clk          ; clk         ; 0.000        ; 0.060      ; 1.824      ;
; 1.600 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[2]   ; clk          ; clk         ; 0.000        ; 0.060      ; 1.824      ;
; 1.600 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[3]   ; clk          ; clk         ; 0.000        ; 0.060      ; 1.824      ;
; 1.600 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[5]   ; clk          ; clk         ; 0.000        ; 0.060      ; 1.824      ;
+-------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                     ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clk   ; Rise       ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.ADCR0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.ADCR1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.AND0                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.AND1                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Branch                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CLRC0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CLRC1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call7                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call8                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call9                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CallA                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CallB                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CallC                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CallD                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.DECA0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.DECA1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.DECX                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.INCX                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Inc1                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Inc2                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Inc3                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA0_X                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA1_X                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA2_X                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA3_X                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA7                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA8                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA9                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAAA                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI7                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI7                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.MOVAD0                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.MOVDA0                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET0                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET1                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET2                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET3                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET4                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET5                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET6                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET7                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RORC0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RORC1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RORC2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Reset                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.SETC0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.SETC1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.SP_DEC                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.SP_INC                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA1                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA2                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA3                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA4                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA5                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA6                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA7                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA8                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.catch_exeception                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.empty                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.initialize                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.op_Fetch_Init                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.op_decode                                                                           ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.ADCR0'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------+
; -0.361 ; -0.361       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[6]|datac                  ;
; -0.359 ; -0.359       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[7]|datac                  ;
; -0.357 ; -0.357       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[4]|datac                  ;
; -0.357 ; -0.357       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ;
; -0.357 ; -0.357       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ;
; -0.355 ; -0.355       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ;
; -0.351 ; -0.351       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[0]|datad                  ;
; -0.351 ; -0.351       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[1]|datad                  ;
; -0.351 ; -0.351       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[2]|datad                  ;
; -0.351 ; -0.351       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[5]|datad                  ;
; -0.350 ; -0.350       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[3]|datad                  ;
; -0.345 ; -0.345       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0clkctrl|inclk[0]             ;
; -0.345 ; -0.345       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0clkctrl|outclk               ;
; -0.333 ; -0.333       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|combout                     ;
; -0.329 ; -0.329       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ;
; -0.327 ; -0.327       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ;
; -0.327 ; -0.327       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ;
; -0.327 ; -0.327       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ;
; -0.255 ; -0.255       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ;
; -0.254 ; -0.254       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ;
; -0.254 ; -0.254       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ;
; -0.254 ; -0.254       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ;
; -0.254 ; -0.254       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ;
; -0.248 ; -0.248       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|combout                     ;
; -0.237 ; -0.237       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0clkctrl|inclk[0]             ;
; -0.237 ; -0.237       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0clkctrl|outclk               ;
; -0.232 ; -0.232       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[0]|datad                  ;
; -0.232 ; -0.232       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[1]|datad                  ;
; -0.232 ; -0.232       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[3]|datad                  ;
; -0.231 ; -0.231       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[2]|datad                  ;
; -0.230 ; -0.230       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[5]|datad                  ;
; -0.226 ; -0.226       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ;
; -0.225 ; -0.225       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ;
; -0.225 ; -0.225       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ;
; -0.224 ; -0.224       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[4]|datac                  ;
; -0.223 ; -0.223       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[7]|datac                  ;
; -0.222 ; -0.222       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[6]|datac                  ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datac                       ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datab                       ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datad                       ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr119~0|datad                           ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr120~0|combout                         ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr120~0|datab                           ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr118|datab                             ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr118|combout                           ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr119~0|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|state.ADCR0|q                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|state.ADCR0|q                               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr118|combout                           ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr119~0|combout                         ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr118|datab                             ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr120~0|datab                           ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr120~0|combout                         ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr119~0|datad                           ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datac                       ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datad                       ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datab                       ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.ADCR1'                                                                         ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr78~0|datab                   ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[11]|datac              ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.STAA4_3599            ;
; 0.438 ; 0.438        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[11]            ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[2]|datad               ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[0]|datad               ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.CallD_3029            ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAA1_4079            ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.takeBranch1_3239      ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.takeBranch4_3209      ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.Call1_3149            ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.Call4_3119            ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.RET5_2959             ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr71~1clkctrl|inclk[0]         ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr71~1clkctrl|outclk           ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[3]|datad               ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[4]|datad               ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr111~0|combout                ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDSI1_3719            ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDXI4_3789            ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.STAA1_3629            ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr78~0|combout                 ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAA4_4049            ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAI1_3869            ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDSI4_3689            ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDXI1_3819            ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0clkctrl|inclk[0]      ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0clkctrl|outclk        ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.STAA4_3599|datad              ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr71~1|combout                 ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.CallB_3049            ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAI4_3839            ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.RET1_2999             ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.CallD_3029|datad              ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA1_4079|datad              ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.takeBranch1_3239|datad        ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.takeBranch4_3209|datad        ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.Call9_3069            ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[2]             ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call1_3149|datad              ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call4_3119|datad              ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.RET5_2959|datad               ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAA8_4009            ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.catch_exeception_2889 ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[0]             ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr71~1|datac                   ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.CallB_3049|datac              ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA8_4009|datac              ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAI4_3839|datac              ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.RET1_2999|datac               ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.op_Fetch_Init_4129|datac      ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[3]             ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[4]             ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call9_3069|datac              ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDSI1_3719|datad              ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDXI4_3789|datad              ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.STAA1_3629|datad              ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA4_4049|datad              ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAI1_3869|datad              ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDSI4_3689|datad              ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDXI1_3819|datad              ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.catch_exeception_2889|datac   ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr111~0|datad                  ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|Selector180~0|dataa                ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0|combout              ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr97~2|datab                   ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr97~2|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|state.ADCR1|q                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|state.ADCR1|q                      ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr97~2|combout                 ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr97~2|datab                   ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0|combout              ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.catch_exeception_2889|datac   ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA4_4049|datad              ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAI1_3869|datad              ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDSI4_3689|datad              ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDXI1_3819|datad              ;
; 0.523 ; 0.523        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDXI4_3789|datad              ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|Selector180~0|dataa                ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call9_3069|datac              ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.CallB_3049|datac              ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA8_4009|datac              ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAI4_3839|datac              ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDSI1_3719|datad              ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.RET1_2999|datac               ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.STAA1_3629|datad              ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.op_Fetch_Init_4129|datac      ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr111~0|datad                  ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.catch_exeception_2889 ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call1_3149|datad              ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call4_3119|datad              ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.CallD_3029|datad              ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA1_4079|datad              ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.RET5_2959|datad               ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.takeBranch1_3239|datad        ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.takeBranch4_3209|datad        ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAA8_4009            ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[3]             ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.Call7'                                                                  ;
+-------+--------------+----------------+------------------+----------------------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+----------------------------+------------+------------------------------------+
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr107~0|datab           ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[11]|datac       ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1|datab            ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr105~0|dataa           ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[11]     ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~0|dataa            ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[2]|datad        ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr107~0|combout         ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[0]|datad        ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1clkctrl|inclk[0]  ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1clkctrl|outclk    ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[3]|datad        ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[4]|datad        ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|addrSel[1]          ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~0|combout          ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0|combout         ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1|combout          ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|writeEnable~0|combout       ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[2]      ;
; 0.488 ; 0.488        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[0]      ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0clkctrl|inclk[0] ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0clkctrl|outclk   ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[3]      ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[4]      ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|addrSel[1]|datad            ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|addrSel[0]|datac            ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|addrSel[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|state.Call7|q               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|state.Call7|q               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable~0|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable~0|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|addrSel[0]          ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|addrSel[0]|datac            ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|addrSel[1]|datad            ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0clkctrl|inclk[0] ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0clkctrl|outclk   ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|writeEnable~0|combout       ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[3]      ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[4]      ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[0]      ;
; 0.512 ; 0.512        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[2]      ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1|combout          ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0|combout         ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|addrSel[1]          ;
; 0.528 ; 0.528        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~0|combout          ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr107~0|combout         ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1clkctrl|inclk[0]  ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1clkctrl|outclk    ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[3]|datad        ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[4]|datad        ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[0]|datad        ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[2]|datad        ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr105~0|dataa           ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[11]     ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~0|dataa            ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr107~0|datab           ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1|datab            ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[11]|datac       ;
+-------+--------------+----------------+------------------+----------------------------+------------+------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0[*]   ; clk        ; 7.231 ; 7.211 ; Rise       ; clk             ;
;  led0[0]  ; clk        ; 7.111 ; 7.211 ; Rise       ; clk             ;
;  led0[1]  ; clk        ; 7.138 ; 7.058 ; Rise       ; clk             ;
;  led0[2]  ; clk        ; 7.231 ; 7.130 ; Rise       ; clk             ;
;  led0[3]  ; clk        ; 7.225 ; 7.121 ; Rise       ; clk             ;
;  led0[4]  ; clk        ; 7.183 ; 7.123 ; Rise       ; clk             ;
;  led0[5]  ; clk        ; 7.086 ; 7.032 ; Rise       ; clk             ;
;  led0[6]  ; clk        ; 6.213 ; 6.091 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 6.943 ; 6.864 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 6.408 ; 6.493 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 6.943 ; 6.864 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 6.505 ; 6.378 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 5.913 ; 5.872 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 6.330 ; 6.228 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 6.464 ; 6.440 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 6.123 ; 6.019 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 7.384 ; 7.359 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 7.254 ; 7.359 ; Rise       ; clk             ;
;  led2[1]  ; clk        ; 6.565 ; 6.420 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 7.342 ; 7.194 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 7.384 ; 7.296 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 7.125 ; 7.074 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 7.184 ; 7.069 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 7.287 ; 7.178 ; Rise       ; clk             ;
; led3[*]   ; clk        ; 7.055 ; 7.022 ; Rise       ; clk             ;
;  led3[0]  ; clk        ; 6.673 ; 6.764 ; Rise       ; clk             ;
;  led3[1]  ; clk        ; 7.041 ; 6.985 ; Rise       ; clk             ;
;  led3[2]  ; clk        ; 7.055 ; 7.022 ; Rise       ; clk             ;
;  led3[3]  ; clk        ; 6.914 ; 6.809 ; Rise       ; clk             ;
;  led3[4]  ; clk        ; 6.475 ; 6.449 ; Rise       ; clk             ;
;  led3[5]  ; clk        ; 7.017 ; 6.956 ; Rise       ; clk             ;
;  led3[6]  ; clk        ; 6.683 ; 6.651 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0[*]   ; clk        ; 5.600 ; 5.522 ; Rise       ; clk             ;
;  led0[0]  ; clk        ; 6.425 ; 6.506 ; Rise       ; clk             ;
;  led0[1]  ; clk        ; 6.455 ; 6.401 ; Rise       ; clk             ;
;  led0[2]  ; clk        ; 6.570 ; 6.456 ; Rise       ; clk             ;
;  led0[3]  ; clk        ; 6.506 ; 6.435 ; Rise       ; clk             ;
;  led0[4]  ; clk        ; 6.500 ; 6.461 ; Rise       ; clk             ;
;  led0[5]  ; clk        ; 6.422 ; 6.374 ; Rise       ; clk             ;
;  led0[6]  ; clk        ; 5.600 ; 5.522 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 5.484 ; 5.406 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 5.875 ; 5.992 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 6.442 ; 6.443 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 6.052 ; 6.067 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 5.484 ; 5.406 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 5.918 ; 5.764 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 6.051 ; 6.000 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 5.690 ; 5.604 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 5.975 ; 5.877 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 6.093 ; 6.193 ; Rise       ; clk             ;
;  led2[1]  ; clk        ; 6.049 ; 5.947 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 6.031 ; 5.931 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 6.206 ; 6.124 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 6.006 ; 5.915 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 6.017 ; 5.999 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 5.975 ; 5.877 ; Rise       ; clk             ;
; led3[*]   ; clk        ; 5.925 ; 5.840 ; Rise       ; clk             ;
;  led3[0]  ; clk        ; 6.053 ; 6.133 ; Rise       ; clk             ;
;  led3[1]  ; clk        ; 6.223 ; 6.112 ; Rise       ; clk             ;
;  led3[2]  ; clk        ; 6.290 ; 6.182 ; Rise       ; clk             ;
;  led3[3]  ; clk        ; 6.101 ; 5.996 ; Rise       ; clk             ;
;  led3[4]  ; clk        ; 6.022 ; 5.949 ; Rise       ; clk             ;
;  led3[5]  ; clk        ; 6.376 ; 6.324 ; Rise       ; clk             ;
;  led3[6]  ; clk        ; 5.925 ; 5.840 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                  ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -4.580 ; -501.758      ;
; ctrl_s8:U_CTRL|state.ADCR0 ; -4.472 ; -27.470       ;
; ctrl_s8:U_CTRL|state.ADCR1 ; -0.263 ; -0.388        ;
; ctrl_s8:U_CTRL|state.Call7 ; -0.185 ; -0.373        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; ctrl_s8:U_CTRL|state.ADCR1 ; -2.035 ; -6.303        ;
; ctrl_s8:U_CTRL|state.Call7 ; -1.974 ; -5.493        ;
; ctrl_s8:U_CTRL|state.ADCR0 ; -1.367 ; -10.047       ;
; clk                        ; -0.021 ; -0.021        ;
+----------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -0.633 ; -31.719              ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.481 ; 0.000                ;
+-------+-------+----------------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary    ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; clk                        ; -3.000 ; -262.079      ;
; ctrl_s8:U_CTRL|state.ADCR0 ; -0.278 ; -4.968        ;
; ctrl_s8:U_CTRL|state.Call7 ; 0.304  ; 0.000         ;
; ctrl_s8:U_CTRL|state.ADCR1 ; 0.404  ; 0.000         ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                     ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                 ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -4.580 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.332     ; 3.725      ;
; -4.519 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.271     ; 3.725      ;
; -4.272 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.335     ; 3.414      ;
; -4.228 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.458     ; 3.247      ;
; -4.211 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.274     ; 3.414      ;
; -4.150 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.457     ; 3.170      ;
; -4.120 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.288     ; 3.309      ;
; -4.098 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.334     ; 3.241      ;
; -4.093 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[1]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.457     ; 3.113      ;
; -4.080 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[3]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.462     ; 3.095      ;
; -4.071 ; ctrl_s8:U_CTRL|writeEnable[11] ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.400     ; 3.148      ;
; -4.067 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.462     ; 3.082      ;
; -4.066 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.390     ; 3.153      ;
; -4.065 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.462     ; 3.080      ;
; -4.064 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.458     ; 3.083      ;
; -4.064 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.462     ; 3.079      ;
; -4.059 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.227     ; 3.309      ;
; -4.037 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.273     ; 3.241      ;
; -4.010 ; ctrl_s8:U_CTRL|writeEnable[11] ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.339     ; 3.148      ;
; -3.988 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.389     ; 3.076      ;
; -3.988 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.336     ; 3.129      ;
; -3.967 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[0]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.462     ; 2.982      ;
; -3.967 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[1]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.462     ; 2.982      ;
; -3.967 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[4]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.462     ; 2.982      ;
; -3.967 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[5]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.462     ; 2.982      ;
; -3.967 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT1|output[6]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.462     ; 2.982      ;
; -3.939 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[0]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.457     ; 2.959      ;
; -3.939 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.457     ; 2.959      ;
; -3.939 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[3]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.457     ; 2.959      ;
; -3.939 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[4]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.457     ; 2.959      ;
; -3.939 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[5]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.457     ; 2.959      ;
; -3.939 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[6]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.457     ; 2.959      ;
; -3.939 ; ctrl_s8:U_CTRL|addrSel[0]      ; regWidth_s8:U_OUT0|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.457     ; 2.959      ;
; -3.931 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[1]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.389     ; 3.019      ;
; -3.927 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.275     ; 3.129      ;
; -3.920 ; ctrl_s8:U_CTRL|addrSel[0]      ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_datain_reg0 ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.280     ; 3.139      ;
; -3.918 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[3]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.394     ; 3.001      ;
; -3.913 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[5]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.462     ; 2.928      ;
; -3.905 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.394     ; 2.988      ;
; -3.903 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.394     ; 2.986      ;
; -3.902 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.390     ; 2.989      ;
; -3.902 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.394     ; 2.985      ;
; -3.812 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.291     ; 2.998      ;
; -3.805 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[0]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.394     ; 2.888      ;
; -3.805 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[1]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.394     ; 2.888      ;
; -3.805 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[4]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.394     ; 2.888      ;
; -3.805 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[5]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.394     ; 2.888      ;
; -3.805 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT1|output[6]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.394     ; 2.888      ;
; -3.792 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[4]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.457     ; 2.812      ;
; -3.777 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[0]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.389     ; 2.865      ;
; -3.777 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.389     ; 2.865      ;
; -3.777 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[3]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.389     ; 2.865      ;
; -3.777 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[4]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.389     ; 2.865      ;
; -3.777 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[5]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.389     ; 2.865      ;
; -3.777 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[6]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.389     ; 2.865      ;
; -3.777 ; ctrl_s8:U_CTRL|addrSel[1]      ; regWidth_s8:U_OUT0|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.389     ; 2.865      ;
; -3.758 ; ctrl_s8:U_CTRL|addrSel[1]      ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_datain_reg0 ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.212     ; 3.045      ;
; -3.751 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.230     ; 2.998      ;
; -3.751 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[5]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.394     ; 2.834      ;
; -3.719 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.286     ; 2.910      ;
; -3.706 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.289     ; 2.894      ;
; -3.681 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.457     ; 2.701      ;
; -3.667 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.291     ; 2.853      ;
; -3.666 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.290     ; 2.853      ;
; -3.658 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.225     ; 2.910      ;
; -3.645 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.228     ; 2.894      ;
; -3.644 ; ctrl_s8:U_CTRL|writeEnable[0]  ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.294     ; 2.827      ;
; -3.638 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.290     ; 2.825      ;
; -3.637 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.290     ; 2.824      ;
; -3.630 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[4]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.389     ; 2.718      ;
; -3.619 ; ctrl_s8:U_CTRL|addrSel[0]      ; ram:U_RAM|altsyncram:altsyncram_component|altsyncram_p6o1:auto_generated|ram_block1a0~porta_we_reg      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.283     ; 2.835      ;
; -3.606 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.230     ; 2.853      ;
; -3.605 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.229     ; 2.853      ;
; -3.588 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.288     ; 2.777      ;
; -3.586 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.287     ; 2.776      ;
; -3.583 ; ctrl_s8:U_CTRL|writeEnable[0]  ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.233     ; 2.827      ;
; -3.581 ; ctrl_s8:U_CTRL|writeEnable[2]  ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.291     ; 2.767      ;
; -3.577 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.229     ; 2.825      ;
; -3.576 ; ctrl_s8:U_CTRL|writeEnable[0]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.229     ; 2.824      ;
; -3.570 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.290     ; 2.757      ;
; -3.568 ; ctrl_s8:U_CTRL|writeEnable[11] ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.354     ; 2.691      ;
; -3.568 ; ctrl_s8:U_CTRL|writeEnable[0]  ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.294     ; 2.751      ;
; -3.564 ; ctrl_s8:U_CTRL|writeEnable[2]  ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.291     ; 2.750      ;
; -3.561 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.290     ; 2.748      ;
; -3.558 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.287     ; 2.748      ;
; -3.556 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[5]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.288     ; 2.745      ;
; -3.540 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]                                                      ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.289     ; 2.728      ;
; -3.539 ; ctrl_s8:U_CTRL|addrSel[0]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[6]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.462     ; 2.554      ;
; -3.527 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.227     ; 2.777      ;
; -3.525 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.226     ; 2.776      ;
; -3.521 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.292     ; 2.706      ;
; -3.520 ; ctrl_s8:U_CTRL|writeEnable[2]  ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.230     ; 2.767      ;
; -3.519 ; ctrl_s8:U_CTRL|addrSel[1]      ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.389     ; 2.607      ;
; -3.509 ; ctrl_s8:U_CTRL|writeEnable[4]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]                                                     ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.229     ; 2.757      ;
; -3.507 ; ctrl_s8:U_CTRL|writeEnable[11] ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.293     ; 2.691      ;
; -3.507 ; ctrl_s8:U_CTRL|writeEnable[0]  ; regWidth_s8:U_OUT1|output[2]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.233     ; 2.751      ;
; -3.506 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[6]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.288     ; 2.695      ;
; -3.503 ; ctrl_s8:U_CTRL|writeEnable[2]  ; regWidth_s8:U_OUT1|output[7]                                                                            ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.230     ; 2.750      ;
; -3.503 ; ctrl_s8:U_CTRL|writeEnable[2]  ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[5]                                                     ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.500        ; -1.288     ; 2.692      ;
; -3.500 ; ctrl_s8:U_CTRL|writeEnable[3]  ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]                                                      ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.500        ; -1.229     ; 2.748      ;
+--------+--------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ctrl_s8:U_CTRL|state.ADCR0'                                                                                                                                                             ;
+--------+-----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                            ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.472 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.065      ; 4.119      ;
; -4.411 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.126      ; 4.119      ;
; -4.249 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.062      ; 3.893      ;
; -4.188 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.123      ; 3.893      ;
; -4.067 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.003     ; 3.646      ;
; -4.006 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.058      ; 3.646      ;
; -3.990 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.063      ; 3.635      ;
; -3.929 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.124      ; 3.635      ;
; -3.873 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.061      ; 3.516      ;
; -3.812 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.122      ; 3.516      ;
; -3.740 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.008     ; 3.789      ;
; -3.699 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.010     ; 3.746      ;
; -3.679 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.053      ; 3.789      ;
; -3.638 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.051      ; 3.746      ;
; -3.618 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.012     ; 3.663      ;
; -3.615 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.071      ; 4.177      ;
; -3.593 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.076     ; 3.574      ;
; -3.569 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.011     ; 3.615      ;
; -3.557 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.049      ; 3.663      ;
; -3.554 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.132      ; 4.177      ;
; -3.532 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.015     ; 3.574      ;
; -3.508 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.050      ; 3.615      ;
; -3.493 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.001      ; 4.054      ;
; -3.432 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.062      ; 4.054      ;
; -3.416 ; internalArch_s8:U_inArch|regWidth_s8:A|output[7]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.307      ; 3.795      ;
; -3.372 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[7] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.303      ; 3.747      ;
; -3.372 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[7] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.304      ; 3.748      ;
; -3.312 ; internalArch_s8:U_inArch|REG:ALU_r|output[7]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.302      ; 3.686      ;
; -3.307 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.068      ; 3.866      ;
; -3.291 ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.307      ; 3.670      ;
; -3.286 ; internalArch_s8:U_inArch|REG:ALU_r|output[6]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.302      ; 3.660      ;
; -3.286 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.304      ; 3.662      ;
; -3.269 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.303      ; 3.644      ;
; -3.246 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.129      ; 3.866      ;
; -3.235 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.304      ; 3.611      ;
; -3.205 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.307      ; 3.584      ;
; -3.197 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.304      ; 3.573      ;
; -3.197 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.304      ; 3.573      ;
; -3.187 ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.307      ; 3.566      ;
; -3.185 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.000      ; 3.738      ;
; -3.180 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.002     ; 3.738      ;
; -3.173 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.304      ; 3.549      ;
; -3.172 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.003     ; 3.722      ;
; -3.163 ; internalArch_s8:U_inArch|REG:ALU_r|output[5]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.302      ; 3.537      ;
; -3.158 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.231      ; 3.936      ;
; -3.153 ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.302      ; 3.527      ;
; -3.150 ; internalArch_s8:U_inArch|regWidth_s8:A|output[6]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.307      ; 3.529      ;
; -3.137 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.304      ; 3.513      ;
; -3.133 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.069      ; 3.693      ;
; -3.124 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.061      ; 3.738      ;
; -3.119 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.059      ; 3.738      ;
; -3.111 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.058      ; 3.722      ;
; -3.107 ; internalArch_s8:U_inArch|REG:ALU_r|output[2]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.302      ; 3.481      ;
; -3.099 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.304      ; 3.475      ;
; -3.094 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.051      ; 3.637      ;
; -3.077 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.234      ; 3.858      ;
; -3.075 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.047      ; 3.614      ;
; -3.072 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.130      ; 3.693      ;
; -3.071 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.304      ; 3.447      ;
; -3.059 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.002     ; 3.609      ;
; -3.058 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.304      ; 3.434      ;
; -3.055 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.048      ; 3.595      ;
; -3.046 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.001     ; 3.605      ;
; -3.043 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.302      ; 3.417      ;
; -3.040 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.304      ; 3.416      ;
; -3.039 ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.307      ; 3.418      ;
; -3.039 ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.304      ; 3.415      ;
; -3.037 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.301      ; 3.410      ;
; -3.034 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.068     ; 3.519      ;
; -3.033 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.112      ; 3.637      ;
; -3.027 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.004     ; 3.576      ;
; -3.025 ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.229      ; 3.801      ;
; -3.016 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.067      ; 3.574      ;
; -3.014 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.108      ; 3.614      ;
; -3.009 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.231      ; 3.787      ;
; -3.003 ; internalArch_s8:U_inArch|REG:ALU_r|output[4]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.307      ; 3.382      ;
; -3.001 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.049      ; 3.542      ;
; -2.998 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.059      ; 3.609      ;
; -2.994 ; ctrl_s8:U_CTRL|writeEnable[0]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.109      ; 3.595      ;
; -2.985 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.060      ; 3.605      ;
; -2.985 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.003     ; 3.542      ;
; -2.980 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.001      ; 3.533      ;
; -2.973 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.007     ; 3.519      ;
; -2.971 ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[6]  ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.307      ; 3.350      ;
; -2.971 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.002     ; 3.522      ;
; -2.966 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.057      ; 3.576      ;
; -2.962 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.001     ; 3.513      ;
; -2.955 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.128      ; 3.574      ;
; -2.950 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.003      ; 3.444      ;
; -2.940 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.110      ; 3.542      ;
; -2.933 ; internalArch_s8:U_inArch|REG:ALU_r|output[3]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.296      ; 3.301      ;
; -2.924 ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]    ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.302      ; 3.298      ;
; -2.924 ; ctrl_s8:U_CTRL|writeEnable[3]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.058      ; 3.542      ;
; -2.923 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; -0.067     ; 3.416      ;
; -2.920 ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.303      ; 3.295      ;
; -2.919 ; ctrl_s8:U_CTRL|writeEnable[2]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.062      ; 3.533      ;
; -2.910 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.059      ; 3.522      ;
; -2.901 ; ctrl_s8:U_CTRL|writeEnable[4]                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.060      ; 3.513      ;
; -2.900 ; internalArch_s8:U_inArch|REG:ALU_r|output[1]        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.500        ; 1.302      ; 3.274      ;
; -2.889 ; ctrl_s8:U_CTRL|writeEnable[11]                      ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 1.000        ; 0.064      ; 3.444      ;
+--------+-----------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ctrl_s8:U_CTRL|state.ADCR1'                                                                                                                                   ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.263 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.285      ; 1.541      ;
; -0.174 ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.285      ; 1.452      ;
; -0.139 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.285      ; 1.417      ;
; -0.137 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.285      ; 1.415      ;
; -0.125 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 0.975      ; 1.074      ;
; -0.090 ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.285      ; 1.368      ;
; -0.050 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.285      ; 1.328      ;
; -0.031 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.285      ; 1.309      ;
; -0.020 ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 0.975      ; 0.969      ;
; 0.003  ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.285      ; 1.275      ;
; 0.019  ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|save.LDAI1_3869            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.248      ; 1.285      ;
; 0.033  ; ctrl_s8:U_CTRL|state.Call3         ; ctrl_s8:U_CTRL|save.Call4_3119            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.615      ; 1.638      ;
; 0.054  ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 0.975      ; 0.895      ;
; 0.057  ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 0.975      ; 0.892      ;
; 0.059  ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|save.LDSI1_3719            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.249      ; 1.220      ;
; 0.064  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 0.975      ; 0.885      ;
; 0.081  ; ctrl_s8:U_CTRL|state.RORC2         ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.109      ; 1.077      ;
; 0.092  ; ctrl_s8:U_CTRL|state.CallA         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.325      ; 1.226      ;
; 0.097  ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.059      ; 0.936      ;
; 0.120  ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|save.STAA1_3629            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.249      ; 1.185      ;
; 0.123  ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 0.975      ; 0.826      ;
; 0.136  ; ctrl_s8:U_CTRL|state.LDXI3         ; ctrl_s8:U_CTRL|save.LDXI4_3789            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.524      ; 1.444      ;
; 0.140  ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.369      ; 1.222      ;
; 0.147  ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|save.takeBranch1_3239      ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.239      ; 1.148      ;
; 0.148  ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 0.975      ; 0.801      ;
; 0.171  ; ctrl_s8:U_CTRL|state.DECA1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.109      ; 0.987      ;
; 0.174  ; ctrl_s8:U_CTRL|state.CallC         ; ctrl_s8:U_CTRL|save.CallD_3029            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.281      ; 1.161      ;
; 0.197  ; ctrl_s8:U_CTRL|state.CallC         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.325      ; 1.121      ;
; 0.201  ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 0.975      ; 0.748      ;
; 0.217  ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|writeEnable[3]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.032      ; 0.853      ;
; 0.227  ; ctrl_s8:U_CTRL|state.AND1          ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.109      ; 0.931      ;
; 0.235  ; ctrl_s8:U_CTRL|state.LDXI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.562      ; 1.320      ;
; 0.238  ; ctrl_s8:U_CTRL|state.LDSI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.562      ; 1.317      ;
; 0.241  ; ctrl_s8:U_CTRL|state.LDAA3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.600      ; 1.352      ;
; 0.242  ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|save.LDXI1_3819            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.248      ; 1.156      ;
; 0.244  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|save.LDAA1_4079            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.241      ; 1.064      ;
; 0.277  ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|save.catch_exeception_2889 ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.369      ; 1.250      ;
; 0.280  ; ctrl_s8:U_CTRL|state.Call3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.659      ; 1.372      ;
; 0.295  ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|writeEnable[0]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.033      ; 0.773      ;
; 0.295  ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|save.LDAA8_4009            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.370      ; 1.063      ;
; 0.298  ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|save.Call1_3149            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.237      ; 0.994      ;
; 0.302  ; ctrl_s8:U_CTRL|state.RET4          ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.600      ; 1.291      ;
; 0.306  ; ctrl_s8:U_CTRL|state.CallA         ; ctrl_s8:U_CTRL|save.CallB_3049            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.356      ; 1.207      ;
; 0.306  ; ctrl_s8:U_CTRL|state.STAA3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.600      ; 1.287      ;
; 0.318  ; ctrl_s8:U_CTRL|state.takeBranch3   ; ctrl_s8:U_CTRL|save.takeBranch4_3209      ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.613      ; 1.445      ;
; 0.318  ; ctrl_s8:U_CTRL|state.LDAI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.562      ; 1.237      ;
; 0.332  ; ctrl_s8:U_CTRL|state.LDSI3         ; ctrl_s8:U_CTRL|save.LDSI4_3689            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.523      ; 1.246      ;
; 0.348  ; ctrl_s8:U_CTRL|state.RET4          ; ctrl_s8:U_CTRL|save.RET5_2959             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.554      ; 1.260      ;
; 0.378  ; ctrl_s8:U_CTRL|state.STAA3         ; ctrl_s8:U_CTRL|save.STAA4_3599            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.527      ; 1.198      ;
; 0.393  ; ctrl_s8:U_CTRL|state.LDAA3         ; ctrl_s8:U_CTRL|save.LDAA4_4049            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.561      ; 1.222      ;
; 0.401  ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.369      ; 0.961      ;
; 0.412  ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|writeEnable[4]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.030      ; 0.749      ;
; 0.422  ; ctrl_s8:U_CTRL|state.takeBranch3   ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.659      ; 1.230      ;
; 0.425  ; ctrl_s8:U_CTRL|state.RET0          ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.539      ; 1.107      ;
; 0.429  ; ctrl_s8:U_CTRL|state.RET0          ; ctrl_s8:U_CTRL|save.RET1_2999             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.570      ; 1.297      ;
; 0.435  ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|save.Call9_3069            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.317      ; 1.040      ;
; 0.503  ; ctrl_s8:U_CTRL|state.LDAI3         ; ctrl_s8:U_CTRL|save.LDAI4_3839            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 1.591      ; 1.244      ;
; 1.619  ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.541      ; 1.086      ;
; 1.844  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]             ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.500        ; 2.545      ; 0.854      ;
; 2.129  ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; 1.000        ; 2.541      ; 1.076      ;
; 2.407  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]             ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; 1.000        ; 2.545      ; 0.791      ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ctrl_s8:U_CTRL|state.Call7'                                                                                                                        ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.185 ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 0.915      ; 1.074      ;
; -0.096 ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.115      ; 1.248      ;
; -0.092 ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.183      ; 1.263      ;
; -0.080 ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 0.915      ; 0.969      ;
; -0.006 ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 0.915      ; 0.895      ;
; -0.003 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 0.915      ; 0.892      ;
; 0.004  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 0.915      ; 0.885      ;
; 0.021  ; ctrl_s8:U_CTRL|state.RORC2         ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.049      ; 1.077      ;
; 0.037  ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 0.999      ; 0.936      ;
; 0.063  ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 0.915      ; 0.826      ;
; 0.071  ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.115      ; 1.081      ;
; 0.088  ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 0.915      ; 0.801      ;
; 0.111  ; ctrl_s8:U_CTRL|state.DECA1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.049      ; 0.987      ;
; 0.141  ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 0.915      ; 0.748      ;
; 0.154  ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.147      ; 0.981      ;
; 0.157  ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|writeEnable[3]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 0.972      ; 0.853      ;
; 0.167  ; ctrl_s8:U_CTRL|state.AND1          ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.049      ; 0.931      ;
; 0.182  ; ctrl_s8:U_CTRL|state.LDAA0_X       ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.180      ; 0.986      ;
; 0.193  ; ctrl_s8:U_CTRL|state.LDAA0_X       ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.115      ; 0.959      ;
; 0.235  ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|writeEnable[0]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 0.973      ; 0.773      ;
; 0.248  ; ctrl_s8:U_CTRL|state.RET1          ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 1.115      ; 0.904      ;
; 0.352  ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|writeEnable[4]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 0.970      ; 0.749      ;
; 1.531  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|addrSel[1]      ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 2.628      ; 1.249      ;
; 1.559  ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 2.481      ; 1.086      ;
; 1.784  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]  ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0.500        ; 2.485      ; 0.854      ;
; 2.069  ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; 1.000        ; 2.481      ; 1.076      ;
; 2.132  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|addrSel[1]      ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 1.000        ; 2.628      ; 1.148      ;
; 2.347  ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]  ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 1.000        ; 2.485      ; 0.791      ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ctrl_s8:U_CTRL|state.ADCR1'                                                                                                                                    ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -2.035 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]             ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.000        ; 2.647      ; 0.737      ;
; -1.730 ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0.000        ; 2.643      ; 1.038      ;
; -1.477 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]             ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.647      ; 0.795      ;
; -1.221 ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 2.643      ; 1.047      ;
; -0.265 ; ctrl_s8:U_CTRL|state.LDAI3         ; ctrl_s8:U_CTRL|save.LDAI4_3839            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.780      ; 1.045      ;
; -0.244 ; ctrl_s8:U_CTRL|state.LDAA3         ; ctrl_s8:U_CTRL|save.LDAA4_4049            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.746      ; 1.032      ;
; -0.229 ; ctrl_s8:U_CTRL|state.STAA3         ; ctrl_s8:U_CTRL|save.STAA4_3599            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.710      ; 1.011      ;
; -0.225 ; ctrl_s8:U_CTRL|state.RET0          ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.728      ; 1.033      ;
; -0.212 ; ctrl_s8:U_CTRL|state.RET4          ; ctrl_s8:U_CTRL|save.RET5_2959             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.739      ; 1.057      ;
; -0.202 ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|save.LDAA8_4009            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.565      ; 0.893      ;
; -0.200 ; ctrl_s8:U_CTRL|state.RET0          ; ctrl_s8:U_CTRL|save.RET1_2999             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.760      ; 1.090      ;
; -0.192 ; ctrl_s8:U_CTRL|state.takeBranch3   ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.844      ; 1.182      ;
; -0.190 ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|save.Call9_3069            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.516      ; 0.856      ;
; -0.189 ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.565      ; 0.906      ;
; -0.153 ; ctrl_s8:U_CTRL|state.LDSI3         ; ctrl_s8:U_CTRL|save.LDSI4_3689            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.709      ; 1.086      ;
; -0.120 ; ctrl_s8:U_CTRL|state.takeBranch3   ; ctrl_s8:U_CTRL|save.takeBranch4_3209      ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.795      ; 1.205      ;
; -0.104 ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|save.Call1_3149            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.433      ; 0.859      ;
; -0.102 ; ctrl_s8:U_CTRL|state.RET4          ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.787      ; 1.215      ;
; -0.091 ; ctrl_s8:U_CTRL|state.STAA3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.787      ; 1.226      ;
; -0.090 ; ctrl_s8:U_CTRL|state.LDAI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.750      ; 1.190      ;
; -0.086 ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|writeEnable[4]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.186      ; 0.630      ;
; -0.081 ; ctrl_s8:U_CTRL|state.CallA         ; ctrl_s8:U_CTRL|save.CallB_3049            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.555      ; 1.004      ;
; -0.063 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|save.catch_exeception_2889 ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.564      ; 1.031      ;
; -0.061 ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|save.LDAA1_4079            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.437      ; 0.906      ;
; -0.058 ; ctrl_s8:U_CTRL|state.Call3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.844      ; 1.316      ;
; -0.050 ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|writeEnable[0]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.189      ; 0.669      ;
; -0.022 ; ctrl_s8:U_CTRL|state.LDXI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.750      ; 1.258      ;
; -0.020 ; ctrl_s8:U_CTRL|state.CallC         ; ctrl_s8:U_CTRL|save.CallD_3029            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.476      ; 0.986      ;
; -0.020 ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.565      ; 1.075      ;
; -0.017 ; ctrl_s8:U_CTRL|state.LDAA3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.787      ; 1.300      ;
; -0.016 ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|save.LDXI1_3819            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.445      ; 0.959      ;
; -0.015 ; ctrl_s8:U_CTRL|state.LDXI3         ; ctrl_s8:U_CTRL|save.LDXI4_3789            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.710      ; 1.225      ;
; -0.014 ; ctrl_s8:U_CTRL|state.LDSI3         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.750      ; 1.266      ;
; -0.002 ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|save.takeBranch1_3239      ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.435      ; 0.963      ;
; 0.017  ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|save.STAA1_3629            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.445      ; 0.992      ;
; 0.017  ; ctrl_s8:U_CTRL|state.CallC         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.523      ; 1.070      ;
; 0.027  ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|save.LDSI1_3719            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.445      ; 1.002      ;
; 0.035  ; ctrl_s8:U_CTRL|state.Call3         ; ctrl_s8:U_CTRL|save.Call4_3119            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.798      ; 1.363      ;
; 0.051  ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.139      ; 0.720      ;
; 0.074  ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.220      ; 0.824      ;
; 0.079  ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|writeEnable[3]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.188      ; 0.797      ;
; 0.093  ; ctrl_s8:U_CTRL|state.AND1          ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.261      ; 0.884      ;
; 0.096  ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.139      ; 0.765      ;
; 0.100  ; ctrl_s8:U_CTRL|state.CallA         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.523      ; 1.153      ;
; 0.103  ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|save.LDAI1_3869            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.445      ; 1.078      ;
; 0.111  ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.139      ; 0.780      ;
; 0.140  ; ctrl_s8:U_CTRL|state.DECA1         ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.261      ; 0.931      ;
; 0.158  ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.484      ; 1.172      ;
; 0.161  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.139      ; 0.830      ;
; 0.187  ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.484      ; 1.201      ;
; 0.188  ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.139      ; 0.857      ;
; 0.190  ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.139      ; 0.859      ;
; 0.203  ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.484      ; 1.217      ;
; 0.237  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.484      ; 1.251      ;
; 0.245  ; ctrl_s8:U_CTRL|state.RORC2         ; ctrl_s8:U_CTRL|writeEnable[2]             ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.261      ; 1.036      ;
; 0.251  ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.139      ; 0.920      ;
; 0.299  ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.484      ; 1.313      ;
; 0.302  ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.484      ; 1.316      ;
; 0.330  ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.484      ; 1.344      ;
; 0.336  ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|writeEnable[11]            ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.139      ; 1.005      ;
; 0.438  ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; -0.500       ; 1.484      ; 1.452      ;
+--------+------------------------------------+-------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ctrl_s8:U_CTRL|state.Call7'                                                                                                                         ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                        ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.974 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]  ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0.000        ; 2.586      ; 0.737      ;
; -1.790 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|addrSel[1]      ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0.000        ; 2.746      ; 1.081      ;
; -1.669 ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; 0.000        ; 2.582      ; 1.038      ;
; -1.416 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|writeEnable[3]  ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.586      ; 0.795      ;
; -1.197 ; ctrl_s8:U_CTRL|state.Call7         ; ctrl_s8:U_CTRL|addrSel[1]      ; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.746      ; 1.174      ;
; -1.160 ; ctrl_s8:U_CTRL|state.ADCR1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 2.582      ; 1.047      ;
; -0.035 ; ctrl_s8:U_CTRL|state.LDAA0_X       ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.355      ; 0.850      ;
; -0.026 ; ctrl_s8:U_CTRL|state.LDAA7         ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.323      ; 0.827      ;
; -0.025 ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|writeEnable[4]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.125      ; 0.630      ;
; 0.011  ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|writeEnable[0]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.128      ; 0.669      ;
; 0.013  ; ctrl_s8:U_CTRL|state.RET1          ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.287      ; 0.830      ;
; 0.060  ; ctrl_s8:U_CTRL|state.LDAA0_X       ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.287      ; 0.877      ;
; 0.112  ; ctrl_s8:U_CTRL|state.Call8         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.078      ; 0.720      ;
; 0.135  ; ctrl_s8:U_CTRL|state.op_Fetch_Init ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.159      ; 0.824      ;
; 0.140  ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|writeEnable[3]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.127      ; 0.797      ;
; 0.154  ; ctrl_s8:U_CTRL|state.AND1          ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.200      ; 0.884      ;
; 0.157  ; ctrl_s8:U_CTRL|state.Call0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.078      ; 0.765      ;
; 0.166  ; ctrl_s8:U_CTRL|state.STAA7         ; ctrl_s8:U_CTRL|addrSel[0]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.357      ; 1.053      ;
; 0.172  ; ctrl_s8:U_CTRL|state.LDXI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.078      ; 0.780      ;
; 0.199  ; ctrl_s8:U_CTRL|state.CallB         ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.287      ; 1.016      ;
; 0.201  ; ctrl_s8:U_CTRL|state.DECA1         ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.200      ; 0.931      ;
; 0.222  ; ctrl_s8:U_CTRL|state.LDAA0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.078      ; 0.830      ;
; 0.249  ; ctrl_s8:U_CTRL|state.STAA0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.078      ; 0.857      ;
; 0.251  ; ctrl_s8:U_CTRL|state.takeBranch0   ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.078      ; 0.859      ;
; 0.306  ; ctrl_s8:U_CTRL|state.RORC2         ; ctrl_s8:U_CTRL|writeEnable[2]  ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.200      ; 1.036      ;
; 0.312  ; ctrl_s8:U_CTRL|state.LDAI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.078      ; 0.920      ;
; 0.324  ; ctrl_s8:U_CTRL|state.Call9         ; ctrl_s8:U_CTRL|addrSel[1]      ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.287      ; 1.141      ;
; 0.397  ; ctrl_s8:U_CTRL|state.LDSI0         ; ctrl_s8:U_CTRL|writeEnable[11] ; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; -0.500       ; 1.078      ; 1.005      ;
+--------+------------------------------------+--------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ctrl_s8:U_CTRL|state.ADCR0'                                                                                                                                                           ;
+--------+--------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                            ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.367 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 3.344      ; 2.102      ;
; -1.350 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 3.324      ; 2.099      ;
; -1.348 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 3.338      ; 2.115      ;
; -1.313 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 3.262      ; 2.074      ;
; -1.266 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 3.271      ; 2.130      ;
; -1.250 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 3.272      ; 2.147      ;
; -1.082 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 3.260      ; 2.303      ;
; -1.071 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0.000        ; 3.270      ; 2.324      ;
; -0.933 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.324      ; 2.016      ;
; -0.932 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.338      ; 2.031      ;
; -0.907 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.344      ; 2.062      ;
; -0.886 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.262      ; 2.001      ;
; -0.834 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.272      ; 2.063      ;
; -0.828 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.271      ; 2.068      ;
; -0.666 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.260      ; 2.219      ;
; -0.655 ; ctrl_s8:U_CTRL|state.ADCR0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 3.270      ; 2.240      ;
; -0.240 ; internalArch_s8:U_inArch|regWidth_s8:A|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.992      ; 1.282      ;
; -0.237 ; internalArch_s8:U_inArch|regWidth_s8:A|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.905      ; 1.198      ;
; -0.175 ; internalArch_s8:U_inArch|regWidth_s8:A|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.967      ; 1.322      ;
; -0.054 ; internalArch_s8:U_inArch|regWidth_s8:A|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.920      ; 1.396      ;
; 0.076  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.013      ; 1.619      ;
; 0.113  ; internalArch_s8:U_inArch|regWidth_s8:A|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.919      ; 1.562      ;
; 0.117  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.027      ; 1.674      ;
; 0.146  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.951      ; 1.627      ;
; 0.156  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.961      ; 1.647      ;
; 0.162  ; internalArch_s8:U_inArch|regWidth_s8:A|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.914      ; 1.606      ;
; 0.165  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.033      ; 1.728      ;
; 0.199  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.967      ; 1.696      ;
; 0.200  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.967      ; 1.697      ;
; 0.218  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.914      ; 1.662      ;
; 0.221  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.908      ; 1.659      ;
; 0.226  ; internalArch_s8:U_inArch|regWidth_s8:A|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.981      ; 1.737      ;
; 0.235  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.960      ; 1.725      ;
; 0.235  ; internalArch_s8:U_inArch|regWidth_s8:D|output[7] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.977      ; 1.742      ;
; 0.253  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.963      ; 1.746      ;
; 0.254  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.977      ; 1.761      ;
; 0.260  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.911      ; 1.701      ;
; 0.265  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.963      ; 1.758      ;
; 0.268  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.963      ; 1.761      ;
; 0.269  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.977      ; 1.776      ;
; 0.269  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.977      ; 1.776      ;
; 0.304  ; internalArch_s8:U_inArch|regWidth_s8:A|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.987      ; 1.821      ;
; 0.309  ; internalArch_s8:U_inArch|regWidth_s8:A|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.972      ; 1.811      ;
; 0.314  ; internalArch_s8:U_inArch|regWidth_s8:D|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.987      ; 1.831      ;
; 0.315  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.920      ; 1.765      ;
; 0.317  ; internalArch_s8:U_inArch|regWidth_s8:A|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.905      ; 1.752      ;
; 0.320  ; internalArch_s8:U_inArch|regWidth_s8:A|output[7] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.986      ; 1.836      ;
; 0.320  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.905      ; 1.755      ;
; 0.323  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.959      ; 1.812      ;
; 0.332  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.983      ; 1.845      ;
; 0.335  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.967      ; 1.832      ;
; 0.343  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.918      ; 1.791      ;
; 0.347  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.983      ; 1.860      ;
; 0.347  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.983      ; 1.860      ;
; 0.351  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.981      ; 1.862      ;
; 0.351  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.981      ; 1.862      ;
; 0.352  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.911      ; 1.793      ;
; 0.358  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.910      ; 1.798      ;
; 0.366  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.981      ; 1.877      ;
; 0.370  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.913      ; 1.813      ;
; 0.373  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.910      ; 1.813      ;
; 0.373  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.910      ; 1.813      ;
; 0.377  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.901      ; 1.808      ;
; 0.381  ; internalArch_s8:U_inArch|regWidth_s8:D|output[6] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.981      ; 1.892      ;
; 0.385  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.987      ; 1.902      ;
; 0.392  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.901      ; 1.823      ;
; 0.392  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.901      ; 1.823      ;
; 0.398  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.908      ; 1.836      ;
; 0.404  ; internalArch_s8:U_inArch|regWidth_s8:D|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.981      ; 1.915      ;
; 0.412  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.987      ; 1.929      ;
; 0.412  ; internalArch_s8:U_inArch|regWidth_s8:D|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.914      ; 1.856      ;
; 0.414  ; internalArch_s8:U_inArch|reg_s8:C_FLG|output     ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.949      ; 1.893      ;
; 0.424  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.987      ; 1.941      ;
; 0.427  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.972      ; 1.929      ;
; 0.428  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.986      ; 1.944      ;
; 0.433  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.972      ; 1.935      ;
; 0.439  ; internalArch_s8:U_inArch|regWidth_s8:A|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.986      ; 1.955      ;
; 0.447  ; internalArch_s8:U_inArch|regWidth_s8:A|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.919      ; 1.896      ;
; 0.449  ; internalArch_s8:U_inArch|regWidth_s8:D|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.909      ; 1.888      ;
; 0.454  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.972      ; 1.956      ;
; 0.455  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.986      ; 1.971      ;
; 0.455  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.914      ; 1.899      ;
; 0.470  ; internalArch_s8:U_inArch|regWidth_s8:D|output[3] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.914      ; 1.914      ;
; 0.474  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.986      ; 1.990      ;
; 0.479  ; internalArch_s8:U_inArch|regWidth_s8:D|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.987      ; 1.996      ;
; 0.480  ; ctrl_s8:U_CTRL|state.SETC0                       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 2.010      ; 2.020      ;
; 0.491  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.919      ; 1.940      ;
; 0.492  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.919      ; 1.941      ;
; 0.503  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.910      ; 1.943      ;
; 0.506  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.992      ; 2.028      ;
; 0.512  ; internalArch_s8:U_inArch|regWidth_s8:D|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.909      ; 1.951      ;
; 0.517  ; internalArch_s8:U_inArch|regWidth_s8:A|output[5] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.992      ; 2.039      ;
; 0.520  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.899      ; 1.949      ;
; 0.522  ; internalArch_s8:U_inArch|regWidth_s8:A|output[2] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.992      ; 2.044      ;
; 0.531  ; internalArch_s8:U_inArch|regWidth_s8:D|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.909      ; 1.970      ;
; 0.533  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.992      ; 2.055      ;
; 0.551  ; internalArch_s8:U_inArch|regWidth_s8:A|output[1] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.910      ; 1.991      ;
; 0.553  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.920      ; 2.003      ;
; 0.554  ; ctrl_s8:U_CTRL|state.AND0                        ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.996      ; 2.080      ;
; 0.564  ; internalArch_s8:U_inArch|regWidth_s8:A|output[0] ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; -0.500       ; 1.910      ; 2.004      ;
+--------+--------------------------------------------------+----------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                         ;
+--------+-------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                             ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -0.021 ; ctrl_s8:U_CTRL|state.Call7                            ; ctrl_s8:U_CTRL|state.Call8                          ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.000        ; 1.630      ; 1.828      ;
; 0.069  ; ctrl_s8:U_CTRL|state.LDSI6                            ; ctrl_s8:U_CTRL|state.LDSI7                          ; clk                        ; clk         ; 0.000        ; 0.148      ; 0.321      ;
; 0.156  ; ctrl_s8:U_CTRL|state.empty                            ; ctrl_s8:U_CTRL|state.op_Fetch_Init                  ; clk                        ; clk         ; 0.000        ; 0.191      ; 0.451      ;
; 0.167  ; ctrl_s8:U_CTRL|state.takeBranch7                      ; ctrl_s8:U_CTRL|state.takeBranch7                    ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.Call2                            ; ctrl_s8:U_CTRL|state.Call2                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.Call5                            ; ctrl_s8:U_CTRL|state.Call5                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.takeBranch6                      ; ctrl_s8:U_CTRL|state.takeBranch6                    ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.takeBranch2                      ; ctrl_s8:U_CTRL|state.takeBranch2                    ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.takeBranch5                      ; ctrl_s8:U_CTRL|state.takeBranch5                    ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.Call6                            ; ctrl_s8:U_CTRL|state.Call6                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.STAA6                            ; ctrl_s8:U_CTRL|state.STAA6                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.LDAA2_X                          ; ctrl_s8:U_CTRL|state.LDAA2_X                        ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.LDXI2                            ; ctrl_s8:U_CTRL|state.LDXI2                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.STAA5                            ; ctrl_s8:U_CTRL|state.STAA5                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.LDXI6                            ; ctrl_s8:U_CTRL|state.LDXI6                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.LDSI6                            ; ctrl_s8:U_CTRL|state.LDSI6                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.LDSI5                            ; ctrl_s8:U_CTRL|state.LDSI5                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.LDXI5                            ; ctrl_s8:U_CTRL|state.LDXI5                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.LDAI2                            ; ctrl_s8:U_CTRL|state.LDAI2                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; ctrl_s8:U_CTRL|state.op_fetch_write                   ; ctrl_s8:U_CTRL|state.op_fetch_write                 ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.STAA6                            ; ctrl_s8:U_CTRL|state.STAA7                          ; clk                        ; clk         ; 0.000        ; 0.148      ; 0.420      ;
; 0.168  ; ctrl_s8:U_CTRL|state.RET6                             ; ctrl_s8:U_CTRL|state.RET6                           ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.RET3                             ; ctrl_s8:U_CTRL|state.RET3                           ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.RET7                             ; ctrl_s8:U_CTRL|state.RET7                           ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.LDAA2                            ; ctrl_s8:U_CTRL|state.LDAA2                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.empty                            ; ctrl_s8:U_CTRL|state.empty                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.catch_exeception                 ; ctrl_s8:U_CTRL|state.catch_exeception               ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.Inc1                             ; ctrl_s8:U_CTRL|state.Inc1                           ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.LDAA9                            ; ctrl_s8:U_CTRL|state.LDAA9                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.LDAA6                            ; ctrl_s8:U_CTRL|state.LDAA6                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.LDSI2                            ; ctrl_s8:U_CTRL|state.LDSI2                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.STAA2                            ; ctrl_s8:U_CTRL|state.STAA2                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.LDAA5                            ; ctrl_s8:U_CTRL|state.LDAA5                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.op_decode                        ; ctrl_s8:U_CTRL|state.op_decode                      ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.168  ; ctrl_s8:U_CTRL|state.LDAAA                            ; ctrl_s8:U_CTRL|state.LDAAA                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.177  ; ctrl_s8:U_CTRL|state.initialize                       ; ctrl_s8:U_CTRL|state.initialize                     ; clk                        ; clk         ; 0.000        ; 0.026      ; 0.307      ;
; 0.177  ; ctrl_s8:U_CTRL|state.Call8                            ; ctrl_s8:U_CTRL|state.Call8                          ; clk                        ; clk         ; 0.000        ; 0.026      ; 0.307      ;
; 0.177  ; ctrl_s8:U_CTRL|state.RORC1                            ; ctrl_s8:U_CTRL|state.RORC1                          ; clk                        ; clk         ; 0.000        ; 0.026      ; 0.307      ;
; 0.177  ; ctrl_s8:U_CTRL|state.SETC1                            ; ctrl_s8:U_CTRL|state.SETC1                          ; clk                        ; clk         ; 0.000        ; 0.026      ; 0.307      ;
; 0.177  ; ctrl_s8:U_CTRL|state.RET4                             ; ctrl_s8:U_CTRL|state.RET4                           ; clk                        ; clk         ; 0.000        ; 0.026      ; 0.307      ;
; 0.177  ; ctrl_s8:U_CTRL|state.STAA3                            ; ctrl_s8:U_CTRL|state.STAA3                          ; clk                        ; clk         ; 0.000        ; 0.026      ; 0.307      ;
; 0.177  ; ctrl_s8:U_CTRL|state.LDAA3                            ; ctrl_s8:U_CTRL|state.LDAA3                          ; clk                        ; clk         ; 0.000        ; 0.026      ; 0.307      ;
; 0.177  ; ctrl_s8:U_CTRL|state.Call3                            ; ctrl_s8:U_CTRL|state.Call3                          ; clk                        ; clk         ; 0.000        ; 0.026      ; 0.307      ;
; 0.177  ; ctrl_s8:U_CTRL|state.takeBranch3                      ; ctrl_s8:U_CTRL|state.takeBranch3                    ; clk                        ; clk         ; 0.000        ; 0.026      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.RORC2                            ; ctrl_s8:U_CTRL|state.RORC2                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.DECA1                            ; ctrl_s8:U_CTRL|state.DECA1                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.AND1                             ; ctrl_s8:U_CTRL|state.AND1                           ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.LDAA7                            ; ctrl_s8:U_CTRL|state.LDAA7                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.STAA7                            ; ctrl_s8:U_CTRL|state.STAA7                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.STAA8                            ; ctrl_s8:U_CTRL|state.STAA8                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.LDSI7                            ; ctrl_s8:U_CTRL|state.LDSI7                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.CLRC1                            ; ctrl_s8:U_CTRL|state.CLRC1                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.CallA                            ; ctrl_s8:U_CTRL|state.CallA                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.CallC                            ; ctrl_s8:U_CTRL|state.CallC                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.LDSI3                            ; ctrl_s8:U_CTRL|state.LDSI3                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.LDXI3                            ; ctrl_s8:U_CTRL|state.LDXI3                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.LDAI3                            ; ctrl_s8:U_CTRL|state.LDAI3                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.LDXI7                            ; ctrl_s8:U_CTRL|state.LDXI7                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.178  ; ctrl_s8:U_CTRL|state.LDAA3_X                          ; ctrl_s8:U_CTRL|state.LDAA3_X                        ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.307      ;
; 0.179  ; ctrl_s8:U_CTRL|state.ADCR1                            ; ctrl_s8:U_CTRL|state.ADCR1                          ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.000        ; 1.409      ; 1.807      ;
; 0.180  ; ctrl_s8:U_CTRL|state.takeBranch5                      ; ctrl_s8:U_CTRL|state.takeBranch6                    ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.181  ; ctrl_s8:U_CTRL|state.LDSI5                            ; ctrl_s8:U_CTRL|state.LDSI6                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.321      ;
; 0.182  ; ctrl_s8:U_CTRL|state.Call7                            ; ctrl_s8:U_CTRL|state.Call7                          ; ctrl_s8:U_CTRL|state.Call7 ; clk         ; 0.000        ; 1.407      ; 1.808      ;
; 0.189  ; ctrl_s8:U_CTRL|state.op_decode                        ; ctrl_s8:U_CTRL|state.LDXI0                          ; clk                        ; clk         ; 0.000        ; 0.270      ; 0.563      ;
; 0.201  ; ctrl_s8:U_CTRL|state.ADCR0                            ; internalArch_s8:U_inArch|reg_s8:C_FLG|output        ; ctrl_s8:U_CTRL|state.ADCR0 ; clk         ; 0.000        ; 1.359      ; 1.779      ;
; 0.210  ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; ctrl_s8:U_CTRL|state.Call0                          ; clk                        ; clk         ; 0.000        ; 0.276      ; 0.590      ;
; 0.213  ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; ctrl_s8:U_CTRL|state.LDAA0                          ; clk                        ; clk         ; 0.000        ; 0.276      ; 0.593      ;
; 0.220  ; ctrl_s8:U_CTRL|state.LDAI2                            ; ctrl_s8:U_CTRL|state.LDAI3                          ; clk                        ; clk         ; 0.000        ; -0.006     ; 0.318      ;
; 0.220  ; ctrl_s8:U_CTRL|state.LDXI6                            ; ctrl_s8:U_CTRL|state.LDXI7                          ; clk                        ; clk         ; 0.000        ; -0.006     ; 0.318      ;
; 0.241  ; ctrl_s8:U_CTRL|state.STAA1                            ; ctrl_s8:U_CTRL|state.STAA2                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.380      ;
; 0.248  ; ctrl_s8:U_CTRL|state.LDSI1                            ; ctrl_s8:U_CTRL|state.LDSI2                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.387      ;
; 0.248  ; ctrl_s8:U_CTRL|state.LDAA9                            ; ctrl_s8:U_CTRL|state.LDAAA                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.387      ;
; 0.251  ; internalArch_s8:U_inArch|regWidth_s8:IR|output[6]     ; ctrl_s8:U_CTRL|state.Call0                          ; clk                        ; clk         ; 0.000        ; 0.276      ; 0.631      ;
; 0.256  ; ctrl_s8:U_CTRL|state.Call5                            ; ctrl_s8:U_CTRL|state.Call6                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.396      ;
; 0.260  ; internalArch_s8:U_inArch|regWidth_s8:IR|output[6]     ; ctrl_s8:U_CTRL|state.LDAA0                          ; clk                        ; clk         ; 0.000        ; 0.276      ; 0.640      ;
; 0.268  ; ctrl_s8:U_CTRL|state.Reset                            ; ctrl_s8:U_CTRL|state.initialize                     ; clk                        ; clk         ; 0.000        ; 0.054      ; 0.426      ;
; 0.272  ; ctrl_s8:U_CTRL|state.ADCR0                            ; internalArch_s8:U_inArch|REG:ALU_r|output[4]        ; ctrl_s8:U_CTRL|state.ADCR0 ; clk         ; 0.000        ; 1.401      ; 1.892      ;
; 0.275  ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; ctrl_s8:U_CTRL|state.LDSI0                          ; clk                        ; clk         ; 0.000        ; 0.276      ; 0.655      ;
; 0.275  ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]      ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]    ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.414      ;
; 0.278  ; ctrl_s8:U_CTRL|state.takeBranch6                      ; ctrl_s8:U_CTRL|state.takeBranch7                    ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.279  ; ctrl_s8:U_CTRL|state.RET2                             ; ctrl_s8:U_CTRL|state.RET3                           ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.418      ;
; 0.280  ; ctrl_s8:U_CTRL|state.STAA5                            ; ctrl_s8:U_CTRL|state.STAA6                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.281  ; ctrl_s8:U_CTRL|state.ADCR0                            ; internalArch_s8:U_inArch|REG:ALU_r|output[3]        ; ctrl_s8:U_CTRL|state.ADCR0 ; clk         ; 0.000        ; 1.412      ; 1.912      ;
; 0.286  ; ctrl_s8:U_CTRL|state.LDAA5                            ; ctrl_s8:U_CTRL|state.LDAA6                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.425      ;
; 0.288  ; ctrl_s8:U_CTRL|state.RET6                             ; ctrl_s8:U_CTRL|state.RET7                           ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.427      ;
; 0.288  ; ctrl_s8:U_CTRL|state.LDXI5                            ; ctrl_s8:U_CTRL|state.LDXI6                          ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.289  ; ctrl_s8:U_CTRL|state.LDAA1_X                          ; ctrl_s8:U_CTRL|state.LDAA2_X                        ; clk                        ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.306  ; ctrl_s8:U_CTRL|state.ADCR0                            ; internalArch_s8:U_inArch|REG:ALU_r|output[5]        ; ctrl_s8:U_CTRL|state.ADCR0 ; clk         ; 0.000        ; 1.406      ; 1.931      ;
; 0.306  ; ctrl_s8:U_CTRL|state.ADCR0                            ; internalArch_s8:U_inArch|REG:ALU_r|output[6]        ; ctrl_s8:U_CTRL|state.ADCR0 ; clk         ; 0.000        ; 1.406      ; 1.931      ;
; 0.309  ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[2]   ; internalArch_s8:U_inArch|regWidth_s8:IR|output[2]   ; clk                        ; clk         ; 0.000        ; 0.222      ; 0.635      ;
; 0.310  ; ctrl_s8:U_CTRL|state.STAA7                            ; ctrl_s8:U_CTRL|state.STAA8                          ; clk                        ; clk         ; 0.000        ; 0.025      ; 0.439      ;
; 0.317  ; ctrl_s8:U_CTRL|state.takeBranch2                      ; ctrl_s8:U_CTRL|state.takeBranch3                    ; clk                        ; clk         ; 0.000        ; -0.102     ; 0.319      ;
; 0.319  ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[0] ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[0] ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.458      ;
; 0.322  ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[4] ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[4] ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.461      ;
; 0.323  ; ctrl_s8:U_CTRL|state.LDXI2                            ; ctrl_s8:U_CTRL|state.LDXI3                          ; clk                        ; clk         ; 0.000        ; -0.006     ; 0.421      ;
; 0.330  ; ctrl_s8:U_CTRL|state.catch_exeception                 ; ctrl_s8:U_CTRL|state.CallA                          ; clk                        ; clk         ; 0.000        ; 0.230      ; 0.664      ;
; 0.330  ; ctrl_s8:U_CTRL|state.catch_exeception                 ; ctrl_s8:U_CTRL|state.CallC                          ; clk                        ; clk         ; 0.000        ; 0.230      ; 0.664      ;
; 0.330  ; ctrl_s8:U_CTRL|state.op_decode                        ; ctrl_s8:U_CTRL|state.RORC0                          ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.469      ;
; 0.345  ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]      ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]    ; clk                        ; clk         ; 0.000        ; 0.035      ; 0.484      ;
; 0.349  ; ctrl_s8:U_CTRL|state.ADCR1                            ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]    ; ctrl_s8:U_CTRL|state.ADCR1 ; clk         ; 0.000        ; 1.406      ; 1.974      ;
+--------+-------------------------------------------------------+-----------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                   ;
+--------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.633 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[5]          ; clk          ; clk         ; 1.000        ; -0.058     ; 1.562      ;
; -0.633 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[6]          ; clk          ; clk         ; 1.000        ; -0.058     ; 1.562      ;
; -0.633 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[5]      ; clk          ; clk         ; 1.000        ; -0.058     ; 1.562      ;
; -0.633 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[6]      ; clk          ; clk         ; 1.000        ; -0.058     ; 1.562      ;
; -0.481 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[3]   ; clk          ; clk         ; 1.000        ; -0.061     ; 1.407      ;
; -0.481 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[3]    ; clk          ; clk         ; 1.000        ; -0.061     ; 1.407      ;
; -0.481 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[5]    ; clk          ; clk         ; 1.000        ; -0.061     ; 1.407      ;
; -0.481 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[5]   ; clk          ; clk         ; 1.000        ; -0.061     ; 1.407      ;
; -0.481 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[6]   ; clk          ; clk         ; 1.000        ; -0.061     ; 1.407      ;
; -0.481 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[7]   ; clk          ; clk         ; 1.000        ; -0.061     ; 1.407      ;
; -0.481 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[7]    ; clk          ; clk         ; 1.000        ; -0.061     ; 1.407      ;
; -0.481 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[6]    ; clk          ; clk         ; 1.000        ; -0.061     ; 1.407      ;
; -0.409 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[3]     ; clk          ; clk         ; 1.000        ; -0.065     ; 1.331      ;
; -0.397 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[3]          ; clk          ; clk         ; 1.000        ; -0.053     ; 1.331      ;
; -0.392 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[6]     ; clk          ; clk         ; 1.000        ; -0.061     ; 1.318      ;
; -0.392 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; clk          ; clk         ; 1.000        ; -0.061     ; 1.318      ;
; -0.392 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[5]     ; clk          ; clk         ; 1.000        ; -0.061     ; 1.318      ;
; -0.392 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[7]     ; clk          ; clk         ; 1.000        ; -0.061     ; 1.318      ;
; -0.390 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[1]   ; clk          ; clk         ; 1.000        ; -0.064     ; 1.313      ;
; -0.390 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[1]    ; clk          ; clk         ; 1.000        ; -0.064     ; 1.313      ;
; -0.390 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[0]   ; clk          ; clk         ; 1.000        ; -0.064     ; 1.313      ;
; -0.390 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[4]   ; clk          ; clk         ; 1.000        ; -0.064     ; 1.313      ;
; -0.390 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[2]   ; clk          ; clk         ; 1.000        ; -0.064     ; 1.313      ;
; -0.390 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[3]   ; clk          ; clk         ; 1.000        ; -0.064     ; 1.313      ;
; -0.390 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[0]    ; clk          ; clk         ; 1.000        ; -0.064     ; 1.313      ;
; -0.383 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[4]          ; clk          ; clk         ; 1.000        ; -0.063     ; 1.307      ;
; -0.356 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]    ; clk          ; clk         ; 1.000        ; -0.058     ; 1.285      ;
; -0.356 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[4]    ; clk          ; clk         ; 1.000        ; -0.058     ; 1.285      ;
; -0.350 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[3]    ; clk          ; clk         ; 1.000        ; -0.064     ; 1.273      ;
; -0.350 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[1]   ; clk          ; clk         ; 1.000        ; -0.064     ; 1.273      ;
; -0.350 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[4]   ; clk          ; clk         ; 1.000        ; -0.064     ; 1.273      ;
; -0.350 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[2]    ; clk          ; clk         ; 1.000        ; -0.064     ; 1.273      ;
; -0.350 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[2]   ; clk          ; clk         ; 1.000        ; -0.064     ; 1.273      ;
; -0.350 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[3]   ; clk          ; clk         ; 1.000        ; -0.064     ; 1.273      ;
; -0.350 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[5]   ; clk          ; clk         ; 1.000        ; -0.064     ; 1.273      ;
; -0.319 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]    ; clk          ; clk         ; 1.000        ; -0.063     ; 1.243      ;
; -0.283 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[7]   ; clk          ; clk         ; 1.000        ; -0.063     ; 1.207      ;
; -0.283 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[6]   ; clk          ; clk         ; 1.000        ; -0.063     ; 1.207      ;
; -0.275 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[0]   ; clk          ; clk         ; 1.000        ; -0.059     ; 1.203      ;
; -0.275 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[1]   ; clk          ; clk         ; 1.000        ; -0.059     ; 1.203      ;
; -0.275 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[2]   ; clk          ; clk         ; 1.000        ; -0.059     ; 1.203      ;
; -0.275 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[4]   ; clk          ; clk         ; 1.000        ; -0.059     ; 1.203      ;
; -0.275 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[0]   ; clk          ; clk         ; 1.000        ; -0.059     ; 1.203      ;
; -0.261 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]    ; clk          ; clk         ; 1.000        ; -0.058     ; 1.190      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[1]    ; clk          ; clk         ; 1.000        ; -0.059     ; 1.178      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[0]    ; clk          ; clk         ; 1.000        ; -0.058     ; 1.179      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[1]   ; clk          ; clk         ; 1.000        ; -0.059     ; 1.178      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[2]    ; clk          ; clk         ; 1.000        ; -0.059     ; 1.178      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[2]   ; clk          ; clk         ; 1.000        ; -0.059     ; 1.178      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[3]   ; clk          ; clk         ; 1.000        ; -0.059     ; 1.178      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[4]    ; clk          ; clk         ; 1.000        ; -0.058     ; 1.179      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[4]   ; clk          ; clk         ; 1.000        ; -0.059     ; 1.178      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[5]   ; clk          ; clk         ; 1.000        ; -0.059     ; 1.178      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[0] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.179      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[2] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.179      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[4] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.179      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[6] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.179      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[1] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.179      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[3] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.179      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[5] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.179      ;
; -0.250 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[7] ; clk          ; clk         ; 1.000        ; -0.058     ; 1.179      ;
; -0.235 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[5]    ; clk          ; clk         ; 1.000        ; -0.063     ; 1.159      ;
; -0.235 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[6]    ; clk          ; clk         ; 1.000        ; -0.063     ; 1.159      ;
; -0.235 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[0]      ; clk          ; clk         ; 1.000        ; -0.063     ; 1.159      ;
; -0.235 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]      ; clk          ; clk         ; 1.000        ; -0.063     ; 1.159      ;
; -0.235 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]      ; clk          ; clk         ; 1.000        ; -0.063     ; 1.159      ;
; -0.235 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]      ; clk          ; clk         ; 1.000        ; -0.063     ; 1.159      ;
; -0.235 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[6]      ; clk          ; clk         ; 1.000        ; -0.063     ; 1.159      ;
; -0.235 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[7]      ; clk          ; clk         ; 1.000        ; -0.063     ; 1.159      ;
; -0.226 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]      ; clk          ; clk         ; 1.000        ; -0.058     ; 1.155      ;
; -0.226 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]      ; clk          ; clk         ; 1.000        ; -0.058     ; 1.155      ;
; -0.226 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]      ; clk          ; clk         ; 1.000        ; -0.058     ; 1.155      ;
; -0.226 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]      ; clk          ; clk         ; 1.000        ; -0.058     ; 1.155      ;
; -0.208 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[0]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.135      ;
; -0.208 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[2]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.135      ;
; -0.208 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[4]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.135      ;
; -0.208 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.135      ;
; -0.208 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[0]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.135      ;
; -0.208 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.135      ;
; -0.208 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[3]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.135      ;
; -0.208 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[5]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.135      ;
; -0.208 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[6]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.135      ;
; -0.208 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[7]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.135      ;
; -0.208 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[7]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.135      ;
; -0.174 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[0]          ; clk          ; clk         ; 1.000        ; -0.054     ; 1.107      ;
; -0.174 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[7]      ; clk          ; clk         ; 1.000        ; -0.054     ; 1.107      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[0]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[1]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[3]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[4]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[5]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[0] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[1] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[2] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[3] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[4] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[5] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[6] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.171 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[7] ; clk          ; clk         ; 1.000        ; -0.060     ; 1.098      ;
; -0.169 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[2]   ; clk          ; clk         ; 1.000        ; -0.060     ; 1.096      ;
+--------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                   ;
+-------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.481 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|reg_s8:Z_FLG|output          ; clk          ; clk         ; 0.000        ; 0.026      ; 0.611      ;
; 0.481 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|reg_s8:S_FLG|output          ; clk          ; clk         ; 0.000        ; 0.026      ; 0.611      ;
; 0.648 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[2]     ; clk          ; clk         ; 0.000        ; 0.211      ; 0.963      ;
; 0.648 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[1]     ; clk          ; clk         ; 0.000        ; 0.211      ; 0.963      ;
; 0.709 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[1]    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.854      ;
; 0.709 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[7]    ; clk          ; clk         ; 0.000        ; 0.041      ; 0.854      ;
; 0.709 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[1]          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.854      ;
; 0.709 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[2]          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.854      ;
; 0.709 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[7]          ; clk          ; clk         ; 0.000        ; 0.041      ; 0.854      ;
; 0.711 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[0]      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.860      ;
; 0.711 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[1]      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.860      ;
; 0.711 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[2]      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.860      ;
; 0.748 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|reg_s8:C_FLG|output          ; clk          ; clk         ; 0.000        ; -0.007     ; 0.845      ;
; 0.750 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[0]     ; clk          ; clk         ; 0.000        ; 0.006      ; 0.860      ;
; 0.812 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[7]    ; clk          ; clk         ; 0.000        ; 0.040      ; 0.956      ;
; 0.812 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[7]   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.956      ;
; 0.812 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[6]   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.956      ;
; 0.812 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[5]    ; clk          ; clk         ; 0.000        ; 0.040      ; 0.956      ;
; 0.812 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_h|output[5]   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.956      ;
; 0.812 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[6]    ; clk          ; clk         ; 0.000        ; 0.040      ; 0.956      ;
; 0.812 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[4]    ; clk          ; clk         ; 0.000        ; 0.040      ; 0.956      ;
; 0.819 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[2]   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.963      ;
; 0.819 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[6]   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.963      ;
; 0.819 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[7]   ; clk          ; clk         ; 0.000        ; 0.040      ; 0.963      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[0]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[1]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[3]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[4]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_h|output[5]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[0] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[1] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[2] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[3] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[4] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[5] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[6] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.823 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_H|output[7] ; clk          ; clk         ; 0.000        ; 0.039      ; 0.966      ;
; 0.831 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|REG:ALU_r|output[0]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.980      ;
; 0.831 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[7]      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.980      ;
; 0.843 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[0]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.986      ;
; 0.843 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[2]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.986      ;
; 0.843 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[4]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.986      ;
; 0.843 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[6]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.986      ;
; 0.843 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[0]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.986      ;
; 0.843 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[1]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.986      ;
; 0.843 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[3]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.986      ;
; 0.843 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[5]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.986      ;
; 0.843 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[6]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.986      ;
; 0.843 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:PC_l|output[7]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.986      ;
; 0.843 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[7]   ; clk          ; clk         ; 0.000        ; 0.039      ; 0.986      ;
; 0.860 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[5]    ; clk          ; clk         ; 0.000        ; 0.036      ; 1.000      ;
; 0.860 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[6]    ; clk          ; clk         ; 0.000        ; 0.036      ; 1.000      ;
; 0.860 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[0]      ; clk          ; clk         ; 0.000        ; 0.036      ; 1.000      ;
; 0.860 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[1]      ; clk          ; clk         ; 0.000        ; 0.036      ; 1.000      ;
; 0.860 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[2]      ; clk          ; clk         ; 0.000        ; 0.036      ; 1.000      ;
; 0.860 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[5]      ; clk          ; clk         ; 0.000        ; 0.036      ; 1.000      ;
; 0.860 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[6]      ; clk          ; clk         ; 0.000        ; 0.036      ; 1.000      ;
; 0.860 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[7]      ; clk          ; clk         ; 0.000        ; 0.036      ; 1.000      ;
; 0.867 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[3]      ; clk          ; clk         ; 0.000        ; 0.041      ; 1.012      ;
; 0.867 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:A|output[4]      ; clk          ; clk         ; 0.000        ; 0.041      ; 1.012      ;
; 0.867 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[3]      ; clk          ; clk         ; 0.000        ; 0.041      ; 1.012      ;
; 0.867 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:D|output[4]      ; clk          ; clk         ; 0.000        ; 0.041      ; 1.012      ;
; 0.877 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[1]    ; clk          ; clk         ; 0.000        ; 0.041      ; 1.022      ;
; 0.877 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[1]   ; clk          ; clk         ; 0.000        ; 0.041      ; 1.022      ;
; 0.877 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[2]    ; clk          ; clk         ; 0.000        ; 0.041      ; 1.022      ;
; 0.877 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[2]   ; clk          ; clk         ; 0.000        ; 0.041      ; 1.022      ;
; 0.877 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[3]   ; clk          ; clk         ; 0.000        ; 0.041      ; 1.022      ;
; 0.877 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[4]   ; clk          ; clk         ; 0.000        ; 0.041      ; 1.022      ;
; 0.877 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_l|output[5]   ; clk          ; clk         ; 0.000        ; 0.041      ; 1.022      ;
; 0.880 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[0]    ; clk          ; clk         ; 0.000        ; 0.041      ; 1.025      ;
; 0.880 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_l|output[4]    ; clk          ; clk         ; 0.000        ; 0.041      ; 1.025      ;
; 0.880 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[0] ; clk          ; clk         ; 0.000        ; 0.041      ; 1.025      ;
; 0.880 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[2] ; clk          ; clk         ; 0.000        ; 0.041      ; 1.025      ;
; 0.880 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[4] ; clk          ; clk         ; 0.000        ; 0.041      ; 1.025      ;
; 0.880 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[6] ; clk          ; clk         ; 0.000        ; 0.041      ; 1.025      ;
; 0.880 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[1] ; clk          ; clk         ; 0.000        ; 0.041      ; 1.025      ;
; 0.880 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[3] ; clk          ; clk         ; 0.000        ; 0.041      ; 1.025      ;
; 0.880 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[5] ; clk          ; clk         ; 0.000        ; 0.041      ; 1.025      ;
; 0.880 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:JUMP_L|output[7] ; clk          ; clk         ; 0.000        ; 0.041      ; 1.025      ;
; 0.889 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[2]    ; clk          ; clk         ; 0.000        ; 0.042      ; 1.035      ;
; 0.901 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[7]   ; clk          ; clk         ; 0.000        ; 0.036      ; 1.041      ;
; 0.901 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[6]   ; clk          ; clk         ; 0.000        ; 0.036      ; 1.041      ;
; 0.902 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[0]   ; clk          ; clk         ; 0.000        ; 0.041      ; 1.047      ;
; 0.902 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[1]   ; clk          ; clk         ; 0.000        ; 0.041      ; 1.047      ;
; 0.902 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[2]   ; clk          ; clk         ; 0.000        ; 0.041      ; 1.047      ;
; 0.902 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:SP_l|output[4]   ; clk          ; clk         ; 0.000        ; 0.041      ; 1.047      ;
; 0.902 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[0]   ; clk          ; clk         ; 0.000        ; 0.041      ; 1.047      ;
; 0.966 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[3]    ; clk          ; clk         ; 0.000        ; 0.036      ; 1.106      ;
; 0.966 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[3]    ; clk          ; clk         ; 0.000        ; 0.035      ; 1.105      ;
; 0.966 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[1]   ; clk          ; clk         ; 0.000        ; 0.035      ; 1.105      ;
; 0.966 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[4]   ; clk          ; clk         ; 0.000        ; 0.035      ; 1.105      ;
; 0.966 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:X_h|output[2]    ; clk          ; clk         ; 0.000        ; 0.035      ; 1.105      ;
; 0.966 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[2]   ; clk          ; clk         ; 0.000        ; 0.035      ; 1.105      ;
; 0.966 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[3]   ; clk          ; clk         ; 0.000        ; 0.035      ; 1.105      ;
; 0.966 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:AR_h|output[5]   ; clk          ; clk         ; 0.000        ; 0.035      ; 1.105      ;
; 0.978 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[0]    ; clk          ; clk         ; 0.000        ; 0.041      ; 1.123      ;
; 0.978 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:EXT|output[4]    ; clk          ; clk         ; 0.000        ; 0.041      ; 1.123      ;
; 0.990 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[6]     ; clk          ; clk         ; 0.000        ; 0.039      ; 1.133      ;
; 0.990 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[4]     ; clk          ; clk         ; 0.000        ; 0.039      ; 1.133      ;
; 0.990 ; ctrl_s8:U_CTRL|state.initialize ; internalArch_s8:U_inArch|regWidth_s8:IR|output[5]     ; clk          ; clk         ; 0.000        ; 0.039      ; 1.133      ;
+-------+---------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                  ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.ADCR0            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.ADCR1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.AND0             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.AND1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Branch           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CLRC0            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CLRC1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call0            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call2            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call3            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call4            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call5            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call6            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call7            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call8            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Call9            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CallA            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CallB            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CallC            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.CallD            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.DECA0            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.DECA1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.DECX             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.INCX             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Inc1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Inc2             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Inc3             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA0            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA0_X          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA1_X          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA2            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA2_X          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA3            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA3_X          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA4            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA5            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA6            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA7            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA8            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAA9            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAAA            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI0            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI2            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI3            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDAI4            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI0            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI2            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI3            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI4            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI5            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI6            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDSI7            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI0            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI2            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI3            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI4            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI5            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI6            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.LDXI7            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.MOVAD0           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.MOVDA0           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET0             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET2             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET3             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET4             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET5             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET6             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RET7             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RORC0            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RORC1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.RORC2            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.Reset            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.SETC0            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.SETC1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.SP_DEC           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.SP_INC           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA0            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA2            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA3            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA4            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA5            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA6            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA7            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.STAA8            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.catch_exeception ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.empty            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.initialize       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.op_Fetch_Init    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.op_decode        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.op_fetch_latch   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.op_fetch_write   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; ctrl_s8:U_CTRL|state.takeBranch0      ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.ADCR0'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------+
; -0.278 ; -0.278       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ;
; -0.275 ; -0.275       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[7]|datac                  ;
; -0.275 ; -0.275       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ;
; -0.275 ; -0.275       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ;
; -0.273 ; -0.273       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[1]|datad                  ;
; -0.272 ; -0.272       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[2]|datad                  ;
; -0.272 ; -0.272       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[4]|datac                  ;
; -0.272 ; -0.272       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[6]|datac                  ;
; -0.268 ; -0.268       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[0]|datad                  ;
; -0.268 ; -0.268       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[3]|datad                  ;
; -0.268 ; -0.268       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[5]|datad                  ;
; -0.268 ; -0.268       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ;
; -0.267 ; -0.267       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ;
; -0.263 ; -0.263       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ;
; -0.263 ; -0.263       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ;
; -0.263 ; -0.263       ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ;
; -0.240 ; -0.240       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0clkctrl|inclk[0]             ;
; -0.240 ; -0.240       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0clkctrl|outclk               ;
; -0.168 ; -0.168       ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|combout                     ;
; 0.114  ; 0.114        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|combout                     ;
; 0.183  ; 0.183        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0clkctrl|inclk[0]             ;
; 0.183  ; 0.183        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0clkctrl|outclk               ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[0] ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[3] ;
; 0.206  ; 0.206        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[5] ;
; 0.210  ; 0.210        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[0]|datad                  ;
; 0.210  ; 0.210        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[3]|datad                  ;
; 0.210  ; 0.210        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[5]|datad                  ;
; 0.210  ; 0.210        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[1] ;
; 0.210  ; 0.210        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[2] ;
; 0.213  ; 0.213        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[4]|datac                  ;
; 0.214  ; 0.214        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[1]|datad                  ;
; 0.214  ; 0.214        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[2]|datad                  ;
; 0.214  ; 0.214        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[6]|datac                  ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[4] ;
; 0.217  ; 0.217        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|output_us[7]|datac                  ;
; 0.217  ; 0.217        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[6] ;
; 0.220  ; 0.220        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Fall       ; internalArch_s8:U_inArch|alu_s8:U_ALU|output_us[7] ;
; 0.324  ; 0.324        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datad                       ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datab                       ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datac                       ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr120~0|combout                         ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr120~0|datab                           ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr119~0|datad                           ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr119~0|combout                         ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr118|datab                             ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr118|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|state.ADCR0|q                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|state.ADCR0|q                               ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr118|combout                           ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr118|datab                             ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr119~0|combout                         ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr119~0|datad                           ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr120~0|datab                           ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_CTRL|WideOr120~0|combout                         ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datac                       ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datab                       ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR0 ; Rise       ; U_inArch|U_ALU|Mux10~0|datad                       ;
+--------+--------------+----------------+------------------+----------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.Call7'                                                                  ;
+-------+--------------+----------------+------------------+----------------------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+----------------------------+------------+------------------------------------+
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[11]     ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[11]|datac       ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[3]|datad        ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[4]|datad        ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[0]|datad        ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[2]|datad        ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[3]      ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[4]      ;
; 0.316 ; 0.316        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[0]      ;
; 0.316 ; 0.316        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[2]      ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1clkctrl|inclk[0]  ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1clkctrl|outclk    ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1|datab            ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1|combout          ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0|combout         ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr105~0|dataa           ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~0|dataa            ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~0|combout          ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr107~0|datab           ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr107~0|combout         ;
; 0.479 ; 0.479        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|addrSel[0]          ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0clkctrl|inclk[0] ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0clkctrl|outclk   ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|addrSel[0]|datac            ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|addrSel[1]|datad            ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|addrSel[1]          ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|writeEnable~0|combout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|state.Call7|q               ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|state.Call7|q               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable~0|datac         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable~0|datac         ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|writeEnable~0|combout       ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|addrSel[1]          ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|addrSel[1]|datad            ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0clkctrl|inclk[0] ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0clkctrl|outclk   ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|addrSel[0]|datac            ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|addrSel[0]          ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr107~0|combout         ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr107~0|datab           ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~0|combout          ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~0|dataa            ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; U_CTRL|WideOr105~0|dataa           ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr105~0|combout         ;
; 0.599 ; 0.599        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1|combout          ;
; 0.610 ; 0.610        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1|datab            ;
; 0.653 ; 0.653        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1clkctrl|inclk[0]  ;
; 0.653 ; 0.653        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|WideOr71~1clkctrl|outclk    ;
; 0.676 ; 0.676        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[0]      ;
; 0.676 ; 0.676        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[2]      ;
; 0.678 ; 0.678        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[3]      ;
; 0.678 ; 0.678        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[4]      ;
; 0.680 ; 0.680        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[0]|datad        ;
; 0.680 ; 0.680        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[2]|datad        ;
; 0.682 ; 0.682        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[3]|datad        ;
; 0.682 ; 0.682        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[4]|datad        ;
; 0.683 ; 0.683        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.Call7 ; Rise       ; U_CTRL|writeEnable[11]|datac       ;
; 0.686 ; 0.686        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.Call7 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[11]     ;
+-------+--------------+----------------+------------------+----------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ctrl_s8:U_CTRL|state.ADCR1'                                                                         ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.CallB_3049            ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.RET1_2999             ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.Call9_3069            ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAI4_3839            ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.CallB_3049|datac              ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.RET1_2999|datac               ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call9_3069|datac              ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAI4_3839|datac              ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call4_3119|datad              ;
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.RET5_2959|datad               ;
; 0.411 ; 0.411        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.op_Fetch_Init_4129    ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.Call1_3149|datad              ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.CallD_3029|datad              ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA1_4079|datad              ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.takeBranch1_3239|datad        ;
; 0.412 ; 0.412        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.takeBranch4_3209|datad        ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAA8_4009            ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA4_4049|datad              ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAI1_3869|datad              ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDSI4_3689|datad              ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDXI1_3819|datad              ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDXI4_3789|datad              ;
; 0.413 ; 0.413        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.catch_exeception_2889 ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDSI1_3719|datad              ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.STAA1_3629|datad              ;
; 0.414 ; 0.414        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.op_Fetch_Init_4129|datac      ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.LDAA8_4009|datac              ;
; 0.415 ; 0.415        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.Call4_3119            ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.catch_exeception_2889|datac   ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.RET5_2959             ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.Call1_3149            ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.CallD_3029            ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAA1_4079            ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.takeBranch1_3239      ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.takeBranch4_3209      ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAA4_4049            ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAI1_3869            ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDSI4_3689            ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDXI1_3819            ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDXI4_3789            ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDSI1_3719            ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.STAA1_3629            ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.STAA4_3599|datad              ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.STAA4_3599            ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[11]            ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0clkctrl|inclk[0]      ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0clkctrl|outclk        ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[11]|datac              ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr78~0|datab                   ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[3]|datad               ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[4]|datad               ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr78~0|combout                 ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[0]|datad               ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[2]|datad               ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr71~1|datac                   ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[3]             ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[4]             ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[0]             ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[2]             ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0|combout              ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr71~1|combout                 ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr111~0|combout                ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|Selector180~0|dataa                ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr111~0|datad                  ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr71~1clkctrl|inclk[0]         ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr71~1clkctrl|outclk           ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr97~2|datab                   ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr97~2|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|state.ADCR1|q                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|state.ADCR1|q                      ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr97~2|combout                 ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr97~2|datab                   ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr71~1clkctrl|inclk[0]         ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr71~1clkctrl|outclk           ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr111~0|datad                  ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|Selector180~0|dataa                ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr111~0|combout                ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr71~1|combout                 ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0|combout              ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr71~1|datac                   ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[0]             ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[2]             ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[3]             ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[4]             ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; U_CTRL|WideOr78~0|combout                 ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[0]|datad               ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[2]|datad               ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|WideOr78~0|datab                   ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[3]|datad               ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[4]|datad               ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|writeEnable[11]|datac              ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0clkctrl|inclk[0]      ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|Selector180~0clkctrl|outclk        ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|writeEnable[11]            ;
; 0.572 ; 0.572        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.STAA4_3599            ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; ctrl_s8:U_CTRL|state.ADCR1 ; Rise       ; U_CTRL|save.STAA4_3599|datad              ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAA4_4049            ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDAI1_3869            ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDSI4_3689            ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; ctrl_s8:U_CTRL|state.ADCR1 ; Fall       ; ctrl_s8:U_CTRL|save.LDXI1_3819            ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0[*]   ; clk        ; 4.635 ; 4.648 ; Rise       ; clk             ;
;  led0[0]  ; clk        ; 4.635 ; 4.619 ; Rise       ; clk             ;
;  led0[1]  ; clk        ; 4.567 ; 4.594 ; Rise       ; clk             ;
;  led0[2]  ; clk        ; 4.633 ; 4.509 ; Rise       ; clk             ;
;  led0[3]  ; clk        ; 4.629 ; 4.634 ; Rise       ; clk             ;
;  led0[4]  ; clk        ; 4.592 ; 4.648 ; Rise       ; clk             ;
;  led0[5]  ; clk        ; 4.532 ; 4.585 ; Rise       ; clk             ;
;  led0[6]  ; clk        ; 3.910 ; 3.923 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 4.369 ; 4.457 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 4.137 ; 4.060 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 4.369 ; 4.457 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 4.106 ; 4.131 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 3.691 ; 3.733 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 3.962 ; 4.003 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 4.064 ; 4.173 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 3.840 ; 3.875 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 4.758 ; 4.806 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 4.758 ; 4.682 ; Rise       ; clk             ;
;  led2[1]  ; clk        ; 4.110 ; 4.141 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 4.684 ; 4.608 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 4.716 ; 4.806 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 4.424 ; 4.638 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 4.564 ; 4.623 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 4.637 ; 4.712 ; Rise       ; clk             ;
; led3[*]   ; clk        ; 4.390 ; 4.559 ; Rise       ; clk             ;
;  led3[0]  ; clk        ; 4.323 ; 4.249 ; Rise       ; clk             ;
;  led3[1]  ; clk        ; 4.378 ; 4.550 ; Rise       ; clk             ;
;  led3[2]  ; clk        ; 4.372 ; 4.559 ; Rise       ; clk             ;
;  led3[3]  ; clk        ; 4.356 ; 4.424 ; Rise       ; clk             ;
;  led3[4]  ; clk        ; 4.069 ; 4.178 ; Rise       ; clk             ;
;  led3[5]  ; clk        ; 4.390 ; 4.512 ; Rise       ; clk             ;
;  led3[6]  ; clk        ; 4.211 ; 4.301 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0[*]   ; clk        ; 3.498 ; 3.552 ; Rise       ; clk             ;
;  led0[0]  ; clk        ; 4.070 ; 4.031 ; Rise       ; clk             ;
;  led0[1]  ; clk        ; 4.002 ; 4.049 ; Rise       ; clk             ;
;  led0[2]  ; clk        ; 4.075 ; 4.098 ; Rise       ; clk             ;
;  led0[3]  ; clk        ; 4.032 ; 4.082 ; Rise       ; clk             ;
;  led0[4]  ; clk        ; 4.026 ; 4.089 ; Rise       ; clk             ;
;  led0[5]  ; clk        ; 3.974 ; 4.111 ; Rise       ; clk             ;
;  led0[6]  ; clk        ; 3.498 ; 3.552 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 3.403 ; 3.430 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 3.801 ; 3.736 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 4.032 ; 4.184 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 3.802 ; 3.938 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 3.403 ; 3.430 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 3.689 ; 3.700 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 3.790 ; 3.886 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 3.551 ; 3.602 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 3.713 ; 3.797 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 3.928 ; 3.854 ; Rise       ; clk             ;
;  led2[1]  ; clk        ; 3.767 ; 3.845 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 3.761 ; 3.840 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 3.875 ; 3.964 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 3.746 ; 3.807 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 3.733 ; 3.848 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 3.713 ; 3.797 ; Rise       ; clk             ;
; led3[*]   ; clk        ; 3.695 ; 3.758 ; Rise       ; clk             ;
;  led3[0]  ; clk        ; 3.905 ; 3.823 ; Rise       ; clk             ;
;  led3[1]  ; clk        ; 3.883 ; 3.973 ; Rise       ; clk             ;
;  led3[2]  ; clk        ; 3.910 ; 4.004 ; Rise       ; clk             ;
;  led3[3]  ; clk        ; 3.810 ; 3.886 ; Rise       ; clk             ;
;  led3[4]  ; clk        ; 3.774 ; 3.849 ; Rise       ; clk             ;
;  led3[5]  ; clk        ; 3.959 ; 4.088 ; Rise       ; clk             ;
;  led3[6]  ; clk        ; 3.695 ; 3.758 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+-----------------------------+-----------+---------+----------+---------+---------------------+
; Clock                       ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack            ; -8.457    ; -3.407  ; -1.699   ; 0.481   ; -3.000              ;
;  clk                        ; -8.244    ; -0.021  ; -1.699   ; 0.481   ; -3.000              ;
;  ctrl_s8:U_CTRL|state.ADCR0 ; -8.457    ; -1.972  ; N/A      ; N/A     ; -0.521              ;
;  ctrl_s8:U_CTRL|state.ADCR1 ; -0.836    ; -3.407  ; N/A      ; N/A     ; 0.404               ;
;  ctrl_s8:U_CTRL|state.Call7 ; -0.746    ; -3.232  ; N/A      ; N/A     ; 0.304               ;
; Design-wide TNS             ; -1027.691 ; -41.277 ; -134.214 ; 0.0     ; -268.018            ;
;  clk                        ; -969.380  ; -0.021  ; -134.214 ; 0.000   ; -262.079            ;
;  ctrl_s8:U_CTRL|state.ADCR0 ; -53.821   ; -13.960 ; N/A      ; N/A     ; -13.496             ;
;  ctrl_s8:U_CTRL|state.ADCR1 ; -2.508    ; -17.361 ; N/A      ; N/A     ; 0.000               ;
;  ctrl_s8:U_CTRL|state.Call7 ; -2.484    ; -9.956  ; N/A      ; N/A     ; 0.000               ;
+-----------------------------+-----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0[*]   ; clk        ; 7.751 ; 7.728 ; Rise       ; clk             ;
;  led0[0]  ; clk        ; 7.643 ; 7.728 ; Rise       ; clk             ;
;  led0[1]  ; clk        ; 7.637 ; 7.556 ; Rise       ; clk             ;
;  led0[2]  ; clk        ; 7.751 ; 7.624 ; Rise       ; clk             ;
;  led0[3]  ; clk        ; 7.740 ; 7.622 ; Rise       ; clk             ;
;  led0[4]  ; clk        ; 7.690 ; 7.674 ; Rise       ; clk             ;
;  led0[5]  ; clk        ; 7.584 ; 7.549 ; Rise       ; clk             ;
;  led0[6]  ; clk        ; 6.603 ; 6.517 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 7.387 ; 7.353 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 6.878 ; 6.886 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 7.387 ; 7.353 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 6.903 ; 6.795 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 6.269 ; 6.252 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 6.716 ; 6.656 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 6.862 ; 6.861 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 6.486 ; 6.432 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 7.887 ; 7.848 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 7.819 ; 7.848 ; Rise       ; clk             ;
;  led2[1]  ; clk        ; 6.967 ; 6.860 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 7.832 ; 7.677 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 7.887 ; 7.817 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 7.551 ; 7.593 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 7.663 ; 7.588 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 7.771 ; 7.684 ; Rise       ; clk             ;
; led3[*]   ; clk        ; 7.474 ; 7.531 ; Rise       ; clk             ;
;  led3[0]  ; clk        ; 7.161 ; 7.183 ; Rise       ; clk             ;
;  led3[1]  ; clk        ; 7.459 ; 7.517 ; Rise       ; clk             ;
;  led3[2]  ; clk        ; 7.474 ; 7.531 ; Rise       ; clk             ;
;  led3[3]  ; clk        ; 7.359 ; 7.319 ; Rise       ; clk             ;
;  led3[4]  ; clk        ; 6.871 ; 6.906 ; Rise       ; clk             ;
;  led3[5]  ; clk        ; 7.451 ; 7.480 ; Rise       ; clk             ;
;  led3[6]  ; clk        ; 7.111 ; 7.109 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led0[*]   ; clk        ; 3.498 ; 3.552 ; Rise       ; clk             ;
;  led0[0]  ; clk        ; 4.070 ; 4.031 ; Rise       ; clk             ;
;  led0[1]  ; clk        ; 4.002 ; 4.049 ; Rise       ; clk             ;
;  led0[2]  ; clk        ; 4.075 ; 4.098 ; Rise       ; clk             ;
;  led0[3]  ; clk        ; 4.032 ; 4.082 ; Rise       ; clk             ;
;  led0[4]  ; clk        ; 4.026 ; 4.089 ; Rise       ; clk             ;
;  led0[5]  ; clk        ; 3.974 ; 4.111 ; Rise       ; clk             ;
;  led0[6]  ; clk        ; 3.498 ; 3.552 ; Rise       ; clk             ;
; led1[*]   ; clk        ; 3.403 ; 3.430 ; Rise       ; clk             ;
;  led1[0]  ; clk        ; 3.801 ; 3.736 ; Rise       ; clk             ;
;  led1[1]  ; clk        ; 4.032 ; 4.184 ; Rise       ; clk             ;
;  led1[2]  ; clk        ; 3.802 ; 3.938 ; Rise       ; clk             ;
;  led1[3]  ; clk        ; 3.403 ; 3.430 ; Rise       ; clk             ;
;  led1[4]  ; clk        ; 3.689 ; 3.700 ; Rise       ; clk             ;
;  led1[5]  ; clk        ; 3.790 ; 3.886 ; Rise       ; clk             ;
;  led1[6]  ; clk        ; 3.551 ; 3.602 ; Rise       ; clk             ;
; led2[*]   ; clk        ; 3.713 ; 3.797 ; Rise       ; clk             ;
;  led2[0]  ; clk        ; 3.928 ; 3.854 ; Rise       ; clk             ;
;  led2[1]  ; clk        ; 3.767 ; 3.845 ; Rise       ; clk             ;
;  led2[2]  ; clk        ; 3.761 ; 3.840 ; Rise       ; clk             ;
;  led2[3]  ; clk        ; 3.875 ; 3.964 ; Rise       ; clk             ;
;  led2[4]  ; clk        ; 3.746 ; 3.807 ; Rise       ; clk             ;
;  led2[5]  ; clk        ; 3.733 ; 3.848 ; Rise       ; clk             ;
;  led2[6]  ; clk        ; 3.713 ; 3.797 ; Rise       ; clk             ;
; led3[*]   ; clk        ; 3.695 ; 3.758 ; Rise       ; clk             ;
;  led3[0]  ; clk        ; 3.905 ; 3.823 ; Rise       ; clk             ;
;  led3[1]  ; clk        ; 3.883 ; 3.973 ; Rise       ; clk             ;
;  led3[2]  ; clk        ; 3.910 ; 4.004 ; Rise       ; clk             ;
;  led3[3]  ; clk        ; 3.810 ; 3.886 ; Rise       ; clk             ;
;  led3[4]  ; clk        ; 3.774 ; 3.849 ; Rise       ; clk             ;
;  led3[5]  ; clk        ; 3.959 ; 4.088 ; Rise       ; clk             ;
;  led3[6]  ; clk        ; 3.695 ; 3.758 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; led0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led0_dp       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led1_dp       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led2_dp       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led3_dp       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; switch[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; switch[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led0_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led1_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led2_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; led3_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0106 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0106 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00447 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-010 s                 ; 9.82e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00447 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-010 s                ; 9.82e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led0_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led1_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led2_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; led3_dp       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0569 V           ; 0.191 V                              ; 0.121 V                              ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0569 V          ; 0.191 V                             ; 0.121 V                             ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.0208 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.0208 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; clk                        ; clk                        ; 14123    ; 0        ; 0        ; 0        ;
; ctrl_s8:U_CTRL|state.ADCR0 ; clk                        ; 33       ; 50       ; 0        ; 0        ;
; ctrl_s8:U_CTRL|state.ADCR1 ; clk                        ; 10       ; 752      ; 0        ; 0        ;
; ctrl_s8:U_CTRL|state.Call7 ; clk                        ; 2        ; 2999     ; 0        ; 0        ;
; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0        ; 0        ; 1082     ; 0        ;
; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0        ; 0        ; 195      ; 195      ;
; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0        ; 0        ; 0        ; 435      ;
; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0        ; 0        ; 0        ; 435      ;
; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0        ; 0        ; 57       ; 0        ;
; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0        ; 0        ; 1        ; 1        ;
; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0        ; 0        ; 1        ; 1        ;
; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0        ; 0        ; 22       ; 0        ;
; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; 0        ; 0        ; 1        ; 1        ;
; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0        ; 0        ; 2        ; 2        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; clk                        ; clk                        ; 14123    ; 0        ; 0        ; 0        ;
; ctrl_s8:U_CTRL|state.ADCR0 ; clk                        ; 33       ; 50       ; 0        ; 0        ;
; ctrl_s8:U_CTRL|state.ADCR1 ; clk                        ; 10       ; 752      ; 0        ; 0        ;
; ctrl_s8:U_CTRL|state.Call7 ; clk                        ; 2        ; 2999     ; 0        ; 0        ;
; clk                        ; ctrl_s8:U_CTRL|state.ADCR0 ; 0        ; 0        ; 1082     ; 0        ;
; ctrl_s8:U_CTRL|state.ADCR0 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0        ; 0        ; 195      ; 195      ;
; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0        ; 0        ; 0        ; 435      ;
; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR0 ; 0        ; 0        ; 0        ; 435      ;
; clk                        ; ctrl_s8:U_CTRL|state.ADCR1 ; 0        ; 0        ; 57       ; 0        ;
; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0        ; 0        ; 1        ; 1        ;
; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.ADCR1 ; 0        ; 0        ; 1        ; 1        ;
; clk                        ; ctrl_s8:U_CTRL|state.Call7 ; 0        ; 0        ; 22       ; 0        ;
; ctrl_s8:U_CTRL|state.ADCR1 ; ctrl_s8:U_CTRL|state.Call7 ; 0        ; 0        ; 1        ; 1        ;
; ctrl_s8:U_CTRL|state.Call7 ; ctrl_s8:U_CTRL|state.Call7 ; 0        ; 0        ; 2        ; 2        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 123      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 123      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 122   ; 122  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Apr 15 19:14:51 2015
Info: Command: quartus_sta small8 -c small8
Info: qsta_default_script.tcl version: #2
Warning: Ignored assignments for entity "Lab3" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Lab3 -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Lab3 -section_id "Root Region" was ignored
Warning: Ignored assignments for entity "adder_top" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity adder_top -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity adder_top -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity adder_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity adder_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity adder_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity adder_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity adder_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity adder_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity adder_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity adder_top -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity adder_top -section_id Top was ignored
Warning: Ignored assignments for entity "alu_ns" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity alu_ns -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity alu_ns -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity alu_ns -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity alu_ns -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity alu_ns -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity alu_ns -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity alu_ns -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity alu_ns -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity alu_ns -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity alu_ns -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity alu_ns -section_id Top was ignored
Warning: Ignored assignments for entity "small8" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity small8 -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity small8 -section_id "Root Region" was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "U_CTRL|addrSel[0]|combout" is a latch
    Warning: Node "U_CTRL|addrSel[1]|combout" is a latch
    Warning: Node "U_CTRL|writeEnable[11]|combout" is a latch
    Warning: Node "U_CTRL|writeEnable[4]|combout" is a latch
    Warning: Node "U_CTRL|writeEnable[3]|combout" is a latch
    Warning: Node "U_CTRL|writeEnable[0]|combout" is a latch
    Warning: Node "U_CTRL|writeEnable[2]|combout" is a latch
    Warning: Node "U_CTRL|save.Call9_3069|combout" is a latch
    Warning: Node "U_CTRL|save.CallB_3049|combout" is a latch
    Warning: Node "U_inArch|U_ALU|output_us[0]|combout" is a latch
    Warning: Node "U_inArch|U_ALU|output_us[2]|combout" is a latch
    Warning: Node "U_inArch|U_ALU|output_us[3]|combout" is a latch
    Warning: Node "U_inArch|U_ALU|output_us[5]|combout" is a latch
    Warning: Node "U_inArch|U_ALU|output_us[6]|combout" is a latch
    Warning: Node "U_inArch|U_ALU|output_us[7]|combout" is a latch
    Warning: Node "U_CTRL|save.CallD_3029|combout" is a latch
    Warning: Node "U_CTRL|save.RET1_2999|combout" is a latch
    Warning: Node "U_inArch|U_ALU|output_us[1]|combout" is a latch
    Warning: Node "U_inArch|U_ALU|output_us[4]|combout" is a latch
    Warning: Node "U_CTRL|save.catch_exeception_2889|combout" is a latch
    Warning: Node "U_CTRL|save.RET5_2959|combout" is a latch
    Warning: Node "U_CTRL|save.Call1_3149|combout" is a latch
    Warning: Node "U_CTRL|save.Call4_3119|combout" is a latch
    Warning: Node "U_CTRL|save.op_Fetch_Init_4129|combout" is a latch
    Warning: Node "U_CTRL|save.takeBranch1_3239|combout" is a latch
    Warning: Node "U_CTRL|save.takeBranch4_3209|combout" is a latch
    Warning: Node "U_CTRL|save.LDAA8_4009|combout" is a latch
    Warning: Node "U_CTRL|save.LDAI4_3839|combout" is a latch
    Warning: Node "U_CTRL|save.LDSI1_3719|combout" is a latch
    Warning: Node "U_CTRL|save.LDXI1_3819|combout" is a latch
    Warning: Node "U_CTRL|save.STAA4_3599|combout" is a latch
    Warning: Node "U_CTRL|save.LDSI4_3689|combout" is a latch
    Warning: Node "U_CTRL|save.STAA1_3629|combout" is a latch
    Warning: Node "U_CTRL|save.LDAA1_4079|combout" is a latch
    Warning: Node "U_CTRL|save.LDAA4_4049|combout" is a latch
    Warning: Node "U_CTRL|save.LDXI4_3789|combout" is a latch
    Warning: Node "U_CTRL|save.LDAI1_3869|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'small8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
    Info: create_clock -period 1.000 -name ctrl_s8:U_CTRL|state.Call7 ctrl_s8:U_CTRL|state.Call7
    Info: create_clock -period 1.000 -name ctrl_s8:U_CTRL|state.ADCR1 ctrl_s8:U_CTRL|state.ADCR1
    Info: create_clock -period 1.000 -name ctrl_s8:U_CTRL|state.ADCR0 ctrl_s8:U_CTRL|state.ADCR0
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -8.457
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -8.457       -53.821 ctrl_s8:U_CTRL|state.ADCR0 
    Info:    -8.244      -969.380 clk 
    Info:    -0.836        -2.197 ctrl_s8:U_CTRL|state.ADCR1 
    Info:    -0.746        -2.293 ctrl_s8:U_CTRL|state.Call7 
Info: Worst-case hold slack is -3.407
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.407       -17.361 ctrl_s8:U_CTRL|state.ADCR1 
    Info:    -3.232        -9.956 ctrl_s8:U_CTRL|state.Call7 
    Info:    -1.972       -13.960 ctrl_s8:U_CTRL|state.ADCR0 
    Info:     0.105         0.000 clk 
Info: Worst-case recovery slack is -1.699
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.699      -134.214 clk 
Info: Worst-case removal slack is 0.876
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.876         0.000 clk 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -254.522 clk 
    Info:    -0.521       -13.496 ctrl_s8:U_CTRL|state.ADCR0 
    Info:     0.372         0.000 ctrl_s8:U_CTRL|state.Call7 
    Info:     0.418         0.000 ctrl_s8:U_CTRL|state.ADCR1 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -7.599
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -7.599       -47.752 ctrl_s8:U_CTRL|state.ADCR0 
    Info:    -7.244      -841.359 clk 
    Info:    -0.809        -2.508 ctrl_s8:U_CTRL|state.ADCR1 
    Info:    -0.737        -2.484 ctrl_s8:U_CTRL|state.Call7 
Info: Worst-case hold slack is -3.021
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.021       -11.201 ctrl_s8:U_CTRL|state.ADCR1 
    Info:    -2.837        -8.072 ctrl_s8:U_CTRL|state.Call7 
    Info:    -1.745       -12.115 ctrl_s8:U_CTRL|state.ADCR0 
    Info:     0.101         0.000 clk 
Info: Worst-case recovery slack is -1.463
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.463      -110.286 clk 
Info: Worst-case removal slack is 0.780
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.780         0.000 clk 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -254.522 clk 
    Info:    -0.361       -11.056 ctrl_s8:U_CTRL|state.ADCR0 
    Info:     0.431         0.000 ctrl_s8:U_CTRL|state.ADCR1 
    Info:     0.452         0.000 ctrl_s8:U_CTRL|state.Call7 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {clk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -rise_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -fall_to [get_clocks {clk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.Call7}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {ctrl_s8:U_CTRL|state.ADCR0}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -4.580
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.580      -501.758 clk 
    Info:    -4.472       -27.470 ctrl_s8:U_CTRL|state.ADCR0 
    Info:    -0.263        -0.388 ctrl_s8:U_CTRL|state.ADCR1 
    Info:    -0.185        -0.373 ctrl_s8:U_CTRL|state.Call7 
Info: Worst-case hold slack is -2.035
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.035        -6.303 ctrl_s8:U_CTRL|state.ADCR1 
    Info:    -1.974        -5.493 ctrl_s8:U_CTRL|state.Call7 
    Info:    -1.367       -10.047 ctrl_s8:U_CTRL|state.ADCR0 
    Info:    -0.021        -0.021 clk 
Info: Worst-case recovery slack is -0.633
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.633       -31.719 clk 
Info: Worst-case removal slack is 0.481
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.481         0.000 clk 
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -262.079 clk 
    Info:    -0.278        -4.968 ctrl_s8:U_CTRL|state.ADCR0 
    Info:     0.304         0.000 ctrl_s8:U_CTRL|state.Call7 
    Info:     0.404         0.000 ctrl_s8:U_CTRL|state.ADCR1 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Wed Apr 15 19:15:06 2015
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:11


