 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 2
Design : cruisecontrol
Version: G-2012.06-SP2
Date   : Wed Dec 20 06:01:51 2017
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: brake (input port clocked by clk)
  Endpoint: speed_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cruisecontrol      5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  brake (in)                               0.00       2.00 r
  U172/ZN (NOR2_X1)                        0.02       2.02 f
  U174/ZN (INV_X1)                         0.03       2.05 r
  U173/ZN (NOR2_X1)                        0.02       2.08 f
  U197/ZN (AND2_X1)                        0.04       2.12 f
  U131/ZN (NOR2_X1)                        0.05       2.16 r
  U132/ZN (NAND2_X1)                       0.04       2.20 f
  U129/ZN (AOI221_X1)                      0.07       2.27 r
  U128/ZN (INV_X1)                         0.03       2.30 f
  U127/ZN (AOI211_X1)                      0.06       2.36 r
  U126/ZN (INV_X1)                         0.05       2.41 f
  U130/ZN (NAND2_X1)                       0.07       2.48 r
  U175/ZN (OAI22_X1)                       0.05       2.54 f
  speed_reg[1]/D (DFF_X1)                  0.01       2.54 f
  data arrival time                                   2.54

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.35       3.65
  speed_reg[1]/CK (DFF_X1)                 0.00       3.65 r
  library setup time                      -0.03       3.62
  data required time                                  3.62
  -----------------------------------------------------------
  data required time                                  3.62
  data arrival time                                  -2.54
  -----------------------------------------------------------
  slack (MET)                                         1.07


  Startpoint: brake (input port clocked by clk)
  Endpoint: speed_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cruisecontrol      5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  brake (in)                               0.00       2.00 r
  U172/ZN (NOR2_X1)                        0.02       2.02 f
  U174/ZN (INV_X1)                         0.03       2.05 r
  U173/ZN (NOR2_X1)                        0.02       2.08 f
  U197/ZN (AND2_X1)                        0.04       2.12 f
  U131/ZN (NOR2_X1)                        0.05       2.16 r
  U132/ZN (NAND2_X1)                       0.04       2.20 f
  U129/ZN (AOI221_X1)                      0.07       2.27 r
  U128/ZN (INV_X1)                         0.03       2.30 f
  U127/ZN (AOI211_X1)                      0.06       2.36 r
  U126/ZN (INV_X1)                         0.05       2.41 f
  U130/ZN (NAND2_X1)                       0.07       2.48 r
  U177/ZN (OAI22_X1)                       0.05       2.54 f
  speed_reg[2]/D (DFF_X1)                  0.01       2.54 f
  data arrival time                                   2.54

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                       -0.35       3.65
  speed_reg[2]/CK (DFF_X1)                 0.00       3.65 r
  library setup time                      -0.03       3.62
  data required time                                  3.62
  -----------------------------------------------------------
  data required time                                  3.62
  data arrival time                                  -2.54
  -----------------------------------------------------------
  slack (MET)                                         1.07


1
