# Reti Logiche a.a. 2017-18 project
This is my VHDL code for the 2017-18 project of the course Reti Logiche at Politecnico di Milano.
For running testbenches I used the Vivado suite from Xilinx.
In this repo you will find the VHDL code, the assignment document and the documentation to my code.

[Course details on the Politecnico di Milano website](#https://www4.ceda.polimi.it/manifesti/manifesti/controller/ManifestoPublic.do?EVN_DETTAGLIO_RIGA_MANIFESTO=evento&aa=2017&k_cf=225&k_corso_la=358&k_indir=II3&codDescr=051228&lang=IT&semestre=1&anno_corso=3&idItemOfferta=133688&idRiga=221823)
