{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707406317017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707406317018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  8 22:31:56 2024 " "Processing started: Thu Feb  8 22:31:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707406317018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707406317018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707406317018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707406317520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707406317520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Transmitter-rtl " "Found design unit 1: Transmitter-rtl" {  } { { "../Modules/Transmitter.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Transmitter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335246 ""} { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Found entity 1: Transmitter" {  } { { "../Modules/Transmitter.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Transmitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707406335246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/topmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/topmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopModule-rtl " "Found design unit 1: TopModule-rtl" {  } { { "../Modules/TopModule.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/TopModule.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335256 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "../Modules/TopModule.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/TopModule.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707406335256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Synchronizer-rtl " "Found design unit 1: Synchronizer-rtl" {  } { { "../Modules/Synchronizer.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Synchronizer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "../Modules/Synchronizer.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707406335265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-rtl " "Found design unit 1: ShiftRegister-rtl" {  } { { "../Modules/ShiftRegister.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/ShiftRegister.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335272 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "../Modules/ShiftRegister.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/ShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707406335272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/serialiser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/serialiser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serialiser-rtl " "Found design unit 1: Serialiser-rtl" {  } { { "../Modules/Serialiser.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Serialiser.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335281 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serialiser " "Found entity 1: Serialiser" {  } { { "../Modules/Serialiser.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Serialiser.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707406335281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver-rtl " "Found design unit 1: Receiver-rtl" {  } { { "../Modules/Receiver.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Receiver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335289 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "../Modules/Receiver.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Receiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707406335289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/baudclockgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/fpga_vhdl/47_uart/modules/baudclockgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudClockGenerator-rtl " "Found design unit 1: BaudClockGenerator-rtl" {  } { { "../Modules/BaudClockGenerator.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/BaudClockGenerator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335297 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudClockGenerator " "Found entity 1: BaudClockGenerator" {  } { { "../Modules/BaudClockGenerator.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/BaudClockGenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707406335297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707406335297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707406335338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter Transmitter:Transmitter_inst " "Elaborating entity \"Transmitter\" for hierarchy \"Transmitter:Transmitter_inst\"" {  } { { "../Modules/TopModule.vhd" "Transmitter_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/TopModule.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707406335358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serialiser Transmitter:Transmitter_inst\|Serialiser:Serialiser_inst " "Elaborating entity \"Serialiser\" for hierarchy \"Transmitter:Transmitter_inst\|Serialiser:Serialiser_inst\"" {  } { { "../Modules/Transmitter.vhd" "Serialiser_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Transmitter.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707406335376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudClockGenerator Transmitter:Transmitter_inst\|BaudClockGenerator:BaudClockGenerator_inst " "Elaborating entity \"BaudClockGenerator\" for hierarchy \"Transmitter:Transmitter_inst\|BaudClockGenerator:BaudClockGenerator_inst\"" {  } { { "../Modules/Transmitter.vhd" "BaudClockGenerator_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Transmitter.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707406335430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Receiver:Receiver_inst " "Elaborating entity \"Receiver\" for hierarchy \"Receiver:Receiver_inst\"" {  } { { "../Modules/TopModule.vhd" "Receiver_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/TopModule.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707406335464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer Receiver:Receiver_inst\|Synchronizer:Synchronizer_inst " "Elaborating entity \"Synchronizer\" for hierarchy \"Receiver:Receiver_inst\|Synchronizer:Synchronizer_inst\"" {  } { { "../Modules/Receiver.vhd" "Synchronizer_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Receiver.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707406335477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudClockGenerator Receiver:Receiver_inst\|BaudClockGenerator:BaudClockGenerator_inst " "Elaborating entity \"BaudClockGenerator\" for hierarchy \"Receiver:Receiver_inst\|BaudClockGenerator:BaudClockGenerator_inst\"" {  } { { "../Modules/Receiver.vhd" "BaudClockGenerator_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Receiver.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707406335489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister Receiver:Receiver_inst\|ShiftRegister:ShiftRegister_inst " "Elaborating entity \"ShiftRegister\" for hierarchy \"Receiver:Receiver_inst\|ShiftRegister:ShiftRegister_inst\"" {  } { { "../Modules/Receiver.vhd" "ShiftRegister_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Receiver.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707406335498 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Modules/Serialiser.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Serialiser.vhd" 27 -1 0 } } { "../Modules/BaudClockGenerator.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/BaudClockGenerator.vhd" 18 -1 0 } } { "../Modules/Receiver.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Receiver.vhd" 73 -1 0 } } { "../Modules/Synchronizer.vhd" "" { Text "//mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/47_UART/Modules/Synchronizer.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1707406336144 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1707406336144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707406336273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707406336821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707406336821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707406336908 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707406336908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707406336908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707406336908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13292 " "Peak virtual memory: 13292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707406336931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  8 22:32:16 2024 " "Processing ended: Thu Feb  8 22:32:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707406336931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707406336931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707406336931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707406336931 ""}
