{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1516807047592 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AlleFilter EP2C70F672C6 " "Selected device EP2C70F672C6 for design \"AlleFilter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1516807047807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1516807047857 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1516807047857 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1516807047999 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1516807048868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1516807048868 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1516807048868 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 700 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1516807048870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 701 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1516807048870 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1516807048870 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1516807048870 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[13\] " "Pin OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[13] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[12\] " "Pin OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[12] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[11\] " "Pin OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[11] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[10\] " "Pin OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[10] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[9\] " "Pin OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[9] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[8\] " "Pin OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[8] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[7\] " "Pin OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[7] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[6\] " "Pin OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[6] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[5\] " "Pin OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[5] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[4\] " "Pin OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[4] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[3\] " "Pin OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[3] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[2\] " "Pin OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[2] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[1\] " "Pin OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[1] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[0\] " "Pin OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT[0] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 320 784 960 336 "OUT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[7\] " "Pin U32\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[7] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[6\] " "Pin U32\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[6] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[5\] " "Pin U32\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[5] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[4\] " "Pin U32\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[4] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[3\] " "Pin U32\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[3] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[2\] " "Pin U32\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[2] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[1\] " "Pin U32\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[1] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U32\[0\] " "Pin U32\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U32[0] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 664 760 936 680 "U32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U32[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[7\] " "Pin U33\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[7] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[6\] " "Pin U33\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[6] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[5\] " "Pin U33\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[5] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[4\] " "Pin U33\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[4] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[3\] " "Pin U33\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[3] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[2\] " "Pin U33\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[2] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[1\] " "Pin U33\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[1] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U33\[0\] " "Pin U33\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { U33[0] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 648 760 936 664 "U33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { U33[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 160 -64 104 176 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW0 " "Pin SW0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW0 } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 696 -184 -16 712 "SW0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW2 " "Pin SW2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW2 } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 872 -184 -16 888 "SW2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW3 " "Pin SW3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW3 } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 960 -184 -16 976 "SW3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW1 " "Pin SW1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW1 } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 784 -184 -16 800 "SW1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 192 -72 96 208 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[13\] " "Pin ADC_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[13] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[12\] " "Pin ADC_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[12] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[11\] " "Pin ADC_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[11] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[10\] " "Pin ADC_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[10] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[9\] " "Pin ADC_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[9] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[8\] " "Pin ADC_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[8] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[7\] " "Pin ADC_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[7] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[6\] " "Pin ADC_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[6] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[5\] " "Pin ADC_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[5] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[4\] " "Pin ADC_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[4] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[3\] " "Pin ADC_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[3] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[2\] " "Pin ADC_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[2] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[1\] " "Pin ADC_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[1] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADC_in\[0\] " "Pin ADC_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_in[0] } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 104 -72 104 120 "ADC_in" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1516807049005 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1516807049005 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AlleFilter.sdc " "Synopsys Design Constraints File file not found: 'AlleFilter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1516807049187 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1516807049187 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1516807049191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1516807049208 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 160 -64 104 176 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1516807049208 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1516807049212 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "AlleFilter.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/AlleFilter/AlleFilter.bdf" { { 192 -72 96 208 "reset" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1516807049212 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1516807049294 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1516807049295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1516807049295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1516807049296 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1516807049296 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1516807049297 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1516807049312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1516807049312 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1516807049312 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 3.3V 18 30 0 " "Number of I/O pins in group: 48 (unused VREF, 3.3V VCCIO, 18 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1516807049348 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1516807049348 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1516807049348 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 57 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516807049349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516807049349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516807049349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516807049349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516807049349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516807049349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516807049349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1516807049349 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1516807049349 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1516807049349 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516807049372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1516807050714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516807050891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1516807050900 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1516807052214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516807052214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1516807052285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X36_Y39 X47_Y51 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51" {  } { { "loc" "" { Generic "E:/FPGA Praktikum/Filter/AlleFilter/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} 36 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1516807053271 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1516807053271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516807053777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1516807053781 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1516807053781 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1516807053797 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1516807053806 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "30 " "Found 30 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[13\] 0 " "Pin \"OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[12\] 0 " "Pin \"OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[11\] 0 " "Pin \"OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[10\] 0 " "Pin \"OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[9\] 0 " "Pin \"OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[8\] 0 " "Pin \"OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[7\] 0 " "Pin \"OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[6\] 0 " "Pin \"OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[5\] 0 " "Pin \"OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[4\] 0 " "Pin \"OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[3\] 0 " "Pin \"OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[2\] 0 " "Pin \"OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[1\] 0 " "Pin \"OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[0\] 0 " "Pin \"OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[7\] 0 " "Pin \"U32\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[6\] 0 " "Pin \"U32\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[5\] 0 " "Pin \"U32\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[4\] 0 " "Pin \"U32\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[3\] 0 " "Pin \"U32\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[2\] 0 " "Pin \"U32\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[1\] 0 " "Pin \"U32\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U32\[0\] 0 " "Pin \"U32\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[7\] 0 " "Pin \"U33\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[6\] 0 " "Pin \"U33\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[5\] 0 " "Pin \"U33\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[4\] 0 " "Pin \"U33\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[3\] 0 " "Pin \"U33\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[2\] 0 " "Pin \"U33\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[1\] 0 " "Pin \"U33\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "U33\[0\] 0 " "Pin \"U33\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1516807053811 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1516807053811 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1516807053954 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1516807053974 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1516807054111 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1516807054603 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1516807054724 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA Praktikum/Filter/AlleFilter/output_files/AlleFilter.fit.smsg " "Generated suppressed messages file E:/FPGA Praktikum/Filter/AlleFilter/output_files/AlleFilter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1516807055078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1283 " "Peak virtual memory: 1283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1516807056869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 16:17:36 2018 " "Processing ended: Wed Jan 24 16:17:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1516807056869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1516807056869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1516807056869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1516807056869 ""}
