#ifndef STATE_XML
#define STATE_XML

/* Autogenerated file, DO NOT EDIT manually!

This file was generated by the rules-ng-ng headergen tool in this git repository:
http://0x04.net/cgit/index.cgi/rules-ng-ng
git clone git://0x04.net/rules-ng-ng

The rules-ng-ng source files this header was generated from are:
- /home/orion/projects/etna_viv/rnndb/state.xml (  79401 bytes, from 2013-01-06 13:38:21)

Copyright (C) 2013
*/


#define chipModel_GC300						0x00000300
#define chipModel_GC320						0x00000320
#define chipModel_GC350						0x00000350
#define chipModel_GC355						0x00000355
#define chipModel_GC400						0x00000400
#define chipModel_GC410						0x00000410
#define chipModel_GC420						0x00000420
#define chipModel_GC450						0x00000450
#define chipModel_GC500						0x00000500
#define chipModel_GC530						0x00000530
#define chipModel_GC600						0x00000600
#define chipModel_GC700						0x00000700
#define chipModel_GC800						0x00000800
#define chipModel_GC860						0x00000860
#define chipModel_GC880						0x00000880
#define chipModel_GC1000					0x00001000
#define chipModel_GC2000					0x00002000
#define chipModel_GC2100					0x00002100
#define chipModel_GC4000					0x00004000
#define PIPE_ID_PIPE_3D						0x00000000
#define PIPE_ID_PIPE_2D						0x00000001
#define VARYING_COMPONENT_USE_UNUSED				0x00000000
#define VARYING_COMPONENT_USE_USED				0x00000001
#define VARYING_COMPONENT_USE_POINTCOORD_X			0x00000002
#define VARYING_COMPONENT_USE_POINTCOORD_Y			0x00000003
#define COMPARE_FUNC_NEVER					0x00000000
#define COMPARE_FUNC_LESS					0x00000001
#define COMPARE_FUNC_EQUAL					0x00000002
#define COMPARE_FUNC_LEQUAL					0x00000003
#define COMPARE_FUNC_GREATER					0x00000004
#define COMPARE_FUNC_NOTEQUAL					0x00000005
#define COMPARE_FUNC_GEQUAL					0x00000006
#define COMPARE_FUNC_ALWAYS					0x00000007
#define STENCIL_OP_KEEP						0x00000000
#define STENCIL_OP_ZERO						0x00000001
#define STENCIL_OP_REPLACE					0x00000002
#define STENCIL_OP_INCR						0x00000003
#define STENCIL_OP_DECR						0x00000004
#define STENCIL_OP_INVERT					0x00000005
#define STENCIL_OP_INCR_WRAP					0x00000006
#define STENCIL_OP_DECR_WRAP					0x00000007
#define BLEND_EQ_ADD						0x00000000
#define BLEND_EQ_SUBTRACT					0x00000001
#define BLEND_EQ_REVERSE_SUBTRACT				0x00000002
#define BLEND_EQ_MIN						0x00000003
#define BLEND_EQ_MAX						0x00000004
#define BLEND_FUNC_ZERO						0x00000000
#define BLEND_FUNC_ONE						0x00000001
#define BLEND_FUNC_SRC_COLOR					0x00000002
#define BLEND_FUNC_ONE_MINUS_SRC_COLOR				0x00000003
#define BLEND_FUNC_SRC_ALPHA					0x00000004
#define BLEND_FUNC_ONE_MINUS_SRC_ALPHA				0x00000005
#define BLEND_FUNC_DST_ALPHA					0x00000006
#define BLEND_FUNC_ONE_MINUS_DST_ALPHA				0x00000007
#define BLEND_FUNC_DST_COLOR					0x00000008
#define BLEND_FUNC_ONE_MINUS_DST_COLOR				0x00000009
#define BLEND_FUNC_SRC_ALPHA_SATURATE				0x0000000a
#define BLEND_FUNC_CONSTANT_ALPHA				0x0000000b
#define BLEND_FUNC_ONE_MINUS_CONSTANT_ALPHA			0x0000000c
#define BLEND_FUNC_CONSTANT_COLOR				0x0000000d
#define BLEND_FUNC_ONE_MINUS_CONSTANT_COLOR			0x0000000e
#define RS_FORMAT_X4R4G4B4					0x00000000
#define RS_FORMAT_A4R4G4B4					0x00000001
#define RS_FORMAT_X1R5G5B5					0x00000002
#define RS_FORMAT_A1R5G5B5					0x00000003
#define RS_FORMAT_R5G6B5					0x00000004
#define RS_FORMAT_X8R8G8B8					0x00000005
#define RS_FORMAT_A8R8G8B8					0x00000006
#define RS_FORMAT_YUY2						0x00000007
#define TEXTURE_FORMAT_A8					0x00000001
#define TEXTURE_FORMAT_L8					0x00000002
#define TEXTURE_FORMAT_I8					0x00000003
#define TEXTURE_FORMAT_A8L8					0x00000004
#define TEXTURE_FORMAT_A4R4G4B4					0x00000005
#define TEXTURE_FORMAT_X4R4G4B4					0x00000006
#define TEXTURE_FORMAT_A8R8G8B8					0x00000007
#define TEXTURE_FORMAT_X8R8G8B8					0x00000008
#define TEXTURE_FORMAT_A8B8G8R8					0x00000009
#define TEXTURE_FORMAT_X8B8G8R8					0x0000000a
#define TEXTURE_FORMAT_R5G6B5					0x0000000b
#define TEXTURE_FORMAT_A1R5G5B5					0x0000000c
#define TEXTURE_FORMAT_X1R5G5B5					0x0000000d
#define TEXTURE_FORMAT_YUY2					0x0000000e
#define TEXTURE_FORMAT_UYVY					0x0000000f
#define TEXTURE_FORMAT_D16					0x00000010
#define TEXTURE_FORMAT_D24S8					0x00000011
#define TEXTURE_FORMAT_DXT1					0x00000013
#define TEXTURE_FORMAT_DXT2_DXT3				0x00000014
#define TEXTURE_FORMAT_DXT4_DXT5				0x00000015
#define TEXTURE_FORMAT_ETC1					0x0000001e
#define TEXTURE_FORMAT_EXT_A16F					0x00000007
#define TEXTURE_FORMAT_EXT_A16L16F				0x00000008
#define TEXTURE_FORMAT_EXT_A16B16G16R16F			0x00000009
#define TEXTURE_FORMAT_EXT_A32F					0x0000000a
#define TEXTURE_FORMAT_EXT_A32L32F				0x0000000b
#define TEXTURE_FORMAT_EXT_A2B10G10R10				0x0000000c
#define ENDIAN_MODE_NO_SWAP					0x00000000
#define ENDIAN_MODE_SWAP_16					0x00000001
#define ENDIAN_MODE_SWAP_32					0x00000002
#define SYNC_RECIPIENT_FE					0x00000001
#define SYNC_RECIPIENT_RA					0x00000005
#define SYNC_RECIPIENT_PE					0x00000007
#define SYNC_RECIPIENT_DE					0x0000000b
#define chipFeatures_FAST_CLEAR					0x00000001
#define chipFeatures_SPECIAL_ANTI_ALIASING			0x00000002
#define chipFeatures_PIPE_3D					0x00000004
#define chipFeatures_DXT_TEXTURE_COMPRESSION			0x00000008
#define chipFeatures_DEBUG_MODE					0x00000010
#define chipFeatures_Z_COMPRESSION				0x00000020
#define chipFeatures_YUV420_SCALER				0x00000040
#define chipFeatures_MSAA					0x00000080
#define chipFeatures_DC						0x00000100
#define chipFeatures_PIPE_2D					0x00000200
#define chipFeatures_ETC1_TEXTURE_COMPRESSION			0x00000400
#define chipFeatures_FAST_SCALER				0x00000800
#define chipFeatures_HIGH_DYNAMIC_RANGE				0x00001000
#define chipFeatures_YUV420_TILER				0x00002000
#define chipFeatures_MODULE_CG					0x00004000
#define chipFeatures_MIN_AREA					0x00008000
#define chipFeatures_NO_EARLY_Z					0x00010000
#define chipFeatures_NO_422_TEXTURE				0x00020000
#define chipFeatures_BUFFER_INTERLEAVING			0x00040000
#define chipFeatures_BYTE_WRITE_2D				0x00080000
#define chipFeatures_NO_SCALER					0x00100000
#define chipFeatures_YUY2_AVERAGING				0x00200000
#define chipFeatures_HALF_PE_CACHE				0x00400000
#define chipFeatures_HALF_TX_CACHE				0x00800000
#define chipFeatures_YUY2_RENDER_TARGET				0x01000000
#define chipFeatures_MEM32					0x02000000
#define chipFeatures_PIPE_VG					0x04000000
#define chipFeatures_VGTS					0x08000000
#define chipFeatures_FE20					0x10000000
#define chipFeatures_BYTE_WRITE_3D				0x20000000
#define chipFeatures_RS_YUV_TARGET				0x40000000
#define chipFeatures_32_BIT_INDICES				0x80000000
#define chipMinorFeatures0_FLIP_Y				0x00000001
#define chipMinorFeatures0_DUAL_RETURN_BUS			0x00000002
#define chipMinorFeatures0_ENDIANNESS_CONFIG			0x00000004
#define chipMinorFeatures0_TEXTURE_8K				0x00000008
#define chipMinorFeatures0_CORRECT_TEXTURE_CONVERTER		0x00000010
#define chipMinorFeatures0_SPECIAL_MSAA_LOD			0x00000020
#define chipMinorFeatures0_FAST_CLEAR_FLUSH			0x00000040
#define chipMinorFeatures0_2DPE20				0x00000080
#define chipMinorFeatures0_CORRECT_AUTO_DISABLE			0x00000100
#define chipMinorFeatures0_RENDERTARGET_8K			0x00000200
#define chipMinorFeatures0_2BITPERTILE				0x00000400
#define chipMinorFeatures0_SEPARATE_TILE_STATUS_WHEN_INTERLEAVED	0x00000800
#define chipMinorFeatures0_SUPER_TILED				0x00001000
#define chipMinorFeatures0_VG_20				0x00002000
#define chipMinorFeatures0_TS_EXTENDED_COMMANDS			0x00004000
#define chipMinorFeatures0_COMPRESSION_FIFO_FIXED		0x00008000
#define chipMinorFeatures0_HAS_SIGN_FLOOR_CEIL			0x00010000
#define chipMinorFeatures0_VG_FILTER				0x00020000
#define chipMinorFeatures0_VG_21				0x00040000
#define chipMinorFeatures0_SHADER_HAS_W				0x00080000
#define chipMinorFeatures0_HAS_SQRT_TRIG			0x00100000
#define chipMinorFeatures0_MORE_MINOR_FEATURES			0x00200000
#define chipMinorFeatures0_MC20					0x00400000
#define chipMinorFeatures0_MSAA_SIDEBAND			0x00800000
#define chipMinorFeatures0_BUG_FIXES0				0x01000000
#define chipMinorFeatures0_VAA					0x02000000
#define chipMinorFeatures0_BYPASS_IN_MSAA			0x04000000
#define chipMinorFeatures0_HZ					0x08000000
#define chipMinorFeatures0_NEW_TEXTURE				0x10000000
#define chipMinorFeatures0_2D_A8_TARGET				0x20000000
#define chipMinorFeatures0_CORRECT_STENCIL			0x40000000
#define chipMinorFeatures0_ENHANCE_VR				0x80000000
#define chipMinorFeatures1_RSUV_SWIZZLE				0x00000001
#define chipMinorFeatures1_V2_COMPRESSION			0x00000002
#define chipMinorFeatures1_VG_DOUBLE_BUFFER			0x00000004
#define chipMinorFeatures1_EXTRA_EVENT_STATES			0x00000008
#define chipMinorFeatures1_NO_STRIPING_NEEDED			0x00000010
#define chipMinorFeatures1_TEXTURE_STRIDE			0x00000020
#define chipMinorFeatures1_BUG_FIXES3				0x00000040
#define chipMinorFeatures1_AUTO_DISABLE				0x00000080
#define chipMinorFeatures1_AUTO_RESTART_TS			0x00000100
#define chipMinorFeatures1_DISABLE_PE_GATING			0x00000200
#define chipMinorFeatures1_L2_WINDOWING				0x00000400
#define chipMinorFeatures1_HALF_FLOAT				0x00000800
#define chipMinorFeatures1_PIXEL_DITHER				0x00001000
#define chipMinorFeatures1_TWO_STENCIL_REFERENCE		0x00002000
#define chipMinorFeatures1_EXTENDED_PIXEL_FORMAT		0x00004000
#define chipMinorFeatures1_CORRECT_MIN_MAX_DEPTH		0x00008000
#define chipMinorFeatures1_2D_DITHER				0x00010000
#define chipMinorFeatures1_BUG_FIXES5				0x00020000
#define chipMinorFeatures1_NEW_2D				0x00040000
#define chipMinorFeatures1_NEW_FP				0x00080000
#define chipMinorFeatures1_TEXTURE_ALIGN_4			0x00100000
#define chipMinorFeatures1_NON_POWER_OF_TWO			0x00200000
#define chipMinorFeatures1_LINEAR_TEXTURE_SUPPORT		0x00400000
#define chipMinorFeatures1_HALTI0				0x00800000
#define chipMinorFeatures1_CORRECT_OVERFLOW_VG			0x01000000
#define chipMinorFeatures1_NEGATIVE_LOG_FIX			0x02000000
#define chipMinorFeatures1_RESOLVE_OFFSET			0x04000000
#define chipMinorFeatures1_OK_TO_GATE_AXI_CLOCK			0x08000000
#define chipMinorFeatures1_MMU_VERSION				0x10000000
#define chipMinorFeatures1_WIDE_LINE				0x20000000
#define chipMinorFeatures1_BUG_FIXES6				0x40000000
#define chipMinorFeatures1_FC_FLUSH_STALL			0x80000000
#define chipMinorFeatures2_LINE_LOOP				0x00000001
#define chipMinorFeatures2_LOGIC_OP				0x00000002
#define chipMinorFeatures2_UNK2					0x00000004
#define chipMinorFeatures2_SUPERTILED_TEXTURE			0x00000008
#define chipMinorFeatures2_UNK4					0x00000010
#define chipMinorFeatures2_RECT_PRIMITIVE			0x00000020
#define chipMinorFeatures2_COMPOSITION				0x00000040
#define chipMinorFeatures2_CORRECT_AUTO_DISABLE_COUNT		0x00000080
#define chipMinorFeatures2_UNK8					0x00000100
#define chipMinorFeatures2_UNK9					0x00000200
#define chipMinorFeatures2_UNK10				0x00000400
#define chipMinorFeatures2_SAMPLERBASE_16			0x00000800
#define chipMinorFeatures2_UNK12				0x00001000
#define chipMinorFeatures2_UNK13				0x00002000
#define chipMinorFeatures2_UNK14				0x00004000
#define chipMinorFeatures2_EXTRA_TEXTURE_STATE			0x00008000
#define chipMinorFeatures2_FULL_DIRECTFB			0x00010000
#define chipMinorFeatures2_2D_TILING				0x00020000
#define chipMinorFeatures2_THREAD_WALKER_IN_PS			0x00040000
#define chipMinorFeatures2_TILE_FILLER				0x00080000
#define chipMinorFeatures2_UNK20				0x00100000
#define chipMinorFeatures2_2D_MULTI_SOURCE_BLIT			0x00200000
#define chipMinorFeatures2_UNK22				0x00400000
#define chipMinorFeatures2_UNK23				0x00800000
#define chipMinorFeatures2_UNK24				0x01000000
#define chipMinorFeatures2_MIXED_STREAMS			0x02000000
#define chipMinorFeatures2_2D_420_L2CACHE			0x04000000
#define chipMinorFeatures2_UNK27				0x08000000
#define chipMinorFeatures2_2D_NO_INDEX8_BRUSH			0x10000000
#define chipMinorFeatures2_TEXTURE_TILED_READ			0x20000000
#define chipMinorFeatures2_UNK30				0x40000000
#define chipMinorFeatures2_UNK31				0x80000000
#define chipMinorFeatures3_ROTATION_STALL_FIX			0x00000001
#define chipMinorFeatures3_UNK1					0x00000002
#define chipMinorFeatures3_2D_MULTI_SOURCE_BLT_EX		0x00000004
#define chipMinorFeatures3_UNK3					0x00000008
#define chipMinorFeatures3_UNK4					0x00000010
#define chipMinorFeatures3_UNK5					0x00000020
#define chipMinorFeatures3_UNK6					0x00000040
#define chipMinorFeatures3_UNK7					0x00000080
#define chipMinorFeatures3_UNK8					0x00000100
#define chipMinorFeatures3_UNK9					0x00000200
#define chipMinorFeatures3_BUG_FIXES10				0x00000400
#define chipMinorFeatures3_UNK11				0x00000800
#define chipMinorFeatures3_BUG_FIXES11				0x00001000
#define chipMinorFeatures3_UNK13				0x00002000
#define chipMinorFeatures3_UNK14				0x00004000
#define chipMinorFeatures3_UNK15				0x00008000
#define chipMinorFeatures3_UNK16				0x00010000
#define chipMinorFeatures3_UNK17				0x00020000
#define chipMinorFeatures3_UNK18				0x00040000
#define chipMinorFeatures3_UNK19				0x00080000
#define chipMinorFeatures3_UNK20				0x00100000
#define chipMinorFeatures3_UNK21				0x00200000
#define chipMinorFeatures3_UNK22				0x00400000
#define chipMinorFeatures3_UNK23				0x00800000
#define chipMinorFeatures3_UNK24				0x01000000
#define chipMinorFeatures3_UNK25				0x02000000
#define chipMinorFeatures3_UNK26				0x04000000
#define chipMinorFeatures3_UNK27				0x08000000
#define chipMinorFeatures3_UNK28				0x10000000
#define chipMinorFeatures3_UNK29				0x20000000
#define chipMinorFeatures3_UNK30				0x40000000
#define chipMinorFeatures3_UNK31				0x80000000
#define RGBA_BITS_R						0x00000001
#define RGBA_BITS_G						0x00000002
#define RGBA_BITS_B						0x00000004
#define RGBA_BITS_A						0x00000008
#define VIV_STATE_HI						0x00000000

#define VIV_STATE_HI_CLOCK_CONTROL				0x00000000

#define VIV_STATE_HI_IDLE_STATE					0x00000004
#define VIV_STATE_HI_IDLE_STATE_FE				0x00000001
#define VIV_STATE_HI_IDLE_STATE_DE				0x00000002
#define VIV_STATE_HI_IDLE_STATE_PE				0x00000004
#define VIV_STATE_HI_IDLE_STATE_SH				0x00000008
#define VIV_STATE_HI_IDLE_STATE_PA				0x00000010
#define VIV_STATE_HI_IDLE_STATE_SE				0x00000020
#define VIV_STATE_HI_IDLE_STATE_RA				0x00000040
#define VIV_STATE_HI_IDLE_STATE_TX				0x00000080
#define VIV_STATE_HI_IDLE_STATE_VG				0x00000100
#define VIV_STATE_HI_IDLE_STATE_IM				0x00000200
#define VIV_STATE_HI_IDLE_STATE_FP				0x00000400
#define VIV_STATE_HI_IDLE_STATE_TS				0x00000800
#define VIV_STATE_HI_IDLE_STATE_AXI_LOW_POWER			0x80000000

#define VIV_STATE_HI_AXI_CONFIG					0x00000008

#define VIV_STATE_HI_AXI_STATUS					0x0000000c

#define VIV_STATE_HI_INTR_ACKNOWLEDGE				0x00000010

#define VIV_STATE_HI_INTR_ENABLE				0x00000014

#define VIV_STATE_HI_CHIP_IDENTITY				0x00000018

#define VIV_STATE_HI_CHIP_FEATURE				0x0000001c

#define VIV_STATE_HI_CHIP_MODEL					0x00000020

#define VIV_STATE_HI_CHIP_REV					0x00000024

#define VIV_STATE_HI_CHIP_DATE					0x00000028

#define VIV_STATE_HI_CHIP_TIME					0x0000002c

#define VIV_STATE_HI_CHIP_MINOR_FEATURE_0			0x00000034

#define VIV_STATE_HI_CACHE_CONTROL				0x00000038

#define VIV_STATE_HI_MEMORY_COUNTER_RESET			0x0000003c

#define VIV_STATE_HI_PROFILE_READ_BYTES8			0x00000040

#define VIV_STATE_HI_PROFILE_WRITE_BYTES8			0x00000044

#define VIV_STATE_HI_CHIP_SPECS					0x00000048

#define VIV_STATE_HI_PROFILE_WRITE_BURSTS			0x0000004c

#define VIV_STATE_HI_PROFILE_WRITE_REQUESTS			0x00000050

#define VIV_STATE_HI_PROFILE_READ_BURSTS			0x00000058

#define VIV_STATE_HI_PROFILE_READ_REQUESTS			0x0000005c

#define VIV_STATE_HI_PROFILE_READ_LASTS				0x00000060

#define VIV_STATE_HI_GP_OUT0					0x00000064

#define VIV_STATE_HI_GP_OUT1					0x00000068

#define VIV_STATE_HI_GP_OUT2					0x0000006c

#define VIV_STATE_HI_AXI_CONTROL				0x00000070

#define VIV_STATE_HI_CHIP_MINOR_FEATURE_1			0x00000074

#define VIV_STATE_HI_PROFILE_TOTAL_CYCLES			0x00000078

#define VIV_STATE_HI_PROFILE_IDLE_CYCLES			0x0000007c

#define VIV_STATE_HI_CHIP_SPECS_2				0x00000080

#define VIV_STATE_HI_CHIP_MINOR_FEATURE_2			0x00000084

#define VIV_STATE_HI_CHIP_MINOR_FEATURE_3			0x00000088

#define VIV_STATE_PM						0x00000000

#define VIV_STATE_PM_POWER_CONTROLS				0x00000100

#define VIV_STATE_PM_MODULE_CONTROLS				0x00000104

#define VIV_STATE_PM_MODULE_STATUS				0x00000108

#define VIV_STATE_PM_PULSE_EATER				0x0000010c

#define VIV_STATE_MMUv2						0x00000000

#define VIV_STATE_MMUv2_SAFE_ADDRESS				0x00000180

#define VIV_STATE_MMUv2_CONFIG					0x00000184

#define VIV_STATE_MMUv2_STATUS					0x00000188

#define VIV_STATE_MMUv2_CONTROL					0x0000018c

#define VIV_STATE_MMUv2_EXCEPTION_ADDR				0x00000190

#define VIV_STATE_MC						0x00000000

#define VIV_STATE_MC_MMU_FE_PAGE_TABLE				0x00000400

#define VIV_STATE_MC_MMU_TX_PAGE_TABLE				0x00000404

#define VIV_STATE_MC_MMU_PE_PAGE_TABLE				0x00000408

#define VIV_STATE_MC_MMU_PEZ_PAGE_TABLE				0x0000040c

#define VIV_STATE_MC_MMU_RA_PAGE_TABLE				0x00000410

#define VIV_STATE_MC_DEBUG_MEMORY				0x00000414

#define VIV_STATE_MC_MEMORY_BASE_ADDR_RA			0x00000418

#define VIV_STATE_MC_MEMORY_BASE_ADDR_FE			0x0000041c

#define VIV_STATE_MC_MEMORY_BASE_ADDR_TX			0x00000420

#define VIV_STATE_MC_MEMORY_BASE_ADDR_PEZ			0x00000424

#define VIV_STATE_MC_MEMORY_BASE_ADDR_PE			0x00000428

#define VIV_STATE_MC_MEMORY_TIMING_CONTROL			0x0000042c

#define VIV_STATE_MC_MEMORY_FLUSH				0x00000430

#define VIV_STATE_MC_PROFILE_CYCLE_COUNTER			0x00000438

#define VIV_STATE_MC_DEBUG_READ0				0x0000043c

#define VIV_STATE_MC_DEBUG_READ1				0x00000440

#define VIV_STATE_MC_DEBUG_WRITE				0x00000444

#define VIV_STATE_MC_PROFILE_RA_READ				0x00000448

#define VIV_STATE_MC_PROFILE_TX_READ				0x0000044c

#define VIV_STATE_MC_PROFILE_PE_READ				0x00000454

#define VIV_STATE_MC_PROFILE_SH_READ				0x0000045c

#define VIV_STATE_MC_PROFILE_PA_READ				0x00000460

#define VIV_STATE_MC_PROFILE_SE_READ				0x00000464

#define VIV_STATE_MC_PROFILE_MC_READ				0x00000468

#define VIV_STATE_MC_PROFILE_HI_READ				0x0000046c

#define VIV_STATE_MC_PROFILE_CONFIG0				0x00000470

#define VIV_STATE_MC_PROFILE_CONFIG1				0x00000474

#define VIV_STATE_MC_PROFILE_CONFIG2				0x00000478

#define VIV_STATE_MC_PROFILE_CONFIG3				0x0000047c

#define VIV_STATE_MC_BUS_CONFIG					0x00000480

#define VIV_STATE_MC_START_COMPOSITION				0x00000554

#define VIV_STATE_MC_128B_MERGE					0x00000558

#define VIV_STATE_FE						0x00000000

#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG(i0)		       (0x00000600 + 0x4*(i0))
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG__ESIZE		0x00000004
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG__LEN			0x00000010
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE__MASK		0x0000000f
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE__SHIFT		0
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE_BYTE		0x00000000
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE_UNSIGNED_BYTE	0x00000001
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE_SHORT		0x00000002
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE_UNSIGNED_SHORT	0x00000003
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE_INT		0x00000004
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE_UNSIGNED_INT	0x00000005
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE_FLOAT		0x00000008
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE_HALF_FLOAT	0x00000009
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE_FIXED		0x0000000b
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE_INT_10_10_10_2	0x0000000c
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_TYPE_UNSIGNED_INT_10_10_10_2	0x0000000d
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__MASK		0x00000030
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__SHIFT	4
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_NONCONSECUTIVE	0x00000080
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_STREAM__MASK		0x00000700
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_STREAM__SHIFT	8
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_NUM__MASK		0x00003000
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_NUM__SHIFT		12
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_NUM_4		0x00000000
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_NUM_1		0x00001000
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_NUM_2		0x00002000
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_NUM_3		0x00003000
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE__MASK	0x0000c000
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE__SHIFT	14
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE_OFF	0x00000000
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE_ON		0x00008000
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_START__MASK		0x00ff0000
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_START__SHIFT		16
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_END__MASK		0xff000000
#define VIV_STATE_FE_VERTEX_ELEMENT_CONFIG_END__SHIFT		24

#define VIV_STATE_FE_CMD_STREAM_BASE_ADDR			0x00000640

#define VIV_STATE_FE_INDEX_STREAM_BASE_ADDR			0x00000644

#define VIV_STATE_FE_INDEX_STREAM_CONTROL			0x00000648

#define VIV_STATE_FE_VERTEX_STREAM_BASE_ADDR			0x0000064c

#define VIV_STATE_FE_VERTEX_STREAM_CONTROL			0x00000650
#define VIV_STATE_FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__MASK	0x000000ff
#define VIV_STATE_FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__SHIFT	0

#define VIV_STATE_FE_COMMAND_ADDRESS				0x00000654

#define VIV_STATE_FE_COMMAND_CONTROL				0x00000658
#define VIV_STATE_FE_COMMAND_CONTROL_PREFETCH__MASK		0x0000ffff
#define VIV_STATE_FE_COMMAND_CONTROL_PREFETCH__SHIFT		0
#define VIV_STATE_FE_COMMAND_CONTROL_ENABLE			0x00010000

#define VIV_STATE_FE_DMA_STATUS					0x0000065c

#define VIV_STATE_FE_DMA_DEBUG_STATE				0x00000660
#define VIV_STATE_FE_DMA_DEBUG_STATE_CMD_STATE__MASK		0x0000001f
#define VIV_STATE_FE_DMA_DEBUG_STATE_CMD_STATE__SHIFT		0
#define VIV_STATE_FE_DMA_DEBUG_STATE_CMD_DMA_STATE__MASK	0x00000300
#define VIV_STATE_FE_DMA_DEBUG_STATE_CMD_DMA_STATE__SHIFT	8
#define VIV_STATE_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE__MASK	0x00000c00
#define VIV_STATE_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE__SHIFT	10
#define VIV_STATE_FE_DMA_DEBUG_STATE_REQ_DMA_STATE__MASK	0x00003000
#define VIV_STATE_FE_DMA_DEBUG_STATE_REQ_DMA_STATE__SHIFT	12
#define VIV_STATE_FE_DMA_DEBUG_STATE_CAL_STATE__MASK		0x0000c000
#define VIV_STATE_FE_DMA_DEBUG_STATE_CAL_STATE__SHIFT		14
#define VIV_STATE_FE_DMA_DEBUG_STATE_VE_REQ_STATE__MASK		0x00030000
#define VIV_STATE_FE_DMA_DEBUG_STATE_VE_REQ_STATE__SHIFT	16

#define VIV_STATE_FE_DMA_ADDRESS				0x00000664

#define VIV_STATE_FE_DMA_LOW					0x00000668

#define VIV_STATE_FE_DMA_HIGH					0x0000066c

#define VIV_STATE_FE_AUTO_FLUSH					0x00000670

#define VIV_STATE_FE_UNK00678					0x00000678

#define VIV_STATE_FE_UNK0067C					0x0000067c

#define VIV_STATE_FE_VERTEX_STREAMS(i0)			       (0x00000000 + 0x4*(i0))
#define VIV_STATE_FE_VERTEX_STREAMS__ESIZE			0x00000004
#define VIV_STATE_FE_VERTEX_STREAMS__LEN			0x00000008

#define VIV_STATE_FE_VERTEX_STREAMS_BASE_ADDR(i0)	       (0x00000680 + 0x4*(i0))

#define VIV_STATE_FE_VERTEX_STREAMS_CONTROL(i0)		       (0x000006a0 + 0x4*(i0))

#define VIV_STATE_FE_UNK00700(i0)			       (0x00000700 + 0x4*(i0))
#define VIV_STATE_FE_UNK00700__ESIZE				0x00000004
#define VIV_STATE_FE_UNK00700__LEN				0x00000010

#define VIV_STATE_FE_UNK00740(i0)			       (0x00000740 + 0x4*(i0))
#define VIV_STATE_FE_UNK00740__ESIZE				0x00000004
#define VIV_STATE_FE_UNK00740__LEN				0x00000010

#define VIV_STATE_FE_UNK00780(i0)			       (0x00000780 + 0x4*(i0))
#define VIV_STATE_FE_UNK00780__ESIZE				0x00000004
#define VIV_STATE_FE_UNK00780__LEN				0x00000010

#define VIV_STATE_GL						0x00000000

#define VIV_STATE_GL_PIPE_SELECT				0x00003800
#define VIV_STATE_GL_PIPE_SELECT_PIPE__MASK			0x00000001
#define VIV_STATE_GL_PIPE_SELECT_PIPE__SHIFT			0

#define VIV_STATE_GL_EVENT					0x00003804
#define VIV_STATE_GL_EVENT_EVENT_ID__MASK			0x0000001f
#define VIV_STATE_GL_EVENT_EVENT_ID__SHIFT			0
#define VIV_STATE_GL_EVENT_FROM_FE				0x00000020
#define VIV_STATE_GL_EVENT_FROM_PE				0x00000040

#define VIV_STATE_GL_SEMAPHORE_TOKEN				0x00003808
#define VIV_STATE_GL_SEMAPHORE_TOKEN_FROM__MASK			0x0000001f
#define VIV_STATE_GL_SEMAPHORE_TOKEN_FROM__SHIFT		0
#define VIV_STATE_GL_SEMAPHORE_TOKEN_TO__MASK			0x00001f00
#define VIV_STATE_GL_SEMAPHORE_TOKEN_TO__SHIFT			8

#define VIV_STATE_GL_FLUSH_CACHE				0x0000380c
#define VIV_STATE_GL_FLUSH_CACHE_DEPTH				0x00000001
#define VIV_STATE_GL_FLUSH_CACHE_COLOR				0x00000002
#define VIV_STATE_GL_FLUSH_CACHE_TEXTURE			0x00000004
#define VIV_STATE_GL_FLUSH_CACHE_2D				0x00000008
#define VIV_STATE_GL_FLUSH_CACHE_UNK4				0x00000010
#define VIV_STATE_GL_FLUSH_CACHE_SHADER_L1			0x00000020
#define VIV_STATE_GL_FLUSH_CACHE_SHADER_L2			0x00000040

#define VIV_STATE_GL_FLUSH_MMU					0x00003810
#define VIV_STATE_GL_FLUSH_MMU_FLUSH_FEMMU			0x00000001
#define VIV_STATE_GL_FLUSH_MMU_FLUSH_PEMMU			0x00000002

#define VIV_STATE_GL_VERTEX_ELEMENT_CONFIG			0x00003814

#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG			0x00003818
#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG_UNK0__MASK		0x00000003
#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG_UNK0__SHIFT		0
#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG_UNK0_MASK		0x00000008
#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG_UNK4__MASK		0x000000f0
#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG_UNK4__SHIFT		4
#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG_UNK4_MASK		0x00000100
#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG_UNK12__MASK		0x00007000
#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG_UNK12__SHIFT		12
#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG_UNK12_MASK		0x00008000
#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG_UNK16__MASK		0x00030000
#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG_UNK16__SHIFT		16
#define VIV_STATE_GL_MULTI_SAMPLE_CONFIG_UNK16_MASK		0x00080000

#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS			0x0000381c
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR0__MASK	0x00000007
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR0__SHIFT	0
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR1__MASK	0x00000070
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR1__SHIFT	4
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR2__MASK	0x00000700
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR2__SHIFT	8
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR3__MASK	0x00007000
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR3__SHIFT	12
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR4__MASK	0x00070000
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR4__SHIFT	16
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR5__MASK	0x00700000
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR5__SHIFT	20
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR6__MASK	0x07000000
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR6__SHIFT	24
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR7__MASK	0x70000000
#define VIV_STATE_GL_VS_VARYING_NUM_COMPONENTS_VAR7__SHIFT	28

#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS			0x00003820
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR0__MASK	0x00000007
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR0__SHIFT	0
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR1__MASK	0x00000070
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR1__SHIFT	4
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR2__MASK	0x00000700
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR2__SHIFT	8
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR3__MASK	0x00007000
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR3__SHIFT	12
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR4__MASK	0x00070000
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR4__SHIFT	16
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR5__MASK	0x00700000
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR5__SHIFT	20
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR6__MASK	0x07000000
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR6__SHIFT	24
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR7__MASK	0x70000000
#define VIV_STATE_GL_PS_VARYING_NUM_COMPONENTS_VAR7__SHIFT	28

#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE(i0)	       (0x00003828 + 0x4*(i0))
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE__ESIZE		0x00000004
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE__LEN		0x00000002
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP0__MASK	0x00000003
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP0__SHIFT	0
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP1__MASK	0x0000000c
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP1__SHIFT	2
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP2__MASK	0x00000030
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP2__SHIFT	4
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP3__MASK	0x000000c0
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP3__SHIFT	6
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP4__MASK	0x00000300
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP4__SHIFT	8
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP5__MASK	0x00000c00
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP5__SHIFT	10
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP6__MASK	0x00003000
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP6__SHIFT	12
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP7__MASK	0x0000c000
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP7__SHIFT	14
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP8__MASK	0x00030000
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP8__SHIFT	16
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP9__MASK	0x000c0000
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP9__SHIFT	18
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP10__MASK	0x00300000
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP10__SHIFT	20
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP11__MASK	0x00c00000
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP11__SHIFT	22
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP12__MASK	0x03000000
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP12__SHIFT	24
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP13__MASK	0x0c000000
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP13__SHIFT	26
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP14__MASK	0x30000000
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP14__SHIFT	28
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP15__MASK	0xc0000000
#define VIV_STATE_GL_PS_VARYING_COMPONENT_USE_COMP15__SHIFT	30

#define VIV_STATE_GL_UNK03834					0x00003834

#define VIV_STATE_GL_UNK03838					0x00003838

#define VIV_STATE_GL_API_MODE					0x0000384c
#define VIV_STATE_GL_API_MODE_OPENGL				0x00000000
#define VIV_STATE_GL_API_MODE_OPENVG				0x00000001
#define VIV_STATE_GL_API_MODE_OPENCL				0x00000002

#define VIV_STATE_GL_CONTEXT_POINTER				0x00003850

#define VIV_STATE_GL_UNK03A00					0x00003a00

#define VIV_STATE_GL_STALL_TOKEN				0x00003c00
#define VIV_STATE_GL_STALL_TOKEN_FROM__MASK			0x0000001f
#define VIV_STATE_GL_STALL_TOKEN_FROM__SHIFT			0
#define VIV_STATE_GL_STALL_TOKEN_TO__MASK			0x00001f00
#define VIV_STATE_GL_STALL_TOKEN_TO__SHIFT			8
#define VIV_STATE_GL_STALL_TOKEN_FLIP0				0x40000000
#define VIV_STATE_GL_STALL_TOKEN_FLIP1				0x80000000

#define VIV_STATE_DE						0x00000000

#define VIV_STATE_DE_SOURCE_ADDR				0x00001200

#define VIV_STATE_DE_SOURCE_STRIDE				0x00001204

#define VIV_STATE_DE_SOURCE_ROTATION_CONFIG			0x00001208

#define VIV_STATE_DE_SOURCE_TILING_CONFIG			0x0000120c

#define VIV_STATE_DE_SOURCE_RECT_BASE				0x00001210

#define VIV_STATE_DE_SOURCE_RECT_SIZE				0x00001214

#define VIV_STATE_DE_SOURCE_BG_COLOR				0x00001218

#define VIV_STATE_DE_SOURCE_FG_COLOR				0x0000121c

#define VIV_STATE_DE_HOR_STRETCH_FACTOR				0x00001220

#define VIV_STATE_DE_VERT_STRETCH_FACTOR			0x00001224

#define VIV_STATE_DE_DEST_ADDR					0x00001228

#define VIV_STATE_DE_DEST_STRIDE				0x0000122c

#define VIV_STATE_DE_DEST_ROTATION_CONFIG			0x00001230

#define VIV_STATE_DE_DEST_FLAGS					0x00001234

#define VIV_STATE_DE_PATTERN_ADDR				0x00001238

#define VIV_STATE_DE_PATTERN_CONFIG				0x0000123c

#define VIV_STATE_DE_PATTERN_DATA_LOW				0x00001240

#define VIV_STATE_DE_PATTERN_DATA_HIGH				0x00001244

#define VIV_STATE_DE_PATTERN_MASK_LOW				0x00001248

#define VIV_STATE_DE_PATTERN_MASK_HIGH				0x0000124c

#define VIV_STATE_DE_PATTERN_BG_COLOR				0x00001250

#define VIV_STATE_DE_PATTERN_FG_COLOR				0x00001254

#define VIV_STATE_DE_UNK01258					0x00001258

#define VIV_STATE_DE_ROP					0x0000125c

#define VIV_STATE_DE_CLIPPING_LEFT_TOP				0x00001260

#define VIV_STATE_DE_CLIPPING_RIGHT_BOTTOM			0x00001264

#define VIV_STATE_DE_CLEAR_BYTE_MASK				0x00001268

#define VIV_STATE_DE_ROTATION_MIRROR				0x0000126c

#define VIV_STATE_DE_CLEAR_VALUE_LOW				0x00001270

#define VIV_STATE_DE_CLEAR_VALUE_HIGH				0x00001274

#define VIV_STATE_DE_SOURCE_ORIGIN_FRAC				0x00001278

#define VIV_STATE_DE_ALPHA_CONTROL				0x0000127c

#define VIV_STATE_DE_UNK01280					0x00001280

#define VIV_STATE_DE_SOURCE_ADDR_PLANE2				0x00001284

#define VIV_STATE_DE_SOURCE_STRIDE_PLANE2			0x00001288

#define VIV_STATE_DE_SOURCE_ADDR_PLANE3				0x0000128c

#define VIV_STATE_DE_SOURCE_STRIDE_PLANE3			0x00001290

#define VIV_STATE_DE_BLIT_TYPE					0x00001294

#define VIV_STATE_DE_SOURCE_RECT_LEFT_TOP			0x00001298

#define VIV_STATE_DE_SOURCE_REFT_RIGHT_BOTTOM			0x0000129c

#define VIV_STATE_DE_SOURCE_ORIGIN_X				0x000012a0

#define VIV_STATE_DE_SOURCE_ORIGIN_Y				0x000012a4

#define VIV_STATE_DE_TARGET_RECT_LEFT_TOP			0x000012a8

#define VIV_STATE_DE_TARGET_RECT_RIGHT_BOTTOM			0x000012ac

#define VIV_STATE_DE_UNK012B0					0x000012b0

#define VIV_STATE_DE_ROTATION_TARGET_HEIGHT			0x000012b4

#define VIV_STATE_DE_ROTATION_SOURCE_HEIGHT			0x000012b8

#define VIV_STATE_DE_MIRROR_EXTENSION				0x000012bc

#define VIV_STATE_DE_CLEAR_VALUE_LOW_PE20			0x000012c0

#define VIV_STATE_DE_TARGET_COLOR_KEY_LO			0x000012c4

#define VIV_STATE_DE_SOURCE_GLOBAL_COLOR			0x000012c8

#define VIV_STATE_DE_TARGET_GLOBAL_COLOR			0x000012cc

#define VIV_STATE_DE_MULT_MODE					0x000012d0

#define VIV_STATE_DE_ALPHA_MODE					0x000012d4

#define VIV_STATE_DE_SOURCE_UV_SWIZ_MODE			0x000012d8

#define VIV_STATE_DE_SOURCE_COLOR_KEY_HI			0x000012dc

#define VIV_STATE_DE_TARGET_COLOR_KEY_HI			0x000012e0

#define VIV_STATE_DE_BLIT_TYPE_2				0x000012e4

#define VIV_STATE_DE_DITHER(i0)				       (0x000012e8 + 0x4*(i0))
#define VIV_STATE_DE_DITHER__ESIZE				0x00000004
#define VIV_STATE_DE_DITHER__LEN				0x00000002

#define VIV_STATE_DE_SOURCE_SURF_TILING1			0x00001300

#define VIV_STATE_DE_SOURCE_SURF_TILING2			0x00001304

#define VIV_STATE_DE_MULTI_SOURCE_BLIT				0x00001308

#define VIV_STATE_DE_SET_DESTINATION				0x0000130c

#define VIV_STATE_DE_CROSS_KERNEL(i0)			       (0x00001800 + 0x4*(i0))
#define VIV_STATE_DE_CROSS_KERNEL__ESIZE			0x00000004
#define VIV_STATE_DE_CROSS_KERNEL__LEN				0x00000100

#define VIV_STATE_DE_PALETTE(i0)			       (0x00001c00 + 0x4*(i0))
#define VIV_STATE_DE_PALETTE__ESIZE				0x00000004
#define VIV_STATE_DE_PALETTE__LEN				0x00000100

#define VIV_STATE_DE_HOR_KERNEL(i0)			       (0x00002800 + 0x4*(i0))
#define VIV_STATE_DE_HOR_KERNEL__ESIZE				0x00000004
#define VIV_STATE_DE_HOR_KERNEL__LEN				0x00000080

#define VIV_STATE_DE_VERT_KERNEL(i0)			       (0x00002a00 + 0x4*(i0))
#define VIV_STATE_DE_VERT_KERNEL__ESIZE				0x00000004
#define VIV_STATE_DE_VERT_KERNEL__LEN				0x00000080

#define VIV_STATE_DE_PALETTE_PE20(i0)			       (0x00003400 + 0x4*(i0))
#define VIV_STATE_DE_PALETTE_PE20__ESIZE			0x00000004
#define VIV_STATE_DE_PALETTE_PE20__LEN				0x00000100

#define VIV_STATE_VS						0x00000000

#define VIV_STATE_VS_END_PC					0x00000800

#define VIV_STATE_VS_OUTPUT_COUNT				0x00000804

#define VIV_STATE_VS_INPUT_COUNT				0x00000808
#define VIV_STATE_VS_INPUT_COUNT_COUNT__MASK			0x0000000f
#define VIV_STATE_VS_INPUT_COUNT_COUNT__SHIFT			0
#define VIV_STATE_VS_INPUT_COUNT_COUNT2__MASK			0x00001f00
#define VIV_STATE_VS_INPUT_COUNT_COUNT2__SHIFT			8

#define VIV_STATE_VS_TEMP_REGISTER_CONTROL			0x0000080c
#define VIV_STATE_VS_TEMP_REGISTER_CONTROL_NUM_TEMPS__MASK	0x0000003f
#define VIV_STATE_VS_TEMP_REGISTER_CONTROL_NUM_TEMPS__SHIFT	0

#define VIV_STATE_VS_OUTPUT(i0)				       (0x00000810 + 0x4*(i0))
#define VIV_STATE_VS_OUTPUT__ESIZE				0x00000004
#define VIV_STATE_VS_OUTPUT__LEN				0x00000004

#define VIV_STATE_VS_INPUT(i0)				       (0x00000820 + 0x4*(i0))
#define VIV_STATE_VS_INPUT__ESIZE				0x00000004
#define VIV_STATE_VS_INPUT__LEN					0x00000004

#define VIV_STATE_VS_LOAD_BALANCING				0x00000830

#define VIV_STATE_VS_PERF_COUNTER				0x00000834

#define VIV_STATE_VS_START_PC					0x00000838

#define VIV_STATE_VS_UNK00850					0x00000850

#define VIV_STATE_VS_UNK00854					0x00000854

#define VIV_STATE_VS_UNK00858					0x00000858

#define VIV_STATE_VS_INST_MEM(i0)			       (0x00004000 + 0x4*(i0))
#define VIV_STATE_VS_INST_MEM__ESIZE				0x00000004
#define VIV_STATE_VS_INST_MEM__LEN				0x00000400

#define VIV_STATE_VS_UNIFORMS(i0)			       (0x00005000 + 0x4*(i0))
#define VIV_STATE_VS_UNIFORMS__ESIZE				0x00000004
#define VIV_STATE_VS_UNIFORMS__LEN				0x00000400

#define VIV_STATE_THREAD_WALKER					0x00000000

#define VIV_STATE_THREAD_WALKER_UNK00900			0x00000900

#define VIV_STATE_THREAD_WALKER_UNK00904			0x00000904

#define VIV_STATE_THREAD_WALKER_UNK00908			0x00000908

#define VIV_STATE_THREAD_WALKER_UNK0090C			0x0000090c

#define VIV_STATE_THREAD_WALKER_UNK00910			0x00000910

#define VIV_STATE_THREAD_WALKER_UNK00914			0x00000914

#define VIV_STATE_THREAD_WALKER_UNK00918			0x00000918

#define VIV_STATE_THREAD_WALKER_UNK0091C			0x0000091c

#define VIV_STATE_THREAD_WALKER_KICKER				0x00000920

#define VIV_STATE_THREAD_WALKER_UNK00924			0x00000924

#define VIV_STATE_PA						0x00000000

#define VIV_STATE_PA_VIEWPORT_SCALE_X				0x00000a00

#define VIV_STATE_PA_VIEWPORT_SCALE_Y				0x00000a04

#define VIV_STATE_PA_VIEWPORT_SCALE_Z				0x00000a08

#define VIV_STATE_PA_VIEWPORT_OFFSET_X				0x00000a0c

#define VIV_STATE_PA_VIEWPORT_OFFSET_Y				0x00000a10

#define VIV_STATE_PA_VIEWPORT_OFFSET_Z				0x00000a14

#define VIV_STATE_PA_LINE_WIDTH					0x00000a18

#define VIV_STATE_PA_POINT_SIZE					0x00000a1c

#define VIV_STATE_PA_SYSTEM_MODE				0x00000a28

#define VIV_STATE_PA_W_CLIP_LIMIT				0x00000a2c

#define VIV_STATE_PA_ATTRIBUTE_ELEMENT_COUNT			0x00000a30

#define VIV_STATE_PA_CONFIG					0x00000a34
#define VIV_STATE_PA_CONFIG_UNK0				0x00000001
#define VIV_STATE_PA_CONFIG_UNK1				0x00000002
#define VIV_STATE_PA_CONFIG_POINT_SIZE_ENABLE			0x00000004
#define VIV_STATE_PA_CONFIG_POINT_SIZE_ENABLE_MASK		0x00000008
#define VIV_STATE_PA_CONFIG_POINT_SPRITE_ENABLE			0x00000010
#define VIV_STATE_PA_CONFIG_POINT_SPRITE_ENABLE_MASK		0x00000020
#define VIV_STATE_PA_CONFIG_UNK6				0x00000040
#define VIV_STATE_PA_CONFIG_UNK7				0x00000080
#define VIV_STATE_PA_CONFIG_CULL_FACE_MODE__MASK		0x00000300
#define VIV_STATE_PA_CONFIG_CULL_FACE_MODE__SHIFT		8
#define VIV_STATE_PA_CONFIG_CULL_FACE_MODE_OFF			0x00000000
#define VIV_STATE_PA_CONFIG_CULL_FACE_MODE_CW			0x00000100
#define VIV_STATE_PA_CONFIG_CULL_FACE_MODE_CCW			0x00000200
#define VIV_STATE_PA_CONFIG_CULL_FACE_MODE_MASK			0x00000400
#define VIV_STATE_PA_CONFIG_UNK11				0x00000800
#define VIV_STATE_PA_CONFIG_FILL_MODE__MASK			0x00003000
#define VIV_STATE_PA_CONFIG_FILL_MODE__SHIFT			12
#define VIV_STATE_PA_CONFIG_FILL_MODE_POINT			0x00000000
#define VIV_STATE_PA_CONFIG_FILL_MODE_WIREFRAME			0x00001000
#define VIV_STATE_PA_CONFIG_FILL_MODE_SOLID			0x00002000
#define VIV_STATE_PA_CONFIG_FILL_MODE_MASK			0x00004000
#define VIV_STATE_PA_CONFIG_UNK15				0x00008000
#define VIV_STATE_PA_CONFIG_SHADE_MODEL__MASK			0x00030000
#define VIV_STATE_PA_CONFIG_SHADE_MODEL__SHIFT			16
#define VIV_STATE_PA_CONFIG_SHADE_MODEL_FLAT			0x00000000
#define VIV_STATE_PA_CONFIG_SHADE_MODEL_SMOOTH			0x00010000
#define VIV_STATE_PA_CONFIG_SHADE_MODEL_MASK			0x00040000
#define VIV_STATE_PA_CONFIG_UNK22				0x00400000
#define VIV_STATE_PA_CONFIG_UNK22_MASK				0x00800000

#define VIV_STATE_PA_LINE_UNK00A38				0x00000a38

#define VIV_STATE_PA_LINE_UNK00A3C				0x00000a3c

#define VIV_STATE_PA_SHADER_ATTRIBUTES(i0)		       (0x00000a40 + 0x4*(i0))
#define VIV_STATE_PA_SHADER_ATTRIBUTES__ESIZE			0x00000004
#define VIV_STATE_PA_SHADER_ATTRIBUTES__LEN			0x0000000a

#define VIV_STATE_PA_VIEWPORT_UNK00A80				0x00000a80

#define VIV_STATE_PA_VIEWPORT_UNK00A84				0x00000a84

#define VIV_STATE_SE						0x00000000

#define VIV_STATE_SE_SCISSOR_LEFT				0x00000c00

#define VIV_STATE_SE_SCISSOR_TOP				0x00000c04

#define VIV_STATE_SE_SCISSOR_RIGHT				0x00000c08

#define VIV_STATE_SE_SCISSOR_BOTTOM				0x00000c0c

#define VIV_STATE_SE_DEPTH_SCALE				0x00000c10

#define VIV_STATE_SE_DEPTH_BIAS					0x00000c14

#define VIV_STATE_SE_LAST_PIXEL_ENABLE				0x00000c18

#define VIV_STATE_SE_UNK00C1C					0x00000c1c

#define VIV_STATE_SE_CLIP_RIGHT					0x00000c20

#define VIV_STATE_SE_CLIP_BOTTOM				0x00000c24

#define VIV_STATE_RA						0x00000000

#define VIV_STATE_RA_CONTROL					0x00000e00

#define VIV_STATE_RA_MULTISAMPLE_UNK00E04			0x00000e04

#define VIV_STATE_RA_DEPTH_UNK00E08				0x00000e08

#define VIV_STATE_RA_MULTISAMPLE_UNK00E10(i0)		       (0x00000e10 + 0x4*(i0))
#define VIV_STATE_RA_MULTISAMPLE_UNK00E10__ESIZE		0x00000004
#define VIV_STATE_RA_MULTISAMPLE_UNK00E10__LEN			0x00000004

#define VIV_STATE_RA_CENTROID_TABLE(i0)			       (0x00000e40 + 0x4*(i0))
#define VIV_STATE_RA_CENTROID_TABLE__ESIZE			0x00000004
#define VIV_STATE_RA_CENTROID_TABLE__LEN			0x00000010

#define VIV_STATE_PS						0x00000000

#define VIV_STATE_PS_END_PC					0x00001000

#define VIV_STATE_PS_OUTPUT_REG					0x00001004

#define VIV_STATE_PS_INPUT_COUNT				0x00001008
#define VIV_STATE_PS_INPUT_COUNT_COUNT__MASK			0x0000000f
#define VIV_STATE_PS_INPUT_COUNT_COUNT__SHIFT			0
#define VIV_STATE_PS_INPUT_COUNT_COUNT2__MASK			0x00001f00
#define VIV_STATE_PS_INPUT_COUNT_COUNT2__SHIFT			8

#define VIV_STATE_PS_TEMP_REGISTER_CONTROL			0x0000100c
#define VIV_STATE_PS_TEMP_REGISTER_CONTROL_NUM_TEMPS__MASK	0x0000003f
#define VIV_STATE_PS_TEMP_REGISTER_CONTROL_NUM_TEMPS__SHIFT	0

#define VIV_STATE_PS_CONTROL					0x00001010
#define VIV_STATE_PS_CONTROL_UNK0				0x00000001
#define VIV_STATE_PS_CONTROL_UNK1				0x00000002

#define VIV_STATE_PS_PERF_COUNTER				0x00001014

#define VIV_STATE_PS_START_PC					0x00001018

#define VIV_STATE_PS_INST_MEM(i0)			       (0x00006000 + 0x4*(i0))
#define VIV_STATE_PS_INST_MEM__ESIZE				0x00000004
#define VIV_STATE_PS_INST_MEM__LEN				0x00000400

#define VIV_STATE_PS_UNIFORMS(i0)			       (0x00007000 + 0x4*(i0))
#define VIV_STATE_PS_UNIFORMS__ESIZE				0x00000004
#define VIV_STATE_PS_UNIFORMS__LEN				0x00000400

#define VIV_STATE_PE						0x00000000

#define VIV_STATE_PE_DEPTH_CONFIG				0x00001400
#define VIV_STATE_PE_DEPTH_CONFIG_UNK0__MASK			0x00000007
#define VIV_STATE_PE_DEPTH_CONFIG_UNK0__SHIFT			0
#define VIV_STATE_PE_DEPTH_CONFIG_UNK0_MASK			0x00000008
#define VIV_STATE_PE_DEPTH_CONFIG_UNK4				0x00000010
#define VIV_STATE_PE_DEPTH_CONFIG_UNK4_MASK			0x00000020
#define VIV_STATE_PE_DEPTH_CONFIG_DEPTH_FUNC__MASK		0x00000700
#define VIV_STATE_PE_DEPTH_CONFIG_DEPTH_FUNC__SHIFT		8
#define VIV_STATE_PE_DEPTH_CONFIG_DEPTH_FUNC_MASK		0x00000800
#define VIV_STATE_PE_DEPTH_CONFIG_WRITE_ENABLE			0x00001000
#define VIV_STATE_PE_DEPTH_CONFIG_WRITE_ENABLE_MASK		0x00002000
#define VIV_STATE_PE_DEPTH_CONFIG_UNK16				0x00010000
#define VIV_STATE_PE_DEPTH_CONFIG_UNK16_MASK			0x00020000
#define VIV_STATE_PE_DEPTH_CONFIG_UNK20				0x00100000
#define VIV_STATE_PE_DEPTH_CONFIG_UNK20_MASK			0x00200000
#define VIV_STATE_PE_DEPTH_CONFIG_UNK26				0x04000000
#define VIV_STATE_PE_DEPTH_CONFIG_UNK26_MASK			0x08000000

#define VIV_STATE_PE_DEPTH_NEAR					0x00001404

#define VIV_STATE_PE_DEPTH_FAR					0x00001408

#define VIV_STATE_PE_DEPTH_NORMALIZE				0x0000140c

#define VIV_STATE_PE_DEPTH_ADDR					0x00001410

#define VIV_STATE_PE_DEPTH_STRIDE				0x00001414

#define VIV_STATE_PE_STENCIL_OP					0x00001418
#define VIV_STATE_PE_STENCIL_OP_FUNC_FRONT__MASK		0x00000007
#define VIV_STATE_PE_STENCIL_OP_FUNC_FRONT__SHIFT		0
#define VIV_STATE_PE_STENCIL_OP_FUNC_FRONT_MASK			0x00000008
#define VIV_STATE_PE_STENCIL_OP_PASS_FRONT__MASK		0x00000070
#define VIV_STATE_PE_STENCIL_OP_PASS_FRONT__SHIFT		4
#define VIV_STATE_PE_STENCIL_OP_PASS_FRONT_MASK			0x00000080
#define VIV_STATE_PE_STENCIL_OP_FAIL_FRONT__MASK		0x00000700
#define VIV_STATE_PE_STENCIL_OP_FAIL_FRONT__SHIFT		8
#define VIV_STATE_PE_STENCIL_OP_FAIL_FRONT_MASK			0x00000800
#define VIV_STATE_PE_STENCIL_OP_DEPTH_FAIL_FRONT__MASK		0x00007000
#define VIV_STATE_PE_STENCIL_OP_DEPTH_FAIL_FRONT__SHIFT		12
#define VIV_STATE_PE_STENCIL_OP_DEPTH_FAIL_FRONT_MASK		0x00008000
#define VIV_STATE_PE_STENCIL_OP_FUNC_BACK__MASK			0x00070000
#define VIV_STATE_PE_STENCIL_OP_FUNC_BACK__SHIFT		16
#define VIV_STATE_PE_STENCIL_OP_FUNC_BACK_MASK			0x00080000
#define VIV_STATE_PE_STENCIL_OP_PASS_BACK__MASK			0x00700000
#define VIV_STATE_PE_STENCIL_OP_PASS_BACK__SHIFT		20
#define VIV_STATE_PE_STENCIL_OP_PASS_BACK_MASK			0x00800000
#define VIV_STATE_PE_STENCIL_OP_FAIL_BACK__MASK			0x07000000
#define VIV_STATE_PE_STENCIL_OP_FAIL_BACK__SHIFT		24
#define VIV_STATE_PE_STENCIL_OP_FAIL_BACK_MASK			0x08000000
#define VIV_STATE_PE_STENCIL_OP_DEPTH_FAIL_BACK__MASK		0x70000000
#define VIV_STATE_PE_STENCIL_OP_DEPTH_FAIL_BACK__SHIFT		28
#define VIV_STATE_PE_STENCIL_OP_DEPTH_FAIL_BACK_MASK		0x80000000

#define VIV_STATE_PE_STENCIL_CONFIG				0x0000141c
#define VIV_STATE_PE_STENCIL_CONFIG_MODE__MASK			0x00000003
#define VIV_STATE_PE_STENCIL_CONFIG_MODE__SHIFT			0
#define VIV_STATE_PE_STENCIL_CONFIG_MODE_DISABLED		0x00000000
#define VIV_STATE_PE_STENCIL_CONFIG_MODE_ONE_SIDED		0x00000001
#define VIV_STATE_PE_STENCIL_CONFIG_MODE_TWO_SIDED		0x00000002
#define VIV_STATE_PE_STENCIL_CONFIG_MODE_MASK			0x00000010
#define VIV_STATE_PE_STENCIL_CONFIG_REF_FRONT_MASK		0x00000020
#define VIV_STATE_PE_STENCIL_CONFIG_MASK_FRONT_MASK		0x00000040
#define VIV_STATE_PE_STENCIL_CONFIG_WRITE_MASK_MASK		0x00000080
#define VIV_STATE_PE_STENCIL_CONFIG_REF_FRONT__MASK		0x0000ff00
#define VIV_STATE_PE_STENCIL_CONFIG_REF_FRONT__SHIFT		8
#define VIV_STATE_PE_STENCIL_CONFIG_MASK_FRONT__MASK		0x00ff0000
#define VIV_STATE_PE_STENCIL_CONFIG_MASK_FRONT__SHIFT		16
#define VIV_STATE_PE_STENCIL_CONFIG_WRITE_MASK__MASK		0xff000000
#define VIV_STATE_PE_STENCIL_CONFIG_WRITE_MASK__SHIFT		24

#define VIV_STATE_PE_ALPHA_OP					0x00001420
#define VIV_STATE_PE_ALPHA_OP_ALPHA_TEST			0x00000001
#define VIV_STATE_PE_ALPHA_OP_ALPHA_TEST_MASK			0x00000002
#define VIV_STATE_PE_ALPHA_OP_ALPHA_FUNC__MASK			0x00000070
#define VIV_STATE_PE_ALPHA_OP_ALPHA_FUNC__SHIFT			4
#define VIV_STATE_PE_ALPHA_OP_ALPHA_FUNC_MASK			0x00000080

#define VIV_STATE_PE_ALPHA_BLEND_COLOR				0x00001424
#define VIV_STATE_PE_ALPHA_BLEND_COLOR_B__MASK			0x000000ff
#define VIV_STATE_PE_ALPHA_BLEND_COLOR_B__SHIFT			0
#define VIV_STATE_PE_ALPHA_BLEND_COLOR_G__MASK			0x0000ff00
#define VIV_STATE_PE_ALPHA_BLEND_COLOR_G__SHIFT			8
#define VIV_STATE_PE_ALPHA_BLEND_COLOR_R__MASK			0x00ff0000
#define VIV_STATE_PE_ALPHA_BLEND_COLOR_R__SHIFT			16
#define VIV_STATE_PE_ALPHA_BLEND_COLOR_A__MASK			0xff000000
#define VIV_STATE_PE_ALPHA_BLEND_COLOR_A__SHIFT			24

#define VIV_STATE_PE_ALPHA_CONFIG				0x00001428
#define VIV_STATE_PE_ALPHA_CONFIG_BLEND_ENABLE_COLOR		0x00000001
#define VIV_STATE_PE_ALPHA_CONFIG_BLEND_ENABLE_COLOR_MASK	0x00000002
#define VIV_STATE_PE_ALPHA_CONFIG_SRC_FUNC_COLOR_MASK		0x00000004
#define VIV_STATE_PE_ALPHA_CONFIG_DST_FUNC_COLOR_MASK		0x00000008
#define VIV_STATE_PE_ALPHA_CONFIG_SRC_FUNC_COLOR__MASK		0x000000f0
#define VIV_STATE_PE_ALPHA_CONFIG_SRC_FUNC_COLOR__SHIFT		4
#define VIV_STATE_PE_ALPHA_CONFIG_DST_FUNC_COLOR__MASK		0x00000f00
#define VIV_STATE_PE_ALPHA_CONFIG_DST_FUNC_COLOR__SHIFT		8
#define VIV_STATE_PE_ALPHA_CONFIG_EQ_COLOR__MASK		0x00007000
#define VIV_STATE_PE_ALPHA_CONFIG_EQ_COLOR__SHIFT		12
#define VIV_STATE_PE_ALPHA_CONFIG_EQ_COLOR_MASK			0x00008000
#define VIV_STATE_PE_ALPHA_CONFIG_BLEND_ENABLE_ALPHA		0x00010000
#define VIV_STATE_PE_ALPHA_CONFIG_BLEND_ENABLE_ALPHA_MASK	0x00020000
#define VIV_STATE_PE_ALPHA_CONFIG_SRC_FUNC_ALPHA_MASK		0x00040000
#define VIV_STATE_PE_ALPHA_CONFIG_DST_FUNC_ALPHA_MASK		0x00080000
#define VIV_STATE_PE_ALPHA_CONFIG_SRC_FUNC_ALPHA__MASK		0x00f00000
#define VIV_STATE_PE_ALPHA_CONFIG_SRC_FUNC_ALPHA__SHIFT		20
#define VIV_STATE_PE_ALPHA_CONFIG_DST_FUNC_ALPHA__MASK		0x0f000000
#define VIV_STATE_PE_ALPHA_CONFIG_DST_FUNC_ALPHA__SHIFT		24
#define VIV_STATE_PE_ALPHA_CONFIG_EQ_ALPHA__MASK		0x70000000
#define VIV_STATE_PE_ALPHA_CONFIG_EQ_ALPHA__SHIFT		28
#define VIV_STATE_PE_ALPHA_CONFIG_EQ_ALPHA_MASK			0x80000000

#define VIV_STATE_PE_COLOR_FORMAT				0x0000142c
#define VIV_STATE_PE_COLOR_FORMAT_FORMAT__MASK			0x0000000f
#define VIV_STATE_PE_COLOR_FORMAT_FORMAT__SHIFT			0
#define VIV_STATE_PE_COLOR_FORMAT_FORMAT_MASK			0x00000010
#define VIV_STATE_PE_COLOR_FORMAT_COMPONENTS__MASK		0x00000f00
#define VIV_STATE_PE_COLOR_FORMAT_COMPONENTS__SHIFT		8
#define VIV_STATE_PE_COLOR_FORMAT_COMPONENTS_MASK		0x00001000
#define VIV_STATE_PE_COLOR_FORMAT_UNK16				0x00010000
#define VIV_STATE_PE_COLOR_FORMAT_UNK16_MASK			0x00020000
#define VIV_STATE_PE_COLOR_FORMAT_UNK20				0x00100000
#define VIV_STATE_PE_COLOR_FORMAT_UNK20_MASK			0x00200000

#define VIV_STATE_PE_COLOR_ADDR					0x00001430

#define VIV_STATE_PE_COLOR_STRIDE				0x00001434

#define VIV_STATE_PE_HDEPTH_CONTROL				0x00001454
#define VIV_STATE_PE_HDEPTH_CONTROL_FORMAT__MASK		0x0000000f
#define VIV_STATE_PE_HDEPTH_CONTROL_FORMAT__SHIFT		0
#define VIV_STATE_PE_HDEPTH_CONTROL_FORMAT_DISABLED		0x00000000
#define VIV_STATE_PE_HDEPTH_CONTROL_FORMAT_D16			0x00000005
#define VIV_STATE_PE_HDEPTH_CONTROL_FORMAT_D24S8		0x00000008

#define VIV_STATE_PE_HDEPTH_ADDR				0x00001458

#define VIV_STATE_PE_UNK0145C					0x0000145c

#define VIV_STATE_PE_UNK01460(i0)			       (0x00000000 + 0x4*(i0))
#define VIV_STATE_PE_UNK01460__ESIZE				0x00000004
#define VIV_STATE_PE_UNK01460__LEN				0x00000008

#define VIV_STATE_PE_UNK01460_ADDR_UNK01460(i0)		       (0x00001460 + 0x4*(i0))

#define VIV_STATE_PE_UNK01460_ADDR_UNK01480(i0)		       (0x00001480 + 0x4*(i0))

#define VIV_STATE_PE_UNK01460_ADDR_UNK01500(i0)		       (0x00001500 + 0x4*(i0))

#define VIV_STATE_PE_UNK01460_ADDR_UNK01520(i0)		       (0x00001520 + 0x4*(i0))

#define VIV_STATE_PE_STENCIL_CONFIG_EXT				0x000014a0
#define VIV_STATE_PE_STENCIL_CONFIG_EXT_REF_BACK__MASK		0x000000ff
#define VIV_STATE_PE_STENCIL_CONFIG_EXT_REF_BACK__SHIFT		0
#define VIV_STATE_PE_STENCIL_CONFIG_EXT_REF_BACK_MASK		0x00000100
#define VIV_STATE_PE_STENCIL_CONFIG_EXT_UNK16_MASK		0x00000200
#define VIV_STATE_PE_STENCIL_CONFIG_EXT_UNK16__MASK		0xffff0000
#define VIV_STATE_PE_STENCIL_CONFIG_EXT_UNK16__SHIFT		16

#define VIV_STATE_PE_LOGIC_OP					0x000014a4

#define VIV_STATE_PE_DITHER(i0)				       (0x000014a8 + 0x4*(i0))
#define VIV_STATE_PE_DITHER__ESIZE				0x00000004
#define VIV_STATE_PE_DITHER__LEN				0x00000002

#define VIV_STATE_PE_UNK014B0					0x000014b0

#define VIV_STATE_PE_UNK014B4					0x000014b4

#define VIV_STATE_PE_UNK01580(i0)			       (0x00001580 + 0x4*(i0))
#define VIV_STATE_PE_UNK01580__ESIZE				0x00000004
#define VIV_STATE_PE_UNK01580__LEN				0x00000003

#define VIV_STATE_COMPOSE					0x00000000

#define VIV_STATE_COMPOSE_UNK03008				0x00003008

#define VIV_STATE_COMPOSE_KICKER				0x0000300c

#define VIV_STATE_COMPOSE_UNK03010				0x00003010

#define VIV_STATE_COMPOSE_UNK03014				0x00003014

#define VIV_STATE_COMPOSE_UNK03018				0x00003018

#define VIV_STATE_COMPOSE_UNK0301C				0x0000301c

#define VIV_STATE_COMPOSE_UNK03020				0x00003020

#define VIV_STATE_COMPOSE_UNK03024				0x00003024

#define VIV_STATE_COMPOSE_UNK03040				0x00003040

#define VIV_STATE_COMPOSE_UNK03044				0x00003044

#define VIV_STATE_COMPOSE_UNK03048				0x00003048

#define VIV_STATE_COMPOSE_SAMPLER(i0)			       (0x00000000 + 0x4*(i0))
#define VIV_STATE_COMPOSE_SAMPLER__ESIZE			0x00000004
#define VIV_STATE_COMPOSE_SAMPLER__LEN				0x00000008

#define VIV_STATE_COMPOSE_SAMPLER_UNK03060(i0)		       (0x00003060 + 0x4*(i0))

#define VIV_STATE_COMPOSE_SAMPLER_UNK03080(i0)		       (0x00003080 + 0x4*(i0))

#define VIV_STATE_COMPOSE_SAMPLER_UNK030A0(i0)		       (0x000030a0 + 0x4*(i0))

#define VIV_STATE_COMPOSE_SAMPLER_UNK030C0(i0)		       (0x000030c0 + 0x4*(i0))

#define VIV_STATE_COMPOSE_SAMPLER_UNK030E0(i0)		       (0x000030e0 + 0x4*(i0))

#define VIV_STATE_COMPOSE_SAMPLER_UNK03100(i0)		       (0x00003100 + 0x4*(i0))

#define VIV_STATE_COMPOSE_SAMPLER_UNK03120(i0)		       (0x00003120 + 0x4*(i0))

#define VIV_STATE_COMPOSE_SAMPLER_UNK03140(i0)		       (0x00003140 + 0x4*(i0))

#define VIV_STATE_COMPOSE_SAMPLER_UNK03160(i0)		       (0x00003160 + 0x4*(i0))

#define VIV_STATE_COMPOSE_SAMPLER_UNK03180(i0)		       (0x00003180 + 0x4*(i0))

#define VIV_STATE_COMPOSE_SAMPLER_UNK031A0(i0)		       (0x000031a0 + 0x4*(i0))

#define VIV_STATE_COMPOSE_SAMPLER_UNK031C0(i0)		       (0x000031c0 + 0x4*(i0))

#define VIV_STATE_COMPOSE_SAMPLER_UNK031E0(i0)		       (0x000031e0 + 0x4*(i0))

#define VIV_STATE_COMPOSE_ADDR_UNK03200(i0)		       (0x00003200 + 0x20*(i0))
#define VIV_STATE_COMPOSE_ADDR_UNK03200__ESIZE			0x00000020
#define VIV_STATE_COMPOSE_ADDR_UNK03200__LEN			0x00000008

#define VIV_STATE_COMPOSE_ADDR_UNK03200_PPIPE(i0, i1)	       (0x00003200 + 0x20*(i0) + 0x4*(i1))
#define VIV_STATE_COMPOSE_ADDR_UNK03200_PPIPE__ESIZE		0x00000004
#define VIV_STATE_COMPOSE_ADDR_UNK03200_PPIPE__LEN		0x00000008

#define VIV_STATE_RS						0x00000000

#define VIV_STATE_RS_KICKER					0x00001600

#define VIV_STATE_RS_CONFIG					0x00001604
#define VIV_STATE_RS_CONFIG_SOURCE_FORMAT__MASK			0x0000001f
#define VIV_STATE_RS_CONFIG_SOURCE_FORMAT__SHIFT		0
#define VIV_STATE_RS_CONFIG_UNK7				0x00000080
#define VIV_STATE_RS_CONFIG_DEST_FORMAT__MASK			0x00001f00
#define VIV_STATE_RS_CONFIG_DEST_FORMAT__SHIFT			8
#define VIV_STATE_RS_CONFIG_UNK14				0x00004000
#define VIV_STATE_RS_CONFIG_SWAP_RB				0x20000000
#define VIV_STATE_RS_CONFIG_FLIP				0x40000000

#define VIV_STATE_RS_SOURCE_ADDR				0x00001608

#define VIV_STATE_RS_SOURCE_STRIDE				0x0000160c
#define VIV_STATE_RS_SOURCE_STRIDE_STRIDE__MASK			0x0003ffff
#define VIV_STATE_RS_SOURCE_STRIDE_STRIDE__SHIFT		0
#define VIV_STATE_RS_SOURCE_STRIDE_TILING			0x80000000

#define VIV_STATE_RS_DEST_ADDR					0x00001610

#define VIV_STATE_RS_DEST_STRIDE				0x00001614
#define VIV_STATE_RS_DEST_STRIDE_STRIDE__MASK			0x0003ffff
#define VIV_STATE_RS_DEST_STRIDE_STRIDE__SHIFT			0
#define VIV_STATE_RS_DEST_STRIDE_TILING				0x80000000

#define VIV_STATE_RS_WINDOW_SIZE				0x00001620
#define VIV_STATE_RS_WINDOW_SIZE_HEIGHT__MASK			0xffff0000
#define VIV_STATE_RS_WINDOW_SIZE_HEIGHT__SHIFT			16
#define VIV_STATE_RS_WINDOW_SIZE_WIDTH__MASK			0x0000ffff
#define VIV_STATE_RS_WINDOW_SIZE_WIDTH__SHIFT			0

#define VIV_STATE_RS_DITHER(i0)				       (0x00001630 + 0x4*(i0))
#define VIV_STATE_RS_DITHER__ESIZE				0x00000004
#define VIV_STATE_RS_DITHER__LEN				0x00000002

#define VIV_STATE_RS_CLEAR_CONTROL				0x0000163c
#define VIV_STATE_RS_CLEAR_CONTROL_BITS__MASK			0x0000ffff
#define VIV_STATE_RS_CLEAR_CONTROL_BITS__SHIFT			0
#define VIV_STATE_RS_CLEAR_CONTROL_MODE__MASK			0x00030000
#define VIV_STATE_RS_CLEAR_CONTROL_MODE__SHIFT			16
#define VIV_STATE_RS_CLEAR_CONTROL_MODE_DISABLED		0x00000000
#define VIV_STATE_RS_CLEAR_CONTROL_MODE_ENABLED			0x00010000
#define VIV_STATE_RS_CLEAR_CONTROL_MODE_ENABLED2		0x00020000
#define VIV_STATE_RS_CLEAR_CONTROL_MODE_ENABLED3		0x00030000

#define VIV_STATE_RS_FILL_VALUE(i0)			       (0x00001640 + 0x4*(i0))
#define VIV_STATE_RS_FILL_VALUE__ESIZE				0x00000004
#define VIV_STATE_RS_FILL_VALUE__LEN				0x00000004

#define VIV_STATE_RS_FLUSH_CACHE				0x00001650
#define VIV_STATE_RS_FLUSH_CACHE_FLUSH				0x00000001

#define VIV_STATE_RS_EXTRA_CONFIG				0x000016a0
#define VIV_STATE_RS_EXTRA_CONFIG_AA__MASK			0x00000003
#define VIV_STATE_RS_EXTRA_CONFIG_AA__SHIFT			0
#define VIV_STATE_RS_EXTRA_CONFIG_ENDIAN__MASK			0x00000300
#define VIV_STATE_RS_EXTRA_CONFIG_ENDIAN__SHIFT			8

#define VIV_STATE_RS_UNK016B4					0x000016b4

#define VIV_STATE_RS_UNK016C0(i0)			       (0x00000000 + 0x4*(i0))
#define VIV_STATE_RS_UNK016C0__ESIZE				0x00000004
#define VIV_STATE_RS_UNK016C0__LEN				0x00000008

#define VIV_STATE_RS_UNK016C0_UNK016C0(i0)		       (0x000016c0 + 0x4*(i0))

#define VIV_STATE_RS_UNK016C0_UNK016E0(i0)		       (0x000016e0 + 0x4*(i0))

#define VIV_STATE_RS_UNK016C0_UNK01700(i0)		       (0x00001700 + 0x4*(i0))

#define VIV_STATE_TS						0x00000000

#define VIV_STATE_TS_MEM_CONFIG					0x00001654
#define VIV_STATE_TS_MEM_CONFIG_DEPTH_FAST_CLEAR		0x00000001
#define VIV_STATE_TS_MEM_CONFIG_COLOR_FAST_CLEAR		0x00000002
#define VIV_STATE_TS_MEM_CONFIG_DEPTH_16BPP			0x00000008
#define VIV_STATE_TS_MEM_CONFIG_DEPTH_AUTO_DISABLE		0x00000010
#define VIV_STATE_TS_MEM_CONFIG_COLOR_AUTO_DISABLE		0x00000020
#define VIV_STATE_TS_MEM_CONFIG_DEPTH_COMPRESSION		0x00000040

#define VIV_STATE_TS_COLOR_STATUS_BASE				0x00001658

#define VIV_STATE_TS_COLOR_SURFACE_BASE				0x0000165c

#define VIV_STATE_TS_COLOR_CLEAR_VALUE				0x00001660

#define VIV_STATE_TS_DEPTH_STATUS_BASE				0x00001664

#define VIV_STATE_TS_DEPTH_SURFACE_BASE				0x00001668

#define VIV_STATE_TS_DEPTH_CLEAR_VALUE				0x0000166c

#define VIV_STATE_TS_COLOR_AUTO_DISABLE_COUNT			0x00001670

#define VIV_STATE_TS_DEPTH_AUTO_DISABLE_COUNT			0x00001674

#define VIV_STATE_TS_HDEPTH_BASE				0x000016a4

#define VIV_STATE_TS_HDEPTH_CLEAR_VALUE				0x000016a8

#define VIV_STATE_TS_SAMPLER(i0)			       (0x00000000 + 0x4*(i0))
#define VIV_STATE_TS_SAMPLER__ESIZE				0x00000004
#define VIV_STATE_TS_SAMPLER__LEN				0x00000008

#define VIV_STATE_TS_SAMPLER_CONFIG(i0)			       (0x00001720 + 0x4*(i0))
#define VIV_STATE_TS_SAMPLER_CONFIG_ENABLE__MASK		0x00000003
#define VIV_STATE_TS_SAMPLER_CONFIG_ENABLE__SHIFT		0
#define VIV_STATE_TS_SAMPLER_CONFIG_FORMAT__MASK		0x000000f0
#define VIV_STATE_TS_SAMPLER_CONFIG_FORMAT__SHIFT		4

#define VIV_STATE_TS_SAMPLER_STATUS_BASE(i0)		       (0x00001740 + 0x4*(i0))

#define VIV_STATE_TS_SAMPLER_CLEAR_VALUE(i0)		       (0x00001760 + 0x4*(i0))

#define VIV_STATE_YUV						0x00000000

#define VIV_STATE_YUV_UNK01678					0x00001678

#define VIV_STATE_YUV_UNK0167C					0x0000167c

#define VIV_STATE_YUV_UNK01680					0x00001680

#define VIV_STATE_YUV_UNK01684					0x00001684

#define VIV_STATE_YUV_UNK01688					0x00001688

#define VIV_STATE_YUV_UNK0168C					0x0000168c

#define VIV_STATE_YUV_UNK01690					0x00001690

#define VIV_STATE_YUV_UNK01694					0x00001694

#define VIV_STATE_YUV_UNK01698					0x00001698

#define VIV_STATE_YUV_UNK0169C					0x0000169c

#define VIV_STATE_TE						0x00000000

#define VIV_STATE_TE_SAMPLER(i0)			       (0x00000000 + 0x4*(i0))
#define VIV_STATE_TE_SAMPLER__ESIZE				0x00000004
#define VIV_STATE_TE_SAMPLER__LEN				0x0000000c

#define VIV_STATE_TE_SAMPLER_CONFIG_1(i0)		       (0x00002000 + 0x4*(i0))

#define VIV_STATE_TE_SAMPLER_SIZE(i0)			       (0x00002040 + 0x4*(i0))
#define VIV_STATE_TE_SAMPLER_SIZE_WIDTH__MASK			0x0000ffff
#define VIV_STATE_TE_SAMPLER_SIZE_WIDTH__SHIFT			0
#define VIV_STATE_TE_SAMPLER_SIZE_HEIGHT__MASK			0xffff0000
#define VIV_STATE_TE_SAMPLER_SIZE_HEIGHT__SHIFT			16

#define VIV_STATE_TE_SAMPLER_LOG_SIZE(i0)		       (0x00002080 + 0x4*(i0))
#define VIV_STATE_TE_SAMPLER_LOG_SIZE_WIDTH__MASK		0x000003ff
#define VIV_STATE_TE_SAMPLER_LOG_SIZE_WIDTH__SHIFT		0
#define VIV_STATE_TE_SAMPLER_LOG_SIZE_HEIGHT__MASK		0x000ffc00
#define VIV_STATE_TE_SAMPLER_LOG_SIZE_HEIGHT__SHIFT		10

#define VIV_STATE_TE_SAMPLER_LOD_CONFIG(i0)		       (0x000020c0 + 0x4*(i0))

#define VIV_STATE_TE_SAMPLER_UNK02100(i0)		       (0x00002100 + 0x4*(i0))

#define VIV_STATE_TE_SAMPLER_UNK02140(i0)		       (0x00002140 + 0x4*(i0))

#define VIV_STATE_TE_SAMPLER_UNK02180(i0)		       (0x00002180 + 0x4*(i0))

#define VIV_STATE_TE_SAMPLER_CONFIG_2(i0)		       (0x000021c0 + 0x4*(i0))

#define VIV_STATE_TE_SAMPLER_UNK02200(i0)		       (0x00002200 + 0x4*(i0))

#define VIV_STATE_TE_SAMPLER_UNK02240(i0)		       (0x00002240 + 0x4*(i0))

#define VIV_STATE_TE_SAMPLER_LOD_ADDR(i0, i1)		       (0x00002400 + 0x4*(i0) + 0x40*(i1))
#define VIV_STATE_TE_SAMPLER_LOD_ADDR__ESIZE			0x00000040
#define VIV_STATE_TE_SAMPLER_LOD_ADDR__LEN			0x0000000e

#define VIV_STATE_NEW_TE					0x00000000

#define VIV_STATE_NEW_TE_SAMPLER(i0)			       (0x00010000 + 0x4*(i0))
#define VIV_STATE_NEW_TE_SAMPLER__ESIZE				0x00000004
#define VIV_STATE_NEW_TE_SAMPLER__LEN				0x00000020

#define VIV_STATE_NEW_TE_SAMPLER_CONFIG_1(i0)		       (0x00010000 + 0x4*(i0))

#define VIV_STATE_NEW_TE_SAMPLER_SIZE(i0)		       (0x00010080 + 0x4*(i0))

#define VIV_STATE_NEW_TE_SAMPLER_LOG_SIZE(i0)		       (0x00010100 + 0x4*(i0))

#define VIV_STATE_NEW_TE_SAMPLER_LOD(i0)		       (0x00010180 + 0x4*(i0))

#define VIV_STATE_NEW_TE_SAMPLER_UNK10200(i0)		       (0x00010200 + 0x4*(i0))

#define VIV_STATE_NEW_TE_SAMPLER_UNK10280(i0)		       (0x00010280 + 0x4*(i0))

#define VIV_STATE_NEW_TE_SAMPLER_UNK10300(i0)		       (0x00010300 + 0x4*(i0))

#define VIV_STATE_NEW_TE_SAMPLER_CONFIG_2(i0)		       (0x00010380 + 0x4*(i0))

#define VIV_STATE_NEW_TE_SAMPLER_UNK10400(i0)		       (0x00010400 + 0x4*(i0))

#define VIV_STATE_NEW_TE_SAMPLER_UNK10480(i0)		       (0x00010480 + 0x4*(i0))

#define VIV_STATE_NEW_TE_SAMPLER_ADDR(i0)		       (0x00010800 + 0x40*(i0))
#define VIV_STATE_NEW_TE_SAMPLER_ADDR__ESIZE			0x00000040
#define VIV_STATE_NEW_TE_SAMPLER_ADDR__LEN			0x00000020

#define VIV_STATE_NEW_TE_SAMPLER_ADDR_LOD(i0, i1)	       (0x00010800 + 0x40*(i0) + 0x4*(i1))
#define VIV_STATE_NEW_TE_SAMPLER_ADDR_LOD__ESIZE		0x00000004
#define VIV_STATE_NEW_TE_SAMPLER_ADDR_LOD__LEN			0x0000000e

#define VIV_STATE_NEW_TE_UNK12000(i0)			       (0x00012000 + 0x4*(i0))
#define VIV_STATE_NEW_TE_UNK12000__ESIZE			0x00000004
#define VIV_STATE_NEW_TE_UNK12000__LEN				0x00000100

#define VIV_STATE_NEW_TE_UNK12400(i0)			       (0x00012400 + 0x4*(i0))
#define VIV_STATE_NEW_TE_UNK12400__ESIZE			0x00000004
#define VIV_STATE_NEW_TE_UNK12400__LEN				0x00000100

#define VIV_STATE_SH_INST_MEM					0x00000000

#define VIV_STATE_SH_INST_MEM_UNK0085C				0x0000085c

#define VIV_STATE_SH_INST_MEM_UNK00860				0x00000860

#define VIV_STATE_SH_INST_MEM_UNK0101C				0x0000101c

#define VIV_STATE_SH_INST_MEM_UNK20000(i0)		       (0x00020000 + 0x4*(i0))
#define VIV_STATE_SH_INST_MEM_UNK20000__ESIZE			0x00000004
#define VIV_STATE_SH_INST_MEM_UNK20000__LEN			0x00002000

#define VIV_STATE_SH_INST_MEM_UNK0C000(i0)		       (0x0000c000 + 0x4*(i0))
#define VIV_STATE_SH_INST_MEM_UNK0C000__ESIZE			0x00000004
#define VIV_STATE_SH_INST_MEM_UNK0C000__LEN			0x00001000

#define VIV_STATE_SH_INST_MEM_UNK0C000_MIRROR(i0)	       (0x00008000 + 0x4*(i0))
#define VIV_STATE_SH_INST_MEM_UNK0C000_MIRROR__ESIZE		0x00000004
#define VIV_STATE_SH_INST_MEM_UNK0C000_MIRROR__LEN		0x00001000

#define VIV_STATE_DUMMY						0x00000000

#define VIV_STATE_DUMMY_DUMMY					0x0003fffc


#endif /* STATE_XML */
