{"vcs1":{"timestamp_begin":1754467278.149188348, "rt":14.18, "ut":14.31, "st":0.46}}
{"vcselab":{"timestamp_begin":1754467292.397548020, "rt":0.15, "ut":0.11, "st":0.03}}
{"link":{"timestamp_begin":1754467292.599181700, "rt":0.89, "ut":0.64, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754467277.487375811}
{"VCS_COMP_START_TIME": 1754467277.487375811}
{"VCS_COMP_END_TIME": 1754467293.626132068}
{"VCS_USER_OPTIONS": "-full64 -l bus_comp.log -sverilog +v2k +vcs+lic+wait +vcs+flush+all -debug_access+all -kdb -debug_report -top bus_tb -o bus_simv -ntb_opts uvm-ieee-2020-2.0 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -file /home/user17/qylim/repo/own/work/w3.1/uvm_labs/lab11/design/bus.f -timescale=1ns/1ps"}
{"vcs1": {"peak_mem": 536492}}
{"vcselab": {"peak_mem": 162424}}
