Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/dsabanin/projects/embedded/xilinx/simpleVGA/vga_tb_isim_beh.exe -prj /home/dsabanin/projects/embedded/xilinx/simpleVGA/vga_tb_beh.prj work.vga_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/dsabanin/projects/embedded/xilinx/simpleVGA/ipcore_dir/vga_clk_wiz.v" into library work
Analyzing Verilog file "/home/dsabanin/projects/embedded/xilinx/simpleVGA/vga.v" into library work
Analyzing Verilog file "/home/dsabanin/projects/embedded/xilinx/simpleVGA/vga_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96792 KB
Fuse CPU Usage: 930 ms
Compiling module IBUFG
Compiling module PLL_ADV(BANDWIDTH="OPTIMIZED",CL...
Compiling module PLL_BASE(CLKFBOUT_MULT=17,CLKIN_...
Compiling module BUFG
Compiling module vga_clk_wiz
Compiling module hsync_default
Compiling module vsync_default
Compiling module vga
Compiling module vga_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable /home/dsabanin/projects/embedded/xilinx/simpleVGA/vga_tb_isim_beh.exe
Fuse Memory Usage: 1192552 KB
Fuse CPU Usage: 1020 ms
GCC CPU Usage: 1810 ms
