# //  ModelSim SE 6.5c Aug 27 2009 Linux 2.6.32-504.12.2.el6.x86_64
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim lab_tb 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../lab_tb.vhd(41): (vopt-1130) Port "ja" of entity "lab" is not in the component being instantiated.
# ** Error: ../lab.vhd(22): Vopt Compiler exiting
# Error loading design
vsim work.lab_tb
# vsim work.lab_tb 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../lab_tb.vhd(41): (vopt-1130) Port "ja" of entity "lab" is not in the component being instantiated.
# ** Error: ../lab.vhd(22): Vopt Compiler exiting
# Error loading design
vsim work.lab(behavioral)
# vsim work.lab(behavioral) 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.lab(behavioral)#1
