{
  "Top": "kalman_filter_top",
  "RtlTop": "kalman_filter_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "kalman_filter_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "z": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_CONTROL_BUS",
          "name": "z",
          "usage": "data",
          "direction": "in"
        }]
    },
    "x": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_hostmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "x_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "x_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "P": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_hostmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "P_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_CONTROL_BUS",
          "name": "P_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10",
      "config_export -flow=syn"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kalman_filter_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "230",
    "Latency": "229"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kalman_filter_top",
    "Version": "1.0",
    "DisplayName": "Kalman_filter_top",
    "Revision": "2113566017",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kalman_filter_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/kalman.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kalman_filter_top_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/kalman_filter_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kalman_filter_top_H_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/kalman_filter_top_hostmem_m_axi.vhd",
      "impl\/vhdl\/kalman_filter_top_K_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.vhd",
      "impl\/vhdl\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.vhd",
      "impl\/vhdl\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.vhd",
      "impl\/vhdl\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8.vhd",
      "impl\/vhdl\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.vhd",
      "impl\/vhdl\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.vhd",
      "impl\/vhdl\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_82_17.vhd",
      "impl\/vhdl\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.vhd",
      "impl\/vhdl\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.vhd",
      "impl\/vhdl\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1.vhd",
      "impl\/vhdl\/kalman_filter_top_mul_17ns_32s_48_2_1.vhd",
      "impl\/vhdl\/kalman_filter_top_mul_32s_17ns_48_2_1.vhd",
      "impl\/vhdl\/kalman_filter_top_mul_32s_32ns_48_2_1.vhd",
      "impl\/vhdl\/kalman_filter_top_mul_32s_32s_48_2_1.vhd",
      "impl\/vhdl\/kalman_filter_top_mul_48s_32s_64_5_1.vhd",
      "impl\/vhdl\/kalman_filter_top_mux_42_32_1_1.vhd",
      "impl\/vhdl\/kalman_filter_top_P_init_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/kalman_filter_top_sdiv_48ns_32s_32_52_seq_1.vhd",
      "impl\/vhdl\/kalman_filter_top_sdiv_49ns_32s_32_53_seq_1.vhd",
      "impl\/vhdl\/kalman_filter_top_temp_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kalman_filter_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kalman_filter_top_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/kalman_filter_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kalman_filter_top_H_ROM_AUTO_1R.dat",
      "impl\/verilog\/kalman_filter_top_H_ROM_AUTO_1R.v",
      "impl\/verilog\/kalman_filter_top_hostmem_m_axi.v",
      "impl\/verilog\/kalman_filter_top_K_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_20_1.v",
      "impl\/verilog\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4.v",
      "impl\/verilog\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7.v",
      "impl\/verilog\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R.dat",
      "impl\/verilog\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_Q_ROM_AUTO_1R.v",
      "impl\/verilog\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_44_8.v",
      "impl\/verilog\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11.v",
      "impl\/verilog\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14.v",
      "impl\/verilog\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_82_17.v",
      "impl\/verilog\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20.v",
      "impl\/verilog\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23.v",
      "impl\/verilog\/kalman_filter_top_kalman_filter_top_Pipeline_VITIS_LOOP_151_1.v",
      "impl\/verilog\/kalman_filter_top_mul_17ns_32s_48_2_1.v",
      "impl\/verilog\/kalman_filter_top_mul_32s_17ns_48_2_1.v",
      "impl\/verilog\/kalman_filter_top_mul_32s_32ns_48_2_1.v",
      "impl\/verilog\/kalman_filter_top_mul_32s_32s_48_2_1.v",
      "impl\/verilog\/kalman_filter_top_mul_48s_32s_64_5_1.v",
      "impl\/verilog\/kalman_filter_top_mux_42_32_1_1.v",
      "impl\/verilog\/kalman_filter_top_P_init_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/kalman_filter_top_P_init_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/kalman_filter_top_P_prior_V_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/kalman_filter_top_sdiv_48ns_32s_32_52_seq_1.v",
      "impl\/verilog\/kalman_filter_top_sdiv_49ns_32s_32_53_seq_1.v",
      "impl\/verilog\/kalman_filter_top_temp_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kalman_filter_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kalman_filter_top_v1_0\/data\/kalman_filter_top.mdd",
      "impl\/misc\/drivers\/kalman_filter_top_v1_0\/data\/kalman_filter_top.tcl",
      "impl\/misc\/drivers\/kalman_filter_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kalman_filter_top_v1_0\/src\/xkalman_filter_top.c",
      "impl\/misc\/drivers\/kalman_filter_top_v1_0\/src\/xkalman_filter_top.h",
      "impl\/misc\/drivers\/kalman_filter_top_v1_0\/src\/xkalman_filter_top_hw.h",
      "impl\/misc\/drivers\/kalman_filter_top_v1_0\/src\/xkalman_filter_top_linux.c",
      "impl\/misc\/drivers\/kalman_filter_top_v1_0\/src\/xkalman_filter_top_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kalman_filter_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_CONTROL_BUS_",
      "paramPrefix": "C_S_AXI_CONTROL_BUS_",
      "offsetMasterName": "m_axi_hostmem",
      "ports": [
        "s_axi_CONTROL_BUS_ARADDR",
        "s_axi_CONTROL_BUS_ARREADY",
        "s_axi_CONTROL_BUS_ARVALID",
        "s_axi_CONTROL_BUS_AWADDR",
        "s_axi_CONTROL_BUS_AWREADY",
        "s_axi_CONTROL_BUS_AWVALID",
        "s_axi_CONTROL_BUS_BREADY",
        "s_axi_CONTROL_BUS_BRESP",
        "s_axi_CONTROL_BUS_BVALID",
        "s_axi_CONTROL_BUS_RDATA",
        "s_axi_CONTROL_BUS_RREADY",
        "s_axi_CONTROL_BUS_RRESP",
        "s_axi_CONTROL_BUS_RVALID",
        "s_axi_CONTROL_BUS_WDATA",
        "s_axi_CONTROL_BUS_WREADY",
        "s_axi_CONTROL_BUS_WSTRB",
        "s_axi_CONTROL_BUS_WVALID"
      ],
      "memories": {"z": {
          "offset": "16",
          "range": "8"
        }},
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "x_1",
          "access": "W",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "W",
              "description": "Bit 31 to 0 of x"
            }]
        },
        {
          "offset": "0x1c",
          "name": "x_2",
          "access": "W",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "W",
              "description": "Bit 63 to 32 of x"
            }]
        },
        {
          "offset": "0x24",
          "name": "P_1",
          "access": "W",
          "description": "Data signal of P",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "P",
              "access": "W",
              "description": "Bit 31 to 0 of P"
            }]
        },
        {
          "offset": "0x28",
          "name": "P_2",
          "access": "W",
          "description": "Data signal of P",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "P",
              "access": "W",
              "description": "Bit 63 to 32 of P"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "z"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "P"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CONTROL_BUS:m_axi_hostmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_hostmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_hostmem_",
      "paramPrefix": "C_M_AXI_HOSTMEM_",
      "offsetSlaveName": "s_axi_CONTROL_BUS",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_hostmem_ARADDR",
        "m_axi_hostmem_ARBURST",
        "m_axi_hostmem_ARCACHE",
        "m_axi_hostmem_ARID",
        "m_axi_hostmem_ARLEN",
        "m_axi_hostmem_ARLOCK",
        "m_axi_hostmem_ARPROT",
        "m_axi_hostmem_ARQOS",
        "m_axi_hostmem_ARREADY",
        "m_axi_hostmem_ARREGION",
        "m_axi_hostmem_ARSIZE",
        "m_axi_hostmem_ARUSER",
        "m_axi_hostmem_ARVALID",
        "m_axi_hostmem_AWADDR",
        "m_axi_hostmem_AWBURST",
        "m_axi_hostmem_AWCACHE",
        "m_axi_hostmem_AWID",
        "m_axi_hostmem_AWLEN",
        "m_axi_hostmem_AWLOCK",
        "m_axi_hostmem_AWPROT",
        "m_axi_hostmem_AWQOS",
        "m_axi_hostmem_AWREADY",
        "m_axi_hostmem_AWREGION",
        "m_axi_hostmem_AWSIZE",
        "m_axi_hostmem_AWUSER",
        "m_axi_hostmem_AWVALID",
        "m_axi_hostmem_BID",
        "m_axi_hostmem_BREADY",
        "m_axi_hostmem_BRESP",
        "m_axi_hostmem_BUSER",
        "m_axi_hostmem_BVALID",
        "m_axi_hostmem_RDATA",
        "m_axi_hostmem_RID",
        "m_axi_hostmem_RLAST",
        "m_axi_hostmem_RREADY",
        "m_axi_hostmem_RRESP",
        "m_axi_hostmem_RUSER",
        "m_axi_hostmem_RVALID",
        "m_axi_hostmem_WDATA",
        "m_axi_hostmem_WID",
        "m_axi_hostmem_WLAST",
        "m_axi_hostmem_WREADY",
        "m_axi_hostmem_WSTRB",
        "m_axi_hostmem_WUSER",
        "m_axi_hostmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "x"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "P"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "P"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_hostmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_hostmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_hostmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_hostmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_hostmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_hostmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_hostmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_hostmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kalman_filter_top",
      "Instances": [
        {
          "ModuleName": "kalman_filter_top_Pipeline_VITIS_LOOP_20_1",
          "InstanceName": "grp_kalman_filter_top_Pipeline_VITIS_LOOP_20_1_fu_192"
        },
        {
          "ModuleName": "kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4",
          "InstanceName": "grp_kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_204"
        },
        {
          "ModuleName": "kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7",
          "InstanceName": "grp_kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7_fu_212"
        },
        {
          "ModuleName": "kalman_filter_top_Pipeline_VITIS_LOOP_44_8",
          "InstanceName": "grp_kalman_filter_top_Pipeline_VITIS_LOOP_44_8_fu_219"
        },
        {
          "ModuleName": "kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11",
          "InstanceName": "grp_kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11_fu_233"
        },
        {
          "ModuleName": "kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14",
          "InstanceName": "grp_kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14_fu_244"
        },
        {
          "ModuleName": "kalman_filter_top_Pipeline_VITIS_LOOP_82_17",
          "InstanceName": "grp_kalman_filter_top_Pipeline_VITIS_LOOP_82_17_fu_254"
        },
        {
          "ModuleName": "kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20",
          "InstanceName": "grp_kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20_fu_277"
        },
        {
          "ModuleName": "kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23",
          "InstanceName": "grp_kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23_fu_285"
        },
        {
          "ModuleName": "kalman_filter_top_Pipeline_VITIS_LOOP_151_1",
          "InstanceName": "grp_kalman_filter_top_Pipeline_VITIS_LOOP_151_1_fu_293"
        }
      ]
    },
    "Info": {
      "kalman_filter_top_Pipeline_VITIS_LOOP_20_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_44_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_82_17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_151_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kalman_filter_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "kalman_filter_top_Pipeline_VITIS_LOOP_20_1": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_1",
            "TripCount": "4",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "1129",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "467",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "38",
          "LatencyWorst": "38",
          "PipelineII": "38",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_3_VITIS_LOOP_28_4",
            "TripCount": "16",
            "Latency": "36",
            "PipelineII": "2",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "1131",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "678",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_36_6_VITIS_LOOP_37_7": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_36_6_VITIS_LOOP_37_7",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "30",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "189",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_44_8": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_8",
            "TripCount": "2",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "728",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "413",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_10_VITIS_LOOP_53_11",
            "TripCount": "4",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "778",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "739",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_71_13_VITIS_LOOP_72_14": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "16",
          "LatencyWorst": "16",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.361"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_13_VITIS_LOOP_72_14",
            "TripCount": "8",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "975",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "516",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_82_17": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_82_17",
            "TripCount": "4",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "691",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "419",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "21",
          "LatencyWorst": "21",
          "PipelineII": "21",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_89_19_VITIS_LOOP_90_20",
            "TripCount": "16",
            "Latency": "19",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "661",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "379",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_98_22_VITIS_LOOP_99_23": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_98_22_VITIS_LOOP_99_23",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "186",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kalman_filter_top_Pipeline_VITIS_LOOP_151_1": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "28",
          "LatencyWorst": "28",
          "PipelineII": "28",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_151_1",
            "TripCount": "4",
            "Latency": "26",
            "PipelineII": "5",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "559",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "635",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kalman_filter_top": {
        "Latency": {
          "LatencyBest": "229",
          "LatencyAvg": "229",
          "LatencyWorst": "229",
          "PipelineII": "230",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "44",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "20",
          "FF": "12169",
          "AVAIL_FF": "106400",
          "UTIL_FF": "11",
          "LUT": "9317",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-20 14:17:55 PKT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
