Verilog Snippets
=================

Reference: Verilog by Example from Blaine C. Readler 

## Chapter 3 In and Out
1. I/O Ports
2. Internal Signals
3. Replication Operator
4. Standard Mux
5. Bus Concatenation

