<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v
(VERI-1482) Analyzing Verilog file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/ddr3_ip/inst1/ddr3_sdram_mem_top_wrapper_inst1.v
(VERI-1482) Analyzing Verilog file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/ddr3_ip/inst1/inst1_bb.v
(VERI-1482) Analyzing Verilog file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/ddr3_ip/inst1/ddr_clks_inst1_bb.v
(VERI-1482) Analyzing Verilog file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/ddr3_ip/ddr3_ip.v
(VERI-1482) Analyzing Verilog file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/data_gen_chk.v
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/data_gen_chk.v(34,10-34,30) (VERI-1328) analyzing included file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_params.v
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_params.v(2,10-2,41) (VERI-1328) analyzing included file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/ddr3_ip/inst1/ddr3_sdram_mem_params_inst1.v
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/data_gen_chk.v(35,10-35,41) (VERI-1328) analyzing included file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/ddr3_ip/inst1/ddr3_sdram_mem_params_inst1.v
(VERI-1482) Analyzing Verilog file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr_ulogic.v
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr_ulogic.v(35,10-35,30) (VERI-1328) analyzing included file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_params.v
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_params.v(2,10-2,41) (VERI-1328) analyzing included file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/ddr3_ip/inst1/ddr3_sdram_mem_params_inst1.v
(VERI-1482) Analyzing Verilog file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_params.v
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_params.v(2,10-2,41) (VERI-1328) analyzing included file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/ddr3_ip/inst1/ddr3_sdram_mem_params_inst1.v
(VERI-1482) Analyzing Verilog file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_top.v
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_top.v(34,10-34,30) (VERI-1328) analyzing included file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_params.v
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_params.v(2,10-2,41) (VERI-1328) analyzing included file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/ddr3_ip/inst1/ddr3_sdram_mem_params_inst1.v
(VERI-1482) Analyzing Verilog file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/led_15seg_drv.v
(VERI-1482) Analyzing Verilog file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/lfsr128.v
(VERI-1482) Analyzing Verilog file C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/ddr3_sdram_mem_params_inst1.v
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_top.v(38,8-38,21) (VERI-1018) compiling module ddr3_test_top
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_top.v(38,1-294,10) (VERI-9000) elaborating module 'ddr3_test_top'
INFO - C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1746,1-1749,10) (VERI-9000) elaborating module 'OSCG_uniq_1'
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/ddr3_ip/ddr3_ip.v(11,1-71,10) (VERI-9000) elaborating module 'ddr3_ip_uniq_1'
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr_ulogic.v(37,1-534,10) (VERI-9000) elaborating module 'ddr_ulogic_uniq_1'
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/ddr3_ip/inst1/ddr3_sdram_mem_top_wrapper_inst1.v(9,1-225,10) (VERI-9000) elaborating module 'ddr3_sdram_mem_top_inst1_uniq_1'
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/data_gen_chk.v(37,1-390,10) (VERI-9000) elaborating module 'data_gen_chk_uniq_1'
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/lfsr128.v(2,1-166,10) (VERI-9000) elaborating module 'lfsr128_uniq_1'
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/lfsr128.v(2,1-166,10) (VERI-9000) elaborating module 'lfsr128_uniq_2'
WARNING - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/ddr3_test_top.v(225,1-264,3) (VERI-1927) port inst1_rt_err remains unconnected for this instance
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/led_15seg_drv.v(2,8-2,21) (VERI-1018) compiling module led_15seg_drv
INFO - C:/FPGA/cs-verification/fpga/fpgas/manual/DDR3_SDRAM_CS_TEST/src/led_15seg_drv.v(2,1-151,10) (VERI-9000) elaborating module 'led_15seg_drv'
Done: design load finished with (0) errors, and (1) warnings

</PRE></BODY></HTML>