// Seed: 4114307497
`timescale 1 ps / 1ps
`define pp_1 0
module module_0 (
    input id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    input logic id_7
);
  type_17(
      .id_0(1), .id_1(1 - "")
  );
  always #1 id_4 = 1'b0;
  defparam id_8 = id_4, id_9 = 1'b0, id_10 = 1, id_11 = !1, id_12 = id_3, id_13 = 1'h0;
  assign id_6 = id_11;
endmodule
