-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Softmax130 is
port (
    in_V_data_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    in_V_data_V_empty_n : IN STD_LOGIC;
    in_V_data_V_read : OUT STD_LOGIC;
    in_V_id_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_V_id_V_empty_n : IN STD_LOGIC;
    in_V_id_V_read : OUT STD_LOGIC;
    in_V_dest_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_V_dest_V_empty_n : IN STD_LOGIC;
    in_V_dest_V_read : OUT STD_LOGIC;
    in_V_user_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    in_V_user_V_empty_n : IN STD_LOGIC;
    in_V_user_V_read : OUT STD_LOGIC;
    in_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    in_V_last_V_empty_n : IN STD_LOGIC;
    in_V_last_V_read : OUT STD_LOGIC;
    out_r_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    out_r_TID : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_r_TDEST : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_r_TUSER : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of Softmax130 is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';

    signal softmax_save_data131_U0_ap_start : STD_LOGIC;
    signal softmax_save_data131_U0_start_full_n : STD_LOGIC;
    signal softmax_save_data131_U0_ap_done : STD_LOGIC;
    signal softmax_save_data131_U0_ap_continue : STD_LOGIC;
    signal softmax_save_data131_U0_ap_idle : STD_LOGIC;
    signal softmax_save_data131_U0_ap_ready : STD_LOGIC;
    signal softmax_save_data131_U0_start_out : STD_LOGIC;
    signal softmax_save_data131_U0_start_write : STD_LOGIC;
    signal softmax_save_data131_U0_in_V_data_V_read : STD_LOGIC;
    signal softmax_save_data131_U0_in_V_id_V_read : STD_LOGIC;
    signal softmax_save_data131_U0_in_V_dest_V_read : STD_LOGIC;
    signal softmax_save_data131_U0_in_V_user_V_read : STD_LOGIC;
    signal softmax_save_data131_U0_in_V_last_V_read : STD_LOGIC;
    signal softmax_save_data131_U0_out_n_V_V_din : STD_LOGIC_VECTOR (95 downto 0);
    signal softmax_save_data131_U0_out_n_V_V_write : STD_LOGIC;
    signal softmax_save_data131_U0_out_iter_r_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_save_data131_U0_out_iter_r_V_V_write : STD_LOGIC;
    signal softmax_save_data131_U0_out_iter_c_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_save_data131_U0_out_iter_c_V_V_write : STD_LOGIC;
    signal softmax_save_data131_U0_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal softmax_save_data131_U0_out_V_V_write : STD_LOGIC;
    signal softmax_process_1132_U0_ap_start : STD_LOGIC;
    signal softmax_process_1132_U0_ap_done : STD_LOGIC;
    signal softmax_process_1132_U0_ap_continue : STD_LOGIC;
    signal softmax_process_1132_U0_ap_idle : STD_LOGIC;
    signal softmax_process_1132_U0_ap_ready : STD_LOGIC;
    signal softmax_process_1132_U0_start_out : STD_LOGIC;
    signal softmax_process_1132_U0_start_write : STD_LOGIC;
    signal softmax_process_1132_U0_in_iter_r_V_V_read : STD_LOGIC;
    signal softmax_process_1132_U0_in_iter_c_V_V_read : STD_LOGIC;
    signal softmax_process_1132_U0_in_V_V_read : STD_LOGIC;
    signal softmax_process_1132_U0_out_iter_r_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_process_1132_U0_out_iter_r_V_V_write : STD_LOGIC;
    signal softmax_process_1132_U0_out_iter_c_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_process_1132_U0_out_iter_c_V_V_write : STD_LOGIC;
    signal softmax_process_1132_U0_out_V_V_din : STD_LOGIC_VECTOR (127 downto 0);
    signal softmax_process_1132_U0_out_V_V_write : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_ap_start : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_ap_done : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_ap_continue : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_ap_idle : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_ap_ready : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_start_out : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_start_write : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_in_iter_r_V_V_read : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_in_iter_c_V_V_read : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_in_V_V_read : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_out_iter_r_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_QuantAct_1_c_U0_out_iter_r_V_V_write : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_out_iter_c_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_QuantAct_1_c_U0_out_iter_c_V_V_write : STD_LOGIC;
    signal softmax_QuantAct_1_c_U0_out_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_QuantAct_1_c_U0_out_V_V_write : STD_LOGIC;
    signal softmax_process_2134_U0_ap_start : STD_LOGIC;
    signal softmax_process_2134_U0_ap_done : STD_LOGIC;
    signal softmax_process_2134_U0_ap_continue : STD_LOGIC;
    signal softmax_process_2134_U0_ap_idle : STD_LOGIC;
    signal softmax_process_2134_U0_ap_ready : STD_LOGIC;
    signal softmax_process_2134_U0_in_iter_r_V_V_read : STD_LOGIC;
    signal softmax_process_2134_U0_in_iter_c_V_V_read : STD_LOGIC;
    signal softmax_process_2134_U0_in_V_V_read : STD_LOGIC;
    signal softmax_process_2134_U0_out_iter_c_V_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_process_2134_U0_out_iter_c_V_V_write : STD_LOGIC;
    signal softmax_process_2134_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal softmax_process_2134_U0_out_V_V_write : STD_LOGIC;
    signal softmax_write_out135_U0_ap_start : STD_LOGIC;
    signal softmax_write_out135_U0_ap_done : STD_LOGIC;
    signal softmax_write_out135_U0_ap_continue : STD_LOGIC;
    signal softmax_write_out135_U0_ap_idle : STD_LOGIC;
    signal softmax_write_out135_U0_ap_ready : STD_LOGIC;
    signal softmax_write_out135_U0_in_n_V_V_read : STD_LOGIC;
    signal softmax_write_out135_U0_in_iter_c_V_V_read : STD_LOGIC;
    signal softmax_write_out135_U0_in_V_V_read : STD_LOGIC;
    signal softmax_write_out135_U0_out_r_TDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal softmax_write_out135_U0_out_r_TVALID : STD_LOGIC;
    signal softmax_write_out135_U0_out_r_TID : STD_LOGIC_VECTOR (7 downto 0);
    signal softmax_write_out135_U0_out_r_TDEST : STD_LOGIC_VECTOR (7 downto 0);
    signal softmax_write_out135_U0_out_r_TUSER : STD_LOGIC_VECTOR (15 downto 0);
    signal softmax_write_out135_U0_out_r_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal in_write_n_V_V_full_n : STD_LOGIC;
    signal in_write_n_V_V_dout : STD_LOGIC_VECTOR (95 downto 0);
    signal in_write_n_V_V_empty_n : STD_LOGIC;
    signal in_proc_1_iter_r_V_V_full_n : STD_LOGIC;
    signal in_proc_1_iter_r_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_proc_1_iter_r_V_V_empty_n : STD_LOGIC;
    signal in_proc_1_iter_c_V_V_full_n : STD_LOGIC;
    signal in_proc_1_iter_c_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_proc_1_iter_c_V_V_empty_n : STD_LOGIC;
    signal in_proc_1_V_V_full_n : STD_LOGIC;
    signal in_proc_1_V_V_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal in_proc_1_V_V_empty_n : STD_LOGIC;
    signal in_quant_iter_r_V_V_full_n : STD_LOGIC;
    signal in_quant_iter_r_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_quant_iter_r_V_V_empty_n : STD_LOGIC;
    signal in_quant_iter_c_V_V_full_n : STD_LOGIC;
    signal in_quant_iter_c_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_quant_iter_c_V_V_empty_n : STD_LOGIC;
    signal in_quant_V_V_full_n : STD_LOGIC;
    signal in_quant_V_V_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal in_quant_V_V_empty_n : STD_LOGIC;
    signal in_proc_2_iter_r_V_V_full_n : STD_LOGIC;
    signal in_proc_2_iter_r_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_proc_2_iter_r_V_V_empty_n : STD_LOGIC;
    signal in_proc_2_iter_c_V_V_full_n : STD_LOGIC;
    signal in_proc_2_iter_c_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_proc_2_iter_c_V_V_empty_n : STD_LOGIC;
    signal in_proc_2_V_V_full_n : STD_LOGIC;
    signal in_proc_2_V_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_proc_2_V_V_empty_n : STD_LOGIC;
    signal in_write_2_iter_c_V_s_full_n : STD_LOGIC;
    signal in_write_2_iter_c_V_s_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal in_write_2_iter_c_V_s_empty_n : STD_LOGIC;
    signal in_write_V_V_full_n : STD_LOGIC;
    signal in_write_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal in_write_V_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal start_for_softmax_process_1132_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_process_1132_U0_full_n : STD_LOGIC;
    signal start_for_softmax_process_1132_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_process_1132_U0_empty_n : STD_LOGIC;
    signal start_for_softmax_write_out135_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_write_out135_U0_full_n : STD_LOGIC;
    signal start_for_softmax_write_out135_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_write_out135_U0_empty_n : STD_LOGIC;
    signal start_for_softmax_QuantAct_1_c_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_QuantAct_1_c_U0_full_n : STD_LOGIC;
    signal start_for_softmax_QuantAct_1_c_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_QuantAct_1_c_U0_empty_n : STD_LOGIC;
    signal start_for_softmax_process_2134_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_process_2134_U0_full_n : STD_LOGIC;
    signal start_for_softmax_process_2134_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_softmax_process_2134_U0_empty_n : STD_LOGIC;
    signal softmax_process_2134_U0_start_full_n : STD_LOGIC;
    signal softmax_process_2134_U0_start_write : STD_LOGIC;
    signal softmax_write_out135_U0_start_full_n : STD_LOGIC;
    signal softmax_write_out135_U0_start_write : STD_LOGIC;

    component softmax_save_data131 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_V_data_V_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        in_V_data_V_empty_n : IN STD_LOGIC;
        in_V_data_V_read : OUT STD_LOGIC;
        in_V_id_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_id_V_empty_n : IN STD_LOGIC;
        in_V_id_V_read : OUT STD_LOGIC;
        in_V_dest_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_V_dest_V_empty_n : IN STD_LOGIC;
        in_V_dest_V_read : OUT STD_LOGIC;
        in_V_user_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_user_V_empty_n : IN STD_LOGIC;
        in_V_user_V_read : OUT STD_LOGIC;
        in_V_last_V_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        in_V_last_V_empty_n : IN STD_LOGIC;
        in_V_last_V_read : OUT STD_LOGIC;
        out_n_V_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        out_n_V_V_full_n : IN STD_LOGIC;
        out_n_V_V_write : OUT STD_LOGIC;
        out_iter_r_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_iter_r_V_V_full_n : IN STD_LOGIC;
        out_iter_r_V_V_write : OUT STD_LOGIC;
        out_iter_c_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_iter_c_V_V_full_n : IN STD_LOGIC;
        out_iter_c_V_V_write : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component softmax_process_1132 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_iter_r_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_iter_r_V_V_empty_n : IN STD_LOGIC;
        in_iter_r_V_V_read : OUT STD_LOGIC;
        in_iter_c_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_iter_c_V_V_empty_n : IN STD_LOGIC;
        in_iter_c_V_V_read : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_iter_r_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_iter_r_V_V_full_n : IN STD_LOGIC;
        out_iter_r_V_V_write : OUT STD_LOGIC;
        out_iter_c_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_iter_c_V_V_full_n : IN STD_LOGIC;
        out_iter_c_V_V_write : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component softmax_QuantAct_1_c IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        in_iter_r_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_iter_r_V_V_empty_n : IN STD_LOGIC;
        in_iter_r_V_V_read : OUT STD_LOGIC;
        in_iter_c_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_iter_c_V_V_empty_n : IN STD_LOGIC;
        in_iter_c_V_V_read : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_iter_r_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_iter_r_V_V_full_n : IN STD_LOGIC;
        out_iter_r_V_V_write : OUT STD_LOGIC;
        out_iter_c_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_iter_c_V_V_full_n : IN STD_LOGIC;
        out_iter_c_V_V_write : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component softmax_process_2134 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_iter_r_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_iter_r_V_V_empty_n : IN STD_LOGIC;
        in_iter_r_V_V_read : OUT STD_LOGIC;
        in_iter_c_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_iter_c_V_V_empty_n : IN STD_LOGIC;
        in_iter_c_V_V_read : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_iter_c_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_iter_c_V_V_full_n : IN STD_LOGIC;
        out_iter_c_V_V_write : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC );
    end component;


    component softmax_write_out135 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_n_V_V_dout : IN STD_LOGIC_VECTOR (95 downto 0);
        in_n_V_V_empty_n : IN STD_LOGIC;
        in_n_V_V_read : OUT STD_LOGIC;
        in_iter_c_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        in_iter_c_V_V_empty_n : IN STD_LOGIC;
        in_iter_c_V_V_read : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC;
        out_r_TDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        out_r_TVALID : OUT STD_LOGIC;
        out_r_TREADY : IN STD_LOGIC;
        out_r_TID : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_r_TDEST : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_r_TUSER : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fifo_w96_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (95 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (95 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d2_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w64_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w128_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d2_A_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_softmax_process_1132_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_softmax_write_out135_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_softmax_QuantAct_1_c_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_softmax_process_2134_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    softmax_save_data131_U0 : component softmax_save_data131
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => softmax_save_data131_U0_ap_start,
        start_full_n => softmax_save_data131_U0_start_full_n,
        ap_done => softmax_save_data131_U0_ap_done,
        ap_continue => softmax_save_data131_U0_ap_continue,
        ap_idle => softmax_save_data131_U0_ap_idle,
        ap_ready => softmax_save_data131_U0_ap_ready,
        start_out => softmax_save_data131_U0_start_out,
        start_write => softmax_save_data131_U0_start_write,
        in_V_data_V_dout => in_V_data_V_dout,
        in_V_data_V_empty_n => in_V_data_V_empty_n,
        in_V_data_V_read => softmax_save_data131_U0_in_V_data_V_read,
        in_V_id_V_dout => in_V_id_V_dout,
        in_V_id_V_empty_n => in_V_id_V_empty_n,
        in_V_id_V_read => softmax_save_data131_U0_in_V_id_V_read,
        in_V_dest_V_dout => in_V_dest_V_dout,
        in_V_dest_V_empty_n => in_V_dest_V_empty_n,
        in_V_dest_V_read => softmax_save_data131_U0_in_V_dest_V_read,
        in_V_user_V_dout => in_V_user_V_dout,
        in_V_user_V_empty_n => in_V_user_V_empty_n,
        in_V_user_V_read => softmax_save_data131_U0_in_V_user_V_read,
        in_V_last_V_dout => in_V_last_V_dout,
        in_V_last_V_empty_n => in_V_last_V_empty_n,
        in_V_last_V_read => softmax_save_data131_U0_in_V_last_V_read,
        out_n_V_V_din => softmax_save_data131_U0_out_n_V_V_din,
        out_n_V_V_full_n => in_write_n_V_V_full_n,
        out_n_V_V_write => softmax_save_data131_U0_out_n_V_V_write,
        out_iter_r_V_V_din => softmax_save_data131_U0_out_iter_r_V_V_din,
        out_iter_r_V_V_full_n => in_proc_1_iter_r_V_V_full_n,
        out_iter_r_V_V_write => softmax_save_data131_U0_out_iter_r_V_V_write,
        out_iter_c_V_V_din => softmax_save_data131_U0_out_iter_c_V_V_din,
        out_iter_c_V_V_full_n => in_proc_1_iter_c_V_V_full_n,
        out_iter_c_V_V_write => softmax_save_data131_U0_out_iter_c_V_V_write,
        out_V_V_din => softmax_save_data131_U0_out_V_V_din,
        out_V_V_full_n => in_proc_1_V_V_full_n,
        out_V_V_write => softmax_save_data131_U0_out_V_V_write);

    softmax_process_1132_U0 : component softmax_process_1132
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => softmax_process_1132_U0_ap_start,
        start_full_n => start_for_softmax_QuantAct_1_c_U0_full_n,
        ap_done => softmax_process_1132_U0_ap_done,
        ap_continue => softmax_process_1132_U0_ap_continue,
        ap_idle => softmax_process_1132_U0_ap_idle,
        ap_ready => softmax_process_1132_U0_ap_ready,
        start_out => softmax_process_1132_U0_start_out,
        start_write => softmax_process_1132_U0_start_write,
        in_iter_r_V_V_dout => in_proc_1_iter_r_V_V_dout,
        in_iter_r_V_V_empty_n => in_proc_1_iter_r_V_V_empty_n,
        in_iter_r_V_V_read => softmax_process_1132_U0_in_iter_r_V_V_read,
        in_iter_c_V_V_dout => in_proc_1_iter_c_V_V_dout,
        in_iter_c_V_V_empty_n => in_proc_1_iter_c_V_V_empty_n,
        in_iter_c_V_V_read => softmax_process_1132_U0_in_iter_c_V_V_read,
        in_V_V_dout => in_proc_1_V_V_dout,
        in_V_V_empty_n => in_proc_1_V_V_empty_n,
        in_V_V_read => softmax_process_1132_U0_in_V_V_read,
        out_iter_r_V_V_din => softmax_process_1132_U0_out_iter_r_V_V_din,
        out_iter_r_V_V_full_n => in_quant_iter_r_V_V_full_n,
        out_iter_r_V_V_write => softmax_process_1132_U0_out_iter_r_V_V_write,
        out_iter_c_V_V_din => softmax_process_1132_U0_out_iter_c_V_V_din,
        out_iter_c_V_V_full_n => in_quant_iter_c_V_V_full_n,
        out_iter_c_V_V_write => softmax_process_1132_U0_out_iter_c_V_V_write,
        out_V_V_din => softmax_process_1132_U0_out_V_V_din,
        out_V_V_full_n => in_quant_V_V_full_n,
        out_V_V_write => softmax_process_1132_U0_out_V_V_write);

    softmax_QuantAct_1_c_U0 : component softmax_QuantAct_1_c
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => softmax_QuantAct_1_c_U0_ap_start,
        start_full_n => start_for_softmax_process_2134_U0_full_n,
        ap_done => softmax_QuantAct_1_c_U0_ap_done,
        ap_continue => softmax_QuantAct_1_c_U0_ap_continue,
        ap_idle => softmax_QuantAct_1_c_U0_ap_idle,
        ap_ready => softmax_QuantAct_1_c_U0_ap_ready,
        start_out => softmax_QuantAct_1_c_U0_start_out,
        start_write => softmax_QuantAct_1_c_U0_start_write,
        in_iter_r_V_V_dout => in_quant_iter_r_V_V_dout,
        in_iter_r_V_V_empty_n => in_quant_iter_r_V_V_empty_n,
        in_iter_r_V_V_read => softmax_QuantAct_1_c_U0_in_iter_r_V_V_read,
        in_iter_c_V_V_dout => in_quant_iter_c_V_V_dout,
        in_iter_c_V_V_empty_n => in_quant_iter_c_V_V_empty_n,
        in_iter_c_V_V_read => softmax_QuantAct_1_c_U0_in_iter_c_V_V_read,
        in_V_V_dout => in_quant_V_V_dout,
        in_V_V_empty_n => in_quant_V_V_empty_n,
        in_V_V_read => softmax_QuantAct_1_c_U0_in_V_V_read,
        out_iter_r_V_V_din => softmax_QuantAct_1_c_U0_out_iter_r_V_V_din,
        out_iter_r_V_V_full_n => in_proc_2_iter_r_V_V_full_n,
        out_iter_r_V_V_write => softmax_QuantAct_1_c_U0_out_iter_r_V_V_write,
        out_iter_c_V_V_din => softmax_QuantAct_1_c_U0_out_iter_c_V_V_din,
        out_iter_c_V_V_full_n => in_proc_2_iter_c_V_V_full_n,
        out_iter_c_V_V_write => softmax_QuantAct_1_c_U0_out_iter_c_V_V_write,
        out_V_V_din => softmax_QuantAct_1_c_U0_out_V_V_din,
        out_V_V_full_n => in_proc_2_V_V_full_n,
        out_V_V_write => softmax_QuantAct_1_c_U0_out_V_V_write);

    softmax_process_2134_U0 : component softmax_process_2134
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => softmax_process_2134_U0_ap_start,
        ap_done => softmax_process_2134_U0_ap_done,
        ap_continue => softmax_process_2134_U0_ap_continue,
        ap_idle => softmax_process_2134_U0_ap_idle,
        ap_ready => softmax_process_2134_U0_ap_ready,
        in_iter_r_V_V_dout => in_proc_2_iter_r_V_V_dout,
        in_iter_r_V_V_empty_n => in_proc_2_iter_r_V_V_empty_n,
        in_iter_r_V_V_read => softmax_process_2134_U0_in_iter_r_V_V_read,
        in_iter_c_V_V_dout => in_proc_2_iter_c_V_V_dout,
        in_iter_c_V_V_empty_n => in_proc_2_iter_c_V_V_empty_n,
        in_iter_c_V_V_read => softmax_process_2134_U0_in_iter_c_V_V_read,
        in_V_V_dout => in_proc_2_V_V_dout,
        in_V_V_empty_n => in_proc_2_V_V_empty_n,
        in_V_V_read => softmax_process_2134_U0_in_V_V_read,
        out_iter_c_V_V_din => softmax_process_2134_U0_out_iter_c_V_V_din,
        out_iter_c_V_V_full_n => in_write_2_iter_c_V_s_full_n,
        out_iter_c_V_V_write => softmax_process_2134_U0_out_iter_c_V_V_write,
        out_V_V_din => softmax_process_2134_U0_out_V_V_din,
        out_V_V_full_n => in_write_V_V_full_n,
        out_V_V_write => softmax_process_2134_U0_out_V_V_write);

    softmax_write_out135_U0 : component softmax_write_out135
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => softmax_write_out135_U0_ap_start,
        ap_done => softmax_write_out135_U0_ap_done,
        ap_continue => softmax_write_out135_U0_ap_continue,
        ap_idle => softmax_write_out135_U0_ap_idle,
        ap_ready => softmax_write_out135_U0_ap_ready,
        in_n_V_V_dout => in_write_n_V_V_dout,
        in_n_V_V_empty_n => in_write_n_V_V_empty_n,
        in_n_V_V_read => softmax_write_out135_U0_in_n_V_V_read,
        in_iter_c_V_V_dout => in_write_2_iter_c_V_s_dout,
        in_iter_c_V_V_empty_n => in_write_2_iter_c_V_s_empty_n,
        in_iter_c_V_V_read => softmax_write_out135_U0_in_iter_c_V_V_read,
        in_V_V_dout => in_write_V_V_dout,
        in_V_V_empty_n => in_write_V_V_empty_n,
        in_V_V_read => softmax_write_out135_U0_in_V_V_read,
        out_r_TDATA => softmax_write_out135_U0_out_r_TDATA,
        out_r_TVALID => softmax_write_out135_U0_out_r_TVALID,
        out_r_TREADY => out_r_TREADY,
        out_r_TID => softmax_write_out135_U0_out_r_TID,
        out_r_TDEST => softmax_write_out135_U0_out_r_TDEST,
        out_r_TUSER => softmax_write_out135_U0_out_r_TUSER,
        out_r_TLAST => softmax_write_out135_U0_out_r_TLAST);

    in_write_n_V_V_U : component fifo_w96_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_save_data131_U0_out_n_V_V_din,
        if_full_n => in_write_n_V_V_full_n,
        if_write => softmax_save_data131_U0_out_n_V_V_write,
        if_dout => in_write_n_V_V_dout,
        if_empty_n => in_write_n_V_V_empty_n,
        if_read => softmax_write_out135_U0_in_n_V_V_read);

    in_proc_1_iter_r_V_V_U : component fifo_w32_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_save_data131_U0_out_iter_r_V_V_din,
        if_full_n => in_proc_1_iter_r_V_V_full_n,
        if_write => softmax_save_data131_U0_out_iter_r_V_V_write,
        if_dout => in_proc_1_iter_r_V_V_dout,
        if_empty_n => in_proc_1_iter_r_V_V_empty_n,
        if_read => softmax_process_1132_U0_in_iter_r_V_V_read);

    in_proc_1_iter_c_V_V_U : component fifo_w32_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_save_data131_U0_out_iter_c_V_V_din,
        if_full_n => in_proc_1_iter_c_V_V_full_n,
        if_write => softmax_save_data131_U0_out_iter_c_V_V_write,
        if_dout => in_proc_1_iter_c_V_V_dout,
        if_empty_n => in_proc_1_iter_c_V_V_empty_n,
        if_read => softmax_process_1132_U0_in_iter_c_V_V_read);

    in_proc_1_V_V_U : component fifo_w64_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_save_data131_U0_out_V_V_din,
        if_full_n => in_proc_1_V_V_full_n,
        if_write => softmax_save_data131_U0_out_V_V_write,
        if_dout => in_proc_1_V_V_dout,
        if_empty_n => in_proc_1_V_V_empty_n,
        if_read => softmax_process_1132_U0_in_V_V_read);

    in_quant_iter_r_V_V_U : component fifo_w32_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_process_1132_U0_out_iter_r_V_V_din,
        if_full_n => in_quant_iter_r_V_V_full_n,
        if_write => softmax_process_1132_U0_out_iter_r_V_V_write,
        if_dout => in_quant_iter_r_V_V_dout,
        if_empty_n => in_quant_iter_r_V_V_empty_n,
        if_read => softmax_QuantAct_1_c_U0_in_iter_r_V_V_read);

    in_quant_iter_c_V_V_U : component fifo_w32_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_process_1132_U0_out_iter_c_V_V_din,
        if_full_n => in_quant_iter_c_V_V_full_n,
        if_write => softmax_process_1132_U0_out_iter_c_V_V_write,
        if_dout => in_quant_iter_c_V_V_dout,
        if_empty_n => in_quant_iter_c_V_V_empty_n,
        if_read => softmax_QuantAct_1_c_U0_in_iter_c_V_V_read);

    in_quant_V_V_U : component fifo_w128_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_process_1132_U0_out_V_V_din,
        if_full_n => in_quant_V_V_full_n,
        if_write => softmax_process_1132_U0_out_V_V_write,
        if_dout => in_quant_V_V_dout,
        if_empty_n => in_quant_V_V_empty_n,
        if_read => softmax_QuantAct_1_c_U0_in_V_V_read);

    in_proc_2_iter_r_V_V_U : component fifo_w32_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_QuantAct_1_c_U0_out_iter_r_V_V_din,
        if_full_n => in_proc_2_iter_r_V_V_full_n,
        if_write => softmax_QuantAct_1_c_U0_out_iter_r_V_V_write,
        if_dout => in_proc_2_iter_r_V_V_dout,
        if_empty_n => in_proc_2_iter_r_V_V_empty_n,
        if_read => softmax_process_2134_U0_in_iter_r_V_V_read);

    in_proc_2_iter_c_V_V_U : component fifo_w32_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_QuantAct_1_c_U0_out_iter_c_V_V_din,
        if_full_n => in_proc_2_iter_c_V_V_full_n,
        if_write => softmax_QuantAct_1_c_U0_out_iter_c_V_V_write,
        if_dout => in_proc_2_iter_c_V_V_dout,
        if_empty_n => in_proc_2_iter_c_V_V_empty_n,
        if_read => softmax_process_2134_U0_in_iter_c_V_V_read);

    in_proc_2_V_V_U : component fifo_w32_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_QuantAct_1_c_U0_out_V_V_din,
        if_full_n => in_proc_2_V_V_full_n,
        if_write => softmax_QuantAct_1_c_U0_out_V_V_write,
        if_dout => in_proc_2_V_V_dout,
        if_empty_n => in_proc_2_V_V_empty_n,
        if_read => softmax_process_2134_U0_in_V_V_read);

    in_write_2_iter_c_V_s_U : component fifo_w32_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_process_2134_U0_out_iter_c_V_V_din,
        if_full_n => in_write_2_iter_c_V_s_full_n,
        if_write => softmax_process_2134_U0_out_iter_c_V_V_write,
        if_dout => in_write_2_iter_c_V_s_dout,
        if_empty_n => in_write_2_iter_c_V_s_empty_n,
        if_read => softmax_write_out135_U0_in_iter_c_V_V_read);

    in_write_V_V_U : component fifo_w16_d2_A_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => softmax_process_2134_U0_out_V_V_din,
        if_full_n => in_write_V_V_full_n,
        if_write => softmax_process_2134_U0_out_V_V_write,
        if_dout => in_write_V_V_dout,
        if_empty_n => in_write_V_V_empty_n,
        if_read => softmax_write_out135_U0_in_V_V_read);

    start_for_softmax_process_1132_U0_U : component start_for_softmax_process_1132_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_softmax_process_1132_U0_din,
        if_full_n => start_for_softmax_process_1132_U0_full_n,
        if_write => softmax_save_data131_U0_start_write,
        if_dout => start_for_softmax_process_1132_U0_dout,
        if_empty_n => start_for_softmax_process_1132_U0_empty_n,
        if_read => softmax_process_1132_U0_ap_ready);

    start_for_softmax_write_out135_U0_U : component start_for_softmax_write_out135_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_softmax_write_out135_U0_din,
        if_full_n => start_for_softmax_write_out135_U0_full_n,
        if_write => softmax_save_data131_U0_start_write,
        if_dout => start_for_softmax_write_out135_U0_dout,
        if_empty_n => start_for_softmax_write_out135_U0_empty_n,
        if_read => softmax_write_out135_U0_ap_ready);

    start_for_softmax_QuantAct_1_c_U0_U : component start_for_softmax_QuantAct_1_c_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_softmax_QuantAct_1_c_U0_din,
        if_full_n => start_for_softmax_QuantAct_1_c_U0_full_n,
        if_write => softmax_process_1132_U0_start_write,
        if_dout => start_for_softmax_QuantAct_1_c_U0_dout,
        if_empty_n => start_for_softmax_QuantAct_1_c_U0_empty_n,
        if_read => softmax_QuantAct_1_c_U0_ap_ready);

    start_for_softmax_process_2134_U0_U : component start_for_softmax_process_2134_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_softmax_process_2134_U0_din,
        if_full_n => start_for_softmax_process_2134_U0_full_n,
        if_write => softmax_QuantAct_1_c_U0_start_write,
        if_dout => start_for_softmax_process_2134_U0_dout,
        if_empty_n => start_for_softmax_process_2134_U0_empty_n,
        if_read => softmax_process_2134_U0_ap_ready);




    ap_done <= softmax_write_out135_U0_ap_done;
    ap_idle <= (softmax_write_out135_U0_ap_idle and softmax_save_data131_U0_ap_idle and softmax_process_2134_U0_ap_idle and softmax_process_1132_U0_ap_idle and softmax_QuantAct_1_c_U0_ap_idle);
    ap_ready <= softmax_save_data131_U0_ap_ready;
    ap_sync_continue <= ap_continue;
    ap_sync_done <= softmax_write_out135_U0_ap_done;
    ap_sync_ready <= softmax_save_data131_U0_ap_ready;
    in_V_data_V_read <= softmax_save_data131_U0_in_V_data_V_read;
    in_V_dest_V_read <= softmax_save_data131_U0_in_V_dest_V_read;
    in_V_id_V_read <= softmax_save_data131_U0_in_V_id_V_read;
    in_V_last_V_read <= softmax_save_data131_U0_in_V_last_V_read;
    in_V_user_V_read <= softmax_save_data131_U0_in_V_user_V_read;
    out_r_TDATA <= softmax_write_out135_U0_out_r_TDATA;
    out_r_TDEST <= softmax_write_out135_U0_out_r_TDEST;
    out_r_TID <= softmax_write_out135_U0_out_r_TID;
    out_r_TLAST <= softmax_write_out135_U0_out_r_TLAST;
    out_r_TUSER <= softmax_write_out135_U0_out_r_TUSER;
    out_r_TVALID <= softmax_write_out135_U0_out_r_TVALID;
    softmax_QuantAct_1_c_U0_ap_continue <= ap_const_logic_1;
    softmax_QuantAct_1_c_U0_ap_start <= start_for_softmax_QuantAct_1_c_U0_empty_n;
    softmax_process_1132_U0_ap_continue <= ap_const_logic_1;
    softmax_process_1132_U0_ap_start <= start_for_softmax_process_1132_U0_empty_n;
    softmax_process_2134_U0_ap_continue <= ap_const_logic_1;
    softmax_process_2134_U0_ap_start <= start_for_softmax_process_2134_U0_empty_n;
    softmax_process_2134_U0_start_full_n <= ap_const_logic_1;
    softmax_process_2134_U0_start_write <= ap_const_logic_0;
    softmax_save_data131_U0_ap_continue <= ap_const_logic_1;
    softmax_save_data131_U0_ap_start <= ap_start;
    softmax_save_data131_U0_start_full_n <= (start_for_softmax_write_out135_U0_full_n and start_for_softmax_process_1132_U0_full_n);
    softmax_write_out135_U0_ap_continue <= ap_continue;
    softmax_write_out135_U0_ap_start <= start_for_softmax_write_out135_U0_empty_n;
    softmax_write_out135_U0_start_full_n <= ap_const_logic_1;
    softmax_write_out135_U0_start_write <= ap_const_logic_0;
    start_for_softmax_QuantAct_1_c_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_softmax_process_1132_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_softmax_process_2134_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_softmax_write_out135_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
