INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.srcs/sources_1/imports/new/testbench8_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench8_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab8/lab8_2_3/lab8_2_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
