Index: Bootstrap-v1.16/driver/ddramc.c
===================================================================
--- Bootstrap-v1.16.orig/driver/ddramc.c
+++ Bootstrap-v1.16/driver/ddramc.c
@@ -58,42 +58,43 @@ int ddram_init(unsigned int ddram_contro
 	volatile unsigned int i;
 	unsigned int cr = 0;
 	
-	// Step 1: Program the memory device type
-	// Configure the DDR controller
+	// Step 1: Program the memory device type.
+	// Configure the DDR controller.
 	write_ddramc(ddram_controller_address, HDDRSDRC2_MDR, ddram_config->ddramc_mdr);
 
-	// Program the DDR Controller
+	// Step2: Program the DDR Controller
 	write_ddramc(ddram_controller_address, HDDRSDRC2_CR, ddram_config->ddramc_cr); 
-
-	// assume timings for 7.5ns min clock period
 	write_ddramc(ddram_controller_address, HDDRSDRC2_T0PR, ddram_config->ddramc_t0pr);
-
-	// pSDDRC->HDDRSDRC2_T1PR 
 	write_ddramc(ddram_controller_address, HDDRSDRC2_T1PR, ddram_config->ddramc_t1pr);
-
-	// pSDDRC->HDDRSDRC2_T2PR 
 	write_ddramc(ddram_controller_address, HDDRSDRC2_T2PR, ddram_config->ddramc_t2pr);
 
-	// Initialization Step 3: NOP command -> allow to enable clk
-	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_NOP_CMD);
-	*((unsigned volatile int*) ddram_address) = 0;
- 
-	// Initialization Step 3 (must wait 200 us) (6 core cycles per iteration, core is at 396MHz: min 13200 loops)
-	for (i = 0; i < 13300; i++) {
-		asm("    nop");
+	// Step 3: (LP-DDR): Program Low Power Register
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_LP_DDR_SDRAM) == (unsigned int)AT91C_DDRC2_MD_LP_DDR_SDRAM) {
+		write_ddramc(ddram_controller_address, HDDRSDRC2_LPR, ddram_config->ddramc_lpr);
 	}
-	
-	// Step 4:  An NOP command is issued to the DDR2-SDRAM 
-	// NOP command -> allow to enable cke
+
+	// Step 3 (DDR2) / Step 4 (LP-DDR): NOP command -> allow to enable clk.
 	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_NOP_CMD);
 	*((unsigned volatile int*) ddram_address) = 0;
 
-	// wait 400 ns min
-	for (i = 0; i < 100; i++) {
+	// ... must wait 200 us (6 core cycles per iteration, core is at 400MHz: min 13334 loops).
+	for (i = 0; i < 13340; i++) {
 		asm("    nop");
 	}
+	
+	// Step 4 (DDR2):  An NOP command is issued to the DDR2-SDRAM.
+	// NOP command -> allow to enable cke.
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_NOP_CMD);
+		*((unsigned volatile int*) ddram_address) = 0;
+
+		// wait 400 ns min
+		for (i = 0; i < 100; i++) {
+			asm("    nop");
+		}
+	}
 
-	// Initialization Step 5: Set All Bank Precharge
+	// Step 5: Set All Bank Precharge.
 	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_PRCGALL_CMD);
 	*((unsigned volatile int*) ddram_address) = 0;
 
@@ -102,119 +103,194 @@ int ddram_init(unsigned int ddram_contro
 		asm("    nop");
 	}
 
-       // Initialization Step 6: Set EMR operation (EMRS2)
+	// Step 6 (LP_DDR): Two auto-refresh (CBR) cycles are provided. Program the
+	//                  auto refresh command (CBR) into the Mode Register.
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_LP_DDR_SDRAM) == (unsigned int)AT91C_DDRC2_MD_LP_DDR_SDRAM) {
+		// Set 1st CBR.
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_RFSH_CMD);
+		*((unsigned volatile int*) ddram_address) = 0;
+
+		// wait 10 cycles min
+		for (i = 0; i < 100; i++) {
+			asm("    nop");
+		}
+
+		// Set 2nd CBR.
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_RFSH_CMD);
+		*((unsigned volatile int*) ddram_address) = 0;
+
+		// wait 10 cycles min
+		for (i = 0; i < 100; i++) {
+			asm("    nop");
+		}
+	}
+
+    // Step 6 (DDR2) / Step 7 (LPDDR): Set EMR operation (EMRS2).
 	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
-	*((unsigned int *)(ddram_address + 0x4000000)) = 0;
+	*((unsigned int *)(ddram_address + 0x4000000)) = 0; // Ugly, depends on the SDRAM layout
 
 	// wait 2 cycles min
 	for (i = 0; i < 100; i++) {
 		asm("    nop");
 	}
 
-	// Initialization Step 7: Set EMR operation (EMRS3)
-	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
-	*((unsigned int *)(ddram_address + 0x6000000)) = 0;
+	// Step 7 (DDR2): Set EMR operation (EMRS3).
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
+		*((unsigned int *)(ddram_address + 0x6000000)) = 0; // Ugly, depends on the SDRAM layout
 
-	// wait 2 cycles min
-	for (i = 0; i < 100; i++) {
-		asm("    nop");
+		// wait 2 cycles min
+		for (i = 0; i < 100; i++) {
+			asm("    nop");
+		}
 	}
 
-	// Initialization Step 8: Set EMR operation (EMRS1)
-	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
-	*((unsigned int *)(ddram_address + 0x2000000)) = 0;
+	// Step 8 (LP-DDR): A mode register set (MRS) cycle is issued to programm the
+	//                  parameters of the of the low-power DDR1-SDRAM.
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_LP_DDR_SDRAM) == (unsigned int)AT91C_DDRC2_MD_LP_DDR_SDRAM) {
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_LMR_CMD);
+		*((unsigned int *)(ddram_address)) = 0;
 
-	// wait 200 cycles min
-	for (i = 0; i < 10000; i++) {
-		asm("    nop");
+		// wait 2 cycles min
+		for (i = 0; i < 100; i++) {
+			asm("    nop");
+		}
 	}
 
-	// Initialization Step 9: enable DLL reset
-	cr = read_ddramc(ddram_controller_address, HDDRSDRC2_CR);
-	write_ddramc(ddram_controller_address, HDDRSDRC2_CR, cr | AT91C_DDRC2_DLL_RESET_ENABLED);
+	// Step 8 (DDR2): Set EMR operation (EMRS1).
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
+		*((unsigned int *)(ddram_address + 0x2000000)) = 0;
 
-	// Initialization Step 10: reset DLL
-	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
-	*(((unsigned volatile int*) ddram_address)) = 0;
+		// wait 200 cycles min
+		for (i = 0; i < 10000; i++) {
+			asm("    nop");
+		}
+	}
 
-	// wait 2 cycles min
-	for (i = 0; i < 100; i++) {
-		asm("    nop");
+	// Step 9 (LP-DDR): A mode normal command is provided. Program the normal mode into mode register.
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_LP_DDR_SDRAM) == (unsigned int)AT91C_DDRC2_MD_LP_DDR_SDRAM) {
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_NORMAL_CMD);
+		*((unsigned int *)(ddram_address)) = 0;
 	}
 
-	// Initialization Step 11: Set All Bank Precharge
-	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_PRCGALL_CMD);
-	*(((unsigned volatile int*) ddram_address)) = 0;
+	// Step 9 (DDR2): enable DLL reset.
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		cr = read_ddramc(ddram_controller_address, HDDRSDRC2_CR);
+		write_ddramc(ddram_controller_address, HDDRSDRC2_CR, cr | AT91C_DDRC2_DLL_RESET_ENABLED);
+	}
 
-	// wait 400 ns min
-	for (i = 0; i < 100; i++) {
-		asm("    nop");
+	// Step 10 (LP-DDR): Perform a write access to any low-power DDR-SDRAM address.
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_LP_DDR_SDRAM) == (unsigned int)AT91C_DDRC2_MD_LP_DDR_SDRAM) {
+		*((unsigned int *)(ddram_address)) = 0;
 	}
 
-	// Initialization Step 12: Two auto-refresh (CBR) cycles are provided. Program the auto refresh command (CBR) into the Mode Register.
-	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_RFSH_CMD);
-	*(((unsigned volatile int*) ddram_address)) = 0;
+	// Step 10 (DDR2): reset DLL
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
+		*(((unsigned volatile int*) ddram_address)) = 0;
 
-	// wait 10 cycles min
-	for (i = 0; i < 100; i++) {
-		asm("    nop");
+		// wait 2 cycles min
+		for (i = 0; i < 100; i++) {
+			asm("    nop");
+		}
 	}
 
-	// Set 2nd CBR
-	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_RFSH_CMD);
-	*(((unsigned volatile int*) ddram_address)) = 0;
+	// Step 11 (DDR2): Set All Bank Precharge
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_PRCGALL_CMD);
+		*(((unsigned volatile int*) ddram_address)) = 0;
 
-	// wait 10 cycles min
-	for (i = 0; i < 100; i++) {
-		asm("    nop");
+		// wait 400 ns min
+		for (i = 0; i < 100; i++) {
+			asm("    nop");
+		}
 	}
 
-	// Initialization Step 13: Program DLL field into the Configuration Register to low(Disable DLL reset).
-	cr = read_ddramc(ddram_controller_address, HDDRSDRC2_CR);
-	write_ddramc(ddram_controller_address, HDDRSDRC2_CR, cr & (~AT91C_DDRC2_DLL_RESET_ENABLED));
-
-	// Initialization Step 14: A Mode Register set (MRS) cycle is issued to program the parameters of the DDR2-SDRAM devices.
-	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_LMR_CMD);
-	*(((unsigned volatile int*) ddram_address)) = 0;
-
-	// Step 15: Program OCD field into the Configuration Register to high (OCD calibration default).
-	cr = read_ddramc(ddram_controller_address, HDDRSDRC2_CR);
-	write_ddramc(ddram_controller_address, HDDRSDRC2_CR, cr | AT91C_DDRC2_OCD_DEFAULT);
+	// Step 12 (DDR2): Two auto-refresh (CBR) cycles are provided. Program the auto refresh command (CBR)
+	//                 into the Mode Register.
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		// Set 1st CBR.
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_RFSH_CMD);
+		*(((unsigned volatile int*) ddram_address)) = 0;
 
-	// Step 16: An Extended Mode Register set (EMRS1) cycle is issued to OCD default value.
-	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
-	*(((unsigned int*) (ddram_address + 0x2000000))) = 0;
+		// wait 10 cycles min
+		for (i = 0; i < 100; i++) {
+			asm("    nop");
+		}
 
-	// wait 2 cycles min
-	for (i = 0; i < 100; i++) {
-		asm("    nop");
+		// Set 2nd CBR.
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_RFSH_CMD);
+		*(((unsigned volatile int*) ddram_address)) = 0;
+
+		// wait 10 cycles min
+		for (i = 0; i < 100; i++) {
+			asm("    nop");
+		}
 	}
 
-	// Step 17: Program OCD field into the Configuration Register to low (OCD calibration mode exit).
-	cr = read_ddramc(ddram_controller_address, HDDRSDRC2_CR);
-	write_ddramc(ddram_controller_address, HDDRSDRC2_CR, cr & (~AT91C_DDRC2_OCD_EXIT));
+	// Step 13 (DDR2): Program DLL field into the Configuration Register to low(Disable DLL reset).
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		cr = read_ddramc(ddram_controller_address, HDDRSDRC2_CR);
+		write_ddramc(ddram_controller_address, HDDRSDRC2_CR, cr & (~AT91C_DDRC2_DLL_RESET_ENABLED));
+	}
 
-	// Step 18: An Extended Mode Register set (EMRS1) cycle is issued to enable OCD exit.
-	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
-	*(((unsigned int*) (ddram_address + 0x6000000))) = 0;
+	// Step 14 (DDR2): A Mode Register set (MRS) cycle is issued to program the parameters of 
+	//                 the DDR2-SDRAM devices.
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_LMR_CMD);
+		*(((unsigned volatile int*) ddram_address)) = 0;
+	}
 
-	// wait 2 cycles min
-	for (i = 0; i < 100; i++) {
-		asm("    nop");
+	// Step 15 (DDR2): Program OCD field into the Configuration Register to high (OCD calibration default).
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		cr = read_ddramc(ddram_controller_address, HDDRSDRC2_CR);
+		write_ddramc(ddram_controller_address, HDDRSDRC2_CR, cr | AT91C_DDRC2_OCD_DEFAULT);
+	}
+
+	// Step 16 (DDR2): An Extended Mode Register set (EMRS1) cycle is issued to OCD default value.
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
+		*(((unsigned int*) (ddram_address + 0x2000000))) = 0;
+
+		// wait 2 cycles min
+		for (i = 0; i < 100; i++) {
+			asm("    nop");
+		}
 	}
 
-	// Step 19,20: A mode Normal command is provided. Program the Normal mode into Mode Register.
-	write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_NORMAL_CMD);
-	*(((unsigned volatile int*) ddram_address)) = 0;
+	// Step 17 (DDR2): Program OCD field into the Configuration Register to low (OCD calibration mode exit).
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		cr = read_ddramc(ddram_controller_address, HDDRSDRC2_CR);
+		write_ddramc(ddram_controller_address, HDDRSDRC2_CR, cr & (~AT91C_DDRC2_OCD_EXIT));
+	}
+
+	// Step 18 (DDR2): An Extended Mode Register set (EMRS1) cycle is issued to enable OCD exit.
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_EXT_LMR_CMD);
+		*(((unsigned int*) (ddram_address + 0x6000000))) = 0;
+
+		// wait 2 cycles min
+		for (i = 0; i < 100; i++) {
+			asm("    nop");
+		}
+	}
+
+	// Step 19,20 (DDR2): A mode Normal command is provided. Program the Normal mode into Mode Register.
+	if((ddram_config->ddramc_mdr & AT91C_DDRC2_MD_DDR2_SDRAM) == (unsigned int)AT91C_DDRC2_MD_DDR2_SDRAM) {
+		write_ddramc(ddram_controller_address, HDDRSDRC2_MR, AT91C_DDRC2_MODE_NORMAL_CMD);
+		*(((unsigned volatile int*) ddram_address)) = 0;
+	}
 
-	// Step 21: Write the refresh rate into the count field in the Refresh Timer register. The DDR2-SDRAM device requires a
-	// refresh every 15.625 ¦Is or 7.81 ¦Ìs. With a 100MHz frequency, the refresh timer count register must to be set with
+	// Step 21 (DDR2) / Step 11 (LP-DDR): Write the refresh rate into the count field in the Refresh Timer
+	// register. The DDR2-SDRAM device requires a refresh every 15.625 ¦Is or 7.81 ¦Ìs. With a 100MHz
+	// frequency, the refresh timer count register must to be set with
 	// (15.625 /100 MHz) = 1562 i.e. 0x061A or (7.81 /100MHz) = 781 i.e. 0x030d.
 
-	// Set Refresh timer
+	// Set Refresh timer.
 	write_ddramc(ddram_controller_address, HDDRSDRC2_RTR, ddram_config->ddramc_rtr);
 
-	// OK now we are ready to work on the DDRSDR
+	// OK now we are ready to work on the DDRSDR.
 
 	// wait for end of calibration
 	for (i = 0; i < 500; i++) {
Index: Bootstrap-v1.16/include/ddramc.h
===================================================================
--- Bootstrap-v1.16.orig/include/ddramc.h
+++ Bootstrap-v1.16/include/ddramc.h
@@ -41,6 +41,7 @@ typedef struct SDdramConfig
 	unsigned int ddramc_t0pr;
 	unsigned int ddramc_t1pr;
 	unsigned int ddramc_t2pr;
+	unsigned int ddramc_lpr;
 } SDdramConfig, *PSDdramConfig;
 
 extern int ddram_init(unsigned int ddram_controller_address, unsigned int ddram_address, struct SDdramConfig *ddram_config);
Index: Bootstrap-v1.16/include/AT91SAM9G45_inc.h
===================================================================
--- Bootstrap-v1.16.orig/include/AT91SAM9G45_inc.h
+++ Bootstrap-v1.16/include/AT91SAM9G45_inc.h
@@ -451,6 +451,7 @@
 #define 	AT91C_DDRC2_TXSNR_0                    (0x0 <<  8) // (HDDRSDRC2) Value :   0
 #define 	AT91C_DDRC2_TXSNR_8                    (0x8 <<  8) // (HDDRSDRC2) Value :   8
 #define 	AT91C_DDRC2_TXSNR_16                   (0x10 <<  8) // (HDDRSDRC2) Value :  16
+#define 	AT91C_DDRC2_TXSNR_20                   (0x14 <<  8) // (HDDRSDRC2) Value :  20
 #define 	AT91C_DDRC2_TXSNR_32                   (0x20 <<  8) // (HDDRSDRC2) Value :  32
 #define 	AT91C_DDRC2_TXSNR_48                   (0x30 <<  8) // (HDDRSDRC2) Value :  48
 #define 	AT91C_DDRC2_TXSNR_64                   (0x40 <<  8) // (HDDRSDRC2) Value :  64
@@ -470,6 +471,7 @@
 #define 	AT91C_DDRC2_TXSRD_0                    (0x0 << 16) // (HDDRSDRC2) Value :   0
 #define 	AT91C_DDRC2_TXSRD_8                    (0x8 << 16) // (HDDRSDRC2) Value :   8
 #define 	AT91C_DDRC2_TXSRD_16                   (0x10 << 16) // (HDDRSDRC2) Value :  16
+#define 	AT91C_DDRC2_TXSRD_20                   (0x14 << 16) // (HDDRSDRC2) Value :  20
 #define 	AT91C_DDRC2_TXSRD_32                   (0x20 << 16) // (HDDRSDRC2) Value :  32
 #define 	AT91C_DDRC2_TXSRD_48                   (0x30 << 16) // (HDDRSDRC2) Value :  48
 #define 	AT91C_DDRC2_TXSRD_64                   (0x40 << 16) // (HDDRSDRC2) Value :  64
