
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
\
-Analyzing %s Unisim elements for replacement
17*netlist2
22default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
ü
Loading clock regions from %s
13*device2h
T/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
†
Loading clock buffers from %s
11*device2i
U/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
†
&Loading clock placement rules from %s
318*place2`
L/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
û
)Loading package pin functions from %s...
17*device2\
H/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ú
Loading package from %s
16*device2k
W/ece/Xilinx/2014.1/Vivado/2014.1/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
ì
Loading io standards from %s
15*device2]
I/ece/Xilinx/2014.1/Vivado/2014.1/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
¶
$Parsing XDC File [%s] for cell '%s'
848*designutils2©
î/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default26
"system_i/processing_system7_0/inst2default:defaultZ20-848
Ø
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2©
î/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default26
"system_i/processing_system7_0/inst2default:defaultZ20-847
Ü
$Parsing XDC File [%s] for cell '%s'
848*designutils2ï
Ä/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc2default:default2*
system_i/axi_gpio_0/U02default:defaultZ20-848
è
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ï
Ä/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc2default:default2*
system_i/axi_gpio_0/U02default:defaultZ20-847
å
$Parsing XDC File [%s] for cell '%s'
848*designutils2õ
Ü/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc2default:default2*
system_i/axi_gpio_0/U02default:defaultZ20-848
ï
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2õ
Ü/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc2default:default2*
system_i/axi_gpio_0/U02default:defaultZ20-847
Ü
$Parsing XDC File [%s] for cell '%s'
848*designutils2ó
Ç/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc2default:default2(
system_i/axi_timer_02default:defaultZ20-848
è
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ó
Ç/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_axi_timer_0_0/system_axi_timer_0_0.xdc2default:default2(
system_i/axi_timer_02default:defaultZ20-847
º
$Parsing XDC File [%s] for cell '%s'
848*designutils2ª
¶/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc2default:default2:
&system_i/rst_processing_system7_0_100M2default:defaultZ20-848
≈
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ª
¶/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc2default:default2:
&system_i/rst_processing_system7_0_100M2default:defaultZ20-847
¬
$Parsing XDC File [%s] for cell '%s'
848*designutils2¡
¨/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc2default:default2:
&system_i/rst_processing_system7_0_100M2default:defaultZ20-848
À
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¡
¨/fs/student/ireton/Documents/project/project_1/project_1.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc2default:default2:
&system_i/rst_processing_system7_0_100M2default:defaultZ20-847
†
Parsing XDC File [%s]
179*designutils2j
V/fs/student/ireton/Documents/project/project_1/project_1.srcs/constrs_1/new/system.xdc2default:defaultZ20-179
©
Finished Parsing XDC File [%s]
178*designutils2j
V/fs/student/ireton/Documents/project/project_1/project_1.srcs/constrs_1/new/system.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:072default:default2
00:00:072default:default2
1078.4022default:default2
253.4452default:defaultZ17-268


End Record