# system info lphy_ss_top_streamtoblock_fft_DUT_0 on 2025.10.16.14:43:09
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for lphy_ss_top_streamtoblock_fft_DUT_0 on 2025.10.16.14:43:09
files:
filepath,kind,attributes,module,is_top
sim/lphy_ss_top_streamtoblock_fft_DUT_0.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,lphy_ss_top_streamtoblock_fft_DUT_0,true
streamtoblock_fft_DUT_10/sim/dspba_library_ver.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_safe_path_flat_ver.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_safe_path_flat.vhd,VHDL,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part0.hex,HEX,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000e_100MHz_mem_x_part1.hex,HEX,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part0.hex,HEX,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000le_60MHz_mem_x_part1.hex,HEX,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part0.hex,HEX,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000100MHz_mem_x_a_part1.hex,HEX,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part0.hex,HEX,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/busFabric_streamtoblock_fft_DUT_2ouisy506j6x6m6b6u0qu5xajz_streamtoblock_fft_DUT0000_60MHz_mem_x_a_part1.hex,HEX,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_rd_sub1_Finite_State_Machine.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_CPRemoval_Mem_wr_subsystem_Finite_State_Machine.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0000Finite_State_Machine.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Rising_0001Finite_State_Machine.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0000Finite_State_Machine.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0001Finite_State_Machine.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0002Finite_State_Machine.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0003Finite_State_Machine.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0004Finite_State_Machine.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_BRandSCSelect1_Transpo0005Finite_State_Machine.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_ComplexMixer.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_sinTable.hex,HEX,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_NCO_u0_cosTable.hex,HEX,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Scale.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_Subsystem.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_HCShift_pipe1.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXGainComp.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_RXScaling.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_a.hex,HEX,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_FFT_S2B_SignalProcessing_VFFT_btb_streamtoblock0000OptimizedDualMem_x_b.hex,HEX,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_ComplexMixer.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scalei.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_ComplexMixer_Scaleq.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_PhasorGenerate.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_Rising_edge_Finite_State_Machine.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
streamtoblock_fft_DUT_10/sim/streamtoblock_fft_DUT_S2B_FFT_PC_PhaseCompensation_lite_SOP_EOP_gen_falling_edge_Finite_State_Machine.sv,SYSTEM_VERILOG,,streamtoblock_fft_DUT,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
lphy_ss_top_streamtoblock_fft_DUT_0.streamtoblock_fft_DUT_0,streamtoblock_fft_DUT
