{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512874958496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512874958497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 00:02:38 2017 " "Processing started: Sun Dec 10 00:02:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512874958497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512874958497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512874958498 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512874958666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8bits-hardware " "Found design unit 1: reg8bits-hardware" {  } { { "components/reg8bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg8bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959040 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8bits " "Found entity 1: reg8bits" {  } { { "components/reg8bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq-hardware " "Found design unit 1: divisor_freq-hardware" {  } { { "components/divisor_freq.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/divisor_freq.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959040 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq " "Found entity 1: divisor_freq" {  } { { "components/divisor_freq.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/divisor_freq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparador_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/comparador_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_full-hardware " "Found design unit 1: comparador_full-hardware" {  } { { "components/comparador_full.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/comparador_full.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959041 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_full " "Found entity 1: comparador_full" {  } { { "components/comparador_full.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/comparador_full.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/BinToBCD_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/BinToBCD_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD_8bits-behavior " "Found design unit 1: BinToBCD_8bits-behavior" {  } { { "components/BinToBCD_8bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/BinToBCD_8bits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959042 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD_8bits " "Found entity 1: BinToBCD_8bits" {  } { { "components/BinToBCD_8bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/BinToBCD_8bits.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/comparador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_4bits-hardware " "Found design unit 1: comparador_4bits-hardware" {  } { { "components/comparador_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/comparador_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959042 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_4bits " "Found entity 1: comparador_4bits" {  } { { "components/comparador_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/comparador_4bits.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bin_to_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bin_to_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_disp-bin_to_disp " "Found design unit 1: bin_to_disp-bin_to_disp" {  } { { "components/bin_to_disp.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/bin_to_disp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959043 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_disp " "Found entity 1: bin_to_disp" {  } { { "components/bin_to_disp.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/bin_to_disp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bin2bcd_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bin2bcd_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd_12bit-bin2bcd_12bit " "Found design unit 1: bin2bcd_12bit-bin2bcd_12bit" {  } { { "components/bin2bcd_12bit.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/bin2bcd_12bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959043 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_12bit " "Found entity 1: bin2bcd_12bit" {  } { { "components/bin2bcd_12bit.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/bin2bcd_12bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/dp.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959044 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-bhv " "Found design unit 2: rf-bhv" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/dp.vhdl" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959044 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dp-rtl2 " "Found design unit 3: dp-rtl2" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/dp.vhdl" 191 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959044 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/dp.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959044 ""} { "Info" "ISGN_ENTITY_NAME" "2 rf " "Found entity 2: rf" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/dp.vhdl" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959044 ""} { "Info" "ISGN_ENTITY_NAME" "3 dp " "Found entity 3: dp" {  } { { "dp.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/dp.vhdl" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/ctrl.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959045 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/ctrl.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/cpu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959046 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/cpu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/FFJK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/FFJK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-hardware " "Found design unit 1: FFJK-hardware" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959047 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits-hardware " "Found design unit 1: reg4bits-hardware" {  } { { "components/reg4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959047 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "components/reg4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux8x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux8x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_4bits-config " "Found design unit 1: mux8x1_4bits-config" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959048 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_4bits " "Found entity 1: mux8x1_4bits" {  } { { "components/mux8x1_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux8x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-hardware " "Found design unit 1: FullAdder-hardware" {  } { { "components/FullAdder.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959049 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "components/FullAdder.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bits-hardware " "Found design unit 1: adder4bits-hardware" {  } { { "components/adder4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/adder4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959049 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bits " "Found entity 1: adder4bits" {  } { { "components/adder4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/adder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/subtractor4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/subtractor4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor4bits-hardware " "Found design unit 1: subtractor4bits-hardware" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/subtractor4bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959050 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor4bits " "Found entity 1: subtractor4bits" {  } { { "components/subtractor4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/subtractor4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_4bits-hardware " "Found design unit 1: mux2x1_4bits-hardware" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux2x1_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959051 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4bits " "Found entity 1: mux2x1_4bits" {  } { { "components/mux2x1_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux2x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux4x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux4x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_4bits-behavior " "Found design unit 1: mux4x1_4bits-behavior" {  } { { "components/mux4x1_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux4x1_4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959061 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4bits " "Found entity 1: mux4x1_4bits" {  } { { "components/mux4x1_4bits.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux4x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2x4-hardware " "Found design unit 1: decoder2x4-hardware" {  } { { "components/decoder2x4.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/decoder2x4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959062 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "components/decoder2x4.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/decoder2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/Vector_to_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/Vector_to_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vector_to_integer-behavior " "Found design unit 1: Vector_to_integer-behavior" {  } { { "components/Vector_to_integer.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/Vector_to_integer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959062 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vector_to_integer " "Found entity 1: Vector_to_integer" {  } { { "components/Vector_to_integer.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/Vector_to_integer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/opcode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/opcode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcode_decoder-hardware " "Found design unit 1: opcode_decoder-hardware" {  } { { "components/opcode_decoder.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/opcode_decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959063 ""} { "Info" "ISGN_ENTITY_NAME" "1 opcode_decoder " "Found entity 1: opcode_decoder" {  } { { "components/opcode_decoder.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/opcode_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg4bit_shiftable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg4bit_shiftable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bit_shiftable-hardware " "Found design unit 1: reg4bit_shiftable-hardware" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959064 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bit_shiftable " "Found entity 1: reg4bit_shiftable" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_1bit-hardware " "Found design unit 1: mux2x1_1bit-hardware" {  } { { "components/mux2x1_1bit.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux2x1_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959064 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_1bit " "Found entity 1: mux2x1_1bit" {  } { { "components/mux2x1_1bit.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512874959064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512874959064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg4bit_shiftable " "Elaborating entity \"reg4bit_shiftable\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512874959128 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux0_FF1 reg4bit_shiftable.vhd(47) " "Verilog HDL or VHDL warning at reg4bit_shiftable.vhd(47): object \"aux0_FF1\" assigned a value but never read" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512874959130 "|reg4bit_shiftable"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void reg4bit_shiftable.vhd(61) " "Verilog HDL or VHDL warning at reg4bit_shiftable.vhd(61): object \"void\" assigned a value but never read" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512874959130 "|reg4bit_shiftable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_1bit mux2x1_1bit:muxLFF0 " "Elaborating entity \"mux2x1_1bit\" for hierarchy \"mux2x1_1bit:muxLFF0\"" {  } { { "components/reg4bit_shiftable.vhd" "muxLFF0" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512874959142 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux2x1_1bit.vhd(21) " "VHDL Process Statement warning at mux2x1_1bit.vhd(21): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux2x1_1bit.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux2x1_1bit.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512874959143 "|reg4bit_shiftable|mux2x1_1bit:muxLFF0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux2x1_1bit.vhd(23) " "VHDL Process Statement warning at mux2x1_1bit.vhd(23): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux2x1_1bit.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/mux2x1_1bit.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512874959143 "|reg4bit_shiftable|mux2x1_1bit:muxLFF0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK FFJK:FF0 " "Elaborating entity \"FFJK\" for hierarchy \"FFJK:FF0\"" {  } { { "components/reg4bit_shiftable.vhd" "FF0" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512874959145 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FFJK:FF0\|aux FFJK:FF0\|aux~_emulated FFJK:FF0\|aux~1 " "Register \"FFJK:FF0\|aux\" is converted into an equivalent circuit using register \"FFJK:FF0\|aux~_emulated\" and latch \"FFJK:FF0\|aux~1\"" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512874959396 "|reg4bit_shiftable|FFJK:FF0|aux"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FFJK:FF1\|aux FFJK:FF1\|aux~_emulated FFJK:FF0\|aux~1 " "Register \"FFJK:FF1\|aux\" is converted into an equivalent circuit using register \"FFJK:FF1\|aux~_emulated\" and latch \"FFJK:FF0\|aux~1\"" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512874959396 "|reg4bit_shiftable|FFJK:FF1|aux"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FFJK:FF2\|aux FFJK:FF2\|aux~_emulated FFJK:FF0\|aux~1 " "Register \"FFJK:FF2\|aux\" is converted into an equivalent circuit using register \"FFJK:FF2\|aux~_emulated\" and latch \"FFJK:FF0\|aux~1\"" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512874959396 "|reg4bit_shiftable|FFJK:FF2|aux"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FFJK:FF3\|aux FFJK:FF3\|aux~_emulated FFJK:FF0\|aux~1 " "Register \"FFJK:FF3\|aux\" is converted into an equivalent circuit using register \"FFJK:FF3\|aux~_emulated\" and latch \"FFJK:FF0\|aux~1\"" {  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512874959396 "|reg4bit_shiftable|FFJK:FF3|aux"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1512874959396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512874959537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512874959537 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[1\] " "No output dependent on input pin \"input\[1\]\"" {  } { { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512874959579 "|reg4bit_shiftable|input[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1512874959579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512874959579 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512874959579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512874959579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512874959579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512874959587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 00:02:39 2017 " "Processing ended: Sun Dec 10 00:02:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512874959587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512874959587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512874959587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512874959587 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512874961045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512874961046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 00:02:40 2017 " "Processing started: Sun Dec 10 00:02:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512874961046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512874961046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512874961046 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1512874961066 ""}
{ "Info" "0" "" "Project  = processador" {  } {  } 0 0 "Project  = processador" 0 0 "Fitter" 0 0 1512874961067 ""}
{ "Info" "0" "" "Revision = processador" {  } {  } 0 0 "Revision = processador" 0 0 "Fitter" 0 0 1512874961067 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1512874961133 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "processador EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design processador" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1512874961194 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512874961360 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512874961370 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512874961507 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512874961507 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512874961513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512874961513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512874961513 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512874961513 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[1\] " "Pin input\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { input[1] } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 7 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Pin output\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { output[0] } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 14 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Pin output\[1\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { output[1] } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 14 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Pin output\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { output[2] } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 14 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Pin output\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { output[3] } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 14 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clear " "Pin clear not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { clear } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 9 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shft_r " "Pin shft_r not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { shft_r } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 12 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { shft_r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[0\] " "Pin input\[0\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { input[0] } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 7 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shft_l " "Pin shft_l not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { shft_l } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 13 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { shft_l } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { clk } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 8 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld " "Pin ld not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { ld } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 11 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set " "Pin set not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { set } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 10 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { set } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[2\] " "Pin input\[2\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { input[2] } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 7 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[3\] " "Pin input\[3\] not assigned to an exact location on the device" {  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { input[3] } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 7 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512874961535 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1512874961535 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1512874961622 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512874961623 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512874961623 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512874961625 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512874961632 ""}  } { { "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/linksnow/altera/13.0/quartus/linux64/pin_planner.ppl" { clk } } } { "components/reg4bit_shiftable.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/reg4bit_shiftable.vhd" 8 0 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512874961632 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FFJK:FF0\|aux~0  " "Automatically promoted node FFJK:FF0\|aux~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512874961632 ""}  } { { "components/FFJK.vhd" "" { Text "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/components/FFJK.vhd" 33 -1 0 } } { "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/linksnow/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FFJK:FF0|aux~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512874961632 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512874961667 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512874961667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512874961668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512874961668 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512874961669 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512874961669 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512874961669 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512874961669 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512874961669 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1512874961669 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512874961669 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 3.3V 9 4 0 " "Number of I/O pins in group: 13 (unused VREF, 3.3V VCCIO, 9 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1512874961671 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1512874961671 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512874961671 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512874961672 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512874961672 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512874961672 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512874961672 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1512874961672 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512874961672 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512874961677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512874961952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512874961985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512874961993 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512874962122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512874962122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512874962161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512874962423 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512874962423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512874962451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512874962453 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512874962453 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1512874962458 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512874962461 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512874962462 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512874962462 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512874962462 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512874962462 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1512874962462 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512874962498 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512874962504 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512874962539 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512874962651 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1512874962660 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/output_files/processador.fit.smsg " "Generated suppressed messages file /home/linksnow/workspace/pR0C3Ss0r/processor 3.75/output_files/processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512874962705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512874962756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 00:02:42 2017 " "Processing ended: Sun Dec 10 00:02:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512874962756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512874962756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512874962756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512874962756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512874964188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512874964189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 00:02:44 2017 " "Processing started: Sun Dec 10 00:02:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512874964189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512874964189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512874964189 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512874964527 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512874964538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512874964677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 00:02:44 2017 " "Processing ended: Sun Dec 10 00:02:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512874964677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512874964677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512874964677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512874964677 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512874964740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512874965909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512874965910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 00:02:45 2017 " "Processing started: Sun Dec 10 00:02:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512874965910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512874965910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador " "Command: quartus_sta processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512874965910 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1512874965933 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512874966038 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1512874966114 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1512874966121 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1512874966121 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966122 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966122 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512874966123 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1512874966127 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512874966129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.571 " "Worst-case setup slack is -0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.571        -1.456 clk  " "   -0.571        -1.456 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512874966129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.926 " "Worst-case hold slack is 0.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926         0.000 clk  " "    0.926         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512874966130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512874966130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512874966131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 clk  " "   -1.380        -5.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512874966131 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1512874966137 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1512874966138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.294 " "Worst-case setup slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294         0.000 clk  " "    0.294         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512874966145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.408 " "Worst-case hold slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408         0.000 clk  " "    0.408         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512874966146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512874966147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512874966148 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512874966148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 clk  " "   -1.380        -5.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512874966148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512874966148 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1512874966153 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512874966160 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512874966161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512874966176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 00:02:46 2017 " "Processing ended: Sun Dec 10 00:02:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512874966176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512874966176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512874966176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512874966176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512874967930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512874967931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 00:02:47 2017 " "Processing started: Sun Dec 10 00:02:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512874967931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512874967931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512874967932 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processador.vo /home/linksnow/workspace/pR0C3Ss0r/processor 3.75/simulation/modelsim/ simulation " "Generated file processador.vo in folder \"/home/linksnow/workspace/pR0C3Ss0r/processor 3.75/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512874968131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512874968155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 00:02:48 2017 " "Processing ended: Sun Dec 10 00:02:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512874968155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512874968155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512874968155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512874968155 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512874968210 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512874974946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512874974947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 00:02:54 2017 " "Processing started: Sun Dec 10 00:02:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512874974947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512874974947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp processador -c processador --netlist_type=sgate " "Command: quartus_rpp processador -c processador --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512874974947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512874974984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 00:02:54 2017 " "Processing ended: Sun Dec 10 00:02:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512874974984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512874974984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512874974984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1512874974984 ""}
