{
  "processor": "National MM6701",
  "manufacturer": "National",
  "year": 1974,
  "schema_version": "1.0",
  "source": "National Semiconductor MM6701 datasheet, 4-bit bit-slice ALU documentation",
  "instruction_count": 24,
  "instructions": [
    {"mnemonic": "ADD", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "4-bit add A+B"},
    {"mnemonic": "ADDC", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Add with carry A+B+Cin"},
    {"mnemonic": "SUB", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Subtract A-B"},
    {"mnemonic": "SUBC", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Subtract with borrow"},
    {"mnemonic": "INC", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Increment A+1"},
    {"mnemonic": "DEC", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Decrement A-1"},
    {"mnemonic": "AND", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical AND"},
    {"mnemonic": "OR", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical OR"},
    {"mnemonic": "XOR", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical XOR"},
    {"mnemonic": "NOT", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Complement"},
    {"mnemonic": "PASS_A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Pass A input through"},
    {"mnemonic": "PASS_B", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Pass B input through"},
    {"mnemonic": "SHL", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Shift left"},
    {"mnemonic": "SHR", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Shift right"},
    {"mnemonic": "ZERO", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Output zero"},
    {"mnemonic": "ONES", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Output all ones"},
    {"mnemonic": "NEG", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Two's complement negate"},
    {"mnemonic": "ABS", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Absolute value"},
    {"mnemonic": "CMP", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Compare A and B"},
    {"mnemonic": "ROL", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Rotate left"},
    {"mnemonic": "ROR", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Rotate right"},
    {"mnemonic": "NAND", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical NAND"},
    {"mnemonic": "NOR", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical NOR"},
    {"mnemonic": "XNOR", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical XNOR"}
  ]
}
