

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Fri Jul 24 18:21:56 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_simple
* Solution:       binaria_normal
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  769|    1|  769|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  768|  768|         3|          -|          -|   256|    no    |
        |- Loop 2  |  768|  768|         3|          -|          -|   256|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fatherSearch_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %fatherSearch)"   --->   Operation 8 'read' 'fatherSearch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%relationship_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %relationship_V)"   --->   Operation 9 'read' 'relationship_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nodo_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %nodo_V)"   --->   Operation 10 'read' 'nodo_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.88ns)   --->   "%icmp_ln25 = icmp eq i11 %nodo_V_read, 1" [cam_simple/cam.cpp:25]   --->   Operation 11 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.97ns)   --->   "%and_ln25 = and i1 %icmp_ln25, %fatherSearch_read" [cam_simple/cam.cpp:25]   --->   Operation 12 'and' 'and_ln25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %and_ln25, label %1, label %2" [cam_simple/cam.cpp:25]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.95ns)   --->   "%icmp_ln35_1 = icmp ne i2 %relationship_V_read, 0" [cam_simple/cam.cpp:35]   --->   Operation 14 'icmp' 'icmp_ln35_1' <Predicate = (!and_ln25)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %fatherSearch_read, label %.preheader329.preheader, label %.preheader.preheader" [cam_simple/cam.cpp:29]   --->   Operation 15 'br' <Predicate = (!and_ln25)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:39]   --->   Operation 16 'br' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader329" [cam_simple/cam.cpp:30]   --->   Operation 17 'br' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_simple/cam.cpp:26]   --->   Operation 18 'write' <Predicate = (and_ln25)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br label %9" [cam_simple/cam.cpp:27]   --->   Operation 19 'br' <Predicate = (and_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i1_0 = phi i10 [ %i_1, %._crit_edge339 ], [ 0, %.preheader.preheader ]"   --->   Operation 20 'phi' 'i1_0' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %i1_0, i32 9)" [cam_simple/cam.cpp:39]   --->   Operation 21 'bitselect' 'tmp_1' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 22 'speclooptripcount' 'empty_6' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.loopexit.loopexit, label %6" [cam_simple/cam.cpp:39]   --->   Operation 23 'br' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %i1_0 to i64" [cam_simple/cam.cpp:41]   --->   Operation 24 'zext' 'zext_ln41' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tree_V_addr_2 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln41" [cam_simple/cam.cpp:41]   --->   Operation 25 'getelementptr' 'tree_V_addr_2' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_2, align 4" [cam_simple/cam.cpp:41]   --->   Operation 26 'load' 'valor_V_1' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i10 %i1_0 to i9" [cam_simple/cam.cpp:39]   --->   Operation 27 'trunc' 'trunc_ln39' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln42 = or i9 %trunc_ln39, 1" [cam_simple/cam.cpp:42]   --->   Operation 28 'or' 'or_ln42' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i9 %or_ln42 to i64" [cam_simple/cam.cpp:42]   --->   Operation 29 'zext' 'zext_ln42' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tree_V_addr_3 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln42" [cam_simple/cam.cpp:42]   --->   Operation 30 'getelementptr' 'tree_V_addr_3' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%valor2_V_1 = load i24* %tree_V_addr_3, align 4" [cam_simple/cam.cpp:42]   --->   Operation 31 'load' 'valor2_V_1' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 32 'br' <Predicate = (!and_ln25 & !fatherSearch_read & tmp_1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ %i, %._crit_edge335 ], [ 0, %.preheader329.preheader ]"   --->   Operation 33 'phi' 'i_0' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %i_0, i32 9)" [cam_simple/cam.cpp:30]   --->   Operation 34 'bitselect' 'tmp' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 35 'speclooptripcount' 'empty_5' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.loopexit.loopexit53, label %3" [cam_simple/cam.cpp:30]   --->   Operation 36 'br' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %i_0 to i64" [cam_simple/cam.cpp:31]   --->   Operation 37 'zext' 'zext_ln31' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tree_V_addr = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln31" [cam_simple/cam.cpp:31]   --->   Operation 38 'getelementptr' 'tree_V_addr' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:31]   --->   Operation 39 'load' 'valor_V' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i10 %i_0 to i9" [cam_simple/cam.cpp:30]   --->   Operation 40 'trunc' 'trunc_ln30' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln32 = or i9 %trunc_ln30, 1" [cam_simple/cam.cpp:32]   --->   Operation 41 'or' 'or_ln32' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %or_ln32 to i64" [cam_simple/cam.cpp:32]   --->   Operation 42 'zext' 'zext_ln32' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tree_V_addr_1 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln32" [cam_simple/cam.cpp:32]   --->   Operation 43 'getelementptr' 'tree_V_addr_1' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%valor2_V = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:32]   --->   Operation 44 'load' 'valor2_V' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 45 'br' <Predicate = (!and_ln25 & fatherSearch_read & tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_simple/cam.cpp:49]   --->   Operation 46 'write' <Predicate = (!and_ln25 & fatherSearch_read & tmp) | (!and_ln25 & !fatherSearch_read & tmp_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %9" [cam_simple/cam.cpp:50]   --->   Operation 47 'br' <Predicate = (!and_ln25 & fatherSearch_read & tmp) | (!and_ln25 & !fatherSearch_read & tmp_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [cam_simple/cam.cpp:50]   --->   Operation 48 'ret' <Predicate = (fatherSearch_read & tmp) | (!fatherSearch_read & tmp_1) | (and_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_2, align 4" [cam_simple/cam.cpp:41]   --->   Operation 49 'load' 'valor_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%valor2_V_1 = load i24* %tree_V_addr_3, align 4" [cam_simple/cam.cpp:42]   --->   Operation 50 'load' 'valor2_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%compare_node_min_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 13, i32 23)" [cam_simple/cam.cpp:43]   --->   Operation 51 'partselect' 'compare_node_min_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%compare_node_max_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V_1, i32 13, i32 23)" [cam_simple/cam.cpp:44]   --->   Operation 52 'partselect' 'compare_node_max_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.88ns)   --->   "%icmp_ln45 = icmp ne i11 %compare_node_min_V_1, %nodo_V_read" [cam_simple/cam.cpp:45]   --->   Operation 53 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.97ns)   --->   "%or_ln45 = or i1 %icmp_ln45, %icmp_ln35_1" [cam_simple/cam.cpp:45]   --->   Operation 54 'or' 'or_ln45' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %or_ln45, label %._crit_edge337, label %7" [cam_simple/cam.cpp:45]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 2, i32 12)" [cam_simple/cam.cpp:45]   --->   Operation 56 'partselect' 'tmp_V_1' <Predicate = (!or_ln45)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_1)" [cam_simple/cam.cpp:45]   --->   Operation 57 'write' <Predicate = (!or_ln45)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge337" [cam_simple/cam.cpp:45]   --->   Operation 58 'br' <Predicate = (!or_ln45)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.88ns)   --->   "%icmp_ln46 = icmp ne i11 %compare_node_max_V_1, %nodo_V_read" [cam_simple/cam.cpp:46]   --->   Operation 59 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.97ns)   --->   "%or_ln46 = or i1 %icmp_ln46, %icmp_ln35_1" [cam_simple/cam.cpp:46]   --->   Operation 60 'or' 'or_ln46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %or_ln46, label %._crit_edge339, label %8" [cam_simple/cam.cpp:46]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V_1, i32 2, i32 12)" [cam_simple/cam.cpp:46]   --->   Operation 62 'partselect' 'tmp_V_3' <Predicate = (!or_ln46)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 63 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_3)" [cam_simple/cam.cpp:46]   --->   Operation 63 'write' <Predicate = (!or_ln46)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %._crit_edge339" [cam_simple/cam.cpp:46]   --->   Operation 64 'br' <Predicate = (!or_ln46)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i1_0, 2" [cam_simple/cam.cpp:39]   --->   Operation 65 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:39]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 6.88>
ST_5 : Operation 67 [1/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:31]   --->   Operation 67 'load' 'valor_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%valor2_V = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:32]   --->   Operation 68 'load' 'valor2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%compare_node_min_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 2, i32 12)" [cam_simple/cam.cpp:33]   --->   Operation 69 'partselect' 'compare_node_min_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%compare_node_max_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V, i32 2, i32 12)" [cam_simple/cam.cpp:34]   --->   Operation 70 'partselect' 'compare_node_max_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.88ns)   --->   "%icmp_ln35 = icmp ne i11 %compare_node_min_V, %nodo_V_read" [cam_simple/cam.cpp:35]   --->   Operation 71 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.97ns)   --->   "%or_ln35 = or i1 %icmp_ln35, %icmp_ln35_1" [cam_simple/cam.cpp:35]   --->   Operation 72 'or' 'or_ln35' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %or_ln35, label %._crit_edge, label %4" [cam_simple/cam.cpp:35]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 13, i32 23)" [cam_simple/cam.cpp:35]   --->   Operation 74 'partselect' 'tmp_V' <Predicate = (!or_ln35)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [cam_simple/cam.cpp:35]   --->   Operation 75 'write' <Predicate = (!or_ln35)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %._crit_edge" [cam_simple/cam.cpp:35]   --->   Operation 76 'br' <Predicate = (!or_ln35)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.88ns)   --->   "%icmp_ln36 = icmp ne i11 %compare_node_max_V, %nodo_V_read" [cam_simple/cam.cpp:36]   --->   Operation 77 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln36 = or i1 %icmp_ln36, %icmp_ln35_1" [cam_simple/cam.cpp:36]   --->   Operation 78 'or' 'or_ln36' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %or_ln36, label %._crit_edge335, label %5" [cam_simple/cam.cpp:36]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V, i32 13, i32 23)" [cam_simple/cam.cpp:36]   --->   Operation 80 'partselect' 'tmp_V_2' <Predicate = (!or_ln36)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.63>
ST_6 : Operation 81 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_2)" [cam_simple/cam.cpp:36]   --->   Operation 81 'write' <Predicate = (!or_ln36)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br label %._crit_edge335" [cam_simple/cam.cpp:36]   --->   Operation 82 'br' <Predicate = (!or_ln36)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 2" [cam_simple/cam.cpp:30]   --->   Operation 83 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader329" [cam_simple/cam.cpp:30]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tree_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ nodo_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relationship_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fatherSearch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specinterface    ) [ 0000000]
fatherSearch_read    (read             ) [ 0111111]
relationship_V_read  (read             ) [ 0000000]
nodo_V_read          (read             ) [ 0011111]
icmp_ln25            (icmp             ) [ 0000000]
and_ln25             (and              ) [ 0111111]
br_ln25              (br               ) [ 0000000]
icmp_ln35_1          (icmp             ) [ 0011111]
br_ln29              (br               ) [ 0000000]
br_ln39              (br               ) [ 0111111]
br_ln30              (br               ) [ 0111111]
write_ln26           (write            ) [ 0000000]
br_ln27              (br               ) [ 0000000]
i1_0                 (phi              ) [ 0011111]
tmp_1                (bitselect        ) [ 0011111]
empty_6              (speclooptripcount) [ 0000000]
br_ln39              (br               ) [ 0000000]
zext_ln41            (zext             ) [ 0000000]
tree_V_addr_2        (getelementptr    ) [ 0001000]
trunc_ln39           (trunc            ) [ 0000000]
or_ln42              (or               ) [ 0000000]
zext_ln42            (zext             ) [ 0000000]
tree_V_addr_3        (getelementptr    ) [ 0001000]
br_ln0               (br               ) [ 0000000]
i_0                  (phi              ) [ 0011111]
tmp                  (bitselect        ) [ 0011111]
empty_5              (speclooptripcount) [ 0000000]
br_ln30              (br               ) [ 0000000]
zext_ln31            (zext             ) [ 0000000]
tree_V_addr          (getelementptr    ) [ 0000010]
trunc_ln30           (trunc            ) [ 0000000]
or_ln32              (or               ) [ 0000000]
zext_ln32            (zext             ) [ 0000000]
tree_V_addr_1        (getelementptr    ) [ 0000010]
br_ln0               (br               ) [ 0000000]
write_ln49           (write            ) [ 0000000]
br_ln50              (br               ) [ 0000000]
ret_ln50             (ret              ) [ 0000000]
valor_V_1            (load             ) [ 0000000]
valor2_V_1           (load             ) [ 0000000]
compare_node_min_V_1 (partselect       ) [ 0000000]
compare_node_max_V_1 (partselect       ) [ 0000000]
icmp_ln45            (icmp             ) [ 0000000]
or_ln45              (or               ) [ 0011111]
br_ln45              (br               ) [ 0000000]
tmp_V_1              (partselect       ) [ 0000000]
write_ln45           (write            ) [ 0000000]
br_ln45              (br               ) [ 0000000]
icmp_ln46            (icmp             ) [ 0000000]
or_ln46              (or               ) [ 0011111]
br_ln46              (br               ) [ 0000000]
tmp_V_3              (partselect       ) [ 0000100]
write_ln46           (write            ) [ 0000000]
br_ln46              (br               ) [ 0000000]
i_1                  (add              ) [ 0111111]
br_ln39              (br               ) [ 0111111]
valor_V              (load             ) [ 0000000]
valor2_V             (load             ) [ 0000000]
compare_node_min_V   (partselect       ) [ 0000000]
compare_node_max_V   (partselect       ) [ 0000000]
icmp_ln35            (icmp             ) [ 0000000]
or_ln35              (or               ) [ 0011111]
br_ln35              (br               ) [ 0000000]
tmp_V                (partselect       ) [ 0000000]
write_ln35           (write            ) [ 0000000]
br_ln35              (br               ) [ 0000000]
icmp_ln36            (icmp             ) [ 0000000]
or_ln36              (or               ) [ 0011111]
br_ln36              (br               ) [ 0000000]
tmp_V_2              (partselect       ) [ 0000001]
write_ln36           (write            ) [ 0000000]
br_ln36              (br               ) [ 0000000]
i                    (add              ) [ 0111111]
br_ln30              (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tree_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nodo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodo_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="relationship_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relationship_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fatherSearch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fatherSearch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="fatherSearch_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fatherSearch_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="relationship_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="2" slack="0"/>
<pin id="69" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relationship_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="nodo_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="11" slack="0"/>
<pin id="75" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nodo_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="11" slack="0"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/1 write_ln49/2 write_ln45/3 write_ln46/4 write_ln35/5 write_ln36/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tree_V_addr_2_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="24" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_2/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="24" slack="0"/>
<pin id="109" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="valor_V_1/2 valor2_V_1/2 valor_V/2 valor2_V/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tree_V_addr_3_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="24" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="9" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_3/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tree_V_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="24" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="10" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tree_V_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="24" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="9" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_1/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i1_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="1"/>
<pin id="129" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="i1_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="1" slack="1"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="1"/>
<pin id="141" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="24" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="0" index="3" bw="6" slack="0"/>
<pin id="156" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_min_V_1/3 tmp_V/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="0" index="3" bw="6" slack="0"/>
<pin id="167" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_max_V_1/3 tmp_V_2/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_V_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="24" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="0" index="3" bw="5" slack="0"/>
<pin id="177" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="compare_node_min_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="0" index="1" bw="24" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="0" index="3" bw="5" slack="0"/>
<pin id="188" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_min_V/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_V_3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="24" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="0" index="3" bw="5" slack="0"/>
<pin id="198" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="compare_node_max_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="24" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="0" index="3" bw="5" slack="0"/>
<pin id="208" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="compare_node_max_V/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln25_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln25_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln35_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="10" slack="0"/>
<pin id="234" dir="0" index="2" bw="5" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln41_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln39_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln42_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln42_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln31_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln30_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="or_ln32_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln32_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln45_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="11" slack="2"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="or_ln45_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="2"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln46_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="0" index="1" bw="11" slack="2"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="or_ln46_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="2"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="i_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="2"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln35_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="0" index="1" bw="11" slack="2"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln35_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="2"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln36_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="2"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="or_ln36_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="2"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="2"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="339" class="1005" name="fatherSearch_read_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fatherSearch_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="nodo_V_read_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="2"/>
<pin id="345" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="nodo_V_read "/>
</bind>
</comp>

<comp id="351" class="1005" name="and_ln25_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln25 "/>
</bind>
</comp>

<comp id="355" class="1005" name="icmp_ln35_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="2"/>
<pin id="357" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln35_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tree_V_addr_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="1"/>
<pin id="368" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tree_V_addr_3_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="1"/>
<pin id="373" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_3 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tree_V_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="1"/>
<pin id="381" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="tree_V_addr_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="1"/>
<pin id="386" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="or_ln46_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln46 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_V_3_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="1"/>
<pin id="398" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="401" class="1005" name="i_1_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="1"/>
<pin id="403" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="or_ln36_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln36 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_V_2_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="1"/>
<pin id="415" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="418" class="1005" name="i_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="1"/>
<pin id="420" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="46" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="93" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="161"><net_src comp="151" pin="4"/><net_sink comp="78" pin=2"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="93" pin="7"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="93" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="182"><net_src comp="172" pin="4"/><net_sink comp="78" pin=2"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="93" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="93" pin="7"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="56" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="93" pin="7"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="56" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="217"><net_src comp="72" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="60" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="66" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="131" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="131" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="247"><net_src comp="131" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="143" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="143" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="275"><net_src comp="143" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="291"><net_src comp="151" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="162" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="127" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="58" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="183" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="203" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="139" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="58" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="60" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="72" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="354"><net_src comp="219" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="225" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="369"><net_src comp="86" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="374"><net_src comp="99" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="382"><net_src comp="111" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="387"><net_src comp="119" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="395"><net_src comp="302" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="193" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="404"><net_src comp="307" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="412"><net_src comp="328" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="162" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="421"><net_src comp="333" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_V | {1 2 3 4 5 6 }
 - Input state : 
	Port: busqueda_cam : tree_V | {2 3 5 }
	Port: busqueda_cam : nodo_V | {1 }
	Port: busqueda_cam : relationship_V | {1 }
	Port: busqueda_cam : fatherSearch | {1 }
  - Chain level:
	State 1
		and_ln25 : 1
		br_ln25 : 1
	State 2
		tmp_1 : 1
		br_ln39 : 2
		zext_ln41 : 1
		tree_V_addr_2 : 2
		valor_V_1 : 3
		trunc_ln39 : 1
		or_ln42 : 2
		zext_ln42 : 2
		tree_V_addr_3 : 3
		valor2_V_1 : 4
		tmp : 1
		br_ln30 : 2
		zext_ln31 : 1
		tree_V_addr : 2
		valor_V : 3
		trunc_ln30 : 1
		or_ln32 : 2
		zext_ln32 : 2
		tree_V_addr_1 : 3
		valor2_V : 4
	State 3
		compare_node_min_V_1 : 1
		compare_node_max_V_1 : 1
		icmp_ln45 : 2
		or_ln45 : 3
		br_ln45 : 3
		tmp_V_1 : 1
		write_ln45 : 2
		icmp_ln46 : 2
		or_ln46 : 3
		br_ln46 : 3
		tmp_V_3 : 1
	State 4
	State 5
		compare_node_min_V : 1
		compare_node_max_V : 1
		icmp_ln35 : 2
		or_ln35 : 3
		br_ln35 : 3
		tmp_V : 1
		write_ln35 : 2
		icmp_ln36 : 2
		or_ln36 : 3
		br_ln36 : 3
		tmp_V_2 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln25_fu_213        |    0    |    13   |
|          |       icmp_ln35_1_fu_225       |    0    |    8    |
|   icmp   |        icmp_ln45_fu_287        |    0    |    13   |
|          |        icmp_ln46_fu_297        |    0    |    13   |
|          |        icmp_ln35_fu_313        |    0    |    13   |
|          |        icmp_ln36_fu_323        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    add   |           i_1_fu_307           |    0    |    14   |
|          |            i_fu_333            |    0    |    14   |
|----------|--------------------------------|---------|---------|
|          |         or_ln42_fu_248         |    0    |    0    |
|          |         or_ln32_fu_276         |    0    |    0    |
|    or    |         or_ln45_fu_292         |    0    |    2    |
|          |         or_ln46_fu_302         |    0    |    2    |
|          |         or_ln35_fu_318         |    0    |    2    |
|          |         or_ln36_fu_328         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln25_fu_219        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  fatherSearch_read_read_fu_60  |    0    |    0    |
|   read   | relationship_V_read_read_fu_66 |    0    |    0    |
|          |     nodo_V_read_read_fu_72     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |         grp_write_fu_78        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_151           |    0    |    0    |
|          |           grp_fu_162           |    0    |    0    |
|partselect|         tmp_V_1_fu_172         |    0    |    0    |
|          |    compare_node_min_V_fu_183   |    0    |    0    |
|          |         tmp_V_3_fu_193         |    0    |    0    |
|          |    compare_node_max_V_fu_203   |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|          tmp_1_fu_231          |    0    |    0    |
|          |           tmp_fu_259           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln41_fu_239        |    0    |    0    |
|   zext   |        zext_ln42_fu_254        |    0    |    0    |
|          |        zext_ln31_fu_267        |    0    |    0    |
|          |        zext_ln32_fu_282        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln39_fu_244       |    0    |    0    |
|          |        trunc_ln30_fu_272       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   111   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     and_ln25_reg_351    |    1   |
|fatherSearch_read_reg_339|    1   |
|       i1_0_reg_127      |   10   |
|       i_0_reg_139       |   10   |
|       i_1_reg_401       |   10   |
|        i_reg_418        |   10   |
|   icmp_ln35_1_reg_355   |    1   |
|   nodo_V_read_reg_343   |   11   |
|     or_ln36_reg_409     |    1   |
|     or_ln46_reg_392     |    1   |
|     tmp_V_2_reg_413     |   11   |
|     tmp_V_3_reg_396     |   11   |
|  tree_V_addr_1_reg_384  |   10   |
|  tree_V_addr_2_reg_366  |   10   |
|  tree_V_addr_3_reg_371  |   10   |
|   tree_V_addr_reg_379   |   10   |
+-------------------------+--------+
|          Total          |   118  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_78 |  p2  |   5  |  11  |   55   ||    27   |
| grp_access_fu_93 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_93 |  p2  |   4  |   0  |    0   ||    21   |
|   i1_0_reg_127   |  p0  |   2  |  10  |   20   ||    9    |
|    i_0_reg_139   |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   135  || 9.16525 ||    87   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   111  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   87   |
|  Register |    -   |   118  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   118  |   198  |
+-----------+--------+--------+--------+
