#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 13 01:24:17 2021
# Process ID: 1936
# Current directory: C:/Users/endle/Desktop/VHDL/SLN/Moudlar5_up_JKFF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15916 C:\Users\endle\Desktop\VHDL\SLN\Moudlar5_up_JKFF\Moudlar5_up_JKFF.xpr
# Log file: C:/Users/endle/Desktop/VHDL/SLN/Moudlar5_up_JKFF/vivado.log
# Journal file: C:/Users/endle/Desktop/VHDL/SLN/Moudlar5_up_JKFF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/endle/Desktop/VHDL/SLN/Moudlar5_up_JKFF/Moudlar5_up_JKFF.xpr
update_compile_order -fileset sources_1
launch_simulation
source TB_m7_upcounter.tcl
close_sim
close_project
open_project C:/Users/endle/Desktop/VHDL/SLN/Modulo6_updown_withReset/Modulo6_updown_withReset.xpr
update_compile_order -fileset sources_1
launch_simulation
source TB_modulo6_Up_Down.tcl
close_sim
close_project
open_project C:/Users/endle/Desktop/VHDL/SLN/SequentialDetector_3consecutive/SequentialDetector_3consecutive.xpr
update_compile_order -fileset sources_1
launch_simulation
source TB_m7_upcounter.tcl
close_sim
close_project
create_project project_6 C:/Users/endle/project_6 -part xc7k70tfbv676-1
file mkdir C:/Users/endle/project_6/project_6.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open C:/Users/endle/project_6/project_6.srcs/sources_1/new/pro1.vhd w ]
add_files C:/Users/endle/project_6/project_6.srcs/sources_1/new/pro1.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/endle/project_6/project_6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/endle/project_6/project_6.srcs/sim_1/new/pro_tb.vhd w ]
add_files -fileset sim_1 C:/Users/endle/project_6/project_6.srcs/sim_1/new/pro_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source tb_VHDL_Moore_FSM_Sequence_Detector.tcl
close_sim
launch_simulation
source tb_VHDL_Moore_FSM_Sequence_Detector.tcl
close_sim
close_project
open_project C:/Users/endle/Desktop/VHDL/SLN/Moudlar5_up_JKFF/Moudlar5_up_JKFF.xpr
update_compile_order -fileset sources_1
launch_simulation
source TB_m7_upcounter.tcl
close_sim
launch_simulation
source TB_m7_upcounter.tcl
close_sim
launch_simulation
source TB_m7_upcounter.tcl
close_sim
