Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt

MAX+plus II Compiler Report File
Version 9.4 12/10/1999
Compiled: 02/07/2000 12:20:03

Copyright (C) 1988-1999 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

bb_latch  EPM3064ALC44-10  16       14       0      52      8           81 %

User Pins:                 16       14       0  



Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt

** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPM3064ALC44-10 are preliminary


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

bb_latch@2                        a12
bb_latch@1                        a13
bb_latch@44                       a14
bb_latch@43                       CLK
bb_latch@39                       D0
bb_latch@37                       D1
bb_latch@34                       D2
bb_latch@33                       D3
bb_latch@31                       D4
bb_latch@29                       D5
bb_latch@28                       D6
bb_latch@27                       D7
bb_latch@4                        g
bb_latch@26                       HPULSE
bb_latch@40                       load
bb_latch@24                       load1
bb_latch@21                       load2
bb_latch@5                        P0
bb_latch@6                        P1
bb_latch@8                        P2
bb_latch@9                        P3
bb_latch@11                       P4
bb_latch@12                       P5
bb_latch@14                       P6
bb_latch@16                       P7
bb_latch@18                       P8
bb_latch@19                       P9
bb_latch@20                       P10
bb_latch@41                       SELBBx
bb_latch@25                       SELBURST


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt

** FILE HIERARCHY **



|latch:16|
|74138:34|


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt
bb_latch

***** Logic for device 'bb_latch' compiled without errors.




Device: EPM3064ALC44-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF



Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt
bb_latch

** ERROR SUMMARY **

Info: Chip 'bb_latch' in device 'EPM3064ALC44-10' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                               
                                               
                       V                 S     
                       C                 E     
                       C                 L  l  
                       I  a  a  a  C  G  B  o  
              P  P     N  1  1  1  L  N  B  a  
              1  0  g  T  2  3  4  K  D  x  d  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
    #TDI |  7                                39 | D0 
      P2 |  8                                38 | #TDO 
      P3 |  9                                37 | D1 
     GND | 10                                36 | GND 
      P4 | 11                                35 | VCCIO 
      P5 | 12        EPM3064ALC44-10         34 | D2 
    #TMS | 13                                33 | D3 
      P6 | 14                                32 | #TCK 
   VCCIO | 15                                31 | D4 
      P7 | 16                                30 | GND 
     GND | 17                                29 | D5 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              P  P  P  l  G  V  l  S  H  D  D  
              8  9  1  o  N  C  o  E  P  7  6  
                    0  a  D  C  a  L  U        
                       d     I  d  B  L        
                       2     N  1  U  S        
                             T     R  E        
                                   S           
                                   T           


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt
bb_latch

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)   8/ 8(100%)   3/16( 18%)  24/36( 66%) 
B:    LC17 - LC32    16/16(100%)   7/ 7(100%)   2/16( 12%)  26/36( 72%) 
C:    LC33 - LC48    16/16(100%)   8/ 8(100%)   3/16( 18%)  11/36( 30%) 
D:    LC49 - LC64     4/16( 25%)   7/ 7(100%)   0/16(  0%)   9/36( 25%) 


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            30/30     (100%)
Total logic cells used:                         52/64     ( 81%)
Total shareable expanders used:                  8/64     ( 12%)
Total Turbo logic cells used:                   52/64     ( 81%)
Total shareable expanders not available (n/a):   0/64     (  0%)
Average fan-in:                                  4.75
Total fan-in:                                   247

Total input pins required:                      16
Total output pins required:                     14
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     52
Total flipflops required:                       50
Total product terms required:                  107
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           3

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt
bb_latch

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   2      -   -       INPUT               0      0   0    0    0    3   19  a12
   1      -   -       INPUT               0      0   0    0    0    3   19  a13
  44      -   -       INPUT               0      0   0    0    0    3   19  a14
  43      -   -       INPUT  G            0      0   0    0    0    0    0  CLK
  39   (57)  (D)      INPUT               0      0   0    0    0    0    3  D0
  37   (53)  (D)      INPUT               0      0   0    0    0    0    3  D1
  34   (51)  (D)      INPUT               0      0   0    0    0    0    3  D2
  33   (49)  (D)      INPUT               0      0   0    0    0    0    2  D3
  31   (46)  (C)      INPUT               0      0   0    0    0    0    2  D4
  29   (41)  (C)      INPUT               0      0   0    0    0    0    2  D5
  28   (40)  (C)      INPUT               0      0   0    0    0    0    2  D6
  27   (37)  (C)      INPUT               0      0   0    0    0    1    2  D7
  26   (36)  (C)      INPUT               0      0   0    0    0    0   19  HPULSE
  40   (62)  (D)      INPUT               0      0   0    0    0    3   19  load
  41   (64)  (D)      INPUT               0      0   0    0    0    3   19  SELBBx
  25   (35)  (C)      INPUT               0      0   0    0    0   11    0  SELBURST


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt
bb_latch

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   4     16    A         FF      t        1      1   0    6    0    0    0  g
  24     33    C     OUTPUT      t        0      0   0    5    0    0    0  load1
  21     17    B     OUTPUT      t        0      0   0    5    0    0    0  load2
   5     14    A         FF   +  t        0      0   0    1    1    0    0  P0
   6     11    A         FF   +  t        0      0   0    1    1    0    0  P1
   8      5    A         FF   +  t        0      0   0    1    1    0    0  P2
   9      4    A         FF   +  t        0      0   0    1    2    0    0  P3
  11      3    A         FF   +  t        0      0   0    1    2    0    0  P4
  12      1    A         FF   +  t        0      0   0    1    2    0    0  P5
  14     30    B         FF   +  t        0      0   0    1    2    0    0  P6
  16     25    B         FF   +  t        0      0   0    1    2    0    0  P7
  18     21    B         FF   +  t        0      0   0    1    2    0    0  P8
  19     20    B         FF   +  t        0      0   0    1    2    0    0  P9
  20     19    B         FF   +  t        0      0   0    1    2    0    0  P10


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt
bb_latch

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (33)    49    D       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|libufb3
   -     61    D       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|libufb4
   -      9    A       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|libufb5
   -     59    D       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|libufb6
 (39)    57    D       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|libufb7
   -     28    B       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|libufb8
   -     27    B       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|libufb9
   -     23    B       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|libufb10
 (28)    40    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|libuf0
 (29)    41    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|libuf1
   -     47    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|libuf2
 (32)    48    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|libuf3
   -     43    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|libuf4
   -     44    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|libuf5
   -     31    B       DFFE      t        1      1   0    6    0    0    1  |latch:16|libuf6
   -     10    A       DFFE      t        1      1   0    6    0    0    1  |latch:16|libuf7
   -     15    A       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|subufb0
   -     12    A       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|subufb1
   -     13    A       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|subufb2
   -      6    A       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|subufb3
   -      2    A       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|subufb4
   -      7    A       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|subufb5
 (13)    32    B       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|subufb6
   -     29    B       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|subufb7
   -     22    B       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|subufb8
   -     18    B       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|subufb9
   -     24    B       DFFE   +  t        0      0   0    1    2    1    1  |latch:16|subufb10
 (31)    46    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|subuf0
   -     38    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|subuf1
 (27)    37    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|subuf2
 (26)    36    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|subuf3
 (25)    35    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|subuf4
   -     45    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|subuf5
   -     26    B       DFFE      t        1      1   0    6    0    0    1  |latch:16|subuf6
  (7)     8    A       DFFE      t        1      1   0    6    0    0    1  |latch:16|subuf7
   -     39    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|subuf8
   -     42    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|subuf9
   -     34    C       DFFE      t        1      1   0    6    0    0    1  |latch:16|subuf10


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt
bb_latch

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC16 g
        | +----------------------------- LC9 |latch:16|libufb5
        | | +--------------------------- LC10 |latch:16|libuf7
        | | | +------------------------- LC15 |latch:16|subufb0
        | | | | +----------------------- LC12 |latch:16|subufb1
        | | | | | +--------------------- LC13 |latch:16|subufb2
        | | | | | | +------------------- LC6 |latch:16|subufb3
        | | | | | | | +----------------- LC2 |latch:16|subufb4
        | | | | | | | | +--------------- LC7 |latch:16|subufb5
        | | | | | | | | | +------------- LC8 |latch:16|subuf7
        | | | | | | | | | | +----------- LC14 P0
        | | | | | | | | | | | +--------- LC11 P1
        | | | | | | | | | | | | +------- LC5 P2
        | | | | | | | | | | | | | +----- LC4 P3
        | | | | | | | | | | | | | | +--- LC3 P4
        | | | | | | | | | | | | | | | +- LC1 P5
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC9  -> - * - - - - - - - - - - - - - * | * - - - | <-- |latch:16|libufb5
LC15 -> - - - * - - - - - - * - - - - - | * - - - | <-- |latch:16|subufb0
LC12 -> - - - - * - - - - - - * - - - - | * - - - | <-- |latch:16|subufb1
LC13 -> - - - - - * - - - - - - * - - - | * - - - | <-- |latch:16|subufb2
LC6  -> - - - - - - * - - - - - - * - - | * - - - | <-- |latch:16|subufb3
LC2  -> - - - - - - - * - - - - - - * - | * - - - | <-- |latch:16|subufb4
LC7  -> - - - - - - - - * - - - - - - * | * - - - | <-- |latch:16|subufb5

Pin
2    -> * - * - - - - - - * - - - - - - | * * * - | <-- a12
1    -> * - * - - - - - - * - - - - - - | * * * - | <-- a13
44   -> * - * - - - - - - * - - - - - - | * * * - | <-- a14
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- CLK
27   -> * - * - - - - - - * - - - - - - | * - - - | <-- D7
26   -> - * - * * * * * * - - - - - - - | * * - * | <-- HPULSE
40   -> * - * - - - - - - * - - - - - - | * * * - | <-- load
41   -> * - * - - - - - - * - - - - - - | * * * - | <-- SELBBx
25   -> - - - - - - - - - - * * * * * * | * * - - | <-- SELBURST
LC49 -> - - - - - - - - - - - - - * - - | * - - * | <-- |latch:16|libufb3
LC61 -> - - - - - - - - - - - - - - * - | * - - * | <-- |latch:16|libufb4
LC47 -> - * - - - - - - - - - - - - - - | * - - - | <-- |latch:16|libuf2
LC46 -> - - - * - - - - - - - - - - - - | * - - - | <-- |latch:16|subuf0
LC38 -> - - - - * - - - - - - - - - - - | * - - - | <-- |latch:16|subuf1
LC37 -> - - - - - * - - - - - - - - - - | * - - - | <-- |latch:16|subuf2
LC36 -> - - - - - - * - - - - - - - - - | * - - - | <-- |latch:16|subuf3
LC35 -> - - - - - - - * - - - - - - - - | * - - - | <-- |latch:16|subuf4
LC45 -> - - - - - - - - * - - - - - - - | * - - - | <-- |latch:16|subuf5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt
bb_latch

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC28 |latch:16|libufb8
        | +----------------------------- LC27 |latch:16|libufb9
        | | +--------------------------- LC23 |latch:16|libufb10
        | | | +------------------------- LC31 |latch:16|libuf6
        | | | | +----------------------- LC32 |latch:16|subufb6
        | | | | | +--------------------- LC29 |latch:16|subufb7
        | | | | | | +------------------- LC22 |latch:16|subufb8
        | | | | | | | +----------------- LC18 |latch:16|subufb9
        | | | | | | | | +--------------- LC24 |latch:16|subufb10
        | | | | | | | | | +------------- LC26 |latch:16|subuf6
        | | | | | | | | | | +----------- LC17 load2
        | | | | | | | | | | | +--------- LC30 P6
        | | | | | | | | | | | | +------- LC25 P7
        | | | | | | | | | | | | | +----- LC21 P8
        | | | | | | | | | | | | | | +--- LC20 P9
        | | | | | | | | | | | | | | | +- LC19 P10
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC28 -> * - - - - - - - - - - - - * - - | - * - - | <-- |latch:16|libufb8
LC27 -> - * - - - - - - - - - - - - * - | - * - - | <-- |latch:16|libufb9
LC23 -> - - * - - - - - - - - - - - - * | - * - - | <-- |latch:16|libufb10
LC31 -> - * - - - - - - - - - - - - - - | - * - - | <-- |latch:16|libuf6
LC32 -> - - - - * - - - - - - * - - - - | - * - - | <-- |latch:16|subufb6
LC29 -> - - - - - * - - - - - - * - - - | - * - - | <-- |latch:16|subufb7
LC22 -> - - - - - - * - - - - - - * - - | - * - - | <-- |latch:16|subufb8
LC18 -> - - - - - - - * - - - - - - * - | - * - - | <-- |latch:16|subufb9
LC24 -> - - - - - - - - * - - - - - - * | - * - - | <-- |latch:16|subufb10
LC26 -> - - - - * - - - - - - - - - - - | - * - - | <-- |latch:16|subuf6

Pin
2    -> - - - * - - - - - * * - - - - - | * * * - | <-- a12
1    -> - - - * - - - - - * * - - - - - | * * * - | <-- a13
44   -> - - - * - - - - - * * - - - - - | * * * - | <-- a14
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- CLK
28   -> - - - * - - - - - * - - - - - - | - * - - | <-- D6
26   -> * * * - * * * * * - - - - - - - | * * - * | <-- HPULSE
40   -> - - - * - - - - - * * - - - - - | * * * - | <-- load
41   -> - - - * - - - - - * * - - - - - | * * * - | <-- SELBBx
25   -> - - - - - - - - - - - * * * * * | * * - - | <-- SELBURST
LC59 -> - - - - - - - - - - - * - - - - | - * - * | <-- |latch:16|libufb6
LC57 -> - - - - - - - - - - - - * - - - | - * - * | <-- |latch:16|libufb7
LC44 -> * - - - - - - - - - - - - - - - | - * - - | <-- |latch:16|libuf5
LC10 -> - - * - - - - - - - - - - - - - | - * - - | <-- |latch:16|libuf7
LC8  -> - - - - - * - - - - - - - - - - | - * - - | <-- |latch:16|subuf7
LC39 -> - - - - - - * - - - - - - - - - | - * - - | <-- |latch:16|subuf8
LC42 -> - - - - - - - * - - - - - - - - | - * - - | <-- |latch:16|subuf9
LC34 -> - - - - - - - - * - - - - - - - | - * - - | <-- |latch:16|subuf10


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt
bb_latch

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC40 |latch:16|libuf0
        | +----------------------------- LC41 |latch:16|libuf1
        | | +--------------------------- LC47 |latch:16|libuf2
        | | | +------------------------- LC48 |latch:16|libuf3
        | | | | +----------------------- LC43 |latch:16|libuf4
        | | | | | +--------------------- LC44 |latch:16|libuf5
        | | | | | | +------------------- LC46 |latch:16|subuf0
        | | | | | | | +----------------- LC38 |latch:16|subuf1
        | | | | | | | | +--------------- LC37 |latch:16|subuf2
        | | | | | | | | | +------------- LC36 |latch:16|subuf3
        | | | | | | | | | | +----------- LC35 |latch:16|subuf4
        | | | | | | | | | | | +--------- LC45 |latch:16|subuf5
        | | | | | | | | | | | | +------- LC39 |latch:16|subuf8
        | | | | | | | | | | | | | +----- LC42 |latch:16|subuf9
        | | | | | | | | | | | | | | +--- LC34 |latch:16|subuf10
        | | | | | | | | | | | | | | | +- LC33 load1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':

Pin
2    -> * * * * * * * * * * * * * * * * | * * * - | <-- a12
1    -> * * * * * * * * * * * * * * * * | * * * - | <-- a13
44   -> * * * * * * * * * * * * * * * * | * * * - | <-- a14
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- CLK
39   -> * - - - - - * - - - - - * - - - | - - * - | <-- D0
37   -> - * - - - - - * - - - - - * - - | - - * - | <-- D1
34   -> - - * - - - - - * - - - - - * - | - - * - | <-- D2
33   -> - - - * - - - - - * - - - - - - | - - * - | <-- D3
31   -> - - - - * - - - - - * - - - - - | - - * - | <-- D4
29   -> - - - - - * - - - - - * - - - - | - - * - | <-- D5
40   -> * * * * * * * * * * * * * * * * | * * * - | <-- load
41   -> * * * * * * * * * * * * * * * * | * * * - | <-- SELBBx


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt
bb_latch

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                 Logic cells placed in LAB 'D'
        +------- LC49 |latch:16|libufb3
        | +----- LC61 |latch:16|libufb4
        | | +--- LC59 |latch:16|libufb6
        | | | +- LC57 |latch:16|libufb7
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'D'
LC      | | | | | A B C D |     Logic cells that feed LAB 'D':
LC49 -> * - - - | * - - * | <-- |latch:16|libufb3
LC61 -> - * - - | * - - * | <-- |latch:16|libufb4
LC59 -> - - * - | - * - * | <-- |latch:16|libufb6
LC57 -> - - - * | - * - * | <-- |latch:16|libufb7

Pin
2    -> - - - - | * * * - | <-- a12
1    -> - - - - | * * * - | <-- a13
44   -> - - - - | * * * - | <-- a14
43   -> - - - - | - - - - | <-- CLK
26   -> * * * * | * * - * | <-- HPULSE
LC40 -> * - - - | - - - * | <-- |latch:16|libuf0
LC41 -> - * - - | - - - * | <-- |latch:16|libuf1
LC48 -> - - * - | - - - * | <-- |latch:16|libuf3
LC43 -> - - - * | - - - * | <-- |latch:16|libuf4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt
bb_latch

** EQUATIONS **

a12      : INPUT;
a13      : INPUT;
a14      : INPUT;
CLK      : INPUT;
D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
HPULSE   : INPUT;
load     : INPUT;
SELBBx   : INPUT;
SELBURST : INPUT;

-- Node name is 'g' = '|latch:16|g' from file "latch.tdf" line 142, column 1
-- Equation name is 'g', type is output 
 g       = DFFE( D7 $  GND,  _EQ001,  VCC,  VCC,  VCC);
  _EQ001 =  _X001;
  _X001  = EXP( a12 &  a13 & !a14 & !load & !SELBBx);

-- Node name is 'load1' 
-- Equation name is 'load1', location is LC033, type is output.
 load1   = LCELL( _EQ002 $  VCC);
  _EQ002 = !a12 & !a13 & !a14 & !load & !SELBBx;

-- Node name is 'load2' 
-- Equation name is 'load2', location is LC017, type is output.
 load2   = LCELL( _EQ003 $  VCC);
  _EQ003 =  a12 & !a13 & !a14 & !load & !SELBBx;

-- Node name is 'P0' = '|latch:16|ud0' from file "latch.tdf" line 169, column 1
-- Equation name is 'P0', type is output 
 P0      = DFFE( _EQ004 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ004 =  _LC015 &  SELBURST;

-- Node name is 'P1' = '|latch:16|ud1' from file "latch.tdf" line 113, column 1
-- Equation name is 'P1', type is output 
 P1      = DFFE( _EQ005 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ005 =  _LC012 &  SELBURST;

-- Node name is 'P2' = '|latch:16|ud2' from file "latch.tdf" line 165, column 1
-- Equation name is 'P2', type is output 
 P2      = DFFE( _EQ006 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ006 =  _LC013 &  SELBURST;

-- Node name is 'P3' = '|latch:16|ud3' from file "latch.tdf" line 167, column 1
-- Equation name is 'P3', type is output 
 P3      = DFFE( _EQ007 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ007 =  _LC006 &  SELBURST
         #  _LC049 & !SELBURST;

-- Node name is 'P4' = '|latch:16|ud4' from file "latch.tdf" line 111, column 1
-- Equation name is 'P4', type is output 
 P4      = DFFE( _EQ008 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ008 =  _LC002 &  SELBURST
         #  _LC061 & !SELBURST;

-- Node name is 'P5' = '|latch:16|ud5' from file "latch.tdf" line 161, column 1
-- Equation name is 'P5', type is output 
 P5      = DFFE( _EQ009 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ009 =  _LC007 &  SELBURST
         #  _LC009 & !SELBURST;

-- Node name is 'P6' = '|latch:16|ud6' from file "latch.tdf" line 163, column 1
-- Equation name is 'P6', type is output 
 P6      = DFFE( _EQ010 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ010 =  _LC032 &  SELBURST
         #  _LC059 & !SELBURST;

-- Node name is 'P7' = '|latch:16|ud7' from file "latch.tdf" line 109, column 1
-- Equation name is 'P7', type is output 
 P7      = DFFE( _EQ011 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ011 =  _LC029 &  SELBURST
         #  _LC057 & !SELBURST;

-- Node name is 'P8' = '|latch:16|ud8' from file "latch.tdf" line 157, column 1
-- Equation name is 'P8', type is output 
 P8      = DFFE( _EQ012 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ012 =  _LC022 &  SELBURST
         #  _LC028 & !SELBURST;

-- Node name is 'P9' = '|latch:16|ud9' from file "latch.tdf" line 159, column 1
-- Equation name is 'P9', type is output 
 P9      = DFFE( _EQ013 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ013 =  _LC018 &  SELBURST
         #  _LC027 & !SELBURST;

-- Node name is 'P10' = '|latch:16|ud10' from file "latch.tdf" line 107, column 1
-- Equation name is 'P10', type is output 
 P10     = DFFE( _EQ014 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ014 =  _LC024 &  SELBURST
         #  _LC023 & !SELBURST;

-- Node name is '|latch:16|libufb3' from file "latch.tdf" line 155, column 1
-- Equation name is '_LC049', type is buried 
_LC049   = DFFE( _EQ015 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ015 =  HPULSE &  _LC040
         # !HPULSE &  _LC049;

-- Node name is '|latch:16|libufb4' from file "latch.tdf" line 156, column 1
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( _EQ016 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ016 =  HPULSE &  _LC041
         # !HPULSE &  _LC061;

-- Node name is '|latch:16|libufb5' from file "latch.tdf" line 128, column 1
-- Equation name is '_LC009', type is buried 
_LC009   = DFFE( _EQ017 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ017 =  HPULSE &  _LC047
         # !HPULSE &  _LC009;

-- Node name is '|latch:16|libufb6' from file "latch.tdf" line 153, column 1
-- Equation name is '_LC059', type is buried 
_LC059   = DFFE( _EQ018 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ018 =  HPULSE &  _LC048
         # !HPULSE &  _LC059;

-- Node name is '|latch:16|libufb7' from file "latch.tdf" line 154, column 1
-- Equation name is '_LC057', type is buried 
_LC057   = DFFE( _EQ019 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ019 =  HPULSE &  _LC043
         # !HPULSE &  _LC057;

-- Node name is '|latch:16|libufb8' from file "latch.tdf" line 127, column 1
-- Equation name is '_LC028', type is buried 
_LC028   = DFFE( _EQ020 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ020 =  HPULSE &  _LC044
         # !HPULSE &  _LC028;

-- Node name is '|latch:16|libufb9' from file "latch.tdf" line 151, column 1
-- Equation name is '_LC027', type is buried 
_LC027   = DFFE( _EQ021 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ021 =  HPULSE &  _LC031
         # !HPULSE &  _LC027;

-- Node name is '|latch:16|libufb10' from file "latch.tdf" line 152, column 1
-- Equation name is '_LC023', type is buried 
_LC023   = DFFE( _EQ022 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ022 =  HPULSE &  _LC010
         # !HPULSE &  _LC023;

-- Node name is '|latch:16|libuf0' from file "latch.tdf" line 141, column 1
-- Equation name is '_LC040', type is buried 
_LC040   = DFFE( D0 $  GND,  _EQ023,  VCC,  VCC,  VCC);
  _EQ023 =  _X002;
  _X002  = EXP(!a12 & !a13 &  a14 & !load & !SELBBx);

-- Node name is '|latch:16|libuf1' from file "latch.tdf" line 122, column 1
-- Equation name is '_LC041', type is buried 
_LC041   = DFFE( D1 $  GND,  _EQ024,  VCC,  VCC,  VCC);
  _EQ024 =  _X002;
  _X002  = EXP(!a12 & !a13 &  a14 & !load & !SELBBx);

-- Node name is '|latch:16|libuf2' from file "latch.tdf" line 140, column 1
-- Equation name is '_LC047', type is buried 
_LC047   = DFFE( D2 $  GND,  _EQ025,  VCC,  VCC,  VCC);
  _EQ025 =  _X002;
  _X002  = EXP(!a12 & !a13 &  a14 & !load & !SELBBx);

-- Node name is '|latch:16|libuf3' from file "latch.tdf" line 139, column 1
-- Equation name is '_LC048', type is buried 
_LC048   = DFFE( D3 $  GND,  _EQ026,  VCC,  VCC,  VCC);
  _EQ026 =  _X002;
  _X002  = EXP(!a12 & !a13 &  a14 & !load & !SELBBx);

-- Node name is '|latch:16|libuf4' from file "latch.tdf" line 121, column 1
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( D4 $  GND,  _EQ027,  VCC,  VCC,  VCC);
  _EQ027 =  _X002;
  _X002  = EXP(!a12 & !a13 &  a14 & !load & !SELBBx);

-- Node name is '|latch:16|libuf5' from file "latch.tdf" line 138, column 1
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( D5 $  GND,  _EQ028,  VCC,  VCC,  VCC);
  _EQ028 =  _X002;
  _X002  = EXP(!a12 & !a13 &  a14 & !load & !SELBBx);

-- Node name is '|latch:16|libuf6' from file "latch.tdf" line 137, column 1
-- Equation name is '_LC031', type is buried 
_LC031   = DFFE( D6 $  GND,  _EQ029,  VCC,  VCC,  VCC);
  _EQ029 =  _X002;
  _X002  = EXP(!a12 & !a13 &  a14 & !load & !SELBBx);

-- Node name is '|latch:16|libuf7' from file "latch.tdf" line 120, column 1
-- Equation name is '_LC010', type is buried 
_LC010   = DFFE( D7 $  GND,  _EQ030,  VCC,  VCC,  VCC);
  _EQ030 =  _X002;
  _X002  = EXP(!a12 & !a13 &  a14 & !load & !SELBBx);

-- Node name is '|latch:16|subufb0' from file "latch.tdf" line 126, column 1
-- Equation name is '_LC015', type is buried 
_LC015   = DFFE( _EQ031 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ031 =  HPULSE &  _LC046
         # !HPULSE &  _LC015;

-- Node name is '|latch:16|subufb1' from file "latch.tdf" line 149, column 1
-- Equation name is '_LC012', type is buried 
_LC012   = DFFE( _EQ032 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ032 =  HPULSE &  _LC038
         # !HPULSE &  _LC012;

-- Node name is '|latch:16|subufb2' from file "latch.tdf" line 150, column 1
-- Equation name is '_LC013', type is buried 
_LC013   = DFFE( _EQ033 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ033 =  HPULSE &  _LC037
         # !HPULSE &  _LC013;

-- Node name is '|latch:16|subufb3' from file "latch.tdf" line 125, column 1
-- Equation name is '_LC006', type is buried 
_LC006   = DFFE( _EQ034 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ034 =  HPULSE &  _LC036
         # !HPULSE &  _LC006;

-- Node name is '|latch:16|subufb4' from file "latch.tdf" line 147, column 1
-- Equation name is '_LC002', type is buried 
_LC002   = DFFE( _EQ035 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ035 =  HPULSE &  _LC035
         # !HPULSE &  _LC002;

-- Node name is '|latch:16|subufb5' from file "latch.tdf" line 148, column 1
-- Equation name is '_LC007', type is buried 
_LC007   = DFFE( _EQ036 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ036 =  HPULSE &  _LC045
         # !HPULSE &  _LC007;

-- Node name is '|latch:16|subufb6' from file "latch.tdf" line 124, column 1
-- Equation name is '_LC032', type is buried 
_LC032   = DFFE( _EQ037 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ037 =  HPULSE &  _LC026
         # !HPULSE &  _LC032;

-- Node name is '|latch:16|subufb7' from file "latch.tdf" line 145, column 1
-- Equation name is '_LC029', type is buried 
_LC029   = DFFE( _EQ038 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ038 =  HPULSE &  _LC008
         # !HPULSE &  _LC029;

-- Node name is '|latch:16|subufb8' from file "latch.tdf" line 146, column 1
-- Equation name is '_LC022', type is buried 
_LC022   = DFFE( _EQ039 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ039 =  HPULSE &  _LC039
         # !HPULSE &  _LC022;

-- Node name is '|latch:16|subufb9' from file "latch.tdf" line 123, column 1
-- Equation name is '_LC018', type is buried 
_LC018   = DFFE( _EQ040 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ040 =  HPULSE &  _LC042
         # !HPULSE &  _LC018;

-- Node name is '|latch:16|subufb10' from file "latch.tdf" line 144, column 1
-- Equation name is '_LC024', type is buried 
_LC024   = DFFE( _EQ041 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ041 =  HPULSE &  _LC034
         # !HPULSE &  _LC024;

-- Node name is '|latch:16|subuf0' from file "latch.tdf" line 134, column 1
-- Equation name is '_LC046', type is buried 
_LC046   = DFFE( D0 $  GND,  _EQ042,  VCC,  VCC,  VCC);
  _EQ042 =  _X003;
  _X003  = EXP(!a12 &  a13 & !a14 & !load & !SELBBx);

-- Node name is '|latch:16|subuf1' from file "latch.tdf" line 133, column 1
-- Equation name is '_LC038', type is buried 
_LC038   = DFFE( D1 $  GND,  _EQ043,  VCC,  VCC,  VCC);
  _EQ043 =  _X003;
  _X003  = EXP(!a12 &  a13 & !a14 & !load & !SELBBx);

-- Node name is '|latch:16|subuf2' from file "latch.tdf" line 119, column 1
-- Equation name is '_LC037', type is buried 
_LC037   = DFFE( D2 $  GND,  _EQ044,  VCC,  VCC,  VCC);
  _EQ044 =  _X003;
  _X003  = EXP(!a12 &  a13 & !a14 & !load & !SELBBx);

-- Node name is '|latch:16|subuf3' from file "latch.tdf" line 132, column 1
-- Equation name is '_LC036', type is buried 
_LC036   = DFFE( D3 $  GND,  _EQ045,  VCC,  VCC,  VCC);
  _EQ045 =  _X003;
  _X003  = EXP(!a12 &  a13 & !a14 & !load & !SELBBx);

-- Node name is '|latch:16|subuf4' from file "latch.tdf" line 131, column 1
-- Equation name is '_LC035', type is buried 
_LC035   = DFFE( D4 $  GND,  _EQ046,  VCC,  VCC,  VCC);
  _EQ046 =  _X003;
  _X003  = EXP(!a12 &  a13 & !a14 & !load & !SELBBx);

-- Node name is '|latch:16|subuf5' from file "latch.tdf" line 118, column 1
-- Equation name is '_LC045', type is buried 
_LC045   = DFFE( D5 $  GND,  _EQ047,  VCC,  VCC,  VCC);
  _EQ047 =  _X003;
  _X003  = EXP(!a12 &  a13 & !a14 & !load & !SELBBx);

-- Node name is '|latch:16|subuf6' from file "latch.tdf" line 130, column 1
-- Equation name is '_LC026', type is buried 
_LC026   = DFFE( D6 $  GND,  _EQ048,  VCC,  VCC,  VCC);
  _EQ048 =  _X003;
  _X003  = EXP(!a12 &  a13 & !a14 & !load & !SELBBx);

-- Node name is '|latch:16|subuf7' from file "latch.tdf" line 129, column 1
-- Equation name is '_LC008', type is buried 
_LC008   = DFFE( D7 $  GND,  _EQ049,  VCC,  VCC,  VCC);
  _EQ049 =  _X003;
  _X003  = EXP(!a12 &  a13 & !a14 & !load & !SELBBx);

-- Node name is '|latch:16|subuf8' from file "latch.tdf" line 117, column 1
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( D0 $  GND,  _EQ050,  VCC,  VCC,  VCC);
  _EQ050 =  _X001;
  _X001  = EXP( a12 &  a13 & !a14 & !load & !SELBBx);

-- Node name is '|latch:16|subuf9' from file "latch.tdf" line 135, column 1
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( D1 $  GND,  _EQ051,  VCC,  VCC,  VCC);
  _EQ051 =  _X001;
  _X001  = EXP( a12 &  a13 & !a14 & !load & !SELBBx);

-- Node name is '|latch:16|subuf10' from file "latch.tdf" line 136, column 1
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( D2 $  GND,  _EQ052,  VCC,  VCC,  VCC);
  _EQ052 =  _X001;
  _X001  = EXP( a12 &  a13 & !a14 & !load & !SELBBx);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs A, C
--    _X002 occurs in LABs A, B, C
--    _X003 occurs in LABs A, B, C




Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb3064_latch\bb_latch.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX3000A' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:01
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:10
   --------------------------             --------
   Total Time                             00:00:16


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,146K
