{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543600360114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543600360130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 20:52:39 2018 " "Processing started: Fri Nov 30 20:52:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543600360130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600360130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off btn_led -c btn_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off btn_led -c btn_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600360131 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "hps_system/synthesis/hps_system.qip " "Tcl Script File hps_system/synthesis/hps_system.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE hps_system/synthesis/hps_system.qip " "set_global_assignment -name QIP_FILE hps_system/synthesis/hps_system.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543600360796 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543600360796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543600362330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543600362330 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hps_system.qsys " "Elaborating Platform Designer system entity \"hps_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600391573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:26 Progress: Loading btn_led/hps_system.qsys " "2018.11.30.20:53:26 Progress: Loading btn_led/hps_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600406186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:28 Progress: Reading input file " "2018.11.30.20:53:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600408050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:28 Progress: Adding clk_0 \[clock_source 18.1\] " "2018.11.30.20:53:28 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600408520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:30 Progress: Parameterizing module clk_0 " "2018.11.30.20:53:30 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600410841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:30 Progress: Adding hps_0 \[altera_hps 18.1\] " "2018.11.30.20:53:30 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600410845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:35 Progress: Parameterizing module hps_0 " "2018.11.30.20:53:35 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600415686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:35 Progress: Adding keys \[altera_avalon_pio 18.1\] " "2018.11.30.20:53:35 Progress: Adding keys \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600415792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:35 Progress: Parameterizing module keys " "2018.11.30.20:53:35 Progress: Parameterizing module keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600415920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:35 Progress: Adding leds \[altera_avalon_pio 18.1\] " "2018.11.30.20:53:35 Progress: Adding leds \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600415922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:35 Progress: Parameterizing module leds " "2018.11.30.20:53:35 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600415923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:35 Progress: Adding switches \[altera_avalon_pio 18.1\] " "2018.11.30.20:53:35 Progress: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600415924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:35 Progress: Parameterizing module switches " "2018.11.30.20:53:35 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600415925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:35 Progress: Building connections " "2018.11.30.20:53:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600415927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:36 Progress: Parameterizing connections " "2018.11.30.20:53:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600416011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:53:36 Progress: Validating " "2018.11.30.20:53:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600416014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.30.20:54:06 Progress: Done reading input file " "2018.11.30.20:54:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600446768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600453749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600453750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600453757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600453757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system: Generating hps_system \"hps_system\" for QUARTUS_SYNTH " "Hps_system: Generating hps_system \"hps_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600460738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600485264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600486935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600488299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"hps_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"hps_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600493914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Starting RTL generation for module 'hps_system_keys' " "Keys: Starting RTL generation for module 'hps_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600493928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_system_keys --dir=C:/Users/ISM/AppData/Local/Temp/alt7865_5817335160723952104.dir/0002_keys_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7865_5817335160723952104.dir/0002_keys_gen//hps_system_keys_component_configuration.pl  --do_build_sim=0  \] " "Keys:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_system_keys --dir=C:/Users/ISM/AppData/Local/Temp/alt7865_5817335160723952104.dir/0002_keys_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7865_5817335160723952104.dir/0002_keys_gen//hps_system_keys_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600493929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Done RTL generation for module 'hps_system_keys' " "Keys: Done RTL generation for module 'hps_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600494943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: \"hps_system\" instantiated altera_avalon_pio \"keys\" " "Keys: \"hps_system\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600494963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'hps_system_leds' " "Leds: Starting RTL generation for module 'hps_system_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600494981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_system_leds --dir=C:/Users/ISM/AppData/Local/Temp/alt7865_5817335160723952104.dir/0003_leds_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7865_5817335160723952104.dir/0003_leds_gen//hps_system_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_system_leds --dir=C:/Users/ISM/AppData/Local/Temp/alt7865_5817335160723952104.dir/0003_leds_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7865_5817335160723952104.dir/0003_leds_gen//hps_system_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600494981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'hps_system_leds' " "Leds: Done RTL generation for module 'hps_system_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600495696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"hps_system\" instantiated altera_avalon_pio \"leds\" " "Leds: \"hps_system\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600495713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'hps_system_switches' " "Switches: Starting RTL generation for module 'hps_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600495733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_system_switches --dir=C:/Users/ISM/AppData/Local/Temp/alt7865_5817335160723952104.dir/0004_switches_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7865_5817335160723952104.dir/0004_switches_gen//hps_system_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programms/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programms/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programms/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_system_switches --dir=C:/Users/ISM/AppData/Local/Temp/alt7865_5817335160723952104.dir/0004_switches_gen/ --quartus_dir=D:/programms/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ISM/AppData/Local/Temp/alt7865_5817335160723952104.dir/0004_switches_gen//hps_system_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600495733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'hps_system_switches' " "Switches: Done RTL generation for module 'hps_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600496484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"hps_system\" instantiated altera_avalon_pio \"switches\" " "Switches: \"hps_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600496506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600500918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600501880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600502815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"hps_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"hps_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600506749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hps_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hps_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600506763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600506846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"keys_s1_translator\" " "Keys_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"keys_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"keys_s1_agent\" " "Keys_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"keys_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"keys_s1_agent_rsp_fifo\" " "Keys_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"keys_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"keys_s1_burst_adapter\" " "Keys_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"keys_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600508721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600510186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600578893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600578937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_system: Done \"hps_system\" with 24 modules, 81 files " "Hps_system: Done \"hps_system\" with 24 modules, 81 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600578938 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hps_system.qsys " "Finished elaborating Platform Designer system entity \"hps_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600582028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_led.v 1 1 " "Found 1 design units, including 1 entities, in source file btn_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 btn_led " "Found entity 1: btn_led" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/hps_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/hps_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system " "Found entity 1: hps_system" {  } { { "db/ip/hps_system/hps_system.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/hps_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/hps_system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/hps_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/hps_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/hps_system/submodules/altera_default_burst_converter.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/hps_system/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/hps_system/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/hps_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594281 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/hps_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/hps_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594318 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594318 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594318 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594318 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543600594335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/hps_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594364 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/hps_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/hps_system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/hps_system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/hps_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hps_system/submodules/altera_reset_controller.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hps_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/hps_system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543600594410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/hps_system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/hps_system/submodules/hps_sdram.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/hps_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_hps_0 " "Found entity 1: hps_system_hps_0" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_hps_0_fpga_interfaces " "Found entity 1: hps_system_hps_0_fpga_interfaces" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_hps_0_hps_io " "Found entity 1: hps_system_hps_0_hps_io" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_hps_0_hps_io_border " "Found entity 1: hps_system_hps_0_hps_io_border" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_keys " "Found entity 1: hps_system_keys" {  } { { "db/ip/hps_system/submodules/hps_system_keys.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_leds " "Found entity 1: hps_system_leds" {  } { { "db/ip/hps_system/submodules/hps_system_leds.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_mm_interconnect_0 " "Found entity 1: hps_system_mm_interconnect_0" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_mm_interconnect_0_cmd_demux " "Found entity 1: hps_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_mm_interconnect_0_cmd_mux " "Found entity 1: hps_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543600594891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543600594892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_mm_interconnect_0_router_default_decode " "Found entity 1: hps_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594900 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_system_mm_interconnect_0_router " "Found entity 2: hps_system_mm_interconnect_0_router" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543600594907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543600594907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594915 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_system_mm_interconnect_0_router_002 " "Found entity 2: hps_system_mm_interconnect_0_router_002" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_mm_interconnect_0_rsp_demux " "Found entity 1: hps_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_mm_interconnect_0_rsp_mux " "Found entity 1: hps_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_system/submodules/hps_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_system_switches " "Found entity 1: hps_system_switches" {  } { { "db/ip/hps_system/submodules/hps_system_switches.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600594952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600594952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1543600594998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "btn_led " "Elaborating entity \"btn_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543600595750 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_DATA btn_led.v(38) " "Output port \"HPS_ENET_TX_DATA\" at btn_led.v(38) has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600595778 "|btn_led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_GTX_CLK btn_led.v(31) " "Output port \"HPS_ENET_GTX_CLK\" at btn_led.v(31) has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600595778 "|btn_led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_MDC btn_led.v(33) " "Output port \"HPS_ENET_MDC\" at btn_led.v(33) has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600595778 "|btn_led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_EN btn_led.v(39) " "Output port \"HPS_ENET_TX_EN\" at btn_led.v(39) has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600595778 "|btn_led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK btn_led.v(51) " "Output port \"HPS_SPIM_CLK\" at btn_led.v(51) has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600595778 "|btn_led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI btn_led.v(53) " "Output port \"HPS_SPIM_MOSI\" at btn_led.v(53) has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600595779 "|btn_led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_UART_TX btn_led.v(56) " "Output port \"HPS_UART_TX\" at btn_led.v(56) has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600595779 "|btn_led"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_USB_STP btn_led.v(61) " "Output port \"HPS_USB_STP\" at btn_led.v(61) has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600595779 "|btn_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system hps_system:hps_system " "Elaborating entity \"hps_system\" for hierarchy \"hps_system:hps_system\"" {  } { { "btn_led.v" "hps_system" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600596100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_hps_0 hps_system:hps_system\|hps_system_hps_0:hps_0 " "Elaborating entity \"hps_system_hps_0\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\"" {  } { { "db/ip/hps_system/hps_system.v" "hps_0" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/hps_system.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600596199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_hps_0_fpga_interfaces hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"hps_system_hps_0_fpga_interfaces\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0.v" "fpga_interfaces" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_hps_0.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600596246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_hps_0_hps_io hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io " "Elaborating entity \"hps_system_hps_0_hps_io\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\"" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0.v" "hps_io" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_hps_0.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600596534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_hps_0_hps_io_border hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border " "Elaborating entity \"hps_system_hps_0_hps_io_border\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\"" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v" "border" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600596590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600596632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/hps_system/submodules/hps_sdram.v" "pll" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600596768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/hps_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543600596770 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/hps_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600596773 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/hps_system/submodules/hps_sdram.v" "p0" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600596794 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600596800 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600596915 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543600596956 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543600596960 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543600596980 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600596980 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600597270 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543600597272 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543600597272 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600597315 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600597344 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600597344 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600597344 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543600597344 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600597392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600597639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600597792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600597829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600597899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600598413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600598451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543600598453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543600598453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543600598453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543600598453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543600598453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543600598453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543600598453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543600598453 ""}  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543600598453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543600598624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600598624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/programms/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600598629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600598662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600598711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600598745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/hps_system/submodules/hps_sdram.v" "seq" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600599834 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/hps_system/submodules/hps_sdram.v" "seq" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1543600599837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/hps_system/submodules/hps_sdram.v" "c0" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600599855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543600599972 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543600599973 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543600599973 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543600599973 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543600599974 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543600599974 "|btn_led|hps_system:hps_system|hps_system_hps_0:hps_0|hps_system_hps_0_hps_io:hps_io|hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/hps_system/submodules/hps_sdram.v" "oct" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600601559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hps_system:hps_system\|hps_system_hps_0:hps_0\|hps_system_hps_0_hps_io:hps_io\|hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/hps_system/submodules/hps_sdram.v" "dll" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600601587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_keys hps_system:hps_system\|hps_system_keys:keys " "Elaborating entity \"hps_system_keys\" for hierarchy \"hps_system:hps_system\|hps_system_keys:keys\"" {  } { { "db/ip/hps_system/hps_system.v" "keys" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/hps_system.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600601616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_leds hps_system:hps_system\|hps_system_leds:leds " "Elaborating entity \"hps_system_leds\" for hierarchy \"hps_system:hps_system\|hps_system_leds:leds\"" {  } { { "db/ip/hps_system/hps_system.v" "leds" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/hps_system.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600601645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_switches hps_system:hps_system\|hps_system_switches:switches " "Elaborating entity \"hps_system_switches\" for hierarchy \"hps_system:hps_system\|hps_system_switches:switches\"" {  } { { "db/ip/hps_system/hps_system.v" "switches" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/hps_system.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600601669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_mm_interconnect_0 hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"hps_system_mm_interconnect_0\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/hps_system/hps_system.v" "mm_interconnect_0" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/hps_system.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600601694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "keys_s1_translator" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600602091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600602145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps_system/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600602245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "keys_s1_agent" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600602292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:keys_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/hps_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600602345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "keys_s1_agent_rsp_fifo" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600602393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "keys_s1_agent_rdata_fifo" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600602491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_mm_interconnect_0_router hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_router:router " "Elaborating entity \"hps_system_mm_interconnect_0_router\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "router" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600602810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_mm_interconnect_0_router_default_decode hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_router:router\|hps_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"hps_system_mm_interconnect_0_router_default_decode\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_router:router\|hps_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600602848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_mm_interconnect_0_router_002 hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"hps_system_mm_interconnect_0_router_002\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "router_002" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600602917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_mm_interconnect_0_router_002_default_decode hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_router_002:router_002\|hps_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"hps_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_router_002:router_002\|hps_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600602946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600602995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "keys_s1_burst_adapter" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:keys_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_mm_interconnect_0_cmd_demux hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"hps_system_mm_interconnect_0_cmd_demux\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_mm_interconnect_0_cmd_mux hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"hps_system_mm_interconnect_0_cmd_mux\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/hps_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_mm_interconnect_0_rsp_demux hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"hps_system_mm_interconnect_0_rsp_demux\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_mm_interconnect_0_rsp_mux hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"hps_system_mm_interconnect_0_rsp_mux\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/hps_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_mm_interconnect_0_avalon_st_adapter hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"hps_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0.v" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"hps_system:hps_system\|hps_system_mm_interconnect_0:mm_interconnect_0\|hps_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/hps_system/submodules/hps_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/hps_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600603964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hps_system:hps_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hps_system:hps_system\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/hps_system/hps_system.v" "rst_controller" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/hps_system.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600604016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps_system:hps_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps_system:hps_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/hps_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600604040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps_system:hps_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps_system:hps_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/hps_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/db/ip/hps_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600604058 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543600616793 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_MDIO " "bidirectional pin \"HPS_ENET_MDIO\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SCLK " "bidirectional pin \"HPS_I2C0_SCLK\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C0_SDAT " "bidirectional pin \"HPS_I2C0_SDAT\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[0\] " "bidirectional pin \"HPS_USB_DATA\[0\]\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[1\] " "bidirectional pin \"HPS_USB_DATA\[1\]\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[2\] " "bidirectional pin \"HPS_USB_DATA\[2\]\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[3\] " "bidirectional pin \"HPS_USB_DATA\[3\]\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[4\] " "bidirectional pin \"HPS_USB_DATA\[4\]\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[5\] " "bidirectional pin \"HPS_USB_DATA\[5\]\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[6\] " "bidirectional pin \"HPS_USB_DATA\[6\]\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[7\] " "bidirectional pin \"HPS_USB_DATA\[7\]\" has no driver" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1543600616976 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1543600616976 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600619062 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1543600619062 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_GTX_CLK GND " "Pin \"HPS_ENET_GTX_CLK\" is stuck at GND" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543600619068 "|btn_led|HPS_ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_MDC GND " "Pin \"HPS_ENET_MDC\" is stuck at GND" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543600619068 "|btn_led|HPS_ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[0\] GND " "Pin \"HPS_ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543600619068 "|btn_led|HPS_ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[1\] GND " "Pin \"HPS_ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543600619068 "|btn_led|HPS_ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[2\] GND " "Pin \"HPS_ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543600619068 "|btn_led|HPS_ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[3\] GND " "Pin \"HPS_ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543600619068 "|btn_led|HPS_ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_EN GND " "Pin \"HPS_ENET_TX_EN\" is stuck at GND" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543600619068 "|btn_led|HPS_ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543600619068 "|btn_led|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543600619068 "|btn_led|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_UART_TX GND " "Pin \"HPS_UART_TX\" is stuck at GND" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543600619068 "|btn_led|HPS_UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_USB_STP GND " "Pin \"HPS_USB_STP\" is stuck at GND" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543600619068 "|btn_led|HPS_USB_STP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543600619068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600620794 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "136 " "136 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543600623685 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "hps_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"hps_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600624768 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.map.smsg " "Generated suppressed messages file D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600626545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543600633985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543600633985 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_CLK " "No output dependent on input pin \"HPS_ENET_RX_CLK\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|HPS_ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[0\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[0\]\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|HPS_ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[1\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[1\]\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|HPS_ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[2\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[2\]\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|HPS_ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[3\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|HPS_ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DV " "No output dependent on input pin \"HPS_ENET_RX_DV\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|HPS_ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_UART_RX " "No output dependent on input pin \"HPS_UART_RX\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|HPS_UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_CLKOUT " "No output dependent on input pin \"HPS_USB_CLKOUT\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|HPS_USB_CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_DIR " "No output dependent on input pin \"HPS_USB_DIR\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|HPS_USB_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_NXT " "No output dependent on input pin \"HPS_USB_NXT\"" {  } { { "btn_led.v" "" { Text "D:/Programms/intelFPGA_lite/18.1/Projects/btn_led/btn_led.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543600635539 "|btn_led|HPS_USB_NXT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543600635539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1693 " "Implemented 1693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543600635559 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543600635559 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543600635559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "914 " "Implemented 914 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543600635559 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1543600635559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543600635559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5065 " "Peak virtual memory: 5065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543600635733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 20:57:15 2018 " "Processing ended: Fri Nov 30 20:57:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543600635733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:36 " "Elapsed time: 00:04:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543600635733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:47 " "Total CPU time (on all processors): 00:08:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543600635733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543600635733 ""}
