# WEEK - 1
## DAY-wise Progress
| Week   | Topic                                | Status      |
| :----- | :----------------------------------- | :---------- |
| [Day 1](day1.md) | Intro to iverilog,design & testbench | ✅ Complete |  
| [Day 2](day2.md) | Introduction to .libs and timings | ✅ Complete |
| [Day 3](day3.md) | Combinational and Sequencial optimizations | ✅ Complete |
| [Day 4](day4.md) | GLS, Blocking vs Non-blocking & Synthesis-Simulation Mismatch | ✅ Complete |

## LABS

| LAB   | Topic                                | Status      |
| :----- | :----------------------------------- | :---------- |
|[LAB 1](labs.md#lab1-introduction-to-lab)| Introduction to lab | ✅ Complete  |
|[LAB 2](labs.md#lab2-introduction-to-iverilog-and-gtkwave)| Introduction to iverilog and gtkwave | ✅ Complete  |
|[LAB 3](labs.md#lab3-yosys)| Yosys | ✅ Complete  |
|[LAB 4](labs.md#lab4-introduction-to-dot-lib)| Introduction to dot Lib | ✅ Complete  |
|[LAB 5](labs.md#lab5-hier-synthesis-vs-flat-synthesis)| Hier synthesis Vs Flat synthesis | ✅ Complete  |
|[LAB 6](labs.md#lab6-combinational-logic-optimisations)| Combinational Logic Optimisations | ✅ Complete |
|[LAB 7](labs.md#lab7-sequencial-logic-optimisations)| Sequencial Logic Optimisations | ✅ Complete |
|[LAB 8](labs.md#lab8-gls-synth-sim-mismatch)| GLS SYNTH & Simulation Mismatch | ✅ Complete |
|[LAB 9](labs.md#lab9-synth-sim-mismatch-blocking-statement)| SYNTH & SIM Mismatch Blocking Statement | ✅ Complete |
|[LAB 10](labs.md#lab10-incomplete-if)| Incomplete IF | ✅ Complete |
|[LAB 11](labs.md#lab11-incomplete-overlapping-case)| Incomplete Overlapping Case | ✅ Complete |
|[LAB 12](labs.md#lab12-for-and-for-generate)| For and for-generate | ✅ Complete |

## Tools Learnt

| TOOL | USE | Input | Output |  
|:-----|:----| :-----| :------|  
| iverilog | Compiler of Verilog files | Design & Testbench | `.out` file |
| GTKWave | Simulator | `.out` file | Wave Simulation |
| Yosys | Logic Synthesis | design & `.lib` | Netlist |
 