/**********************************************************************************************
*																						      *
* Copyright (c) 2008 - 2015 Analog Devices, Inc.  All Rights Reserved.                               *
* This software is proprietary and confidential to Analog Devices, Inc. and its licensors.    *
*                                                                                             *
***********************************************************************************************/
/*******************************************************************************
*                                                                              *
*                                                                              *
* This software is intended for use with the ADV7619 part only.                *
*                                                                              *
*******************************************************************************/

/*******************************************************************************
*                                                                              *
* FILE AUTOMATICALLY GENERATED.                                                *
* DATE: 22 Jul 2010 16:4:19                                                    *
*                                                                              *
*******************************************************************************/


#ifndef ADV7619_CEC_MAP_DEF_H
#define ADV7619_CEC_MAP_DEF_H

#define VRX_FIELD_CEC_TX_FRAME_HEADER_DEF                   0x0
#define VRX_FIELD_CEC_TX_FRAME_HEADER_BIT_SIZE              8

#define VRX_FIELD_CEC_TX_FRAME_DATA0_DEF                    0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA0_BIT_SIZE               8

#define VRX_REG_CEC_02H_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA1_DEF                    0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA1_BIT_SIZE               8

#define VRX_REG_CEC_03H_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA2_DEF                    0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA2_BIT_SIZE               8

#define VRX_REG_CEC_04H_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA3_DEF                    0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA3_BIT_SIZE               8

#define VRX_REG_CEC_05H_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA4_DEF                    0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA4_BIT_SIZE               8

#define VRX_REG_CEC_06H_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA5_DEF                    0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA5_BIT_SIZE               8

#define VRX_REG_CEC_07H_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA6_DEF                    0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA6_BIT_SIZE               8

#define VRX_REG_CEC_08H_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA7_DEF                    0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA7_BIT_SIZE               8

#define VRX_REG_CEC_09H_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA8_DEF                    0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA8_BIT_SIZE               8

#define VRX_REG_CEC_0AH_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA9_DEF                    0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA9_BIT_SIZE               8

#define VRX_REG_CEC_0BH_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA10_DEF                   0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA10_BIT_SIZE              8

#define VRX_REG_CEC_0CH_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA11_DEF                   0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA11_BIT_SIZE              8

#define VRX_REG_CEC_0DH_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA12_DEF                   0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA12_BIT_SIZE              8

#define VRX_REG_CEC_0EH_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA13_DEF                   0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA13_BIT_SIZE              8

#define VRX_REG_CEC_0FH_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_DATA14_DEF                   0x0
#define VRX_FIELD_CEC_TX_FRAME_DATA14_BIT_SIZE              8

#define VRX_REG_CEC_10H_DEF                                 0x00
#define VRX_FIELD_CEC_TX_FRAME_LENGTH_DEF                   0x0
#define VRX_FIELD_CEC_TX_FRAME_LENGTH_BIT_SIZE              5

#define VRX_REG_CEC_11H_DEF                                 0x00
#define VRX_FIELD_CEC_TX_ENABLE_DEF                         0x0
#define VRX_FIELD_CEC_TX_ENABLE_BIT_SIZE                    1

#define VRX_REG_CEC_12H_DEF                                 0x13
#define VRX_FIELD_CEC_TX_RETRY_DEF                          0x1
#define VRX_FIELD_CEC_TX_RETRY_BIT_SIZE                     3

#define VRX_FIELD_CEC_RETRY_SFT_DEF                         0x3
#define VRX_FIELD_CEC_RETRY_SFT_BIT_SIZE                    4

#define VRX_REG_CEC_13H_DEF                                 0x57
#define VRX_FIELD_CEC_TX_SFT_DEF                            0x7
#define VRX_FIELD_CEC_TX_SFT_BIT_SIZE                       4

#define VRX_REG_CEC_14H_DEF                                 0x00
#define VRX_FIELD_CEC_TX_LOWDRIVE_COUNTER_DEF               0x0
#define VRX_FIELD_CEC_TX_LOWDRIVE_COUNTER_BIT_SIZE          4

#define VRX_FIELD_CEC_TX_NACK_COUNTER_DEF                   0x0
#define VRX_FIELD_CEC_TX_NACK_COUNTER_BIT_SIZE              4

#define VRX_REG_CEC_15H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_HEADER_DEF              0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_HEADER_BIT_SIZE         8

#define VRX_REG_CEC_16H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA0_DEF               0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA0_BIT_SIZE          8

#define VRX_REG_CEC_17H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA1_DEF               0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA1_BIT_SIZE          8

#define VRX_REG_CEC_18H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA2_DEF               0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA2_BIT_SIZE          8

#define VRX_REG_CEC_19H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA3_DEF               0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA3_BIT_SIZE          8

#define VRX_REG_CEC_1AH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA4_DEF               0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA4_BIT_SIZE          8

#define VRX_REG_CEC_1BH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA5_DEF               0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA5_BIT_SIZE          8

#define VRX_REG_CEC_1CH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA6_DEF               0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA6_BIT_SIZE          8

#define VRX_REG_CEC_1DH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA7_DEF               0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA7_BIT_SIZE          8

#define VRX_REG_CEC_1EH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA8_DEF               0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA8_BIT_SIZE          8

#define VRX_REG_CEC_1FH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA9_DEF               0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA9_BIT_SIZE          8

#define VRX_REG_CEC_20H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA10_DEF              0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA10_BIT_SIZE         8

#define VRX_REG_CEC_21H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA11_DEF              0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA11_BIT_SIZE         8

#define VRX_REG_CEC_22H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA12_DEF              0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA12_BIT_SIZE         8

#define VRX_REG_CEC_23H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA13_DEF              0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA13_BIT_SIZE         8

#define VRX_REG_CEC_24H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA14_DEF              0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_DATA14_BIT_SIZE         8

#define VRX_REG_CEC_25H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF0_RX_FRAME_LENGTH_DEF              0x0
#define VRX_FIELD_CEC_BUF0_RX_FRAME_LENGTH_BIT_SIZE         5

#define VRX_REG_CEC_27H_DEF                                 0x10
#define VRX_FIELD_CEC_LOGICAL_ADDRESS_MASK_DEF              0x1
#define VRX_FIELD_CEC_LOGICAL_ADDRESS_MASK_BIT_SIZE         3

#define VRX_FIELD_CEC_ERROR_REPORT_MODE_DEF                 0x0
#define VRX_FIELD_CEC_ERROR_REPORT_MODE_BIT_SIZE            1

#define VRX_FIELD_CEC_ERROR_DET_MODE_DEF                    0x0
#define VRX_FIELD_CEC_ERROR_DET_MODE_BIT_SIZE               1

#define VRX_FIELD_CEC_FORCE_NACK_DEF                        0x0
#define VRX_FIELD_CEC_FORCE_NACK_BIT_SIZE                   1

#define VRX_FIELD_CEC_FORCE_IGNORE_DEF                      0x0
#define VRX_FIELD_CEC_FORCE_IGNORE_BIT_SIZE                 1

#define VRX_REG_CEC_28H_DEF                                 0xFF
#define VRX_FIELD_CEC_LOGICAL_ADDRESS1_DEF                  0xf
#define VRX_FIELD_CEC_LOGICAL_ADDRESS1_BIT_SIZE             4

#define VRX_FIELD_CEC_LOGICAL_ADDRESS0_DEF                  0xf
#define VRX_FIELD_CEC_LOGICAL_ADDRESS0_BIT_SIZE             4

#define VRX_REG_CEC_29H_DEF                                 0x0F
#define VRX_FIELD_CEC_LOGICAL_ADDRESS2_DEF                  0xf
#define VRX_FIELD_CEC_LOGICAL_ADDRESS2_BIT_SIZE             4

#define VRX_REG_CEC_2AH_DEF                                 0x3E
#define VRX_FIELD_CEC_POWER_UP_DEF                          0x0
#define VRX_FIELD_CEC_POWER_UP_BIT_SIZE                     1

#define VRX_REG_CEC_2BH_DEF                                 0x07
#define VRX_FIELD_CEC_GLITCH_FILTER_CTRL_DEF                0x7
#define VRX_FIELD_CEC_GLITCH_FILTER_CTRL_BIT_SIZE           6

#define VRX_REG_CEC_2CH_DEF                                 0x00
#define VRX_FIELD_CEC_CLR_RX_RDY2_DEF                       0x0
#define VRX_FIELD_CEC_CLR_RX_RDY2_BIT_SIZE                  1

#define VRX_FIELD_CEC_CLR_RX_RDY1_DEF                       0x0
#define VRX_FIELD_CEC_CLR_RX_RDY1_BIT_SIZE                  1

#define VRX_FIELD_CEC_CLR_RX_RDY0_DEF                       0x0
#define VRX_FIELD_CEC_CLR_RX_RDY0_BIT_SIZE                  1

#define VRX_FIELD_CEC_SOFT_RESET_DEF                        0x0
#define VRX_FIELD_CEC_SOFT_RESET_BIT_SIZE                   1

#define VRX_REG_CEC_4CH_DEF                                 0x00
#define VRX_FIELD_CEC_DIS_AUTO_MODE_DEF                     0x0
#define VRX_FIELD_CEC_DIS_AUTO_MODE_BIT_SIZE                1

#define VRX_REG_CEC_53H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_TIMESTAMP_DEF                    0x0
#define VRX_FIELD_CEC_BUF2_TIMESTAMP_BIT_SIZE               2

#define VRX_FIELD_CEC_BUF1_TIMESTAMP_DEF                    0x0
#define VRX_FIELD_CEC_BUF1_TIMESTAMP_BIT_SIZE               2

#define VRX_FIELD_CEC_BUF0_TIMESTAMP_DEF                    0x0
#define VRX_FIELD_CEC_BUF0_TIMESTAMP_BIT_SIZE               2

#define VRX_REG_CEC_54H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_HEADER_DEF              0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_HEADER_BIT_SIZE         8

#define VRX_REG_CEC_55H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA0_DEF               0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA0_BIT_SIZE          8

#define VRX_REG_CEC_56H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA1_DEF               0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA1_BIT_SIZE          8

#define VRX_REG_CEC_57H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA2_DEF               0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA2_BIT_SIZE          8

#define VRX_REG_CEC_58H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA3_DEF               0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA3_BIT_SIZE          8

#define VRX_REG_CEC_59H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA4_DEF               0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA4_BIT_SIZE          8

#define VRX_REG_CEC_5AH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA5_DEF               0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA5_BIT_SIZE          8

#define VRX_REG_CEC_5BH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA6_DEF               0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA6_BIT_SIZE          8

#define VRX_REG_CEC_5CH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA7_DEF               0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA7_BIT_SIZE          8

#define VRX_REG_CEC_5DH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA8_DEF               0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA8_BIT_SIZE          8

#define VRX_REG_CEC_5EH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA9_DEF               0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA9_BIT_SIZE          8

#define VRX_REG_CEC_5FH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA10_DEF              0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA10_BIT_SIZE         8

#define VRX_REG_CEC_60H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA11_DEF              0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA11_BIT_SIZE         8

#define VRX_REG_CEC_61H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA12_DEF              0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA12_BIT_SIZE         8

#define VRX_REG_CEC_62H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA13_DEF              0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA13_BIT_SIZE         8

#define VRX_REG_CEC_63H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA14_DEF              0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_DATA14_BIT_SIZE         8

#define VRX_REG_CEC_64H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF1_RX_FRAME_LENGTH_DEF              0x0
#define VRX_FIELD_CEC_BUF1_RX_FRAME_LENGTH_BIT_SIZE         5

#define VRX_REG_CEC_65H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_HEADER_DEF              0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_HEADER_BIT_SIZE         8

#define VRX_REG_CEC_66H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA0_DEF               0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA0_BIT_SIZE          8

#define VRX_REG_CEC_67H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA1_DEF               0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA1_BIT_SIZE          8

#define VRX_REG_CEC_68H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA2_DEF               0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA2_BIT_SIZE          8

#define VRX_REG_CEC_69H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA3_DEF               0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA3_BIT_SIZE          8

#define VRX_REG_CEC_6AH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA4_DEF               0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA4_BIT_SIZE          8

#define VRX_REG_CEC_6BH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA5_DEF               0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA5_BIT_SIZE          8

#define VRX_REG_CEC_6CH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA6_DEF               0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA6_BIT_SIZE          8

#define VRX_REG_CEC_6DH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA7_DEF               0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA7_BIT_SIZE          8

#define VRX_REG_CEC_6EH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA8_DEF               0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA8_BIT_SIZE          8

#define VRX_REG_CEC_6FH_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA9_DEF               0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA9_BIT_SIZE          8

#define VRX_REG_CEC_70H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA10_DEF              0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA10_BIT_SIZE         8

#define VRX_REG_CEC_71H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA11_DEF              0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA11_BIT_SIZE         8

#define VRX_REG_CEC_72H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA12_DEF              0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA12_BIT_SIZE         8

#define VRX_REG_CEC_73H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA13_DEF              0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA13_BIT_SIZE         8

#define VRX_REG_CEC_74H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA14_DEF              0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_DATA14_BIT_SIZE         8

#define VRX_REG_CEC_75H_DEF                                 0x00
#define VRX_FIELD_CEC_BUF2_RX_FRAME_LENGTH_DEF              0x0
#define VRX_FIELD_CEC_BUF2_RX_FRAME_LENGTH_BIT_SIZE         5

#define VRX_REG_CEC_76H_DEF                                 0x00
#define VRX_FIELD_CEC_RX_RDY2_DEF                           0x0
#define VRX_FIELD_CEC_RX_RDY2_BIT_SIZE                      1

#define VRX_FIELD_CEC_RX_RDY1_DEF                           0x0
#define VRX_FIELD_CEC_RX_RDY1_BIT_SIZE                      1

#define VRX_FIELD_CEC_RX_RDY0_DEF                           0x0
#define VRX_FIELD_CEC_RX_RDY0_BIT_SIZE                      1

#define VRX_REG_CEC_77H_DEF                                 0x00
#define VRX_FIELD_CEC_USE_ALL_BUFS_DEF                      0x0
#define VRX_FIELD_CEC_USE_ALL_BUFS_BIT_SIZE                 1

#define VRX_REG_CEC_78H_DEF                                 0x6D
#define VRX_FIELD_CEC_WAKE_OPCODE0_DEF                      0x6d
#define VRX_FIELD_CEC_WAKE_OPCODE0_BIT_SIZE                 8

#define VRX_REG_CEC_79H_DEF                                 0x8F
#define VRX_FIELD_CEC_WAKE_OPCODE1_DEF                      0x8f
#define VRX_FIELD_CEC_WAKE_OPCODE1_BIT_SIZE                 8

#define VRX_REG_CEC_7AH_DEF                                 0x82
#define VRX_FIELD_CEC_WAKE_OPCODE2_DEF                      0x82
#define VRX_FIELD_CEC_WAKE_OPCODE2_BIT_SIZE                 8

#define VRX_REG_CEC_7BH_DEF                                 0x04
#define VRX_FIELD_CEC_WAKE_OPCODE3_DEF                      0x4
#define VRX_FIELD_CEC_WAKE_OPCODE3_BIT_SIZE                 8

#define VRX_REG_CEC_7CH_DEF                                 0x0D
#define VRX_FIELD_CEC_WAKE_OPCODE4_DEF                      0xd
#define VRX_FIELD_CEC_WAKE_OPCODE4_BIT_SIZE                 8

#define VRX_REG_CEC_7DH_DEF                                 0x70
#define VRX_FIELD_CEC_WAKE_OPCODE5_DEF                      0x70
#define VRX_FIELD_CEC_WAKE_OPCODE5_BIT_SIZE                 8

#define VRX_REG_CEC_7EH_DEF                                 0x42
#define VRX_FIELD_CEC_WAKE_OPCODE6_DEF                      0x42
#define VRX_FIELD_CEC_WAKE_OPCODE6_BIT_SIZE                 8

#define VRX_REG_CEC_7FH_DEF                                 0x41
#define VRX_FIELD_CEC_WAKE_OPCODE7_DEF                      0x41
#define VRX_FIELD_CEC_WAKE_OPCODE7_BIT_SIZE                 8

#endif
