Drill report for Interconnect.kicad_pcb
Created on 2024-12-02 3:41:22 PM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  PWR                       in1
    L3 :  GND                       in2
    L4 :  B.Cu                      back


Drill file 'Interconnect-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (86 holes)
    T2  0.600mm  0.0236"  (14 holes)
    T3  0.700mm  0.0276"  (126 holes)
    T4  0.800mm  0.0315"  (205 holes)  (with 1 slot)
    T5  0.890mm  0.0350"  (8 holes)
    T6  0.900mm  0.0354"  (1066 holes)
    T7  0.920mm  0.0362"  (4 holes)
    T8  1.000mm  0.0394"  (732 holes)  (with 4 slots)
    T9  1.020mm  0.0402"  (172 holes)
    T10  1.100mm  0.0433"  (14 holes)
    T11  1.150mm  0.0453"  (4 holes)
    T12  1.200mm  0.0472"  (2 holes)
    T13  1.300mm  0.0512"  (20 holes)
    T14  1.350mm  0.0531"  (6 holes)
    T15  1.397mm  0.0550"  (4 holes)
    T16  1.500mm  0.0591"  (5 holes)
    T17  1.600mm  0.0630"  (2 holes)
    T18  1.700mm  0.0669"  (1 hole)
    T19  1.900mm  0.0748"  (8 holes)
    T20  2.010mm  0.0791"  (8 holes)
    T21  2.330mm  0.0917"  (2 holes)
    T22  2.800mm  0.1102"  (4 holes)
    T23  3.200mm  0.1260"  (2 holes)

    Total plated holes count 2495


Drill file 'Interconnect-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  1.500mm  0.0591"  (9 holes)
    T2  1.800mm  0.0709"  (8 holes)
    T3  1.900mm  0.0748"  (2 holes)
    T4  3.250mm  0.1280"  (2 holes)

    Total unplated holes count 21
