// Seed: 1703249376
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always id_2 = id_1;
  assign id_2 = -1;
  wire id_3;
  wire \id_4 ;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    output wand id_3,
    output wire id_4,
    output wor id_5,
    input wire id_6,
    output tri0 id_7,
    input tri0 id_8,
    input tri id_9,
    output wor id_10,
    input supply1 id_11,
    id_20,
    input wand id_12,
    input wor id_13,
    input wor id_14,
    output uwire id_15,
    input supply1 id_16,
    input tri id_17,
    input supply0 id_18
);
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_20
  );
  assign modCall_1.id_2 = 0;
endmodule
