# vsim -modelsimini /home/paineira/Documents/Insper/Elementos/Z01.1/Projetos/src/C-LogicaCombinacional/vunit_out/modelsim/modelsim.ini -wlf /home/paineira/Documents/Insper/Elementos/Z01.1/Projetos/src/C-LogicaCombinacional/vunit_out/test_output/lib.tb_nand.all_d9f40c4b9b8a853c92c00dd8a102ec369f48636d/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_nand(tb) -L vunit_lib -L lib -g/tb_nand/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/paineira/Documents/Insper/Elementos/Z01.1/Projetos/src/C-LogicaCombinacional/vunit_out/test_output/lib.tb_nand.all_d9f40c4b9b8a853c92c00dd8a102ec369f48636d/,tb path : /home/paineira/Documents/Insper/Elementos/Z01.1/Projetos/src/C-LogicaCombinacional/tests/tst/,use_color : true" 
# Start time: 11:31:23 on Aug 24,2018
# ** Warning: Design size of 20478 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/paineira/.local/lib/python3.5/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
# Stopped at /home/paineira/.local/lib/python3.5/site-packages/vunit/vhdl/core/src/stop_body_2008.vhd line 13
