

================================================================
== Vitis HLS Report for 'forward_13'
================================================================
* Date:           Wed Feb 25 16:06:43 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        unet_pvm_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.260 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      519|      519|  2.595 us|  2.595 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_1_VITIS_LOOP_138_2  |      517|      517|         7|          1|          1|   512|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     630|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|       0|     153|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      90|    -|
|Register         |        -|     -|    1000|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|    1000|    1001|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_18s_18s_36_1_1_U429     |mul_18s_18s_36_1_1     |        0|   1|  0|   5|    0|
    |mul_18s_18s_36_1_1_U430     |mul_18s_18s_36_1_1     |        0|   1|  0|   5|    0|
    |sparsemux_17_3_18_1_1_U425  |sparsemux_17_3_18_1_1  |        0|   0|  0|  43|    0|
    |sparsemux_17_3_18_1_1_U427  |sparsemux_17_3_18_1_1  |        0|   0|  0|  43|    0|
    |sparsemux_17_3_18_1_1_U428  |sparsemux_17_3_18_1_1  |        0|   0|  0|  43|    0|
    |sparsemux_9_3_18_1_1_U426   |sparsemux_9_3_18_1_1   |        0|   0|  0|  14|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   2|  0| 153|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln132_fu_352_p2                    |         +|   0|  0|  17|          10|           1|
    |add_ln138_fu_401_p2                    |         +|   0|  0|  13|           6|           1|
    |add_ln143_3_fu_1612_p2                 |         +|   0|  0|  26|          19|          19|
    |add_ln143_fu_1607_p2                   |         +|   0|  0|  25|          18|          18|
    |add_ln51_3_fu_944_p2                   |         +|   0|  0|  20|          13|          13|
    |add_ln51_fu_904_p2                     |         +|   0|  0|  39|          32|          30|
    |fused_7_fu_1435_p2                     |         +|   0|  0|  25|          18|          18|
    |gate_act_7_fu_1215_p2                  |         +|   0|  0|  25|          18|          18|
    |and_ln142_11_fu_1517_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln142_12_fu_1561_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln142_13_fu_1549_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln142_14_fu_1555_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln142_15_fu_1576_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln142_fu_1455_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln143_fu_1640_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln50_fu_1012_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln51_3_fu_1030_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln51_fu_992_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln53_11_fu_1297_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln53_12_fu_1311_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln53_13_fu_1335_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln53_14_fu_1341_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln53_15_fu_1359_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln53_fu_1235_p2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_340                       |       and|   0|  0|   2|           1|           1|
    |first_iter_0_fu_375_p2                 |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln132_fu_346_p2                   |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln138_4_fu_407_p2                 |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln138_fu_361_p2                   |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln140_fu_395_p2                   |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln142_5_fu_1491_p2                |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln142_6_fu_1497_p2                |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln142_fu_1477_p2                  |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln49_fu_876_p2                    |      icmp|   0|  0|  25|          18|          13|
    |icmp_ln50_fu_882_p2                    |      icmp|   0|  0|  25|          18|          14|
    |icmp_ln53_5_fu_1271_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln53_6_fu_1277_p2                 |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln53_fu_1257_p2                   |      icmp|   0|  0|  14|           7|           2|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp0         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |or_ln142_3_fu_1588_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln142_4_fu_1565_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln142_fu_1537_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln50_fu_1018_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln51_3_fu_968_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln51_fu_986_p2                      |        or|   0|  0|   2|           1|           1|
    |or_ln53_3_fu_1365_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln53_4_fu_1347_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln53_fu_1323_p2                     |        or|   0|  0|   2|           1|           1|
    |fused_8_fu_1593_p3                     |    select|   0|  0|  17|           1|          18|
    |gate_act_8_fu_1378_p3                  |    select|   0|  0|  17|           1|          18|
    |select_ln132_fu_367_p3                 |    select|   0|  0|   6|           1|           1|
    |select_ln142_7_fu_1523_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln142_8_fu_1581_p3              |    select|   0|  0|  18|           1|          17|
    |select_ln142_fu_1503_p3                |    select|   0|  0|   2|           1|           1|
    |select_ln143_fu_1652_p3                |    select|   0|  0|  18|           1|          17|
    |select_ln53_7_fu_1303_p3               |    select|   0|  0|   2|           1|           1|
    |select_ln53_8_fu_1371_p3               |    select|   0|  0|  18|           1|          17|
    |select_ln53_fu_1283_p3                 |    select|   0|  0|   2|           1|           1|
    |sig_fu_1046_p6                         |    select|   0|  0|  18|           1|          17|
    |y_fu_1660_p3                           |    select|   0|  0|  17|           1|          18|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |xor_ln142_10_fu_1531_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln142_11_fu_1543_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln142_12_fu_1570_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln142_9_fu_1511_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln142_fu_1449_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln143_3_fu_1646_p2                 |       xor|   0|  0|   2|           1|           1|
    |xor_ln143_fu_1634_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln49_fu_1006_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln50_fu_1024_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_5_fu_974_p2                   |       xor|   0|  0|   2|           1|           1|
    |xor_ln51_6_fu_980_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_fu_962_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln53_10_fu_1317_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln53_11_fu_1329_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln53_12_fu_1353_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln53_9_fu_1291_p2                  |       xor|   0|  0|   2|           1|           2|
    |xor_ln53_fu_1229_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 630|         307|         373|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_d_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |d_fu_172                              |   9|          2|    6|         12|
    |indvar_flatten_fu_176                 |   9|          2|   10|         20|
    |mamba_out_1_blk_n                     |   9|          2|    1|          2|
    |s_gate_blk_n                          |   9|          2|    1|          2|
    |s_res_blk_n                           |   9|          2|    1|          2|
    |s_ssm_out_blk_n                       |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   38|         76|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln142_13_reg_2043             |   1|   0|    1|          0|
    |and_ln142_14_reg_2049             |   1|   0|    1|          0|
    |and_ln142_reg_2033                |   1|   0|    1|          0|
    |and_ln53_13_reg_2013              |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |d_fu_172                          |   6|   0|    6|          0|
    |first_iter_0_reg_1967             |   1|   0|    1|          0|
    |fused_7_reg_2028                  |  18|   0|   18|          0|
    |g_10023_fu_256                    |  18|   0|   18|          0|
    |g_10121_fu_252                    |  18|   0|   18|          0|
    |g_10219_fu_248                    |  18|   0|   18|          0|
    |g_10317_fu_244                    |  18|   0|   18|          0|
    |g_9631_fu_272                     |  18|   0|   18|          0|
    |g_9729_fu_268                     |  18|   0|   18|          0|
    |g_9827_fu_264                     |  18|   0|   18|          0|
    |g_9925_fu_260                     |  18|   0|   18|          0|
    |gate_act_7_reg_2008               |  18|   0|   18|          0|
    |icmp_ln138_4_reg_1983             |   1|   0|    1|          0|
    |icmp_ln140_reg_1979               |   1|   0|    1|          0|
    |icmp_ln142_5_reg_2038             |   1|   0|    1|          0|
    |indvar_flatten_fu_176             |  10|   0|   10|          0|
    |or_ln53_3_reg_2018                |   1|   0|    1|          0|
    |r_1007_fu_224                     |  18|   0|   18|          0|
    |r_1015_fu_220                     |  18|   0|   18|          0|
    |r_1023_fu_216                     |  18|   0|   18|          0|
    |r_1031_fu_212                     |  18|   0|   18|          0|
    |r_9615_fu_240                     |  18|   0|   18|          0|
    |r_9713_fu_236                     |  18|   0|   18|          0|
    |r_9811_fu_232                     |  18|   0|   18|          0|
    |r_999_fu_228                      |  18|   0|   18|          0|
    |s_10039_fu_288                    |  18|   0|   18|          0|
    |s_10137_fu_284                    |  18|   0|   18|          0|
    |s_10235_fu_280                    |  18|   0|   18|          0|
    |s_10333_fu_276                    |  18|   0|   18|          0|
    |s_9647_fu_304                     |  18|   0|   18|          0|
    |s_9745_fu_300                     |  18|   0|   18|          0|
    |s_9843_fu_296                     |  18|   0|   18|          0|
    |s_9941_fu_292                     |  18|   0|   18|          0|
    |sig_reg_1992                      |  18|   0|   18|          0|
    |tmp_349_reg_1997                  |  18|   0|   18|          0|
    |tmp_349_reg_1997_pp0_iter3_reg    |  18|   0|   18|          0|
    |tmp_352_reg_2002                  |  18|   0|   18|          0|
    |tmp_577_reg_2023                  |   1|   0|    1|          0|
    |trunc_ln138_reg_1971              |   3|   0|    3|          0|
    |x_reg_1987                        |  18|   0|   18|          0|
    |y_050_fu_180                      |  18|   0|   18|          0|
    |y_1_051_fu_184                    |  18|   0|   18|          0|
    |y_2_052_fu_188                    |  18|   0|   18|          0|
    |y_3_053_fu_192                    |  18|   0|   18|          0|
    |y_4_054_fu_196                    |  18|   0|   18|          0|
    |y_5_055_fu_200                    |  18|   0|   18|          0|
    |y_6_056_fu_204                    |  18|   0|   18|          0|
    |y_7_057_fu_208                    |  18|   0|   18|          0|
    |icmp_ln138_4_reg_1983             |  64|  32|    1|          0|
    |icmp_ln140_reg_1979               |  64|  32|    1|          0|
    |tmp_352_reg_2002                  |  64|  32|   18|          0|
    |trunc_ln138_reg_1971              |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1000| 128|  767|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|    forward.13|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|    forward.13|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|    forward.13|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|    forward.13|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|    forward.13|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|    forward.13|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|    forward.13|  return value|
|s_ssm_out_dout            |   in|  576|     ap_fifo|     s_ssm_out|       pointer|
|s_ssm_out_empty_n         |   in|    1|     ap_fifo|     s_ssm_out|       pointer|
|s_ssm_out_read            |  out|    1|     ap_fifo|     s_ssm_out|       pointer|
|s_ssm_out_num_data_valid  |   in|    5|     ap_fifo|     s_ssm_out|       pointer|
|s_ssm_out_fifo_cap        |   in|    5|     ap_fifo|     s_ssm_out|       pointer|
|s_gate_dout               |   in|  576|     ap_fifo|        s_gate|       pointer|
|s_gate_empty_n            |   in|    1|     ap_fifo|        s_gate|       pointer|
|s_gate_read               |  out|    1|     ap_fifo|        s_gate|       pointer|
|s_gate_num_data_valid     |   in|   11|     ap_fifo|        s_gate|       pointer|
|s_gate_fifo_cap           |   in|   11|     ap_fifo|        s_gate|       pointer|
|s_res_dout                |   in|  576|     ap_fifo|         s_res|       pointer|
|s_res_empty_n             |   in|    1|     ap_fifo|         s_res|       pointer|
|s_res_read                |  out|    1|     ap_fifo|         s_res|       pointer|
|s_res_num_data_valid      |   in|   11|     ap_fifo|         s_res|       pointer|
|s_res_fifo_cap            |   in|   11|     ap_fifo|         s_res|       pointer|
|mamba_out_1_din           |  out|  576|     ap_fifo|   mamba_out_1|       pointer|
|mamba_out_1_full_n        |   in|    1|     ap_fifo|   mamba_out_1|       pointer|
|mamba_out_1_write         |  out|    1|     ap_fifo|   mamba_out_1|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

