Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/Downloads/0226/tb_isim_beh.exe -prj C:/Users/152/Downloads/0226/tb_beh.prj work.tb work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Downloads/0226/vga640x480.v" into library work
WARNING:HDLCompiler:1142 - "C:/Users/152/Downloads/0226/vga640x480.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "C:/Users/152/Downloads/0226/segdisplay.v" into library work
WARNING:HDLCompiler:1142 - "C:/Users/152/Downloads/0226/segdisplay.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "C:/Users/152/Downloads/0226/renderer.v" into library work
WARNING:HDLCompiler:1142 - "C:/Users/152/Downloads/0226/renderer.v" Line 1: Compiler directive `timescale is not allowed here
WARNING:HDLCompiler:751 - "C:/Users/152/Downloads/0226/renderer.v" Line 34: Redeclaration of ansi port pixel is not allowed
WARNING:HDLCompiler:1830 - "C:/Users/152/Downloads/0226/renderer.v" Line 82: Cannot omit port direction for function/task declarations
Analyzing Verilog file "C:/Users/152/Downloads/0226/fsm.v" into library work
WARNING:HDLCompiler:1142 - "C:/Users/152/Downloads/0226/fsm.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "C:/Users/152/Downloads/0226/clockdiv.v" into library work
WARNING:HDLCompiler:1142 - "C:/Users/152/Downloads/0226/clockdiv.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "C:/Users/152/Downloads/0226/NERP_demo_top.v" into library work
WARNING:HDLCompiler:1142 - "C:/Users/152/Downloads/0226/NERP_demo_top.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "C:/Users/152/Downloads/0226/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clockdiv
Compiling module segdisplay
Compiling module vga640x480
Compiling module fsm
Compiling module renderer
Compiling module NERP_demo_top
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/152/Downloads/0226/tb_isim_beh.exe
Fuse Memory Usage: 28044 KB
Fuse CPU Usage: 639 ms
