ARM GAS  /tmp/cc9abw63.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cc9abw63.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f4xx_hal_msp.c ****   */
  66:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 72 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 72 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 72 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
ARM GAS  /tmp/cc9abw63.s 			page 3


  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 72 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 72 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 73 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 73 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 73 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 73 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 73 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 80 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_PWM_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_TIM_PWM_MspInit:
  93              	.LVL0:
  94              	.LFB131:
ARM GAS  /tmp/cc9abw63.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 89 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 8
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 100              		.loc 1 90 3 view .LVU15
 101              		.loc 1 90 14 is_stmt 0 view .LVU16
 102 0000 0368     		ldr	r3, [r0]
 103              		.loc 1 90 5 view .LVU17
 104 0002 B3F1804F 		cmp	r3, #1073741824
 105 0006 00D0     		beq	.L11
 106 0008 7047     		bx	lr
 107              	.L11:
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 108              		.loc 1 89 1 view .LVU18
 109 000a 82B0     		sub	sp, sp, #8
 110              	.LCFI2:
 111              		.cfi_def_cfa_offset 8
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 112              		.loc 1 96 5 is_stmt 1 view .LVU19
 113              	.LBB4:
 114              		.loc 1 96 5 view .LVU20
 115 000c 0023     		movs	r3, #0
 116 000e 0193     		str	r3, [sp, #4]
 117              		.loc 1 96 5 view .LVU21
 118 0010 054B     		ldr	r3, .L12
 119 0012 1A6C     		ldr	r2, [r3, #64]
 120 0014 42F00102 		orr	r2, r2, #1
 121 0018 1A64     		str	r2, [r3, #64]
 122              		.loc 1 96 5 view .LVU22
 123 001a 1B6C     		ldr	r3, [r3, #64]
 124 001c 03F00103 		and	r3, r3, #1
 125 0020 0193     		str	r3, [sp, #4]
 126              		.loc 1 96 5 view .LVU23
 127 0022 019B     		ldr	r3, [sp, #4]
 128              	.LBE4:
 129              		.loc 1 96 5 view .LVU24
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  98:Core/Src/stm32f4xx_hal_msp.c **** 
  99:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 100:Core/Src/stm32f4xx_hal_msp.c ****   }
 101:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cc9abw63.s 			page 5


 102:Core/Src/stm32f4xx_hal_msp.c **** }
 130              		.loc 1 102 1 is_stmt 0 view .LVU25
 131 0024 02B0     		add	sp, sp, #8
 132              	.LCFI3:
 133              		.cfi_def_cfa_offset 0
 134              		@ sp needed
 135 0026 7047     		bx	lr
 136              	.L13:
 137              		.align	2
 138              	.L12:
 139 0028 00380240 		.word	1073887232
 140              		.cfi_endproc
 141              	.LFE131:
 143              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 144              		.align	1
 145              		.global	HAL_TIM_MspPostInit
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 149              		.fpu fpv4-sp-d16
 151              	HAL_TIM_MspPostInit:
 152              	.LVL1:
 153              	.LFB132:
 103:Core/Src/stm32f4xx_hal_msp.c **** 
 104:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 105:Core/Src/stm32f4xx_hal_msp.c **** {
 154              		.loc 1 105 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 24
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		.loc 1 105 1 is_stmt 0 view .LVU27
 159 0000 00B5     		push	{lr}
 160              	.LCFI4:
 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 14, -4
 163 0002 87B0     		sub	sp, sp, #28
 164              	.LCFI5:
 165              		.cfi_def_cfa_offset 32
 106:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 166              		.loc 1 106 3 is_stmt 1 view .LVU28
 167              		.loc 1 106 20 is_stmt 0 view .LVU29
 168 0004 0023     		movs	r3, #0
 169 0006 0193     		str	r3, [sp, #4]
 170 0008 0293     		str	r3, [sp, #8]
 171 000a 0393     		str	r3, [sp, #12]
 172 000c 0493     		str	r3, [sp, #16]
 173 000e 0593     		str	r3, [sp, #20]
 107:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM2)
 174              		.loc 1 107 3 is_stmt 1 view .LVU30
 175              		.loc 1 107 10 is_stmt 0 view .LVU31
 176 0010 0368     		ldr	r3, [r0]
 177              		.loc 1 107 5 view .LVU32
 178 0012 B3F1804F 		cmp	r3, #1073741824
 179 0016 02D0     		beq	.L17
 180              	.LVL2:
 181              	.L14:
 108:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /tmp/cc9abw63.s 			page 6


 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 114:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 115:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 116:Core/Src/stm32f4xx_hal_msp.c ****     */
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 121:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 122:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 127:Core/Src/stm32f4xx_hal_msp.c ****   }
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c **** }
 182              		.loc 1 129 1 view .LVU33
 183 0018 07B0     		add	sp, sp, #28
 184              	.LCFI6:
 185              		.cfi_remember_state
 186              		.cfi_def_cfa_offset 4
 187              		@ sp needed
 188 001a 5DF804FB 		ldr	pc, [sp], #4
 189              	.LVL3:
 190              	.L17:
 191              	.LCFI7:
 192              		.cfi_restore_state
 113:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 193              		.loc 1 113 5 is_stmt 1 view .LVU34
 194              	.LBB5:
 113:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 195              		.loc 1 113 5 view .LVU35
 196 001e 0023     		movs	r3, #0
 197 0020 0093     		str	r3, [sp]
 113:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 198              		.loc 1 113 5 view .LVU36
 199 0022 0A4B     		ldr	r3, .L18
 200 0024 1A6B     		ldr	r2, [r3, #48]
 201 0026 42F00102 		orr	r2, r2, #1
 202 002a 1A63     		str	r2, [r3, #48]
 113:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 203              		.loc 1 113 5 view .LVU37
 204 002c 1B6B     		ldr	r3, [r3, #48]
 205 002e 03F00103 		and	r3, r3, #1
 206 0032 0093     		str	r3, [sp]
 113:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 207              		.loc 1 113 5 view .LVU38
 208 0034 009B     		ldr	r3, [sp]
 209              	.LBE5:
 113:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 210              		.loc 1 113 5 view .LVU39
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/cc9abw63.s 			page 7


 211              		.loc 1 117 5 view .LVU40
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 212              		.loc 1 117 25 is_stmt 0 view .LVU41
 213 0036 0123     		movs	r3, #1
 214 0038 0193     		str	r3, [sp, #4]
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215              		.loc 1 118 5 is_stmt 1 view .LVU42
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 118 26 is_stmt 0 view .LVU43
 217 003a 0222     		movs	r2, #2
 218 003c 0292     		str	r2, [sp, #8]
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 219              		.loc 1 119 5 is_stmt 1 view .LVU44
 120:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 220              		.loc 1 120 5 view .LVU45
 121:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 221              		.loc 1 121 5 view .LVU46
 121:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 222              		.loc 1 121 31 is_stmt 0 view .LVU47
 223 003e 0593     		str	r3, [sp, #20]
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 224              		.loc 1 122 5 is_stmt 1 view .LVU48
 225 0040 01A9     		add	r1, sp, #4
 226 0042 0348     		ldr	r0, .L18+4
 227              	.LVL4:
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 228              		.loc 1 122 5 is_stmt 0 view .LVU49
 229 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 230              	.LVL5:
 231              		.loc 1 129 1 view .LVU50
 232 0048 E6E7     		b	.L14
 233              	.L19:
 234 004a 00BF     		.align	2
 235              	.L18:
 236 004c 00380240 		.word	1073887232
 237 0050 00000240 		.word	1073872896
 238              		.cfi_endproc
 239              	.LFE132:
 241              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 242              		.align	1
 243              		.global	HAL_TIM_PWM_MspDeInit
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 247              		.fpu fpv4-sp-d16
 249              	HAL_TIM_PWM_MspDeInit:
 250              	.LVL6:
 251              	.LFB133:
 130:Core/Src/stm32f4xx_hal_msp.c **** /**
 131:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 132:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 133:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 134:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 135:Core/Src/stm32f4xx_hal_msp.c **** */
 136:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 137:Core/Src/stm32f4xx_hal_msp.c **** {
 252              		.loc 1 137 1 is_stmt 1 view -0
ARM GAS  /tmp/cc9abw63.s 			page 8


 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256              		@ link register save eliminated.
 138:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 257              		.loc 1 138 3 view .LVU52
 258              		.loc 1 138 14 is_stmt 0 view .LVU53
 259 0000 0368     		ldr	r3, [r0]
 260              		.loc 1 138 5 view .LVU54
 261 0002 B3F1804F 		cmp	r3, #1073741824
 262 0006 00D0     		beq	.L22
 263              	.L20:
 139:Core/Src/stm32f4xx_hal_msp.c ****   {
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 143:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 144:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 148:Core/Src/stm32f4xx_hal_msp.c ****   }
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c **** }
 264              		.loc 1 150 1 view .LVU55
 265 0008 7047     		bx	lr
 266              	.L22:
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 267              		.loc 1 144 5 is_stmt 1 view .LVU56
 268 000a 034A     		ldr	r2, .L23
 269 000c 136C     		ldr	r3, [r2, #64]
 270 000e 23F00103 		bic	r3, r3, #1
 271 0012 1364     		str	r3, [r2, #64]
 272              		.loc 1 150 1 is_stmt 0 view .LVU57
 273 0014 F8E7     		b	.L20
 274              	.L24:
 275 0016 00BF     		.align	2
 276              	.L23:
 277 0018 00380240 		.word	1073887232
 278              		.cfi_endproc
 279              	.LFE133:
 281              		.text
 282              	.Letext0:
 283              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 284              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 285              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 286              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 287              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 288              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 289              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
ARM GAS  /tmp/cc9abw63.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cc9abw63.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc9abw63.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc9abw63.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/cc9abw63.s:85     .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/cc9abw63.s:92     .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/cc9abw63.s:139    .text.HAL_TIM_PWM_MspInit:0000000000000028 $d
     /tmp/cc9abw63.s:144    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc9abw63.s:151    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc9abw63.s:236    .text.HAL_TIM_MspPostInit:000000000000004c $d
     /tmp/cc9abw63.s:242    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/cc9abw63.s:249    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/cc9abw63.s:277    .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
