

================================================================
== Synthesis Summary Report of 'spmv'
================================================================
+ General Information: 
    * Date:           Sun Mar 27 14:26:18 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        LabB
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |        Modules       | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |        & Loops       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ spmv                |     -|  0.03|        -|       -|         -|        -|     -|        no|     -|  5 (2%)|  3969 (3%)|  4293 (8%)|    -|
    | o L1                 |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|       -|          -|          -|    -|
    |  + spmv_Pipeline_L2  |     -|  0.03|        -|       -|         -|        -|     -|        no|     -|  5 (2%)|  2153 (2%)|  2608 (4%)|    -|
    |   o L2               |    II|  7.30|        -|       -|        47|       40|     -|       yes|     -|       -|          -|          -|    -|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 32     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+--------------------+
| Interface     | Register | Offset | Width | Access | Description        |
+---------------+----------+--------+-------+--------+--------------------+
| s_axi_control | x_0      | 0xc0   | 32    | W      | Data signal of x_0 |
| s_axi_control | x_1      | 0xc8   | 32    | W      | Data signal of x_1 |
| s_axi_control | x_2      | 0xd0   | 32    | W      | Data signal of x_2 |
| s_axi_control | x_3      | 0xd8   | 32    | W      | Data signal of x_3 |
| s_axi_control | x_4      | 0xe0   | 32    | W      | Data signal of x_4 |
| s_axi_control | x_5      | 0xe8   | 32    | W      | Data signal of x_5 |
| s_axi_control | x_6      | 0xf0   | 32    | W      | Data signal of x_6 |
| s_axi_control | x_7      | 0xf8   | 32    | W      | Data signal of x_7 |
+---------------+----------+--------+-------+--------+--------------------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| rowPtr      | in        | int*     |
| columnIndex | in        | int*     |
| values      | in        | float*   |
| y           | out       | float*   |
| x           | in        | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+---------------+-----------+-------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Info                             |
+-------------+---------------+-----------+-------------------------------------+
| rowPtr      | s_axi_control | memory    | name=rowPtr offset=32 range=32      |
| columnIndex | s_axi_control | memory    | name=columnIndex offset=64 range=64 |
| values      | s_axi_control | interface |                                     |
| values      | s_axi_control | interface |                                     |
| values      | s_axi_control | interface |                                     |
| values      | s_axi_control | interface |                                     |
| values      | s_axi_control | interface |                                     |
| values      | s_axi_control | interface |                                     |
| values      | s_axi_control | interface |                                     |
| values      | s_axi_control | interface |                                     |
| y           | s_axi_control | memory    | name=y offset=176 range=16          |
| x           | s_axi_control | interface |                                     |
| x           | s_axi_control | interface |                                     |
| x           | s_axi_control | interface |                                     |
| x           | s_axi_control | interface |                                     |
| x           | s_axi_control | interface |                                     |
| x           | s_axi_control | interface |                                     |
| x           | s_axi_control | interface |                                     |
| x           | s_axi_control | interface |                                     |
+-------------+---------------+-----------+-------------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+------------------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable         | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+------------------+------+---------+---------+
| + spmv                               | 5   |        |                  |      |         |         |
|   indvars_iv_next6_fu_341_p2         | -   |        | indvars_iv_next6 | add  | fabric  | 0       |
|  + spmv_Pipeline_L2                  | 5   |        |                  |      |         |         |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul              | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1             | fadd | fulldsp | 4       |
|    add_ln12_fu_692_p2                | -   |        | add_ln12         | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_1            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_1           | fadd | fulldsp | 4       |
|    add_ln12_1_fu_783_p2              | -   |        | add_ln12_1       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_2            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_2           | fadd | fulldsp | 4       |
|    add_ln12_2_fu_818_p2              | -   |        | add_ln12_2       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_3            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_3           | fadd | fulldsp | 4       |
|    add_ln12_3_fu_860_p2              | -   |        | add_ln12_3       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_4            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_4           | fadd | fulldsp | 4       |
|    add_ln12_4_fu_894_p2              | -   |        | add_ln12_4       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_5            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_5           | fadd | fulldsp | 4       |
|    add_ln12_5_fu_936_p2              | -   |        | add_ln12_5       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_6            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_6           | fadd | fulldsp | 4       |
|    add_ln12_6_fu_970_p2              | -   |        | add_ln12_6       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_7            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_7           | fadd | fulldsp | 4       |
|    add_ln12_7_fu_1012_p2             | -   |        | add_ln12_7       | add  | fabric  | 0       |
+--------------------------------------+-----+--------+------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------+------------------------------------------------------+
| Type            | Options                             | Location                                             |
+-----------------+-------------------------------------+------------------------------------------------------+
| unroll          | factor=8                            | ../../../../Desktop/LabB/spmv.cpp:13 in spmv         |
| pipeline        |                                     | ../../../../Desktop/LabB/spmv.cpp:14 in spmv         |
| array_partition | variable=values type=block factor=8 | ../../../../Desktop/LabB/spmv.cpp:15 in spmv, values |
| array_partition | variable=x type=block factor=8      | ../../../../Desktop/LabB/spmv.cpp:16 in spmv, x      |
| interface       | s_axilite port=columnIndex          | DIRECTIVE in spmv, columnIndex                       |
| interface       | ap_ctrl_none port=return            | DIRECTIVE in spmv, return                            |
| interface       | s_axilite port=rowPtr               | DIRECTIVE in spmv, rowPtr                            |
| interface       | s_axilite port=values               | DIRECTIVE in spmv, values                            |
| interface       | s_axilite port=x                    | DIRECTIVE in spmv, x                                 |
| interface       | s_axilite port=y                    | DIRECTIVE in spmv, y                                 |
+-----------------+-------------------------------------+------------------------------------------------------+


