\doxysubsubsubsection{PLL Clock Output}
\hypertarget{group__RCC__PLL__Clock__Output}{}\label{group__RCC__PLL__Clock__Output}\index{PLL Clock Output@{PLL Clock Output}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__PLL__Clock__Output_ga2452d1b434015696d6129a247e9bfee9}{RCC\+\_\+\+PLL\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}}
\item 
\#define \mbox{\hyperlink{group__RCC__PLL__Clock__Output_ga06ea524d42f882e5ff0da89131c385a8}{RCC\+\_\+\+PLL\+\_\+\+I2\+S2\+CLK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN}}
\item 
\#define \mbox{\hyperlink{group__RCC__PLL__Clock__Output_gac90987c1c0dc702b443efb067ef06dcd}{RCC\+\_\+\+PLL\+\_\+\+RNGCLK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN}}
\item 
\#define \mbox{\hyperlink{group__RCC__PLL__Clock__Output_ga7f19981d05140dd69dd3ead7bcc70dc3}{RCC\+\_\+\+PLL\+\_\+\+ADCCLK}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__PLL__Clock__Output_ga7f19981d05140dd69dd3ead7bcc70dc3}\label{group__RCC__PLL__Clock__Output_ga7f19981d05140dd69dd3ead7bcc70dc3} 
\index{PLL Clock Output@{PLL Clock Output}!RCC\_PLL\_ADCCLK@{RCC\_PLL\_ADCCLK}}
\index{RCC\_PLL\_ADCCLK@{RCC\_PLL\_ADCCLK}!PLL Clock Output@{PLL Clock Output}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLL\_ADCCLK}{RCC\_PLL\_ADCCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL\+\_\+\+ADCCLK~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN}}}

PLLADCCLK selected from main PLL ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00526}{526}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLL__Clock__Output_ga06ea524d42f882e5ff0da89131c385a8}\label{group__RCC__PLL__Clock__Output_ga06ea524d42f882e5ff0da89131c385a8} 
\index{PLL Clock Output@{PLL Clock Output}!RCC\_PLL\_I2S2CLK@{RCC\_PLL\_I2S2CLK}}
\index{RCC\_PLL\_I2S2CLK@{RCC\_PLL\_I2S2CLK}!PLL Clock Output@{PLL Clock Output}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLL\_I2S2CLK}{RCC\_PLL\_I2S2CLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL\+\_\+\+I2\+S2\+CLK~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN}}}

PLLI2\+S2\+CLK selected from main PLL 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00524}{524}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLL__Clock__Output_gac90987c1c0dc702b443efb067ef06dcd}\label{group__RCC__PLL__Clock__Output_gac90987c1c0dc702b443efb067ef06dcd} 
\index{PLL Clock Output@{PLL Clock Output}!RCC\_PLL\_RNGCLK@{RCC\_PLL\_RNGCLK}}
\index{RCC\_PLL\_RNGCLK@{RCC\_PLL\_RNGCLK}!PLL Clock Output@{PLL Clock Output}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLL\_RNGCLK}{RCC\_PLL\_RNGCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL\+\_\+\+RNGCLK~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga81cc940b56c46a5e448f7c84263b6be5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN}}}

PLLRNGCLK selected from main PLL ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00525}{525}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLL__Clock__Output_ga2452d1b434015696d6129a247e9bfee9}\label{group__RCC__PLL__Clock__Output_ga2452d1b434015696d6129a247e9bfee9} 
\index{PLL Clock Output@{PLL Clock Output}!RCC\_PLL\_SYSCLK@{RCC\_PLL\_SYSCLK}}
\index{RCC\_PLL\_SYSCLK@{RCC\_PLL\_SYSCLK}!PLL Clock Output@{PLL Clock Output}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLL\_SYSCLK}{RCC\_PLL\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL\+\_\+\+SYSCLK~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}}}

PLLCLK selected from main PLL ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00523}{523}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

