{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1463399868317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Micro_and_Memories EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"Micro_and_Memories\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463399868437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463399868477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463399868477 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1463399868678 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1463399868698 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1463399869918 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 8330 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463399869938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 8331 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463399869938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 8332 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1463399869938 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1463399869938 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463399869958 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[0\] " "Pin Instruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[0] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[1\] " "Pin Instruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[1] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[2\] " "Pin Instruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[2] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[3\] " "Pin Instruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[3] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[4\] " "Pin Instruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[4] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[5\] " "Pin Instruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[5] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[6\] " "Pin Instruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[6] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[7\] " "Pin Instruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[7] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[8\] " "Pin Instruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[8] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[9\] " "Pin Instruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[9] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[10\] " "Pin Instruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[10] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[11\] " "Pin Instruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[11] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[12\] " "Pin Instruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[12] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[13\] " "Pin Instruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[13] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[14\] " "Pin Instruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[14] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[15\] " "Pin Instruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instruction[15] } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463399870248 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1463399870248 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65 " "TimeQuest Timing Analyzer is analyzing 65 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1463399870768 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Micro_and_Memories.sdc " "Synopsys Design Constraints File file not found: 'Micro_and_Memories.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1463399870778 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1463399870778 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[27\]~428\|combout " "Node \"elemento_micro\|int_BUS\[27\]~428\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[27\]~25\|dataa " "Node \"elemento_RAM\|data\[27\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[27\]~25\|combout " "Node \"elemento_RAM\|data\[27\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[27\]~426\|datab " "Node \"elemento_micro\|int_BUS\[27\]~426\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[27\]~426\|combout " "Node \"elemento_micro\|int_BUS\[27\]~426\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[27\]~428\|datac " "Node \"elemento_micro\|int_BUS\[27\]~428\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[26\]~455\|combout " "Node \"elemento_micro\|int_BUS\[26\]~455\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[26\]~27\|dataa " "Node \"elemento_RAM\|data\[26\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[26\]~27\|combout " "Node \"elemento_RAM\|data\[26\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[26\]~455\|datab " "Node \"elemento_micro\|int_BUS\[26\]~455\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[24\]~202\|combout " "Node \"elemento_micro\|int_BUS\[24\]~202\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[24\]~7\|dataa " "Node \"elemento_RAM\|data\[24\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[24\]~7\|combout " "Node \"elemento_RAM\|data\[24\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[24\]~202\|datab " "Node \"elemento_micro\|int_BUS\[24\]~202\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[25\]~443\|combout " "Node \"elemento_micro\|int_BUS\[25\]~443\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[25\]~26\|dataa " "Node \"elemento_RAM\|data\[25\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[25\]~26\|combout " "Node \"elemento_RAM\|data\[25\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[25\]~443\|datab " "Node \"elemento_micro\|int_BUS\[25\]~443\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[11\]~286\|combout " "Node \"elemento_micro\|int_BUS\[11\]~286\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[11\]~14\|dataa " "Node \"elemento_RAM\|data\[11\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[11\]~14\|combout " "Node \"elemento_RAM\|data\[11\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[11\]~286\|datab " "Node \"elemento_micro\|int_BUS\[11\]~286\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[14\]~262\|combout " "Node \"elemento_micro\|int_BUS\[14\]~262\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[14\]~12\|dataa " "Node \"elemento_RAM\|data\[14\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[14\]~12\|combout " "Node \"elemento_RAM\|data\[14\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[14\]~262\|datab " "Node \"elemento_micro\|int_BUS\[14\]~262\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[22\]~351\|combout " "Node \"elemento_micro\|int_BUS\[22\]~351\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[22\]~19\|dataa " "Node \"elemento_RAM\|data\[22\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[22\]~19\|combout " "Node \"elemento_RAM\|data\[22\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[22\]~351\|datab " "Node \"elemento_micro\|int_BUS\[22\]~351\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[23\]~322\|combout " "Node \"elemento_micro\|int_BUS\[23\]~322\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[23\]~17\|dataa " "Node \"elemento_RAM\|data\[23\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[23\]~17\|combout " "Node \"elemento_RAM\|data\[23\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[23\]~322\|datab " "Node \"elemento_micro\|int_BUS\[23\]~322\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[31\]~497\|combout " "Node \"elemento_micro\|int_BUS\[31\]~497\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[31\]~30\|dataa " "Node \"elemento_RAM\|data\[31\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[31\]~30\|combout " "Node \"elemento_RAM\|data\[31\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[31\]~496\|datab " "Node \"elemento_micro\|int_BUS\[31\]~496\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[31\]~496\|combout " "Node \"elemento_micro\|int_BUS\[31\]~496\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[31\]~497\|datad " "Node \"elemento_micro\|int_BUS\[31\]~497\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[21\]~338\|combout " "Node \"elemento_micro\|int_BUS\[21\]~338\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[21\]~18\|dataa " "Node \"elemento_RAM\|data\[21\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[21\]~18\|combout " "Node \"elemento_RAM\|data\[21\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[21\]~338\|datab " "Node \"elemento_micro\|int_BUS\[21\]~338\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[13\]~250\|combout " "Node \"elemento_micro\|int_BUS\[13\]~250\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[13\]~11\|dataa " "Node \"elemento_RAM\|data\[13\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[13\]~11\|combout " "Node \"elemento_RAM\|data\[13\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[13\]~250\|datab " "Node \"elemento_micro\|int_BUS\[13\]~250\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[19\]~376\|combout " "Node \"elemento_micro\|int_BUS\[19\]~376\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[19\]~21\|dataa " "Node \"elemento_RAM\|data\[19\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[19\]~21\|combout " "Node \"elemento_RAM\|data\[19\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[19\]~376\|datab " "Node \"elemento_micro\|int_BUS\[19\]~376\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[20\]~363\|combout " "Node \"elemento_micro\|int_BUS\[20\]~363\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[20\]~20\|dataa " "Node \"elemento_RAM\|data\[20\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[20\]~20\|combout " "Node \"elemento_RAM\|data\[20\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[20\]~363\|datab " "Node \"elemento_micro\|int_BUS\[20\]~363\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[12\]~274\|combout " "Node \"elemento_micro\|int_BUS\[12\]~274\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[12\]~13\|dataa " "Node \"elemento_RAM\|data\[12\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[12\]~13\|combout " "Node \"elemento_RAM\|data\[12\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[12\]~274\|datab " "Node \"elemento_micro\|int_BUS\[12\]~274\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[18\]~402\|combout " "Node \"elemento_micro\|int_BUS\[18\]~402\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[18\]~23\|dataa " "Node \"elemento_RAM\|data\[18\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[18\]~23\|combout " "Node \"elemento_RAM\|data\[18\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[18\]~402\|datab " "Node \"elemento_micro\|int_BUS\[18\]~402\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[10\]~310\|combout " "Node \"elemento_micro\|int_BUS\[10\]~310\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[10\]~16\|dataa " "Node \"elemento_RAM\|data\[10\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[10\]~16\|combout " "Node \"elemento_RAM\|data\[10\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[10\]~310\|datab " "Node \"elemento_micro\|int_BUS\[10\]~310\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[16\]~414\|combout " "Node \"elemento_micro\|int_BUS\[16\]~414\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[16\]~24\|dataa " "Node \"elemento_RAM\|data\[16\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[16\]~24\|combout " "Node \"elemento_RAM\|data\[16\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[16\]~414\|datab " "Node \"elemento_micro\|int_BUS\[16\]~414\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[17\]~390\|combout " "Node \"elemento_micro\|int_BUS\[17\]~390\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[17\]~22\|dataa " "Node \"elemento_RAM\|data\[17\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[17\]~22\|combout " "Node \"elemento_RAM\|data\[17\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[17\]~390\|datab " "Node \"elemento_micro\|int_BUS\[17\]~390\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870818 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870818 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[9\]~298\|combout " "Node \"elemento_micro\|int_BUS\[9\]~298\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[9\]~15\|dataa " "Node \"elemento_RAM\|data\[9\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[9\]~15\|combout " "Node \"elemento_RAM\|data\[9\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[9\]~298\|datab " "Node \"elemento_micro\|int_BUS\[9\]~298\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[28\]~483\|combout " "Node \"elemento_micro\|int_BUS\[28\]~483\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[28\]~29\|dataa " "Node \"elemento_RAM\|data\[28\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[28\]~29\|combout " "Node \"elemento_RAM\|data\[28\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[28\]~483\|datab " "Node \"elemento_micro\|int_BUS\[28\]~483\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[29\]~471\|combout " "Node \"elemento_micro\|int_BUS\[29\]~471\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[29\]~28\|dataa " "Node \"elemento_RAM\|data\[29\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[29\]~28\|combout " "Node \"elemento_RAM\|data\[29\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[29\]~460\|datab " "Node \"elemento_micro\|int_BUS\[29\]~460\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[29\]~460\|combout " "Node \"elemento_micro\|int_BUS\[29\]~460\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[29\]~471\|dataa " "Node \"elemento_micro\|int_BUS\[29\]~471\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[15\]~238\|combout " "Node \"elemento_micro\|int_BUS\[15\]~238\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[15\]~10\|dataa " "Node \"elemento_RAM\|data\[15\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[15\]~10\|combout " "Node \"elemento_RAM\|data\[15\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[15\]~238\|datab " "Node \"elemento_micro\|int_BUS\[15\]~238\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[7\]~226\|combout " "Node \"elemento_micro\|int_BUS\[7\]~226\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[7\]~9\|dataa " "Node \"elemento_RAM\|data\[7\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[7\]~9\|combout " "Node \"elemento_RAM\|data\[7\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[7\]~226\|datab " "Node \"elemento_micro\|int_BUS\[7\]~226\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[8\]~214\|combout " "Node \"elemento_micro\|int_BUS\[8\]~214\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[8\]~8\|dataa " "Node \"elemento_RAM\|data\[8\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[8\]~8\|combout " "Node \"elemento_RAM\|data\[8\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[8\]~214\|datab " "Node \"elemento_micro\|int_BUS\[8\]~214\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[0\]~70\|combout " "Node \"elemento_micro\|int_BUS\[0\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[0\]~0\|dataa " "Node \"elemento_RAM\|data\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[0\]~0\|combout " "Node \"elemento_RAM\|data\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[0\]~70\|datab " "Node \"elemento_micro\|int_BUS\[0\]~70\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[1\]~88\|combout " "Node \"elemento_micro\|int_BUS\[1\]~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[1\]~1\|dataa " "Node \"elemento_RAM\|data\[1\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[1\]~1\|combout " "Node \"elemento_RAM\|data\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[1\]~88\|datab " "Node \"elemento_micro\|int_BUS\[1\]~88\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[2\]~100\|combout " "Node \"elemento_micro\|int_BUS\[2\]~100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[2\]~2\|dataa " "Node \"elemento_RAM\|data\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[2\]~2\|combout " "Node \"elemento_RAM\|data\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[2\]~100\|datab " "Node \"elemento_micro\|int_BUS\[2\]~100\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[3\]~112\|combout " "Node \"elemento_micro\|int_BUS\[3\]~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[3\]~3\|dataa " "Node \"elemento_RAM\|data\[3\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[3\]~3\|combout " "Node \"elemento_RAM\|data\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[3\]~112\|datab " "Node \"elemento_micro\|int_BUS\[3\]~112\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[4\]~124\|combout " "Node \"elemento_micro\|int_BUS\[4\]~124\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[4\]~4\|dataa " "Node \"elemento_RAM\|data\[4\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[4\]~4\|combout " "Node \"elemento_RAM\|data\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[4\]~124\|datab " "Node \"elemento_micro\|int_BUS\[4\]~124\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[6\]~148\|combout " "Node \"elemento_micro\|int_BUS\[6\]~148\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[6\]~6\|dataa " "Node \"elemento_RAM\|data\[6\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[6\]~6\|combout " "Node \"elemento_RAM\|data\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[6\]~148\|datab " "Node \"elemento_micro\|int_BUS\[6\]~148\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[5\]~136\|combout " "Node \"elemento_micro\|int_BUS\[5\]~136\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[5\]~5\|dataa " "Node \"elemento_RAM\|data\[5\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_RAM\|data\[5\]~5\|combout " "Node \"elemento_RAM\|data\[5\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""} { "Warning" "WSTA_SCC_NODE" "elemento_micro\|int_BUS\[5\]~136\|datab " "Node \"elemento_micro\|int_BUS\[5\]~136\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463399870828 ""}  } { { "../Micro_ARM.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Micro_ARM.vhd" 87 -1 0 } } { "../Memoria de datos/RAM_BLOCK.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Memoria de datos/RAM_BLOCK.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1463399870828 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: elemento_micro\|elemento_UC\|Mux270~1  from: datac  to: combout " "Cell: elemento_micro\|elemento_UC\|Mux270~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1463399870848 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: elemento_micro\|elemento_UC\|process_3~23  from: datad  to: combout " "Cell: elemento_micro\|elemento_UC\|process_3~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1463399870848 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1463399870848 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1463399870888 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN T2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLK (placed in PIN T2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[3\] " "Destination node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[3\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|COUNTER[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[4\] " "Destination node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[4\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|COUNTER[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[6\] " "Destination node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[6\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|COUNTER[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[5\] " "Destination node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[5\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|COUNTER[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[2\] " "Destination node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[2\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|COUNTER[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[1\] " "Destination node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|COUNTER\[1\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|COUNTER[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[7\] " "Destination node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[7\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|IR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[6\] " "Destination node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[6\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|IR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[8\] " "Destination node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[8\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|IR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[12\] " "Destination node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|IR\[12\]" {  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 427 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|IR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1463399871229 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463399871229 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "Micro_and_Memories.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/Micro_and_Memories.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463399871229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|Mux270~1  " "Automatically promoted node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|Mux270~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 452 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|Mux270~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 4237 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463399871229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|Mux36~2  " "Automatically promoted node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|Mux36~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 452 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|Mux36~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 3980 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463399871229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|ARLOAD~1  " "Automatically promoted node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|ARLOAD~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|ARLOAD~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 3670 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463399871229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|Mux52~2  " "Automatically promoted node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|Mux52~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 452 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|Mux52~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 3872 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463399871229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|ZLOAD_2  " "Automatically promoted node Micro_ARM:elemento_micro\|ControlUnit:elemento_UC\|ZLOAD_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463399871229 ""}  } { { "../Unidad de Control/ControlUnit.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/Unidad de Control/ControlUnit.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Micro_ARM:elemento_micro|ControlUnit:elemento_UC|ZLOAD_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463399871229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1463399871903 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463399871909 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463399871909 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463399871919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463399871929 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1463399871929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1463399871929 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1463399871939 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1463399871949 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1463399871949 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1463399871949 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1463399871959 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1463399871959 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1463399871959 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 84 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  84 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463399871959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463399871959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463399871959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463399871959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463399871959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463399871959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463399871959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463399871959 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1463399871959 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1463399871959 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463399872109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1463399876290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463399880641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1463399880792 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1463399910010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463399910010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1463399911177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X36_Y13 X47_Y25 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25" {  } { { "loc" "" { Generic "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} 36 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1463399924896 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1463399924896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463399943202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1463399943212 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1463399943212 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "18.55 " "Total time spent on timing analysis during the Fitter is 18.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1463399943423 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463399943443 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[0\] 0 " "Pin \"Instruction\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[1\] 0 " "Pin \"Instruction\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[2\] 0 " "Pin \"Instruction\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[3\] 0 " "Pin \"Instruction\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[4\] 0 " "Pin \"Instruction\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[5\] 0 " "Pin \"Instruction\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[6\] 0 " "Pin \"Instruction\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[7\] 0 " "Pin \"Instruction\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[8\] 0 " "Pin \"Instruction\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[9\] 0 " "Pin \"Instruction\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[10\] 0 " "Pin \"Instruction\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[11\] 0 " "Pin \"Instruction\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[12\] 0 " "Pin \"Instruction\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[13\] 0 " "Pin \"Instruction\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[14\] 0 " "Pin \"Instruction\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction\[15\] 0 " "Pin \"Instruction\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463399943593 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1463399943593 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463399945194 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463399945584 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463399947381 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463399948296 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463399948406 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1463399948695 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/output_files/Micro_and_Memories.fit.smsg " "Generated suppressed messages file C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/0MASHUP/output_files/Micro_and_Memories.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1463399949786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 168 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "906 " "Peak virtual memory: 906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463399952033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 06:59:12 2016 " "Processing ended: Mon May 16 06:59:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463399952033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463399952033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463399952033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463399952033 ""}
