INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drkiw/152a Vivado projects/project_5/project_5.srcs/sources_1/new/CupDisplayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CupDisplayer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drkiw/152a Vivado projects/project_5/project_5.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
