/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [21:0] _02_;
  wire [28:0] celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [28:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [21:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire [14:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [18:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [17:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [10:0] celloutsig_0_43z;
  wire [7:0] celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [8:0] celloutsig_0_54z;
  wire [8:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_61z;
  wire [6:0] celloutsig_0_63z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [8:0] celloutsig_0_77z;
  wire [5:0] celloutsig_0_78z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [21:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [17:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~celloutsig_0_23z[9];
  assign celloutsig_0_49z = ~celloutsig_0_2z[13];
  assign celloutsig_1_5z = ~celloutsig_1_0z[3];
  assign celloutsig_1_6z = ~celloutsig_1_0z[2];
  assign celloutsig_0_14z = ~celloutsig_0_3z;
  assign celloutsig_0_50z = ~((celloutsig_0_11z | celloutsig_0_15z) & celloutsig_0_3z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[12] | in_data[10]) & in_data[50]);
  assign celloutsig_0_36z = ~(celloutsig_0_35z ^ celloutsig_0_6z[4]);
  assign celloutsig_0_8z = ~(celloutsig_0_2z[10] ^ celloutsig_0_4z[6]);
  assign celloutsig_0_21z = ~(celloutsig_0_17z[4] ^ celloutsig_0_15z);
  assign celloutsig_0_31z = ~(celloutsig_0_27z[1] ^ celloutsig_0_2z[4]);
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= celloutsig_1_3z[10:8];
  reg [21:0] _15_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 22'h000000;
    else _15_ <= { celloutsig_0_9z[4], celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_12z };
  assign { _02_[21:11], _00_, _02_[9:0] } = _15_;
  assign celloutsig_1_17z = { celloutsig_1_1z[6:3], celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_0z[3] } && { celloutsig_1_2z[6:3], _01_ };
  assign celloutsig_0_32z = { celloutsig_0_5z[6:1], celloutsig_0_8z } && { celloutsig_0_2z[4:3], celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_0_77z = { celloutsig_0_36z, celloutsig_0_46z } % { 1'h1, celloutsig_0_43z[8:2], celloutsig_0_38z };
  assign celloutsig_1_3z = { celloutsig_1_1z[5:3], celloutsig_1_2z } % { 1'h1, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_2z[1], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_14z } % { 1'h1, celloutsig_0_7z[3], celloutsig_0_13z, in_data[0] };
  assign celloutsig_0_17z = celloutsig_0_5z[7:1] % { 1'h1, celloutsig_0_4z[14:9] };
  assign celloutsig_0_30z = { celloutsig_0_24z, celloutsig_0_13z } % { 1'h1, celloutsig_0_19z[15:12], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_0_34z = { celloutsig_0_14z, celloutsig_0_10z } * { celloutsig_0_19z[16:1], celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_33z };
  assign celloutsig_0_46z = { celloutsig_0_6z[6:2], celloutsig_0_31z, celloutsig_0_42z, celloutsig_0_14z } * celloutsig_0_6z[8:1];
  assign celloutsig_0_4z = { in_data[15:14], celloutsig_0_2z } * { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_5z = { in_data[85:78], celloutsig_0_1z } * { celloutsig_0_4z[5:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_61z = { in_data[11:8], celloutsig_0_7z, celloutsig_0_35z, celloutsig_0_49z } * celloutsig_0_2z;
  assign celloutsig_0_63z = { celloutsig_0_9z[14:9], celloutsig_0_52z } * celloutsig_0_61z[10:4];
  assign celloutsig_1_14z = celloutsig_1_0z[10:5] * { celloutsig_1_0z[5:1], celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_13z[18:11], celloutsig_1_0z[10:4], celloutsig_1_13z[3], celloutsig_1_0z[2:1] } * { celloutsig_1_13z[16:11], celloutsig_1_0z[10:4], celloutsig_1_13z[3], celloutsig_1_0z[2:1], celloutsig_1_0z[3], celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_2z[9:3], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z } * { celloutsig_0_5z[2:0], celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_9z[8:4], celloutsig_0_3z } * celloutsig_0_7z[7:2];
  assign celloutsig_0_19z = { celloutsig_0_7z[7:6], celloutsig_0_9z } * celloutsig_0_0z[18:2];
  assign celloutsig_0_23z = in_data[53:25] * { celloutsig_0_17z[6:1], celloutsig_0_6z[7:4], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_26z = { celloutsig_0_12z[6:1], celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_11z } * { celloutsig_0_9z[1:0], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[6] ? in_data[37:9] : in_data[95:67];
  assign celloutsig_0_37z = celloutsig_0_28z[2] ? { celloutsig_0_9z[13:2], celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_32z } : { celloutsig_0_6z[8:6], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_16z };
  assign { celloutsig_1_13z[21:11], celloutsig_1_13z[3] } = celloutsig_1_0z[3] ? { in_data[140:130], 1'h1 } : { in_data[113:108], celloutsig_1_7z, 1'h0 };
  assign celloutsig_0_35z = { celloutsig_0_17z[1:0], celloutsig_0_3z, celloutsig_0_6z } != { _02_[8:1], celloutsig_0_13z, celloutsig_0_27z };
  assign celloutsig_0_3z = celloutsig_0_2z[12:7] != celloutsig_0_0z[14:9];
  assign celloutsig_0_42z = { celloutsig_0_16z[3:2], celloutsig_0_41z } != celloutsig_0_17z[4:2];
  assign celloutsig_0_73z = { celloutsig_0_34z[12:10], celloutsig_0_6z } != { celloutsig_0_37z[2:1], celloutsig_0_54z, celloutsig_0_39z };
  assign celloutsig_1_19z = { celloutsig_1_1z[9:4], celloutsig_1_14z, celloutsig_1_17z } != { celloutsig_1_18z[10:3], celloutsig_1_10z, celloutsig_1_5z, _01_ };
  assign celloutsig_0_11z = celloutsig_0_10z[12:7] != celloutsig_0_6z[5:0];
  assign celloutsig_0_22z = celloutsig_0_5z != { celloutsig_0_19z[16:9], celloutsig_0_14z };
  assign celloutsig_0_43z = - { celloutsig_0_18z[2:1], celloutsig_0_42z, celloutsig_0_32z, celloutsig_0_24z };
  assign celloutsig_0_54z = - { celloutsig_0_2z[10:5], celloutsig_0_14z, celloutsig_0_50z, celloutsig_0_3z };
  assign celloutsig_0_6z = - celloutsig_0_5z;
  assign celloutsig_0_7z = - celloutsig_0_0z[12:4];
  assign celloutsig_0_78z = - { celloutsig_0_63z[6:2], celloutsig_0_73z };
  assign celloutsig_1_0z = - in_data[133:123];
  assign celloutsig_1_1z = - { celloutsig_1_0z[5:2], celloutsig_1_0z };
  assign celloutsig_1_2z = - celloutsig_1_1z[12:4];
  assign celloutsig_1_7z = - { celloutsig_1_0z[9:6], celloutsig_1_5z };
  assign celloutsig_0_12z = - in_data[68:60];
  assign celloutsig_0_24z = - { in_data[95:91], celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_33z = & celloutsig_0_9z[3:0];
  assign celloutsig_0_52z = & celloutsig_0_46z[3:1];
  assign celloutsig_1_8z = & { celloutsig_1_6z, celloutsig_1_5z, _01_ };
  assign celloutsig_1_16z = & celloutsig_1_0z[5:3];
  assign celloutsig_0_9z = in_data[64:50] >> celloutsig_0_0z[24:10];
  assign celloutsig_0_27z = celloutsig_0_6z[6:4] >> celloutsig_0_16z[3:1];
  assign celloutsig_0_28z = celloutsig_0_26z[13:9] >> celloutsig_0_18z[4:0];
  assign celloutsig_0_2z = { celloutsig_0_0z[23:10], celloutsig_0_1z } >> celloutsig_0_0z[22:8];
  assign celloutsig_0_38z = ~((celloutsig_0_37z[3] & _02_[5]) | celloutsig_0_21z);
  assign celloutsig_0_41z = ~((celloutsig_0_39z & celloutsig_0_30z[7]) | celloutsig_0_18z[3]);
  assign celloutsig_1_10z = ~((celloutsig_1_3z[6] & celloutsig_1_8z) | celloutsig_1_8z);
  assign celloutsig_0_13z = ~((celloutsig_0_9z[14] & celloutsig_0_10z[5]) | celloutsig_0_10z[5]);
  assign celloutsig_0_15z = ~((celloutsig_0_14z & celloutsig_0_11z) | celloutsig_0_1z);
  assign _02_[10] = _00_;
  assign { celloutsig_1_13z[10:4], celloutsig_1_13z[2:0] } = { celloutsig_1_0z[10:4], celloutsig_1_0z[2:0] };
  assign { out_data[145:128], out_data[96], out_data[40:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
