<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Jul  2 21:04:42 2022" VIVADOVERSION="2021.2">

  <SYSTEMINFO ARCH="zynq" BOARD="xilinx.com:zc702:part0:1.4" DEVICE="7z020" NAME="design_1" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="R1_0" PORT="clk"/>
        <CONNECTION INSTANCE="PC_0" PORT="clk"/>
        <CONNECTION INSTANCE="ir_module_0" PORT="clk"/>
        <CONNECTION INSTANCE="MAR_0" PORT="clk"/>
        <CONNECTION INSTANCE="R1_2" PORT="clk"/>
        <CONNECTION INSTANCE="R1_3" PORT="clk"/>
        <CONNECTION INSTANCE="R1_4" PORT="clk"/>
        <CONNECTION INSTANCE="R1_5" PORT="clk"/>
        <CONNECTION INSTANCE="R1_9" PORT="clk"/>
        <CONNECTION INSTANCE="R1_8" PORT="clk"/>
        <CONNECTION INSTANCE="cu_0" PORT="clk"/>
        <CONNECTION INSTANCE="COL_0" PORT="clk"/>
        <CONNECTION INSTANCE="ROW_0" PORT="clk"/>
        <CONNECTION INSTANCE="MDR_Mux_0" PORT="clk"/>
        <CONNECTION INSTANCE="mux_0" PORT="clk"/>
        <CONNECTION INSTANCE="mux_1" PORT="clk"/>
        <CONNECTION INSTANCE="alu_16bit_0" PORT="clk"/>
        <CONNECTION INSTANCE="data_ram_1" PORT="clk"/>
        <CONNECTION INSTANCE="imem_ram_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/COL_0" HWVERSION="1.0" INSTANCE="COL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="COL" VLNV="xilinx.com:module_ref:COL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_COL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeC" SIGIS="undef" SIGNAME="Decoder_0_col">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="col"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="alu_16bit_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inc" SIGIS="undef" SIGNAME="cu_0_col_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="col_inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="zero" SIGIS="undef" SIGNAME="cu_0_col_zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="col_zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="COL_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="col"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="COL_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="col"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Decoder_0" HWVERSION="1.0" INSTANCE="Decoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Decoder" VLNV="xilinx.com:module_ref:Decoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Decoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="ir_module_0_addrC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ir_module_0" PORT="addrC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN_OP" SIGIS="undef" SIGNAME="cu_0_en_decCop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="en_decCop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN_OUT" SIGIS="undef" SIGNAME="cu_0_en_decCout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="en_decCout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="str_pointer" SIGIS="undef" SIGNAME="Decoder_0_str_pointer">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_0" PORT="writeC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mar" SIGIS="undef" SIGNAME="Decoder_0_mar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MAR_0" PORT="writeC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mdr" SIGIS="undef" SIGNAME="Decoder_0_mdr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_2" PORT="writeC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pr1" SIGIS="undef" SIGNAME="Decoder_0_pr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_3" PORT="writeC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pr2" SIGIS="undef" SIGNAME="Decoder_0_pr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_4" PORT="writeC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pr3" SIGIS="undef" SIGNAME="Decoder_0_pr3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_5" PORT="writeC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="col" SIGIS="undef" SIGNAME="Decoder_0_col">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COL_0" PORT="writeC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="row" SIGIS="undef" SIGNAME="Decoder_0_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROW_0" PORT="writeC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r1" SIGIS="undef" SIGNAME="Decoder_0_r1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_8" PORT="writeC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r2" SIGIS="undef" SIGNAME="Decoder_0_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_9" PORT="writeC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MAR_0" HWVERSION="1.0" INSTANCE="MAR_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MAR" VLNV="xilinx.com:module_ref:MAR:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_MAR_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeC" SIGIS="undef" SIGNAME="Decoder_0_mar">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="mar"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="alu_16bit_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inc" SIGIS="undef" SIGNAME="cu_0_mar_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="mar_inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="MAR_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="mar"/>
            <CONNECTION INSTANCE="data_ram_1" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="MAR_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="mar"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MDR_Mux_0" HWVERSION="1.0" INSTANCE="MDR_Mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MDR_Mux" VLNV="xilinx.com:module_ref:MDR_Mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_MDR_Mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dmem_read" SIGIS="undef" SIGNAME="cu_0_dmem_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="dmem_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="C_Bus" RIGHT="0" SIGIS="undef" SIGNAME="alu_16bit_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="Mem_Data_Bus" RIGHT="0" SIGIS="undef" SIGNAME="data_ram_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_ram_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="MDR_in" RIGHT="0" SIGIS="undef" SIGNAME="MDR_Mux_0_MDR_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_2" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PC_0" HWVERSION="1.0" INSTANCE="PC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PC" VLNV="xilinx.com:module_ref:PC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_PC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="pc_result" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pc_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="pc"/>
            <CONNECTION INSTANCE="mux_1" PORT="pc"/>
            <CONNECTION INSTANCE="imem_ram_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inc" SIGIS="undef" SIGNAME="cu_0_pc_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="pc_inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Z" SIGIS="undef" SIGNAME="alu_16bit_0_Z">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="Z"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="jump" SIGIS="undef" SIGNAME="cu_0_jump">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="jump"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/R1_0" HWVERSION="1.0" INSTANCE="R1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="R1" VLNV="xilinx.com:module_ref:R1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_R1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeC" SIGIS="undef" SIGNAME="Decoder_0_str_pointer">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="str_pointer"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="alu_16bit_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="R1_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="str_pointer"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="R1_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="str_pointer"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/R1_2" HWVERSION="1.0" INSTANCE="R1_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="R1" VLNV="xilinx.com:module_ref:R1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_R1_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeC" SIGIS="undef" SIGNAME="Decoder_0_mdr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="mdr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="MDR_Mux_0_MDR_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MDR_Mux_0" PORT="MDR_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="R1_2_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="mdr"/>
            <CONNECTION INSTANCE="data_ram_1" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="R1_2_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="mdr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/R1_3" HWVERSION="1.0" INSTANCE="R1_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="R1" VLNV="xilinx.com:module_ref:R1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_R1_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeC" SIGIS="undef" SIGNAME="Decoder_0_pr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="pr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="alu_16bit_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="R1_3_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="pr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="R1_3_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="pr1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/R1_4" HWVERSION="1.0" INSTANCE="R1_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="R1" VLNV="xilinx.com:module_ref:R1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_R1_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeC" SIGIS="undef" SIGNAME="Decoder_0_pr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="pr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="alu_16bit_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="R1_4_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="pr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="R1_4_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="pr2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/R1_5" HWVERSION="1.0" INSTANCE="R1_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="R1" VLNV="xilinx.com:module_ref:R1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_R1_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeC" SIGIS="undef" SIGNAME="Decoder_0_pr3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="pr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="alu_16bit_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="R1_5_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="pr3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="R1_5_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="pr3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/R1_8" HWVERSION="1.0" INSTANCE="R1_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="R1" VLNV="xilinx.com:module_ref:R1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_R1_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeC" SIGIS="undef" SIGNAME="Decoder_0_r1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="r1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="alu_16bit_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="R1_8_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="r1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="R1_8_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="r1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/R1_9" HWVERSION="1.0" INSTANCE="R1_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="R1" VLNV="xilinx.com:module_ref:R1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_R1_9_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeC" SIGIS="undef" SIGNAME="Decoder_0_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="r2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="alu_16bit_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="R1_9_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="r2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="R1_9_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="r2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ROW_0" HWVERSION="1.0" INSTANCE="ROW_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ROW" VLNV="xilinx.com:module_ref:ROW:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ROW_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeC" SIGIS="undef" SIGNAME="Decoder_0_row">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="row"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="D" RIGHT="0" SIGIS="undef" SIGNAME="alu_16bit_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inc" SIGIS="undef" SIGNAME="cu_0_row_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="row_inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="ROW_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="row"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="ROW_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="row"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu_16bit_0" HWVERSION="1.0" INSTANCE="alu_16bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu_16bit" VLNV="xilinx.com:module_ref:alu_16bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DWIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_alu_16bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="operand1" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="operand2" RIGHT="0" SIGIS="undef" SIGNAME="mux_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="operation" RIGHT="0" SIGIS="undef" SIGNAME="cu_0_alu_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="alu_ctrl"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="alu_16bit_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_9" PORT="D"/>
            <CONNECTION INSTANCE="R1_8" PORT="D"/>
            <CONNECTION INSTANCE="R1_5" PORT="D"/>
            <CONNECTION INSTANCE="R1_4" PORT="D"/>
            <CONNECTION INSTANCE="R1_3" PORT="D"/>
            <CONNECTION INSTANCE="MAR_0" PORT="D"/>
            <CONNECTION INSTANCE="R1_0" PORT="D"/>
            <CONNECTION INSTANCE="COL_0" PORT="D"/>
            <CONNECTION INSTANCE="ROW_0" PORT="D"/>
            <CONNECTION INSTANCE="MDR_Mux_0" PORT="C_Bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Z" SIGIS="undef" SIGNAME="alu_16bit_0_Z">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="Z"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/cu_0" HWVERSION="1.0" INSTANCE="cu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cu" VLNV="xilinx.com:module_ref:cu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="BUS_WIDTH" VALUE="16"/>
        <PARAMETER NAME="OPCODE_LEN" VALUE="4"/>
        <PARAMETER NAME="ADDR_AW" VALUE="4"/>
        <PARAMETER NAME="ADDR_BW" VALUE="4"/>
        <PARAMETER NAME="DESTW" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="ir" RIGHT="0" SIGIS="undef" SIGNAME="ir_module_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ir_module_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_0" PORT="rst"/>
            <CONNECTION INSTANCE="PC_0" PORT="reset"/>
            <CONNECTION INSTANCE="ir_module_0" PORT="rst"/>
            <CONNECTION INSTANCE="MAR_0" PORT="rst"/>
            <CONNECTION INSTANCE="R1_2" PORT="rst"/>
            <CONNECTION INSTANCE="R1_3" PORT="rst"/>
            <CONNECTION INSTANCE="R1_4" PORT="rst"/>
            <CONNECTION INSTANCE="R1_5" PORT="rst"/>
            <CONNECTION INSTANCE="R1_8" PORT="rst"/>
            <CONNECTION INSTANCE="R1_9" PORT="rst"/>
            <CONNECTION INSTANCE="ROW_0" PORT="rst"/>
            <CONNECTION INSTANCE="COL_0" PORT="rst"/>
            <CONNECTION INSTANCE="mux_0" PORT="reset"/>
            <CONNECTION INSTANCE="mux_1" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="en_decAop" SIGIS="undef" SIGNAME="cu_0_en_decAop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="en_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="en_decBop" SIGIS="undef" SIGNAME="cu_0_en_decBop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="en_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="en_decCop" SIGIS="undef" SIGNAME="cu_0_en_decCop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="EN_OP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="en_decAout" SIGIS="undef" SIGNAME="cu_0_en_decAout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="en_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="en_decBout" SIGIS="undef" SIGNAME="cu_0_en_decBout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="en_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="en_decCout" SIGIS="undef" SIGNAME="cu_0_en_decCout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="EN_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="alu_ctrl" RIGHT="0" SIGIS="undef" SIGNAME="cu_0_alu_ctrl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="operation"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dmem_read" SIGIS="undef" SIGNAME="cu_0_dmem_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MDR_Mux_0" PORT="dmem_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dmem_write" SIGIS="undef" SIGNAME="cu_0_dmem_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="data_ram_1" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="imem_read" SIGIS="undef" SIGNAME="cu_0_imem_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ir_module_0" PORT="write_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pc_inc" SIGIS="undef" SIGNAME="cu_0_pc_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mar_inc" SIGIS="undef" SIGNAME="cu_0_mar_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MAR_0" PORT="inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="col_zero" SIGIS="undef" SIGNAME="cu_0_col_zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COL_0" PORT="zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="col_inc" SIGIS="undef" SIGNAME="cu_0_col_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COL_0" PORT="inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="row_inc" SIGIS="undef" SIGNAME="cu_0_row_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROW_0" PORT="inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="jump" SIGIS="undef" SIGNAME="cu_0_jump">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="jump"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clock_en" SIGIS="clk"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/data_ram_1" HWVERSION="1.0" INSTANCE="data_ram_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_ram" VLNV="xilinx.com:module_ref:data_ram:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DWIDTH" VALUE="16"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_data_ram_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="R1_2_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_2" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="MAR_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MAR_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="cu_0_dmem_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="dmem_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="data_ram_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MDR_Mux_0" PORT="Mem_Data_Bus"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/imem_ram_0" HWVERSION="1.0" INSTANCE="imem_ram_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="imem_ram" VLNV="xilinx.com:module_ref:imem_ram:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DWIDTH" VALUE="16"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_imem_ram_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pc_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="pc_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="imem_ram_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ir_module_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ir_module_0" HWVERSION="1.0" INSTANCE="ir_module_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ir_module" VLNV="xilinx.com:module_ref:ir_module:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ir_module_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="imem_ram_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="imem_ram_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_en" SIGIS="undef" SIGNAME="cu_0_imem_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="imem_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="ir_module_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="ir"/>
            <CONNECTION INSTANCE="mux_0" PORT="ir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="ir_module_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="ir"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="addrA" RIGHT="0" SIGIS="undef" SIGNAME="ir_module_0_addrA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="addrB" RIGHT="0" SIGIS="undef" SIGNAME="ir_module_0_addrB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_1" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="addrC" RIGHT="0" SIGIS="undef" SIGNAME="ir_module_0_addrC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Decoder_0" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="opcode" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_0" HWVERSION="1.0" INSTANCE="mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en_op" SIGIS="undef" SIGNAME="cu_0_en_decAop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="en_decAop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en_out" SIGIS="undef" SIGNAME="cu_0_en_decAout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="en_decAout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="ir_module_0_addrA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ir_module_0" PORT="addrA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="str_pointer" RIGHT="0" SIGIS="undef" SIGNAME="R1_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pc_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="pc_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ir" RIGHT="0" SIGIS="undef" SIGNAME="ir_module_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ir_module_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="mar" RIGHT="0" SIGIS="undef" SIGNAME="MAR_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MAR_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="mdr" RIGHT="0" SIGIS="undef" SIGNAME="R1_2_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_2" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pr1" RIGHT="0" SIGIS="undef" SIGNAME="R1_3_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_3" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pr2" RIGHT="0" SIGIS="undef" SIGNAME="R1_4_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_4" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pr3" RIGHT="0" SIGIS="undef" SIGNAME="R1_5_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_5" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="col" RIGHT="0" SIGIS="undef" SIGNAME="COL_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COL_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="row" RIGHT="0" SIGIS="undef" SIGNAME="ROW_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROW_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r1" RIGHT="0" SIGIS="undef" SIGNAME="R1_8_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_8" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r2" RIGHT="0" SIGIS="undef" SIGNAME="R1_9_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_9" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="operand1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_1" HWVERSION="1.0" INSTANCE="mux_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cu_0_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en_op" SIGIS="undef" SIGNAME="cu_0_en_decBop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="en_decBop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en_out" SIGIS="undef" SIGNAME="cu_0_en_decBout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cu_0" PORT="en_decBout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="ir_module_0_addrB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ir_module_0" PORT="addrB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="str_pointer" RIGHT="0" SIGIS="undef" SIGNAME="R1_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_pc_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="pc_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ir" RIGHT="0" SIGIS="undef" SIGNAME="ir_module_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ir_module_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="mar" RIGHT="0" SIGIS="undef" SIGNAME="MAR_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MAR_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="mdr" RIGHT="0" SIGIS="undef" SIGNAME="R1_2_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_2" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pr1" RIGHT="0" SIGIS="undef" SIGNAME="R1_3_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_3" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pr2" RIGHT="0" SIGIS="undef" SIGNAME="R1_4_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_4" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pr3" RIGHT="0" SIGIS="undef" SIGNAME="R1_5_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_5" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="col" RIGHT="0" SIGIS="undef" SIGNAME="COL_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="COL_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="row" RIGHT="0" SIGIS="undef" SIGNAME="ROW_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROW_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r1" RIGHT="0" SIGIS="undef" SIGNAME="R1_8_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_8" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r2" RIGHT="0" SIGIS="undef" SIGNAME="R1_9_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="R1_9" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="mux_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_16bit_0" PORT="operand2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
