# AXI4_Full_RW_test
AXI4 protocol read and write bus, after improvement, can be used for DMA construction, such as VDMA frame buffer architecture
