============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sat Mar  4 17:27:10 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(35)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(46)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(54)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(60)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(74)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(90)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/uart_data[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 144/2 useful/useless nets, 111/2 useful/useless insts
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 111 instances
RUN-0007 : 48 luts, 32 seqs, 6 mslices, 3 lslices, 19 pads, 0 brams, 0 dsps
RUN-1001 : There are total 144 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 83 nets have 2 pins
RUN-1001 : 35 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     14      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     16      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   3   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 5
PHY-3001 : Initial placement ...
PHY-3001 : design contains 109 instances, 48 luts, 32 seqs, 9 slices, 2 macros(9 instances: 6 mslices 3 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 37127
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 109.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 18385.1, overlap = 0
PHY-3002 : Step(2): len = 12357.6, overlap = 0
PHY-3002 : Step(3): len = 8541, overlap = 0
PHY-3002 : Step(4): len = 6109.3, overlap = 0
PHY-3002 : Step(5): len = 5150.4, overlap = 0
PHY-3002 : Step(6): len = 4722, overlap = 0
PHY-3002 : Step(7): len = 4636.7, overlap = 0
PHY-3002 : Step(8): len = 4542.2, overlap = 0
PHY-3002 : Step(9): len = 4285.5, overlap = 0
PHY-3002 : Step(10): len = 4300.2, overlap = 0
PHY-3002 : Step(11): len = 4276.5, overlap = 0
PHY-3002 : Step(12): len = 4099.6, overlap = 0
PHY-3002 : Step(13): len = 3725.5, overlap = 0
PHY-3002 : Step(14): len = 3238.7, overlap = 0
PHY-3002 : Step(15): len = 3246.7, overlap = 0
PHY-3002 : Step(16): len = 3037.8, overlap = 0
PHY-3002 : Step(17): len = 3024, overlap = 0
PHY-3002 : Step(18): len = 3117, overlap = 0
PHY-3002 : Step(19): len = 3020.2, overlap = 0
PHY-3002 : Step(20): len = 3140.3, overlap = 0
PHY-3002 : Step(21): len = 3166.4, overlap = 0
PHY-3002 : Step(22): len = 3064.7, overlap = 0
PHY-3002 : Step(23): len = 2882.5, overlap = 0
PHY-3002 : Step(24): len = 2722.4, overlap = 0
PHY-3002 : Step(25): len = 2584.1, overlap = 0
PHY-3002 : Step(26): len = 2391.5, overlap = 0
PHY-3002 : Step(27): len = 2327.2, overlap = 0
PHY-3002 : Step(28): len = 2317.9, overlap = 0
PHY-3002 : Step(29): len = 2238.5, overlap = 0
PHY-3002 : Step(30): len = 2209.8, overlap = 0
PHY-3002 : Step(31): len = 2182.9, overlap = 0
PHY-3002 : Step(32): len = 2029.9, overlap = 0
PHY-3002 : Step(33): len = 2034.6, overlap = 0
PHY-3002 : Step(34): len = 2053.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005987s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(35): len = 1883.7, overlap = 0
PHY-3002 : Step(36): len = 1883.7, overlap = 0
PHY-3002 : Step(37): len = 1875.7, overlap = 0
PHY-3002 : Step(38): len = 1875.7, overlap = 0
PHY-3002 : Step(39): len = 1868.3, overlap = 0
PHY-3002 : Step(40): len = 1868.3, overlap = 0
PHY-3002 : Step(41): len = 1840.6, overlap = 0
PHY-3002 : Step(42): len = 1840.6, overlap = 0
PHY-3002 : Step(43): len = 1847.5, overlap = 0
PHY-3002 : Step(44): len = 1847.5, overlap = 0
PHY-3002 : Step(45): len = 1830.5, overlap = 0
PHY-3002 : Step(46): len = 1830.5, overlap = 0
PHY-3002 : Step(47): len = 1824.5, overlap = 0
PHY-3002 : Step(48): len = 1824.5, overlap = 0
PHY-3002 : Step(49): len = 1819.4, overlap = 0
PHY-3002 : Step(50): len = 1819.4, overlap = 0
PHY-3002 : Step(51): len = 1794.1, overlap = 0
PHY-3002 : Step(52): len = 1794.1, overlap = 0
PHY-3002 : Step(53): len = 1821.2, overlap = 0
PHY-3002 : Step(54): len = 1821.2, overlap = 0
PHY-3002 : Step(55): len = 1786, overlap = 0
PHY-3002 : Step(56): len = 1786, overlap = 0
PHY-3002 : Step(57): len = 1802.3, overlap = 0
PHY-3002 : Step(58): len = 1802.3, overlap = 0
PHY-3002 : Step(59): len = 1778.6, overlap = 0
PHY-3002 : Step(60): len = 1778.6, overlap = 0
PHY-3002 : Step(61): len = 1796.5, overlap = 0
PHY-3002 : Step(62): len = 1796.5, overlap = 0
PHY-3002 : Step(63): len = 1772.9, overlap = 0
PHY-3002 : Step(64): len = 1772.9, overlap = 0
PHY-3002 : Step(65): len = 1790.2, overlap = 0
PHY-3002 : Step(66): len = 1790.2, overlap = 0
PHY-3002 : Step(67): len = 1767, overlap = 0
PHY-3002 : Step(68): len = 1767, overlap = 0
PHY-3002 : Step(69): len = 1787.1, overlap = 0
PHY-3002 : Step(70): len = 1787.1, overlap = 0
PHY-3002 : Step(71): len = 1762.1, overlap = 0
PHY-3002 : Step(72): len = 1762.1, overlap = 0
PHY-3002 : Step(73): len = 1770.2, overlap = 0
PHY-3002 : Step(74): len = 1770.2, overlap = 0
PHY-3002 : Step(75): len = 1755.7, overlap = 0
PHY-3002 : Step(76): len = 1755.7, overlap = 0
PHY-3002 : Step(77): len = 1776.9, overlap = 0
PHY-3002 : Step(78): len = 1776.9, overlap = 0
PHY-3002 : Step(79): len = 1752.9, overlap = 0
PHY-3002 : Step(80): len = 1752.9, overlap = 0
PHY-3002 : Step(81): len = 1775.4, overlap = 0
PHY-3002 : Step(82): len = 1775.4, overlap = 0
PHY-3002 : Step(83): len = 1751, overlap = 0
PHY-3002 : Step(84): len = 1751, overlap = 0
PHY-3002 : Step(85): len = 1756.7, overlap = 0
PHY-3002 : Step(86): len = 1756.7, overlap = 0
PHY-3002 : Step(87): len = 1742.4, overlap = 0
PHY-3002 : Step(88): len = 1742.4, overlap = 0
PHY-3002 : Step(89): len = 1769.5, overlap = 0
PHY-3002 : Step(90): len = 1769.5, overlap = 0
PHY-3002 : Step(91): len = 1744, overlap = 0
PHY-3002 : Step(92): len = 1744, overlap = 0
PHY-3002 : Step(93): len = 1750.8, overlap = 0
PHY-3002 : Step(94): len = 1750.8, overlap = 0
PHY-3002 : Step(95): len = 1738.8, overlap = 0
PHY-3002 : Step(96): len = 1738.8, overlap = 0
PHY-3002 : Step(97): len = 1747.9, overlap = 0
PHY-3002 : Step(98): len = 1747.9, overlap = 0
PHY-3002 : Step(99): len = 1733.2, overlap = 0
PHY-3002 : Step(100): len = 1733.2, overlap = 0
PHY-3002 : Step(101): len = 1744.1, overlap = 0
PHY-3002 : Step(102): len = 1744.1, overlap = 0
PHY-3002 : Step(103): len = 1730.2, overlap = 0
PHY-3002 : Step(104): len = 1730.2, overlap = 0
PHY-3002 : Step(105): len = 1741.4, overlap = 0
PHY-3002 : Step(106): len = 1741.4, overlap = 0
PHY-3002 : Step(107): len = 1729.3, overlap = 0
PHY-3002 : Step(108): len = 1729.3, overlap = 0
PHY-3002 : Step(109): len = 1738.9, overlap = 0
PHY-3002 : Step(110): len = 1738.9, overlap = 0
PHY-3002 : Step(111): len = 1727.1, overlap = 0
PHY-3002 : Step(112): len = 1727.1, overlap = 0
PHY-3002 : Step(113): len = 1736.5, overlap = 0
PHY-3002 : Step(114): len = 1736.5, overlap = 0
PHY-3002 : Step(115): len = 1725.1, overlap = 0
PHY-3002 : Step(116): len = 1725.1, overlap = 0
PHY-3002 : Step(117): len = 1733.8, overlap = 0
PHY-3002 : Step(118): len = 1733.8, overlap = 0
PHY-3002 : Step(119): len = 1721.3, overlap = 0
PHY-3002 : Step(120): len = 1721.3, overlap = 0
PHY-3002 : Step(121): len = 1731.8, overlap = 0
PHY-3002 : Step(122): len = 1731.8, overlap = 0
PHY-3002 : Step(123): len = 1719.9, overlap = 0
PHY-3002 : Step(124): len = 1719.9, overlap = 0
PHY-3002 : Step(125): len = 1729.2, overlap = 0
PHY-3002 : Step(126): len = 1729.2, overlap = 0
PHY-3002 : Step(127): len = 1716.5, overlap = 0
PHY-3002 : Step(128): len = 1716.5, overlap = 0
PHY-3002 : Step(129): len = 1727.9, overlap = 0
PHY-3002 : Step(130): len = 1727.9, overlap = 0
PHY-3002 : Step(131): len = 1716, overlap = 0
PHY-3002 : Step(132): len = 1716, overlap = 0
PHY-3002 : Step(133): len = 1724.9, overlap = 0
PHY-3002 : Step(134): len = 1724.9, overlap = 0
PHY-3002 : Step(135): len = 1712.1, overlap = 0
PHY-3002 : Step(136): len = 1712.1, overlap = 0
PHY-3002 : Step(137): len = 1709, overlap = 0
PHY-3002 : Step(138): len = 1709, overlap = 0
PHY-3002 : Step(139): len = 1730.7, overlap = 0
PHY-3002 : Step(140): len = 1730.7, overlap = 0
PHY-3002 : Step(141): len = 1711.3, overlap = 0
PHY-3002 : Step(142): len = 1711.3, overlap = 0
PHY-3002 : Step(143): len = 1718.4, overlap = 0
PHY-3002 : Step(144): len = 1718.4, overlap = 0
PHY-3002 : Step(145): len = 1707.6, overlap = 0
PHY-3002 : Step(146): len = 1707.6, overlap = 0
PHY-3002 : Step(147): len = 1729.5, overlap = 0
PHY-3002 : Step(148): len = 1729.5, overlap = 0
PHY-3002 : Step(149): len = 1706.2, overlap = 0
PHY-3002 : Step(150): len = 1706.2, overlap = 0
PHY-3002 : Step(151): len = 1718.6, overlap = 0
PHY-3002 : Step(152): len = 1718.6, overlap = 0
PHY-3002 : Step(153): len = 1704.4, overlap = 0
PHY-3002 : Step(154): len = 1704.4, overlap = 0
PHY-3002 : Step(155): len = 1713.9, overlap = 0
PHY-3002 : Step(156): len = 1713.9, overlap = 0
PHY-3002 : Step(157): len = 1703.1, overlap = 0
PHY-3002 : Step(158): len = 1703.1, overlap = 0
PHY-3002 : Step(159): len = 1711.7, overlap = 0
PHY-3002 : Step(160): len = 1711.7, overlap = 0
PHY-3002 : Step(161): len = 1701.3, overlap = 0
PHY-3002 : Step(162): len = 1701.3, overlap = 0
PHY-3002 : Step(163): len = 1694.1, overlap = 0
PHY-3002 : Step(164): len = 1694.1, overlap = 0
PHY-3002 : Step(165): len = 1694, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(166): len = 1712.6, overlap = 0.03125
PHY-3002 : Step(167): len = 1712.6, overlap = 0.03125
PHY-3002 : Step(168): len = 1692.8, overlap = 0
PHY-3002 : Step(169): len = 1692.8, overlap = 0
PHY-3002 : Step(170): len = 1686.8, overlap = 0
PHY-3002 : Step(171): len = 1686.8, overlap = 0
PHY-3002 : Step(172): len = 1688.7, overlap = 0.0625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 4.81 peak overflow 2.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/144.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1696, over cnt = 2(0%), over = 9, worst = 7
PHY-1001 : End global iterations;  0.011564s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 3.86, top5 = 0.90, top10 = 0.45, top15 = 0.30.
PHY-1001 : End incremental global routing;  0.070801s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 471, tnet num: 142, tinst num: 109, tnode num: 563, tedge num: 667.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.156357s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (109.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.228825s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (75.1%)

OPT-1001 : Current memory(MB): used = 170, reserve = 140, peak = 170.
OPT-1001 : End physical optimization;  0.233129s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (80.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 48 LUT to BLE ...
SYN-4008 : Packed 48 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 8 remaining SEQ's ...
SYN-4005 : Packed 8 SEQ with LUT/SLICE
SYN-4006 : 17 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 48/125 primitive instances ...
PHY-3001 : End packing;  0.003798s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 59 instances
RUN-1001 : 18 mslices, 19 lslices, 19 pads, 0 brams, 0 dsps
RUN-1001 : There are total 120 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 55 nets have 2 pins
RUN-1001 : 39 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-3001 : design contains 57 instances, 37 slices, 2 macros(9 instances: 6 mslices 3 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : After packing: Len = 1634.2, Over = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(173): len = 1623.8, overlap = 0.5
PHY-3002 : Step(174): len = 1623.8, overlap = 0.5
PHY-3002 : Step(175): len = 1606.9, overlap = 1
PHY-3002 : Step(176): len = 1606.9, overlap = 1
PHY-3002 : Step(177): len = 1615.2, overlap = 2
PHY-3002 : Step(178): len = 1615.2, overlap = 2
PHY-3002 : Step(179): len = 1601, overlap = 1.75
PHY-3002 : Step(180): len = 1601, overlap = 1.75
PHY-3002 : Step(181): len = 1613.2, overlap = 2
PHY-3002 : Step(182): len = 1613.2, overlap = 2
PHY-3002 : Step(183): len = 1601.9, overlap = 1.75
PHY-3002 : Step(184): len = 1601.9, overlap = 1.75
PHY-3002 : Step(185): len = 1616.2, overlap = 1.75
PHY-3002 : Step(186): len = 1616.2, overlap = 1.75
PHY-3002 : Step(187): len = 1598.1, overlap = 1.75
PHY-3002 : Step(188): len = 1606, overlap = 1.75
PHY-3002 : Step(189): len = 1606, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022280s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 2800.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(190): len = 2142.9, overlap = 0
PHY-3002 : Step(191): len = 1875.2, overlap = 0
PHY-3002 : Step(192): len = 1806.8, overlap = 0.25
PHY-3002 : Step(193): len = 1826.3, overlap = 0
PHY-3002 : Step(194): len = 1870.5, overlap = 0
PHY-3002 : Step(195): len = 1849.7, overlap = 0
PHY-3002 : Step(196): len = 1808.1, overlap = 0.25
PHY-3002 : Step(197): len = 1809.6, overlap = 0.25
PHY-3002 : Step(198): len = 1746.6, overlap = 0.25
PHY-3002 : Step(199): len = 1755, overlap = 0
PHY-3002 : Step(200): len = 1761.4, overlap = 0
PHY-3002 : Step(201): len = 1736.8, overlap = 0
PHY-3002 : Step(202): len = 1720.9, overlap = 0.25
PHY-3002 : Step(203): len = 1720.9, overlap = 0.25
PHY-3002 : Step(204): len = 1706.8, overlap = 0.5
PHY-3002 : Step(205): len = 1706.8, overlap = 0.5
PHY-3002 : Step(206): len = 1704, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004503s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 2304.2, Over = 0
PHY-3001 : End spreading;  0.002130s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 2304.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7/120.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 2392, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 2440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 6.38, top5 = 1.47, top10 = 0.73, top15 = 0.49.
PHY-1001 : End incremental global routing;  0.069903s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (22.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 415, tnet num: 118, tinst num: 57, tnode num: 486, tedge num: 603.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.193003s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.264333s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (82.8%)

OPT-1001 : Current memory(MB): used = 171, reserve = 141, peak = 171.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000071s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 64/120.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 2440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003517s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 6.38, top5 = 1.47, top10 = 0.73, top15 = 0.49.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 5.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.327888s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (85.8%)

RUN-1003 : finish command "place" in  6.410601s wall, 1.109375s user + 0.875000s system = 1.984375s CPU (31.0%)

RUN-1004 : used memory is 156 MB, reserved memory is 126 MB, peak memory is 171 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 59 instances
RUN-1001 : 18 mslices, 19 lslices, 19 pads, 0 brams, 0 dsps
RUN-1001 : There are total 120 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 55 nets have 2 pins
RUN-1001 : 39 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 415, tnet num: 118, tinst num: 57, tnode num: 486, tedge num: 603.
TMR-2508 : Levelizing timing graph completed, there are 9 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 18 mslices, 19 lslices, 19 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 118 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 38 clock pins, and constraint 71 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 2360, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 2392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022482s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 6.30, top5 = 1.44, top10 = 0.72, top15 = 0.48.
PHY-1001 : End global routing;  0.069872s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (44.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 193, reserve = 164, peak = 207.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 459, reserve = 434, peak = 459.
PHY-1001 : End build detailed router design. 4.008497s wall, 3.718750s user + 0.093750s system = 3.812500s CPU (95.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 3672, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.009543s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 460, reserve = 435, peak = 460.
PHY-1001 : End phase 1; 0.021554s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 68% nets.
PHY-1022 : len = 10992, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 469, reserve = 443, peak = 469.
PHY-1001 : End initial routed; 0.153684s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (61.0%)

PHY-1001 : Current memory(MB): used = 469, reserve = 443, peak = 469.
PHY-1001 : End phase 2; 0.153755s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (61.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 10976, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.019017s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 10976, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.016876s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (185.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : End commit to database; 0.017903s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.3%)

PHY-1001 : Current memory(MB): used = 478, reserve = 452, peak = 478.
PHY-1001 : End phase 3; 0.173287s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (81.2%)

PHY-1003 : Routed, final wirelength = 10976
PHY-1001 : Current memory(MB): used = 478, reserve = 452, peak = 478.
PHY-1001 : End export database. 0.011984s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (130.4%)

PHY-1001 : End detail routing;  4.595908s wall, 4.187500s user + 0.109375s system = 4.296875s CPU (93.5%)

RUN-1003 : finish command "route" in  4.852702s wall, 4.328125s user + 0.109375s system = 4.437500s CPU (91.4%)

RUN-1004 : used memory is 439 MB, reserved memory is 413 MB, peak memory is 478 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                       70   out of  19600    0.36%
#reg                       39   out of  19600    0.20%
#le                        70
  #lut only                31   out of     70   44.29%
  #reg only                 0   out of     70    0.00%
  #lut&reg                 39   out of     70   55.71%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet     Type               DriverType         Driver          Fanout
#1        clk_dup_3    GCLK               io                 clk_syn_4.di    19


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module   |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------+
|top      |top      |70     |61      |9       |41      |0       |0       |
|  adc    |adc_ctrl |25     |19      |6       |13      |0       |0       |
|  rx     |uart_rx  |45     |42      |3       |26      |0       |0       |
+------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        36   
    #2         2        26   
    #3         3        10   
    #4         4        2    
    #5        5-10      10   
    #6       11-50      4    
  Average     2.64           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 57
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 120, pip num: 796
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 223 valid insts, and 2340 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230304_172710.log"
