{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732190779407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732190779408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 14:06:19 2024 " "Processing started: Thu Nov 21 14:06:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732190779408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190779408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nivela_bidir -c nivela_bidir " "Command: quartus_map --read_settings_files=on --write_settings_files=off nivela_bidir -c nivela_bidir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190779408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732190780266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732190780266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/cpu_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/cpu_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2 " "Found entity 1: cpu_system_nios2" {  } { { "cpu_system_nios2/synthesis/cpu_system_nios2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/cpu_system_nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cpu_system_nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cpu_system_nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_irq_mapper " "Found entity 1: cpu_system_nios2_irq_mapper" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_irq_mapper.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0 " "Found entity 1: cpu_system_nios2_mm_interconnect_0" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cpu_system_nios2_mm_interconnect_0_avalon_st_adapter" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: cpu_system_nios2_mm_interconnect_0_rsp_mux_001" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787842 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_rsp_mux " "Found entity 1: cpu_system_nios2_mm_interconnect_0_rsp_mux" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_mux.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_rsp_demux " "Found entity 1: cpu_system_nios2_mm_interconnect_0_rsp_demux" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_demux.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_cmd_mux_003 " "Found entity 1: cpu_system_nios2_mm_interconnect_0_cmd_mux_003" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_mux_003.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_cmd_mux " "Found entity 1: cpu_system_nios2_mm_interconnect_0_cmd_mux" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_mux.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: cpu_system_nios2_mm_interconnect_0_cmd_demux_001" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_cmd_demux " "Found entity 1: cpu_system_nios2_mm_interconnect_0_cmd_demux" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_demux.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787862 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787862 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787862 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787862 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732190787868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "cpu_system_nios2/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "cpu_system_nios2/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732190787874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "cpu_system_nios2/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "cpu_system_nios2/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "cpu_system_nios2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cpu_system_nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_system_nios2_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at cpu_system_nios2_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_005.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732190787883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_system_nios2_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at cpu_system_nios2_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_005.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732190787883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_router_005_default_decode " "Found entity 1: cpu_system_nios2_mm_interconnect_0_router_005_default_decode" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_005.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787884 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_system_nios2_mm_interconnect_0_router_005 " "Found entity 2: cpu_system_nios2_mm_interconnect_0_router_005" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_005.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_system_nios2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cpu_system_nios2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_003.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732190787886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_system_nios2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cpu_system_nios2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_003.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732190787886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_router_003_default_decode " "Found entity 1: cpu_system_nios2_mm_interconnect_0_router_003_default_decode" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_003.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787886 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_system_nios2_mm_interconnect_0_router_003 " "Found entity 2: cpu_system_nios2_mm_interconnect_0_router_003" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_003.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_system_nios2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at cpu_system_nios2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_002.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732190787888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_system_nios2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at cpu_system_nios2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_002.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732190787888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_router_002_default_decode " "Found entity 1: cpu_system_nios2_mm_interconnect_0_router_002_default_decode" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_002.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787889 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_system_nios2_mm_interconnect_0_router_002 " "Found entity 2: cpu_system_nios2_mm_interconnect_0_router_002" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_002.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_system_nios2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cpu_system_nios2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_001.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732190787891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_system_nios2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cpu_system_nios2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_001.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732190787891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_router_001_default_decode " "Found entity 1: cpu_system_nios2_mm_interconnect_0_router_001_default_decode" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_001.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787891 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_system_nios2_mm_interconnect_0_router_001 " "Found entity 2: cpu_system_nios2_mm_interconnect_0_router_001" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_001.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cpu_system_nios2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cpu_system_nios2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732190787894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cpu_system_nios2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cpu_system_nios2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732190787894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_mm_interconnect_0_router_default_decode " "Found entity 1: cpu_system_nios2_mm_interconnect_0_router_default_decode" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787894 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_system_nios2_mm_interconnect_0_router " "Found entity 2: cpu_system_nios2_mm_interconnect_0_router" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cpu_system_nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_sysid_qsys_0 " "Found entity 1: cpu_system_nios2_sysid_qsys_0" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_sysid_qsys_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_sw_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_sw_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_sw_0 " "Found entity 1: cpu_system_nios2_sw_0" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_sw_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_sw_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_onchip_memory2_0 " "Found entity 1: cpu_system_nios2_onchip_memory2_0" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_onchip_memory2_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_nios2_gen2_0 " "Found entity 1: cpu_system_nios2_nios2_gen2_0" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v 22 22 " "Found 22 design units, including 22 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_nios2_gen2_0_cpu_bht_module " "Found entity 1: cpu_system_nios2_nios2_gen2_0_cpu_bht_module" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 2: cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_system_nios2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 3: cpu_system_nios2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 4: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 5: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 6: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 7: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 8: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 1124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 9: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 1315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 10: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 1383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 11: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 1465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 12: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 1537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 13: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 1580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 14: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 1627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 15: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 16: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_system_nios2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 17: cpu_system_nios2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_system_nios2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 18: cpu_system_nios2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 19: cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2316 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 20: cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci " "Found entity 21: cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_system_nios2_nios2_gen2_0_cpu " "Found entity 22: cpu_system_nios2_nios2_gen2_0_cpu" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 3107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_nios2_gen2_0_cpu_mult_cell " "Found entity 1: cpu_system_nios2_nios2_gen2_0_cpu_mult_cell" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_mult_cell.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_nios2_gen2_0_cpu_test_bench " "Found entity 1: cpu_system_nios2_nios2_gen2_0_cpu_test_bench" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_test_bench.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190787948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190787948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "cpu_system_nios2/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190788039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_jtag_uart_0_sim_scfifo_w " "Found entity 1: cpu_system_nios2_jtag_uart_0_sim_scfifo_w" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788043 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_system_nios2_jtag_uart_0_scfifo_w " "Found entity 2: cpu_system_nios2_jtag_uart_0_scfifo_w" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788043 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_system_nios2_jtag_uart_0_sim_scfifo_r " "Found entity 3: cpu_system_nios2_jtag_uart_0_sim_scfifo_r" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788043 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_system_nios2_jtag_uart_0_scfifo_r " "Found entity 4: cpu_system_nios2_jtag_uart_0_scfifo_r" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788043 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_system_nios2_jtag_uart_0 " "Found entity 5: cpu_system_nios2_jtag_uart_0" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190788043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_hex_0 " "Found entity 1: cpu_system_nios2_hex_0" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_hex_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_hex_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190788044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190788046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190788048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190788050 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190788052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190788052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_system_nios2_accelerometer_spi_0 " "Found entity 1: cpu_system_nios2_accelerometer_spi_0" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190788054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190788055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190788055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732190788212 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(46) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(47) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_Golden_Top.v(86) " "Output port \"LEDR\" at DE10_LITE_Golden_Top.v(86) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(96) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(96) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(97) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(97) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(53) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(54) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(54) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(105) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(105) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732190788220 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2 cpu_system_nios2:u0 " "Elaborating entity \"cpu_system_nios2\" for hierarchy \"cpu_system_nios2:u0\"" {  } { { "DE10_LITE_Golden_Top.v" "u0" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190788232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_accelerometer_spi_0 cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0 " "Elaborating entity \"cpu_system_nios2_accelerometer_spi_0\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\"" {  } { { "cpu_system_nios2/synthesis/cpu_system_nios2.v" "accelerometer_spi_0" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/cpu_system_nios2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190788256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu_system_nios2_accelerometer_spi_0.v(226) " "Verilog HDL assignment warning at cpu_system_nios2_accelerometer_spi_0.v(226): truncated value with size 32 to match size of target (8)" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732190788258 "|DE10_LITE_Golden_Top|cpu_system_nios2:u0|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 cpu_system_nios2_accelerometer_spi_0.v(241) " "Verilog HDL assignment warning at cpu_system_nios2_accelerometer_spi_0.v(241): truncated value with size 8 to match size of target (6)" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732190788258 "|DE10_LITE_Golden_Top|cpu_system_nios2:u0|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" "Auto_Init_Controller" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190788267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732190788268 "|DE10_LITE_Golden_Top|cpu_system_nios2:u0|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" "Auto_Init_Accelerometer" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190788273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" "Serial_Bus_Controller" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190788278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732190788279 "|DE10_LITE_Golden_Top|cpu_system_nios2:u0|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190788288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732190788289 "|DE10_LITE_Golden_Top|cpu_system_nios2:u0|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_hex_0 cpu_system_nios2:u0\|cpu_system_nios2_hex_0:hex_0 " "Elaborating entity \"cpu_system_nios2_hex_0\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_hex_0:hex_0\"" {  } { { "cpu_system_nios2/synthesis/cpu_system_nios2.v" "hex_0" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/cpu_system_nios2.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190788294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_jtag_uart_0 cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"cpu_system_nios2_jtag_uart_0\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\"" {  } { { "cpu_system_nios2/synthesis/cpu_system_nios2.v" "jtag_uart_0" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/cpu_system_nios2.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190788306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_jtag_uart_0_scfifo_w cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w " "Elaborating entity \"cpu_system_nios2_jtag_uart_0_scfifo_w\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "the_cpu_system_nios2_jtag_uart_0_scfifo_w" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190788315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "wfifo" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190788891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190788896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190788896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190788896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190788896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190788896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190788896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190788896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190788896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190788896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190788896 ""}  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732190788896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190789016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190789016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190789017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190789030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190789030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190789031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190789044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190789044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190789044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190789098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190789098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190789098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190789186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190789186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190789187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190789254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190789254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_w:the_cpu_system_nios2_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190789254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_jtag_uart_0_scfifo_r cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_r:the_cpu_system_nios2_jtag_uart_0_scfifo_r " "Elaborating entity \"cpu_system_nios2_jtag_uart_0_scfifo_r\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|cpu_system_nios2_jtag_uart_0_scfifo_r:the_cpu_system_nios2_jtag_uart_0_scfifo_r\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "the_cpu_system_nios2_jtag_uart_0_scfifo_r" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190789261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_system_nios2_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_system_nios2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "cpu_system_nios2_jtag_uart_0_alt_jtag_atlantic" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190789546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_system_nios2_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_system_nios2_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190789560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_system_nios2_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_system_nios2_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190789560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190789560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190789560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190789560 ""}  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732190789560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_system_nios2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_system_nios2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190790219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_system_nios2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:cpu_system_nios2_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190790334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\"" {  } { { "cpu_system_nios2/synthesis/cpu_system_nios2.v" "nios2_gen2_0" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/cpu_system_nios2.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190790367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0.v" "cpu" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190790377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_test_bench cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_test_bench:the_cpu_system_nios2_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_test_bench\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_test_bench:the_cpu_system_nios2_nios2_gen2_0_cpu_test_bench\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_test_bench" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 5279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190790621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_bht_module cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_bht_module:cpu_system_nios2_nios2_gen2_0_cpu_bht " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_bht_module\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_bht_module:cpu_system_nios2_nios2_gen2_0_cpu_bht\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "cpu_system_nios2_nios2_gen2_0_cpu_bht" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 6329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190790638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_bht_module:cpu_system_nios2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_bht_module:cpu_system_nios2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190791902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_bht_module:cpu_system_nios2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_bht_module:cpu_system_nios2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190791909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_bht_module:cpu_system_nios2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_bht_module:cpu_system_nios2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190791910 ""}  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732190791910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190791950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190791950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_bht_module:cpu_system_nios2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_bht_module:cpu_system_nios2_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190791950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module:cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module:cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 7269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190791957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module:cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module:cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module:cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module:cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module:cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module:cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792041 ""}  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732190792041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190792084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190792084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module:cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a_module:cpu_system_nios2_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_register_bank_b_module cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_register_bank_b_module:cpu_system_nios2_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_register_bank_b_module:cpu_system_nios2_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "cpu_system_nios2_nios2_gen2_0_cpu_register_bank_b" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 7287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_mult_cell cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 7744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_mult_cell.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX10 " "Parameter \"selected_device_family\" = \"MAX10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792179 ""}  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_mult_cell.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732190792179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190792234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190792234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX 10 " "Parameter \"selected_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190792335 ""}  } { { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732190792335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792349 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792371 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792397 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792408 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792443 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792452 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792464 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792531 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792559 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792568 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792592 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792614 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190792619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_nios2_rtl" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 7900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 8157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793346 ""}  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732190793346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_break cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_break:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_break" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_itrace cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_itrace:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode:cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 1433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_pib cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_pib:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_pib" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_im cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_im:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_im" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_avalon_reg cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_avalon_reg:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem\|cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem\|cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem\|cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem\|cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem\|cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem\|cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2356 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem\|cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem\|cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793660 ""}  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2356 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732190793660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190793704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190793704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem\|cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_ocimem\|cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module:cpu_system_nios2_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 3087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_tck" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190793969 ""}  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732190793969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793970 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper:the_cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:cpu_system_nios2_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_onchip_memory2_0 cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"cpu_system_nios2_onchip_memory2_0\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\"" {  } { { "cpu_system_nios2/synthesis/cpu_system_nios2.v" "onchip_memory2_0" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/cpu_system_nios2.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_onchip_memory2_0.v" "the_altsyncram" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190793999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_onchip_memory2_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190794009 ""}  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_onchip_memory2_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732190794009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pc1 " "Found entity 1: altsyncram_7pc1" {  } { { "db/altsyncram_7pc1.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altsyncram_7pc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190794059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190794059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pc1 cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated " "Elaborating entity \"altsyncram_7pc1\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190794222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190794222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_7pc1.tdf" "decode3" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altsyncram_7pc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190794344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190794344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_7pc1.tdf" "mux2" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/altsyncram_7pc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_sw_0 cpu_system_nios2:u0\|cpu_system_nios2_sw_0:sw_0 " "Elaborating entity \"cpu_system_nios2_sw_0\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_sw_0:sw_0\"" {  } { { "cpu_system_nios2/synthesis/cpu_system_nios2.v" "sw_0" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/cpu_system_nios2.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_sysid_qsys_0 cpu_system_nios2:u0\|cpu_system_nios2_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"cpu_system_nios2_sysid_qsys_0\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_sysid_qsys_0:sysid_qsys_0\"" {  } { { "cpu_system_nios2/synthesis/cpu_system_nios2.v" "sysid_qsys_0" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/cpu_system_nios2.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0 cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "cpu_system_nios2/synthesis/cpu_system_nios2.v" "mm_interconnect_0" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/cpu_system_nios2.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_translator" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 1310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_0_s1_translator\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "hex_0_s1_translator" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 2129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_router cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router:router " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_router\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router:router\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "router" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_router_default_decode cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router:router\|cpu_system_nios2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_router_default_decode\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router:router\|cpu_system_nios2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router.sv" "the_default_decode" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_router_001 cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_router_001\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_001:router_001\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "router_001" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 3452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_router_001_default_decode cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_001:router_001\|cpu_system_nios2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_001:router_001\|cpu_system_nios2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_router_002 cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_router_002\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_002:router_002\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "router_002" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_router_002_default_decode cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_002:router_002\|cpu_system_nios2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_002:router_002\|cpu_system_nios2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_router_003 cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_router_003\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_003:router_003\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "router_003" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 3484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_router_003_default_decode cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_003:router_003\|cpu_system_nios2_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_router_003_default_decode\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_003:router_003\|cpu_system_nios2_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_router_005 cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_router_005\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_005:router_005\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "router_005" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_router_005_default_decode cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_005:router_005\|cpu_system_nios2_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_router_005_default_decode\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_router_005:router_005\|cpu_system_nios2_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190794976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 3694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_cmd_demux cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_cmd_demux\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "cmd_demux" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 3777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_cmd_demux_001 cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "cmd_demux_001" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 3800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_cmd_mux cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_cmd_mux\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "cmd_mux" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 3817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_cmd_mux_003 cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_cmd_mux_003\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "cmd_mux_003" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 3874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_rsp_demux cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_rsp_demux\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "rsp_demux" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 4033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_rsp_mux cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_rsp_mux\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "rsp_mux" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_rsp_mux_001 cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "rsp_mux_001" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 4338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 4404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795173 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732190795181 "|DE10_LITE_Golden_Top|cpu_system_nios2:u0|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732190795182 "|DE10_LITE_Golden_Top|cpu_system_nios2:u0|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "cpu_system_nios2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732190795182 "|DE10_LITE_Golden_Top|cpu_system_nios2:u0|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "accelerometer_spi_0_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 4470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_avalon_st_adapter cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "avalon_st_adapter" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 4499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001 cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0.v" 4528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_mm_interconnect_0:mm_interconnect_0\|cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_system_nios2_irq_mapper cpu_system_nios2:u0\|cpu_system_nios2_irq_mapper:irq_mapper " "Elaborating entity \"cpu_system_nios2_irq_mapper\" for hierarchy \"cpu_system_nios2:u0\|cpu_system_nios2_irq_mapper:irq_mapper\"" {  } { { "cpu_system_nios2/synthesis/cpu_system_nios2.v" "irq_mapper" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/cpu_system_nios2.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cpu_system_nios2:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cpu_system_nios2:u0\|altera_reset_controller:rst_controller\"" {  } { { "cpu_system_nios2/synthesis/cpu_system_nios2.v" "rst_controller" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/cpu_system_nios2.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu_system_nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu_system_nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cpu_system_nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cpu_system_nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cpu_system_nios2:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "cpu_system_nios2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190795300 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1732190797664 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.21.14:06:40 Progress: Loading sld0c2bc417/alt_sld_fab_wrapper_hw.tcl " "2024.11.21.14:06:40 Progress: Loading sld0c2bc417/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190800966 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190804014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190804138 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190808528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190808618 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190808718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190808838 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190808926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190808926 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1732190809616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c2bc417/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c2bc417/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0c2bc417/alt_sld_fab.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/ip/sld0c2bc417/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190809831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190809831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190809922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190809922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190809924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190809924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190809982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190809982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190810073 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190810073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190810073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/ip/sld0c2bc417/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190810145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190810145 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732190814381 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732190814381 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732190814381 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732190814381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190814546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814546 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732190814546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190814607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190814607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190814678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_mult_cell:the_cpu_system_nios2_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732190814678 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732190814678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732190814716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190814716 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1732190815321 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1732190815321 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1732190815355 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1732190815355 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1732190815355 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1732190815355 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732190815371 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1732190815566 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1732190815566 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_data cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|new_data " "Converted the fan-out from the tri-state buffer \"cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_data\" to the node \"cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|new_data\" into an OR gate" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 72 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1732190815571 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1732190815571 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 6734 -1 0 } } { "cpu_system_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_jtag_uart_0.v" 398 -1 0 } } { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 2299 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 3574 -1 0 } } { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.v" 6743 -1 0 } } { "cpu_system_nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1732190815583 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1732190815583 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732190816675 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732190816675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190816925 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "201 " "201 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732190819336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190819741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/output_files/nivela_bidir.map.smsg " "Generated suppressed messages file N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/output_files/nivela_bidir.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190820548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732190823512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732190823512 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732190824425 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732190824425 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732190824425 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732190824425 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732190824425 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732190824425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4291 " "Implemented 4291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732190824426 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732190824426 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1732190824426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3853 " "Implemented 3853 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732190824426 ""} { "Info" "ICUT_CUT_TM_RAMS" "242 " "Implemented 242 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1732190824426 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1732190824426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732190824426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732190824519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 14:07:04 2024 " "Processing ended: Thu Nov 21 14:07:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732190824519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732190824519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732190824519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190824519 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 165 s " "Quartus Prime Flow was successful. 0 errors, 165 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732190825311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1732190828114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732190828114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 14:07:07 2024 " "Processing started: Thu Nov 21 14:07:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732190828114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732190828114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nivela_bidir -c nivela_bidir " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nivela_bidir -c nivela_bidir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732190828114 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732190828261 ""}
{ "Info" "0" "" "Project  = nivela_bidir" {  } {  } 0 0 "Project  = nivela_bidir" 0 0 "Fitter" 0 0 1732190828262 ""}
{ "Info" "0" "" "Revision = nivela_bidir" {  } {  } 0 0 "Revision = nivela_bidir" 0 0 "Fitter" 0 0 1732190828262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1732190828490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1732190828490 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nivela_bidir 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"nivela_bidir\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732190828530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732190828566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732190828566 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732190829150 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732190829192 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732190829949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732190829949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732190829949 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1732190829949 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732190829949 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 12135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732190829993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 12137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732190829993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 12139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732190829993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 12141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1732190829993 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732190829993 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1732190829995 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1732190829995 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1732190829995 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1732190829995 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732190830031 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1732190830417 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732190832414 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1732190832414 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_system_nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'cpu_system_nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1732190832507 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'cpu_system_nios2/synthesis/submodules/cpu_system_nios2_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1732190832517 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready MAX10_CLK1_50 " "Register cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci\|cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug:the_cpu_system_nios2_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732190832568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1732190832568 "|DE10_LITE_Golden_Top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1732190832570 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1732190832570 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732190832626 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732190832626 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1732190832626 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1732190832626 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1732190832627 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1732190832627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1732190832627 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1732190832627 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1732190832627 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732190833033 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 12114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732190833033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732190833033 ""}  } { { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 11172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732190833033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732190833033 ""}  } { { "pzdyqx.vhd" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/pzdyqx.vhd" 957 -1 0 } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0" } } } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 11281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732190833033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732190833033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0" {  } { { "pzdyqx.vhd" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 11420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732190833033 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732190833033 ""}  } { { "pzdyqx.vhd" "" { Text "d:/intel_delete_after_master/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7" } } } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 11259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732190833033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_system_nios2:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node cpu_system_nios2:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732190833033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete " "Destination node cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732190833033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete " "Destination node cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 3655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732190833033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level " "Destination node cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 3607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732190833033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data " "Destination node cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 3693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732190833033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level " "Destination node cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level" {  } { { "cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 3608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732190833033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|readdata\[0\] " "Destination node cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|readdata\[0\]" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 3702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732190833033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|readdata\[1\] " "Destination node cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|readdata\[1\]" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 3722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732190833033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|readdata\[2\] " "Destination node cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|readdata\[2\]" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 3723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732190833033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|readdata\[3\] " "Destination node cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|readdata\[3\]" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 3724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732190833033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|readdata\[4\] " "Destination node cpu_system_nios2:u0\|cpu_system_nios2_accelerometer_spi_0:accelerometer_spi_0\|readdata\[4\]" {  } { { "cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/cpu_system_nios2_accelerometer_spi_0.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 3725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1732190833033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1732190833033 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1732190833033 ""}  } { { "cpu_system_nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732190833033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node cpu_system_nios2:u0\|cpu_system_nios2_nios2_gen2_0:nios2_gen2_0\|cpu_system_nios2_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732190833034 ""}  } { { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 4271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732190833034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_system_nios2:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node cpu_system_nios2:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1732190833034 ""}  } { { "cpu_system_nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/cpu_system_nios2/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 6758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732190833034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732190834159 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732190834165 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732190834166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732190834174 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732190834187 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732190834198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732190834344 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1732190834351 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1732190834351 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1732190834351 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1732190834351 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732190834351 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732190835169 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1732190835762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732190838046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732190838875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732190838956 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732190840469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732190840469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732190842039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1732190844630 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732190844630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1732190845221 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1732190845221 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732190845221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732190845224 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1732190845503 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732190845543 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1732190845543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732190847432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732190847434 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1732190847434 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732190849205 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732190850721 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1732190851765 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1732190851765 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "71 " "Following 71 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intel_delete_after_master/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intel_delete_after_master/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_Golden_Top.v" "" { Text "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/DE10_LITE_Golden_Top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1732190851769 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1732190851769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/output_files/nivela_bidir.fit.smsg " "Generated suppressed messages file N:/Facultate/Master/Master_2/PASIC/nivela_bidir/nivela_bidir/output_files/nivela_bidir.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732190852088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5845 " "Peak virtual memory: 5845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732190853082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 14:07:33 2024 " "Processing ended: Thu Nov 21 14:07:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732190853082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732190853082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732190853082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732190853082 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 177 s " "Quartus Prime Flow was successful. 0 errors, 177 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732190853834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732190854964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732190854964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 14:07:34 2024 " "Processing started: Thu Nov 21 14:07:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732190854964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732190854964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nivela_bidir -c nivela_bidir " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nivela_bidir -c nivela_bidir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732190854964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1732190855440 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1732190857847 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732190857959 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1732190857970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732190858331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 14:07:38 2024 " "Processing ended: Thu Nov 21 14:07:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732190858331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732190858331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732190858331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732190858331 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 178 s " "Quartus Prime Flow was successful. 0 errors, 178 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732190858908 ""}
