[connectivity]
# --------------------------------------------------------------------------
# Custom PL kernels: each compiled from Custom_Pl_Kernels/*.cpp
# --------------------------------------------------------------------------

# --------------------------------------------------------------------------
# AIE graph:
# AIE IP is brought in automatically from ../aie_overlay/libadf.a
# and is visible as "ai_engine_0" (no nk line needed).
# --------------------------------------------------------------------------

# --------------------------------------------------------------------------
# DDR / NoC bindings for each mover's m_axi interface
# (Assuming AXI master port is named "mem" in feat/weight/output_mover top)
# --------------------------------------------------------------------------


# --------------------------------------------------------------------------
# NOTE: NO stream_connect lines here.
# We are NOT wiring movers <-> AIE for this metrics-only build.
# That avoids cfgen errors about non-existent *feat_plio/world_plio* ports.
#
# Also NO sp=ai_engine_0.* lines: AIE compiler already tags the GMIO ports
# with MC_NOC0 in the cfgraph, as seen in the cfgen log.
# --------------------------------------------------------------------------

[vivado]
# Use following line to improve the hw_emu running speed affected by platform
prop=fileset.sim_1.xsim.elaborate.xelab.more_options={-override_timeprecision -timescale=1ns/1ps}
