v 4
file . "dfliptb.vhdl" "57e7b29d1d873e04b3a83a9fd8687d57689956aa" "20250327024241.622":
  entity testbench at 1( 0) + 0 on 13;
  architecture test of testbench at 7( 87) + 0 on 14;
file . "D_Flip_Flop.vhdl" "bca587cb3c82abd8dba26d4a8dcf13153a9ac4b1" "20250327024230.420":
  entity d_flip_flop at 1( 0) + 0 on 11;
  architecture behavorial of d_flip_flop at 14( 182) + 0 on 12;
