Warning (10273): Verilog HDL warning at mat_cl.v(3897): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 3897
Warning (10273): Verilog HDL warning at mat_cl.v(3899): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 3899
Warning (10273): Verilog HDL warning at mat_cl.v(4602): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 4602
Warning (10273): Verilog HDL warning at mat_cl.v(4604): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 4604
Warning (10273): Verilog HDL warning at mat_cl.v(4783): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 4783
Warning (10273): Verilog HDL warning at mat_cl.v(4785): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 4785
Warning (10273): Verilog HDL warning at mat_cl.v(5128): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 5128
Warning (10273): Verilog HDL warning at mat_cl.v(5130): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 5130
Warning (10273): Verilog HDL warning at mat_cl.v(5293): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 5293
Warning (10273): Verilog HDL warning at mat_cl.v(5295): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 5295
Warning (10273): Verilog HDL warning at mat_cl.v(5615): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 5615
Warning (10273): Verilog HDL warning at mat_cl.v(5617): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 5617
Warning (10273): Verilog HDL warning at mat_cl.v(5734): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 5734
Warning (10273): Verilog HDL warning at mat_cl.v(5736): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 5736
Warning (10273): Verilog HDL warning at mat_cl.v(6061): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 6061
Warning (10273): Verilog HDL warning at mat_cl.v(6063): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v Line: 6063
Warning (10273): Verilog HDL warning at lsu_top.v(756): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v Line: 756
Warning (10273): Verilog HDL warning at lsu_top.v(823): extended using "x" or "z" File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v Line: 823
Info (10281): Verilog HDL Declaration information at lsu_basic_coalescer.v(542): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_basic_coalescer.v Line: 542
Warning (10268): Verilog HDL information at lsu_streaming.v(155): always construct contains both blocking and non-blocking assignments File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v Line: 155
Warning (10268): Verilog HDL information at lsu_streaming.v(703): always construct contains both blocking and non-blocking assignments File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v Line: 703
Warning (10268): Verilog HDL information at lsu_bursting_load_stores.v(559): always construct contains both blocking and non-blocking assignments File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 559
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(950): object "TIME_OUT" differs only in case from object "time_out" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 950
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(951): object "MAX_THREAD" differs only in case from object "max_thread" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 951
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1652): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1652
Info (10281): Verilog HDL Declaration information at acl_shift_register.v(19): object "STAGES" differs only in case from object "stages" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_shift_register.v Line: 19
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(108): object "LOCKED" differs only in case from object "locked" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 108
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1801): object "dps_done" differs only in case from object "DPS_DONE" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1801
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1793): object "dps_changed" differs only in case from object "DPS_CHANGED" in the same scope File: /users/zicew/git/ece327/new/lab5/mat_CL_opt/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1793
