#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG1` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG1` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec>;
#[doc = "Field `TYPE_32` reader - 0:0\\]
Type for intr_in\\[32\\]
0=level"]
pub type Type32R = crate::BitReader;
#[doc = "Field `TYPE_32` writer - 0:0\\]
Type for intr_in\\[32\\]
0=level"]
pub type Type32W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_33` reader - 1:1\\]
Type for intr_in\\[33\\]
0=level"]
pub type Type33R = crate::BitReader;
#[doc = "Field `TYPE_33` writer - 1:1\\]
Type for intr_in\\[33\\]
0=level"]
pub type Type33W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_34` reader - 2:2\\]
Type for intr_in\\[34\\]
0=level"]
pub type Type34R = crate::BitReader;
#[doc = "Field `TYPE_34` writer - 2:2\\]
Type for intr_in\\[34\\]
0=level"]
pub type Type34W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_35` reader - 3:3\\]
Type for intr_in\\[35\\]
0=level"]
pub type Type35R = crate::BitReader;
#[doc = "Field `TYPE_35` writer - 3:3\\]
Type for intr_in\\[35\\]
0=level"]
pub type Type35W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_36` reader - 4:4\\]
Type for intr_in\\[36\\]
0=level"]
pub type Type36R = crate::BitReader;
#[doc = "Field `TYPE_36` writer - 4:4\\]
Type for intr_in\\[36\\]
0=level"]
pub type Type36W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_37` reader - 5:5\\]
Type for intr_in\\[37\\]
0=level"]
pub type Type37R = crate::BitReader;
#[doc = "Field `TYPE_37` writer - 5:5\\]
Type for intr_in\\[37\\]
0=level"]
pub type Type37W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_38` reader - 6:6\\]
Type for intr_in\\[38\\]
0=level"]
pub type Type38R = crate::BitReader;
#[doc = "Field `TYPE_38` writer - 6:6\\]
Type for intr_in\\[38\\]
0=level"]
pub type Type38W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_39` reader - 7:7\\]
Type for intr_in\\[39\\]
0=level"]
pub type Type39R = crate::BitReader;
#[doc = "Field `TYPE_39` writer - 7:7\\]
Type for intr_in\\[39\\]
0=level"]
pub type Type39W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_40` reader - 8:8\\]
Type for intr_in\\[40\\]
0=level"]
pub type Type40R = crate::BitReader;
#[doc = "Field `TYPE_40` writer - 8:8\\]
Type for intr_in\\[40\\]
0=level"]
pub type Type40W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_41` reader - 9:9\\]
Type for intr_in\\[41\\]
0=level"]
pub type Type41R = crate::BitReader;
#[doc = "Field `TYPE_41` writer - 9:9\\]
Type for intr_in\\[41\\]
0=level"]
pub type Type41W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_42` reader - 10:10\\]
Type for intr_in\\[42\\]
0=level"]
pub type Type42R = crate::BitReader;
#[doc = "Field `TYPE_42` writer - 10:10\\]
Type for intr_in\\[42\\]
0=level"]
pub type Type42W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_43` reader - 11:11\\]
Type for intr_in\\[43\\]
0=level"]
pub type Type43R = crate::BitReader;
#[doc = "Field `TYPE_43` writer - 11:11\\]
Type for intr_in\\[43\\]
0=level"]
pub type Type43W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_44` reader - 12:12\\]
Type for intr_in\\[44\\]
0=level"]
pub type Type44R = crate::BitReader;
#[doc = "Field `TYPE_44` writer - 12:12\\]
Type for intr_in\\[44\\]
0=level"]
pub type Type44W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_45` reader - 13:13\\]
Type for intr_in\\[45\\]
0=level"]
pub type Type45R = crate::BitReader;
#[doc = "Field `TYPE_45` writer - 13:13\\]
Type for intr_in\\[45\\]
0=level"]
pub type Type45W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_46` reader - 14:14\\]
Type for intr_in\\[46\\]
0=level"]
pub type Type46R = crate::BitReader;
#[doc = "Field `TYPE_46` writer - 14:14\\]
Type for intr_in\\[46\\]
0=level"]
pub type Type46W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_47` reader - 15:15\\]
Type for intr_in\\[47\\]
0=level"]
pub type Type47R = crate::BitReader;
#[doc = "Field `TYPE_47` writer - 15:15\\]
Type for intr_in\\[47\\]
0=level"]
pub type Type47W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_48` reader - 16:16\\]
Type for intr_in\\[48\\]
0=level"]
pub type Type48R = crate::BitReader;
#[doc = "Field `TYPE_48` writer - 16:16\\]
Type for intr_in\\[48\\]
0=level"]
pub type Type48W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_49` reader - 17:17\\]
Type for intr_in\\[49\\]
0=level"]
pub type Type49R = crate::BitReader;
#[doc = "Field `TYPE_49` writer - 17:17\\]
Type for intr_in\\[49\\]
0=level"]
pub type Type49W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_50` reader - 18:18\\]
Type for intr_in\\[50\\]
0=level"]
pub type Type50R = crate::BitReader;
#[doc = "Field `TYPE_50` writer - 18:18\\]
Type for intr_in\\[50\\]
0=level"]
pub type Type50W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_51` reader - 19:19\\]
Type for intr_in\\[51\\]
0=level"]
pub type Type51R = crate::BitReader;
#[doc = "Field `TYPE_51` writer - 19:19\\]
Type for intr_in\\[51\\]
0=level"]
pub type Type51W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_52` reader - 20:20\\]
Type for intr_in\\[52\\]
0=level"]
pub type Type52R = crate::BitReader;
#[doc = "Field `TYPE_52` writer - 20:20\\]
Type for intr_in\\[52\\]
0=level"]
pub type Type52W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_53` reader - 21:21\\]
Type for intr_in\\[53\\]
0=level"]
pub type Type53R = crate::BitReader;
#[doc = "Field `TYPE_53` writer - 21:21\\]
Type for intr_in\\[53\\]
0=level"]
pub type Type53W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_54` reader - 22:22\\]
Type for intr_in\\[54\\]
0=level"]
pub type Type54R = crate::BitReader;
#[doc = "Field `TYPE_54` writer - 22:22\\]
Type for intr_in\\[54\\]
0=level"]
pub type Type54W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_55` reader - 23:23\\]
Type for intr_in\\[55\\]
0=level"]
pub type Type55R = crate::BitReader;
#[doc = "Field `TYPE_55` writer - 23:23\\]
Type for intr_in\\[55\\]
0=level"]
pub type Type55W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_56` reader - 24:24\\]
Type for intr_in\\[56\\]
0=level"]
pub type Type56R = crate::BitReader;
#[doc = "Field `TYPE_56` writer - 24:24\\]
Type for intr_in\\[56\\]
0=level"]
pub type Type56W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_57` reader - 25:25\\]
Type for intr_in\\[57\\]
0=level"]
pub type Type57R = crate::BitReader;
#[doc = "Field `TYPE_57` writer - 25:25\\]
Type for intr_in\\[57\\]
0=level"]
pub type Type57W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_58` reader - 26:26\\]
Type for intr_in\\[58\\]
0=level"]
pub type Type58R = crate::BitReader;
#[doc = "Field `TYPE_58` writer - 26:26\\]
Type for intr_in\\[58\\]
0=level"]
pub type Type58W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_59` reader - 27:27\\]
Type for intr_in\\[59\\]
0=level"]
pub type Type59R = crate::BitReader;
#[doc = "Field `TYPE_59` writer - 27:27\\]
Type for intr_in\\[59\\]
0=level"]
pub type Type59W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_60` reader - 28:28\\]
Type for intr_in\\[60\\]
0=level"]
pub type Type60R = crate::BitReader;
#[doc = "Field `TYPE_60` writer - 28:28\\]
Type for intr_in\\[60\\]
0=level"]
pub type Type60W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_61` reader - 29:29\\]
Type for intr_in\\[61\\]
0=level"]
pub type Type61R = crate::BitReader;
#[doc = "Field `TYPE_61` writer - 29:29\\]
Type for intr_in\\[61\\]
0=level"]
pub type Type61W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_62` reader - 30:30\\]
Type for intr_in\\[62\\]
0=level"]
pub type Type62R = crate::BitReader;
#[doc = "Field `TYPE_62` writer - 30:30\\]
Type for intr_in\\[62\\]
0=level"]
pub type Type62W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_63` reader - 31:31\\]
Type for intr_in\\[63\\]
0=level"]
pub type Type63R = crate::BitReader;
#[doc = "Field `TYPE_63` writer - 31:31\\]
Type for intr_in\\[63\\]
0=level"]
pub type Type63W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Type for intr_in\\[32\\]
0=level"]
    #[inline(always)]
    pub fn type_32(&self) -> Type32R {
        Type32R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Type for intr_in\\[33\\]
0=level"]
    #[inline(always)]
    pub fn type_33(&self) -> Type33R {
        Type33R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Type for intr_in\\[34\\]
0=level"]
    #[inline(always)]
    pub fn type_34(&self) -> Type34R {
        Type34R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Type for intr_in\\[35\\]
0=level"]
    #[inline(always)]
    pub fn type_35(&self) -> Type35R {
        Type35R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Type for intr_in\\[36\\]
0=level"]
    #[inline(always)]
    pub fn type_36(&self) -> Type36R {
        Type36R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Type for intr_in\\[37\\]
0=level"]
    #[inline(always)]
    pub fn type_37(&self) -> Type37R {
        Type37R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Type for intr_in\\[38\\]
0=level"]
    #[inline(always)]
    pub fn type_38(&self) -> Type38R {
        Type38R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Type for intr_in\\[39\\]
0=level"]
    #[inline(always)]
    pub fn type_39(&self) -> Type39R {
        Type39R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Type for intr_in\\[40\\]
0=level"]
    #[inline(always)]
    pub fn type_40(&self) -> Type40R {
        Type40R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Type for intr_in\\[41\\]
0=level"]
    #[inline(always)]
    pub fn type_41(&self) -> Type41R {
        Type41R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Type for intr_in\\[42\\]
0=level"]
    #[inline(always)]
    pub fn type_42(&self) -> Type42R {
        Type42R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Type for intr_in\\[43\\]
0=level"]
    #[inline(always)]
    pub fn type_43(&self) -> Type43R {
        Type43R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Type for intr_in\\[44\\]
0=level"]
    #[inline(always)]
    pub fn type_44(&self) -> Type44R {
        Type44R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Type for intr_in\\[45\\]
0=level"]
    #[inline(always)]
    pub fn type_45(&self) -> Type45R {
        Type45R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Type for intr_in\\[46\\]
0=level"]
    #[inline(always)]
    pub fn type_46(&self) -> Type46R {
        Type46R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Type for intr_in\\[47\\]
0=level"]
    #[inline(always)]
    pub fn type_47(&self) -> Type47R {
        Type47R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Type for intr_in\\[48\\]
0=level"]
    #[inline(always)]
    pub fn type_48(&self) -> Type48R {
        Type48R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Type for intr_in\\[49\\]
0=level"]
    #[inline(always)]
    pub fn type_49(&self) -> Type49R {
        Type49R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Type for intr_in\\[50\\]
0=level"]
    #[inline(always)]
    pub fn type_50(&self) -> Type50R {
        Type50R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Type for intr_in\\[51\\]
0=level"]
    #[inline(always)]
    pub fn type_51(&self) -> Type51R {
        Type51R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Type for intr_in\\[52\\]
0=level"]
    #[inline(always)]
    pub fn type_52(&self) -> Type52R {
        Type52R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Type for intr_in\\[53\\]
0=level"]
    #[inline(always)]
    pub fn type_53(&self) -> Type53R {
        Type53R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Type for intr_in\\[54\\]
0=level"]
    #[inline(always)]
    pub fn type_54(&self) -> Type54R {
        Type54R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Type for intr_in\\[55\\]
0=level"]
    #[inline(always)]
    pub fn type_55(&self) -> Type55R {
        Type55R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Type for intr_in\\[56\\]
0=level"]
    #[inline(always)]
    pub fn type_56(&self) -> Type56R {
        Type56R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Type for intr_in\\[57\\]
0=level"]
    #[inline(always)]
    pub fn type_57(&self) -> Type57R {
        Type57R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Type for intr_in\\[58\\]
0=level"]
    #[inline(always)]
    pub fn type_58(&self) -> Type58R {
        Type58R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Type for intr_in\\[59\\]
0=level"]
    #[inline(always)]
    pub fn type_59(&self) -> Type59R {
        Type59R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Type for intr_in\\[60\\]
0=level"]
    #[inline(always)]
    pub fn type_60(&self) -> Type60R {
        Type60R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Type for intr_in\\[61\\]
0=level"]
    #[inline(always)]
    pub fn type_61(&self) -> Type61R {
        Type61R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Type for intr_in\\[62\\]
0=level"]
    #[inline(always)]
    pub fn type_62(&self) -> Type62R {
        Type62R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Type for intr_in\\[63\\]
0=level"]
    #[inline(always)]
    pub fn type_63(&self) -> Type63R {
        Type63R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Type for intr_in\\[32\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_32(&mut self) -> Type32W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type32W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Type for intr_in\\[33\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_33(&mut self) -> Type33W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type33W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Type for intr_in\\[34\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_34(&mut self) -> Type34W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type34W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Type for intr_in\\[35\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_35(&mut self) -> Type35W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type35W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Type for intr_in\\[36\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_36(&mut self) -> Type36W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type36W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Type for intr_in\\[37\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_37(&mut self) -> Type37W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type37W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Type for intr_in\\[38\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_38(&mut self) -> Type38W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type38W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Type for intr_in\\[39\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_39(&mut self) -> Type39W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type39W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Type for intr_in\\[40\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_40(&mut self) -> Type40W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type40W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Type for intr_in\\[41\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_41(&mut self) -> Type41W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type41W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Type for intr_in\\[42\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_42(&mut self) -> Type42W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type42W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Type for intr_in\\[43\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_43(&mut self) -> Type43W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type43W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Type for intr_in\\[44\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_44(&mut self) -> Type44W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type44W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Type for intr_in\\[45\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_45(&mut self) -> Type45W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type45W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Type for intr_in\\[46\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_46(&mut self) -> Type46W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type46W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Type for intr_in\\[47\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_47(&mut self) -> Type47W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type47W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Type for intr_in\\[48\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_48(&mut self) -> Type48W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type48W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Type for intr_in\\[49\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_49(&mut self) -> Type49W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type49W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Type for intr_in\\[50\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_50(&mut self) -> Type50W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type50W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Type for intr_in\\[51\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_51(&mut self) -> Type51W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type51W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Type for intr_in\\[52\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_52(&mut self) -> Type52W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type52W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Type for intr_in\\[53\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_53(&mut self) -> Type53W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type53W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Type for intr_in\\[54\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_54(&mut self) -> Type54W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type54W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Type for intr_in\\[55\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_55(&mut self) -> Type55W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type55W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Type for intr_in\\[56\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_56(&mut self) -> Type56W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type56W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Type for intr_in\\[57\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_57(&mut self) -> Type57W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type57W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Type for intr_in\\[58\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_58(&mut self) -> Type58W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type58W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Type for intr_in\\[59\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_59(&mut self) -> Type59W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type59W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Type for intr_in\\[60\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_60(&mut self) -> Type60W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type60W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Type for intr_in\\[61\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_61(&mut self) -> Type61W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type61W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Type for intr_in\\[62\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_62(&mut self) -> Type62W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type62W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Type for intr_in\\[63\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_63(&mut self) -> Type63W<Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec> {
        Type63W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG1\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_type_reg1::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_type_reg1::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_type_reg1::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_type_reg1::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG1 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsTypeReg1Spec {
    const RESET_VALUE: u32 = 0;
}
