
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000633c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  080063f8  080063f8  000073f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064c4  080064c4  00008074  2**0
                  CONTENTS
  4 .ARM          00000000  080064c4  080064c4  00008074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080064c4  080064c4  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064c4  080064c4  000074c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080064c8  080064c8  000074c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080064cc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000074  08006540  00008074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002a0  08006540  000082a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d1a  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bd2  00000000  00000000  0001adb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  0001d988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e31  00000000  00000000  0001ebc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018116  00000000  00000000  0001f9f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016660  00000000  00000000  00037b07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009846a  00000000  00000000  0004e167  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e65d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000041f0  00000000  00000000  000e6614  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000ea804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000074 	.word	0x20000074
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080063e0 	.word	0x080063e0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000078 	.word	0x20000078
 8000100:	080063e0 	.word	0x080063e0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <capTouch_Init>:

#include "AT42QT1070.h"


uint8_t capTouch_Init(QT1070 *capTouch, I2C_HandleTypeDef *hi2c, TIM_HandleTypeDef *htimDelay,
					GPIO_TypeDef **capTouchResetPort, uint16_t capTouchResetPin, uint8_t keyEnFlags) {
 800021c:	b5b0      	push	{r4, r5, r7, lr}
 800021e:	b088      	sub	sp, #32
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800022a:	231e      	movs	r3, #30
 800022c:	18fb      	adds	r3, r7, r3
 800022e:	2200      	movs	r2, #0
 8000230:	701a      	strb	r2, [r3, #0]

	// Assign handlers and GPIO pins for specific instance
	capTouch->hi2c = hi2c;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	68ba      	ldr	r2, [r7, #8]
 8000236:	601a      	str	r2, [r3, #0]

	capTouch->delayTimer = htimDelay;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	605a      	str	r2, [r3, #4]

	capTouch->resetPort = capTouchResetPort;
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	683a      	ldr	r2, [r7, #0]
 8000242:	609a      	str	r2, [r3, #8]
	capTouch->resetPin = capTouchResetPin;
 8000244:	68fa      	ldr	r2, [r7, #12]
 8000246:	2330      	movs	r3, #48	@ 0x30
 8000248:	18fb      	adds	r3, r7, r3
 800024a:	881b      	ldrh	r3, [r3, #0]
 800024c:	8193      	strh	r3, [r2, #12]

	// Hardware reset device
	// Assumes active-high hardware configuration
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_SET);
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	6818      	ldr	r0, [r3, #0]
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	899b      	ldrh	r3, [r3, #12]
 8000258:	2201      	movs	r2, #1
 800025a:	0019      	movs	r1, r3
 800025c:	f002 fbd1 	bl	8002a02 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_RESET);
 8000260:	68fb      	ldr	r3, [r7, #12]
 8000262:	689b      	ldr	r3, [r3, #8]
 8000264:	6818      	ldr	r0, [r3, #0]
 8000266:	68fb      	ldr	r3, [r7, #12]
 8000268:	899b      	ldrh	r3, [r3, #12]
 800026a:	2200      	movs	r2, #0
 800026c:	0019      	movs	r1, r3
 800026e:	f002 fbc8 	bl	8002a02 <HAL_GPIO_WritePin>

	/*
	 *  Delay for 500 ms using hardware timer
	 */
	HAL_TIM_Base_Stop(capTouch->delayTimer);
 8000272:	68fb      	ldr	r3, [r7, #12]
 8000274:	685b      	ldr	r3, [r3, #4]
 8000276:	0018      	movs	r0, r3
 8000278:	f005 f8b2 	bl	80053e0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(capTouch->delayTimer);							// Begin timer counting
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	685b      	ldr	r3, [r3, #4]
 8000280:	0018      	movs	r0, r3
 8000282:	f005 f861 	bl	8005348 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(capTouch->delayTimer);	// Get initial timer value to compare to
 8000286:	68fb      	ldr	r3, [r7, #12]
 8000288:	685b      	ldr	r3, [r3, #4]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800028e:	61bb      	str	r3, [r7, #24]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(capTouch->delayTimer) - timerVal <= (65535 / 2)){ }
 8000290:	46c0      	nop			@ (mov r8, r8)
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	685b      	ldr	r3, [r3, #4]
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800029a:	69bb      	ldr	r3, [r7, #24]
 800029c:	1ad2      	subs	r2, r2, r3
 800029e:	2380      	movs	r3, #128	@ 0x80
 80002a0:	021b      	lsls	r3, r3, #8
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f5      	bcc.n	8000292 <capTouch_Init+0x76>

    // Determines the number of times to try each initialization step
	uint8_t numTries = 3;
 80002a6:	231f      	movs	r3, #31
 80002a8:	18fb      	adds	r3, r7, r3
 80002aa:	2203      	movs	r2, #3
 80002ac:	701a      	strb	r2, [r3, #0]

	// Verify device ID
		uint8_t deviceIDRet = 0x00;
 80002ae:	2317      	movs	r3, #23
 80002b0:	18fb      	adds	r3, r7, r3
 80002b2:	2200      	movs	r2, #0
 80002b4:	701a      	strb	r2, [r3, #0]

		while(numTries != 0) {
 80002b6:	e014      	b.n	80002e2 <capTouch_Init+0xc6>
			halRet = capTouch_ReadDeviceID(capTouch, &deviceIDRet);
 80002b8:	251e      	movs	r5, #30
 80002ba:	197c      	adds	r4, r7, r5
 80002bc:	2317      	movs	r3, #23
 80002be:	18fa      	adds	r2, r7, r3
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	0011      	movs	r1, r2
 80002c4:	0018      	movs	r0, r3
 80002c6:	f000 f8ad 	bl	8000424 <capTouch_ReadDeviceID>
 80002ca:	0003      	movs	r3, r0
 80002cc:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 80002ce:	197b      	adds	r3, r7, r5
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d00b      	beq.n	80002ee <capTouch_Init+0xd2>
				break;

			numTries--;
 80002d6:	211f      	movs	r1, #31
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	781a      	ldrb	r2, [r3, #0]
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	3a01      	subs	r2, #1
 80002e0:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 80002e2:	231f      	movs	r3, #31
 80002e4:	18fb      	adds	r3, r7, r3
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d1e5      	bne.n	80002b8 <capTouch_Init+0x9c>
 80002ec:	e000      	b.n	80002f0 <capTouch_Init+0xd4>
				break;
 80002ee:	46c0      	nop			@ (mov r8, r8)
		}
		if(deviceIDRet != DEVICE_ID || numTries == 0) {
 80002f0:	2317      	movs	r3, #23
 80002f2:	18fb      	adds	r3, r7, r3
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80002f8:	d104      	bne.n	8000304 <capTouch_Init+0xe8>
 80002fa:	231f      	movs	r3, #31
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	2b00      	cmp	r3, #0
 8000302:	d101      	bne.n	8000308 <capTouch_Init+0xec>
			return 1;
 8000304:	2301      	movs	r3, #1
 8000306:	e089      	b.n	800041c <capTouch_Init+0x200>
		}

		capTouch->deviceID = deviceIDRet;
 8000308:	2317      	movs	r3, #23
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	781a      	ldrb	r2, [r3, #0]
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	739a      	strb	r2, [r3, #14]

		numTries = 3;
 8000312:	231f      	movs	r3, #31
 8000314:	18fb      	adds	r3, r7, r3
 8000316:	2203      	movs	r2, #3
 8000318:	701a      	strb	r2, [r3, #0]

	// Force Device Recalibration
		while(numTries != 0) {
 800031a:	e019      	b.n	8000350 <capTouch_Init+0x134>
			halRet = capTouch_Recalibrate(capTouch);
 800031c:	231e      	movs	r3, #30
 800031e:	18fc      	adds	r4, r7, r3
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	0018      	movs	r0, r3
 8000324:	f000 f8c0 	bl	80004a8 <capTouch_Recalibrate>
 8000328:	0003      	movs	r3, r0
 800032a:	7023      	strb	r3, [r4, #0]

			// Wait until calibration sequence completes
			while(capTouch_checkCal(capTouch)) {}
 800032c:	46c0      	nop			@ (mov r8, r8)
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	0018      	movs	r0, r3
 8000332:	f000 f8db 	bl	80004ec <capTouch_checkCal>
 8000336:	1e03      	subs	r3, r0, #0
 8000338:	d1f9      	bne.n	800032e <capTouch_Init+0x112>

			if (halRet == HAL_OK)
 800033a:	231e      	movs	r3, #30
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2b00      	cmp	r3, #0
 8000342:	d00b      	beq.n	800035c <capTouch_Init+0x140>
				break;

			numTries--;
 8000344:	211f      	movs	r1, #31
 8000346:	187b      	adds	r3, r7, r1
 8000348:	781a      	ldrb	r2, [r3, #0]
 800034a:	187b      	adds	r3, r7, r1
 800034c:	3a01      	subs	r2, #1
 800034e:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 8000350:	231f      	movs	r3, #31
 8000352:	18fb      	adds	r3, r7, r3
 8000354:	781b      	ldrb	r3, [r3, #0]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d1e0      	bne.n	800031c <capTouch_Init+0x100>
 800035a:	e000      	b.n	800035e <capTouch_Init+0x142>
				break;
 800035c:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 800035e:	231f      	movs	r3, #31
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d101      	bne.n	800036c <capTouch_Init+0x150>
			return 2;
 8000368:	2302      	movs	r3, #2
 800036a:	e057      	b.n	800041c <capTouch_Init+0x200>
		}

		numTries = 3;
 800036c:	231f      	movs	r3, #31
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	2203      	movs	r2, #3
 8000372:	701a      	strb	r2, [r3, #0]

	// Get initial reading of channels
		while(numTries != 0) {
 8000374:	e011      	b.n	800039a <capTouch_Init+0x17e>

			halRet = capTouch_readChannels(capTouch);
 8000376:	251e      	movs	r5, #30
 8000378:	197c      	adds	r4, r7, r5
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	0018      	movs	r0, r3
 800037e:	f000 f8f9 	bl	8000574 <capTouch_readChannels>
 8000382:	0003      	movs	r3, r0
 8000384:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 8000386:	197b      	adds	r3, r7, r5
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d00b      	beq.n	80003a6 <capTouch_Init+0x18a>
				break;

			numTries--;
 800038e:	211f      	movs	r1, #31
 8000390:	187b      	adds	r3, r7, r1
 8000392:	781a      	ldrb	r2, [r3, #0]
 8000394:	187b      	adds	r3, r7, r1
 8000396:	3a01      	subs	r2, #1
 8000398:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 800039a:	231f      	movs	r3, #31
 800039c:	18fb      	adds	r3, r7, r3
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d1e8      	bne.n	8000376 <capTouch_Init+0x15a>
 80003a4:	e000      	b.n	80003a8 <capTouch_Init+0x18c>
				break;
 80003a6:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 80003a8:	231f      	movs	r3, #31
 80003aa:	18fb      	adds	r3, r7, r3
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d101      	bne.n	80003b6 <capTouch_Init+0x19a>
			return 3;
 80003b2:	2303      	movs	r3, #3
 80003b4:	e032      	b.n	800041c <capTouch_Init+0x200>
		}

		numTries = 3;
 80003b6:	231f      	movs	r3, #31
 80003b8:	18fb      	adds	r3, r7, r3
 80003ba:	2203      	movs	r2, #3
 80003bc:	701a      	strb	r2, [r3, #0]

	// Enable keys based on passed initialization byte
		while(numTries != 0) {
 80003be:	e015      	b.n	80003ec <capTouch_Init+0x1d0>

			halRet = capTouch_enableKeys(capTouch, keyEnFlags);
 80003c0:	251e      	movs	r5, #30
 80003c2:	197c      	adds	r4, r7, r5
 80003c4:	2334      	movs	r3, #52	@ 0x34
 80003c6:	18fb      	adds	r3, r7, r3
 80003c8:	781a      	ldrb	r2, [r3, #0]
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	0011      	movs	r1, r2
 80003ce:	0018      	movs	r0, r3
 80003d0:	f000 f914 	bl	80005fc <capTouch_enableKeys>
 80003d4:	0003      	movs	r3, r0
 80003d6:	7023      	strb	r3, [r4, #0]

			if (halRet == HAL_OK)
 80003d8:	197b      	adds	r3, r7, r5
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d00b      	beq.n	80003f8 <capTouch_Init+0x1dc>
				break;

			numTries--;
 80003e0:	211f      	movs	r1, #31
 80003e2:	187b      	adds	r3, r7, r1
 80003e4:	781a      	ldrb	r2, [r3, #0]
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	3a01      	subs	r2, #1
 80003ea:	701a      	strb	r2, [r3, #0]
		while(numTries != 0) {
 80003ec:	231f      	movs	r3, #31
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d1e4      	bne.n	80003c0 <capTouch_Init+0x1a4>
 80003f6:	e000      	b.n	80003fa <capTouch_Init+0x1de>
				break;
 80003f8:	46c0      	nop			@ (mov r8, r8)

		}
		if(numTries == 0) {
 80003fa:	231f      	movs	r3, #31
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d101      	bne.n	8000408 <capTouch_Init+0x1ec>
			return 4;
 8000404:	2304      	movs	r3, #4
 8000406:	e009      	b.n	800041c <capTouch_Init+0x200>
		}

		capTouch->keys = keyEnFlags;
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	2234      	movs	r2, #52	@ 0x34
 800040c:	18ba      	adds	r2, r7, r2
 800040e:	7812      	ldrb	r2, [r2, #0]
 8000410:	73da      	strb	r2, [r3, #15]

		numTries = 3;
 8000412:	231f      	movs	r3, #31
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	2203      	movs	r2, #3
 8000418:	701a      	strb	r2, [r3, #0]

	return 0;
 800041a:	2300      	movs	r3, #0

}
 800041c:	0018      	movs	r0, r3
 800041e:	46bd      	mov	sp, r7
 8000420:	b008      	add	sp, #32
 8000422:	bdb0      	pop	{r4, r5, r7, pc}

08000424 <capTouch_ReadDeviceID>:

HAL_StatusTypeDef capTouch_ReadDeviceID(QT1070 *capTouch, uint8_t *dataBuff) {
 8000424:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000426:	b087      	sub	sp, #28
 8000428:	af02      	add	r7, sp, #8
 800042a:	6078      	str	r0, [r7, #4]
 800042c:	6039      	str	r1, [r7, #0]

	uint8_t deviceIDRet_I2C = 0x00;
 800042e:	230e      	movs	r3, #14
 8000430:	18fb      	adds	r3, r7, r3
 8000432:	2200      	movs	r2, #0
 8000434:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000436:	250f      	movs	r5, #15
 8000438:	197b      	adds	r3, r7, r5
 800043a:	2200      	movs	r2, #0
 800043c:	701a      	strb	r2, [r3, #0]

	uint8_t capTouch_DeviceIDReg_TX[1] = {capTouch_DeviceIDReg};
 800043e:	210c      	movs	r1, #12
 8000440:	187b      	adds	r3, r7, r1
 8000442:	4a18      	ldr	r2, [pc, #96]	@ (80004a4 <capTouch_ReadDeviceID+0x80>)
 8000444:	7812      	ldrb	r2, [r2, #0]
 8000446:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	6818      	ldr	r0, [r3, #0]
 800044c:	197c      	adds	r4, r7, r5
 800044e:	187a      	adds	r2, r7, r1
 8000450:	2301      	movs	r3, #1
 8000452:	425b      	negs	r3, r3
 8000454:	9300      	str	r3, [sp, #0]
 8000456:	2301      	movs	r3, #1
 8000458:	2136      	movs	r1, #54	@ 0x36
 800045a:	f002 fbe5 	bl	8002c28 <HAL_I2C_Master_Transmit>
 800045e:	0003      	movs	r3, r0
 8000460:	7023      	strb	r3, [r4, #0]
										&(capTouch_DeviceIDReg_TX[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000462:	197b      	adds	r3, r7, r5
 8000464:	781b      	ldrb	r3, [r3, #0]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d002      	beq.n	8000470 <capTouch_ReadDeviceID+0x4c>
		return halRet;
 800046a:	197b      	adds	r3, r7, r5
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	e014      	b.n	800049a <capTouch_ReadDeviceID+0x76>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &deviceIDRet_I2C, 1, HAL_MAX_DELAY);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	6818      	ldr	r0, [r3, #0]
 8000474:	250f      	movs	r5, #15
 8000476:	197c      	adds	r4, r7, r5
 8000478:	260e      	movs	r6, #14
 800047a:	19ba      	adds	r2, r7, r6
 800047c:	2301      	movs	r3, #1
 800047e:	425b      	negs	r3, r3
 8000480:	9300      	str	r3, [sp, #0]
 8000482:	2301      	movs	r3, #1
 8000484:	2136      	movs	r1, #54	@ 0x36
 8000486:	f002 fcf9 	bl	8002e7c <HAL_I2C_Master_Receive>
 800048a:	0003      	movs	r3, r0
 800048c:	7023      	strb	r3, [r4, #0]

	*dataBuff = deviceIDRet_I2C;
 800048e:	19bb      	adds	r3, r7, r6
 8000490:	781a      	ldrb	r2, [r3, #0]
 8000492:	683b      	ldr	r3, [r7, #0]
 8000494:	701a      	strb	r2, [r3, #0]

	return halRet;
 8000496:	197b      	adds	r3, r7, r5
 8000498:	781b      	ldrb	r3, [r3, #0]

}
 800049a:	0018      	movs	r0, r3
 800049c:	46bd      	mov	sp, r7
 800049e:	b005      	add	sp, #20
 80004a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)
 80004a4:	080063f8 	.word	0x080063f8

080004a8 <capTouch_Recalibrate>:

HAL_StatusTypeDef capTouch_Recalibrate(QT1070 *capTouch) {
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	b087      	sub	sp, #28
 80004ac:	af02      	add	r7, sp, #8
 80004ae:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004b0:	210f      	movs	r1, #15
 80004b2:	187b      	adds	r3, r7, r1
 80004b4:	2200      	movs	r2, #0
 80004b6:	701a      	strb	r2, [r3, #0]
	/*
	 * Writing any non-zero value to the calibrate register
	 * will enter a recalibration mode
	 */

	uint8_t deviceCal[2] = {capTouch_CalibrateReg, 0xFF};
 80004b8:	260c      	movs	r6, #12
 80004ba:	19bb      	adds	r3, r7, r6
 80004bc:	22c8      	movs	r2, #200	@ 0xc8
 80004be:	4252      	negs	r2, r2
 80004c0:	801a      	strh	r2, [r3, #0]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	6818      	ldr	r0, [r3, #0]
 80004c6:	000d      	movs	r5, r1
 80004c8:	187c      	adds	r4, r7, r1
 80004ca:	19ba      	adds	r2, r7, r6
 80004cc:	2301      	movs	r3, #1
 80004ce:	425b      	negs	r3, r3
 80004d0:	9300      	str	r3, [sp, #0]
 80004d2:	2302      	movs	r3, #2
 80004d4:	2136      	movs	r1, #54	@ 0x36
 80004d6:	f002 fba7 	bl	8002c28 <HAL_I2C_Master_Transmit>
 80004da:	0003      	movs	r3, r0
 80004dc:	7023      	strb	r3, [r4, #0]
									deviceCal, 2, HAL_MAX_DELAY);

	return halRet;
 80004de:	197b      	adds	r3, r7, r5
 80004e0:	781b      	ldrb	r3, [r3, #0]

}
 80004e2:	0018      	movs	r0, r3
 80004e4:	46bd      	mov	sp, r7
 80004e6:	b005      	add	sp, #20
 80004e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080004ec <capTouch_checkCal>:

uint8_t capTouch_checkCal(QT1070 *capTouch) {
 80004ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ee:	b087      	sub	sp, #28
 80004f0:	af02      	add	r7, sp, #8
 80004f2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004f4:	210f      	movs	r1, #15
 80004f6:	187b      	adds	r3, r7, r1
 80004f8:	2200      	movs	r2, #0
 80004fa:	701a      	strb	r2, [r3, #0]

	uint8_t detectionStatusRet = 0x00;
 80004fc:	230d      	movs	r3, #13
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	2200      	movs	r2, #0
 8000502:	701a      	strb	r2, [r3, #0]
	uint8_t calibrationFlag;

	uint8_t capTouch_DetectionStatusReg_I2C[1] = {capTouch_DetectionStatusReg};
 8000504:	260c      	movs	r6, #12
 8000506:	19bb      	adds	r3, r7, r6
 8000508:	4a19      	ldr	r2, [pc, #100]	@ (8000570 <capTouch_checkCal+0x84>)
 800050a:	7812      	ldrb	r2, [r2, #0]
 800050c:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	6818      	ldr	r0, [r3, #0]
 8000512:	000d      	movs	r5, r1
 8000514:	187c      	adds	r4, r7, r1
 8000516:	19ba      	adds	r2, r7, r6
 8000518:	2301      	movs	r3, #1
 800051a:	425b      	negs	r3, r3
 800051c:	9300      	str	r3, [sp, #0]
 800051e:	2301      	movs	r3, #1
 8000520:	2136      	movs	r1, #54	@ 0x36
 8000522:	f002 fb81 	bl	8002c28 <HAL_I2C_Master_Transmit>
 8000526:	0003      	movs	r3, r0
 8000528:	7023      	strb	r3, [r4, #0]
									&(capTouch_DetectionStatusReg_I2C[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800052a:	197b      	adds	r3, r7, r5
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	2b00      	cmp	r3, #0
 8000530:	d002      	beq.n	8000538 <capTouch_checkCal+0x4c>
		return halRet;
 8000532:	197b      	adds	r3, r7, r5
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	e016      	b.n	8000566 <capTouch_checkCal+0x7a>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &detectionStatusRet, 1, HAL_MAX_DELAY);
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	6818      	ldr	r0, [r3, #0]
 800053c:	230f      	movs	r3, #15
 800053e:	18fc      	adds	r4, r7, r3
 8000540:	250d      	movs	r5, #13
 8000542:	197a      	adds	r2, r7, r5
 8000544:	2301      	movs	r3, #1
 8000546:	425b      	negs	r3, r3
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	2301      	movs	r3, #1
 800054c:	2136      	movs	r1, #54	@ 0x36
 800054e:	f002 fc95 	bl	8002e7c <HAL_I2C_Master_Receive>
 8000552:	0003      	movs	r3, r0
 8000554:	7023      	strb	r3, [r4, #0]

	calibrationFlag = (detectionStatusRet & 0b10000000) >> 7;
 8000556:	197b      	adds	r3, r7, r5
 8000558:	781a      	ldrb	r2, [r3, #0]
 800055a:	210e      	movs	r1, #14
 800055c:	187b      	adds	r3, r7, r1
 800055e:	09d2      	lsrs	r2, r2, #7
 8000560:	701a      	strb	r2, [r3, #0]

	return calibrationFlag;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	781b      	ldrb	r3, [r3, #0]

}
 8000566:	0018      	movs	r0, r3
 8000568:	46bd      	mov	sp, r7
 800056a:	b005      	add	sp, #20
 800056c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800056e:	46c0      	nop			@ (mov r8, r8)
 8000570:	080063fc 	.word	0x080063fc

08000574 <capTouch_readChannels>:

HAL_StatusTypeDef capTouch_readChannels(QT1070 *capTouch) {
 8000574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000576:	b087      	sub	sp, #28
 8000578:	af02      	add	r7, sp, #8
 800057a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 800057c:	210f      	movs	r1, #15
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2200      	movs	r2, #0
 8000582:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatusRet = 0x00;
 8000584:	230e      	movs	r3, #14
 8000586:	18fb      	adds	r3, r7, r3
 8000588:	2200      	movs	r2, #0
 800058a:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatReg[1] = {capTouch_KeyStatusReg};
 800058c:	260c      	movs	r6, #12
 800058e:	19bb      	adds	r3, r7, r6
 8000590:	4a19      	ldr	r2, [pc, #100]	@ (80005f8 <capTouch_readChannels+0x84>)
 8000592:	7812      	ldrb	r2, [r2, #0]
 8000594:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	6818      	ldr	r0, [r3, #0]
 800059a:	000d      	movs	r5, r1
 800059c:	187c      	adds	r4, r7, r1
 800059e:	19ba      	adds	r2, r7, r6
 80005a0:	2301      	movs	r3, #1
 80005a2:	425b      	negs	r3, r3
 80005a4:	9300      	str	r3, [sp, #0]
 80005a6:	2301      	movs	r3, #1
 80005a8:	2136      	movs	r1, #54	@ 0x36
 80005aa:	f002 fb3d 	bl	8002c28 <HAL_I2C_Master_Transmit>
 80005ae:	0003      	movs	r3, r0
 80005b0:	7023      	strb	r3, [r4, #0]
									&(keyStatReg[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80005b2:	197b      	adds	r3, r7, r5
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d002      	beq.n	80005c0 <capTouch_readChannels+0x4c>
		return halRet;
 80005ba:	197b      	adds	r3, r7, r5
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	e017      	b.n	80005f0 <capTouch_readChannels+0x7c>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &keyStatusRet, 1, HAL_MAX_DELAY);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	6818      	ldr	r0, [r3, #0]
 80005c4:	250f      	movs	r5, #15
 80005c6:	197c      	adds	r4, r7, r5
 80005c8:	260e      	movs	r6, #14
 80005ca:	19ba      	adds	r2, r7, r6
 80005cc:	2301      	movs	r3, #1
 80005ce:	425b      	negs	r3, r3
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	2301      	movs	r3, #1
 80005d4:	2136      	movs	r1, #54	@ 0x36
 80005d6:	f002 fc51 	bl	8002e7c <HAL_I2C_Master_Receive>
 80005da:	0003      	movs	r3, r0
 80005dc:	7023      	strb	r3, [r4, #0]

	capTouch->keyStat = keyStatusRet & 0b01111111;
 80005de:	19bb      	adds	r3, r7, r6
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	227f      	movs	r2, #127	@ 0x7f
 80005e4:	4013      	ands	r3, r2
 80005e6:	b2da      	uxtb	r2, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	741a      	strb	r2, [r3, #16]

	return halRet;
 80005ec:	197b      	adds	r3, r7, r5
 80005ee:	781b      	ldrb	r3, [r3, #0]

}
 80005f0:	0018      	movs	r0, r3
 80005f2:	46bd      	mov	sp, r7
 80005f4:	b005      	add	sp, #20
 80005f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f8:	08006400 	.word	0x08006400

080005fc <capTouch_enableKeys>:

HAL_StatusTypeDef capTouch_enableKeys(QT1070 *capTouch, uint8_t dataBuff) {
 80005fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005fe:	b08b      	sub	sp, #44	@ 0x2c
 8000600:	af02      	add	r7, sp, #8
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	000a      	movs	r2, r1
 8000606:	1cfb      	adds	r3, r7, #3
 8000608:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800060a:	241e      	movs	r4, #30
 800060c:	193b      	adds	r3, r7, r4
 800060e:	2200      	movs	r2, #0
 8000610:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000612:	2314      	movs	r3, #20
 8000614:	18fb      	adds	r3, r7, r3
 8000616:	4a39      	ldr	r2, [pc, #228]	@ (80006fc <capTouch_enableKeys+0x100>)
 8000618:	6811      	ldr	r1, [r2, #0]
 800061a:	6019      	str	r1, [r3, #0]
 800061c:	8891      	ldrh	r1, [r2, #4]
 800061e:	8099      	strh	r1, [r3, #4]
 8000620:	7992      	ldrb	r2, [r2, #6]
 8000622:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000624:	260c      	movs	r6, #12
 8000626:	19bb      	adds	r3, r7, r6
 8000628:	4a35      	ldr	r2, [pc, #212]	@ (8000700 <capTouch_enableKeys+0x104>)
 800062a:	6811      	ldr	r1, [r2, #0]
 800062c:	6019      	str	r1, [r3, #0]
 800062e:	8891      	ldrh	r1, [r2, #4]
 8000630:	8099      	strh	r1, [r3, #4]
 8000632:	7992      	ldrb	r2, [r2, #6]
 8000634:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6818      	ldr	r0, [r3, #0]
 800063a:	0025      	movs	r5, r4
 800063c:	193c      	adds	r4, r7, r4
 800063e:	19ba      	adds	r2, r7, r6
 8000640:	2301      	movs	r3, #1
 8000642:	425b      	negs	r3, r3
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2301      	movs	r3, #1
 8000648:	2136      	movs	r1, #54	@ 0x36
 800064a:	f002 faed 	bl	8002c28 <HAL_I2C_Master_Transmit>
 800064e:	0003      	movs	r3, r0
 8000650:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000652:	197b      	adds	r3, r7, r5
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d002      	beq.n	8000660 <capTouch_enableKeys+0x64>
		return halRet;
 800065a:	197b      	adds	r3, r7, r5
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	e049      	b.n	80006f4 <capTouch_enableKeys+0xf8>

	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	6818      	ldr	r0, [r3, #0]
 8000664:	251e      	movs	r5, #30
 8000666:	197c      	adds	r4, r7, r5
 8000668:	2314      	movs	r3, #20
 800066a:	18fa      	adds	r2, r7, r3
 800066c:	2301      	movs	r3, #1
 800066e:	425b      	negs	r3, r3
 8000670:	9300      	str	r3, [sp, #0]
 8000672:	2307      	movs	r3, #7
 8000674:	2136      	movs	r1, #54	@ 0x36
 8000676:	f002 fc01 	bl	8002e7c <HAL_I2C_Master_Receive>
 800067a:	0003      	movs	r3, r0
 800067c:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 800067e:	197b      	adds	r3, r7, r5
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d002      	beq.n	800068c <capTouch_enableKeys+0x90>
		return halRet;
 8000686:	197b      	adds	r3, r7, r5
 8000688:	781b      	ldrb	r3, [r3, #0]
 800068a:	e033      	b.n	80006f4 <capTouch_enableKeys+0xf8>

	uint8_t i;

	for(i = 0; i <= 6; i++) {
 800068c:	231f      	movs	r3, #31
 800068e:	18fb      	adds	r3, r7, r3
 8000690:	2200      	movs	r2, #0
 8000692:	701a      	strb	r2, [r3, #0]
 8000694:	e01c      	b.n	80006d0 <capTouch_enableKeys+0xd4>
//			avgRet[i] = avgRet[i] | 0b00100000;
//		}

		// New value to pass only changes bits 2-6.
		// If bit i of dataBuff = 0, set these bits to 0, else leave them.
		avgRet[i] = (avgRet[i] >> 2) * ((dataBuff >> i) & 0b00000001);
 8000696:	201f      	movs	r0, #31
 8000698:	183b      	adds	r3, r7, r0
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	2414      	movs	r4, #20
 800069e:	193a      	adds	r2, r7, r4
 80006a0:	5cd3      	ldrb	r3, [r2, r3]
 80006a2:	089b      	lsrs	r3, r3, #2
 80006a4:	b2da      	uxtb	r2, r3
 80006a6:	1cfb      	adds	r3, r7, #3
 80006a8:	7819      	ldrb	r1, [r3, #0]
 80006aa:	183b      	adds	r3, r7, r0
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	4119      	asrs	r1, r3
 80006b0:	000b      	movs	r3, r1
 80006b2:	b2db      	uxtb	r3, r3
 80006b4:	2101      	movs	r1, #1
 80006b6:	400b      	ands	r3, r1
 80006b8:	b2d9      	uxtb	r1, r3
 80006ba:	183b      	adds	r3, r7, r0
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	434a      	muls	r2, r1
 80006c0:	b2d1      	uxtb	r1, r2
 80006c2:	193a      	adds	r2, r7, r4
 80006c4:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i <= 6; i++) {
 80006c6:	183b      	adds	r3, r7, r0
 80006c8:	781a      	ldrb	r2, [r3, #0]
 80006ca:	183b      	adds	r3, r7, r0
 80006cc:	3201      	adds	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
 80006d0:	231f      	movs	r3, #31
 80006d2:	18fb      	adds	r3, r7, r3
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b06      	cmp	r3, #6
 80006d8:	d9dd      	bls.n	8000696 <capTouch_enableKeys+0x9a>

	}

	halRet = capTouch_SetAveragingFactor(capTouch, avgRet);
 80006da:	251e      	movs	r5, #30
 80006dc:	197c      	adds	r4, r7, r5
 80006de:	2314      	movs	r3, #20
 80006e0:	18fa      	adds	r2, r7, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	0011      	movs	r1, r2
 80006e6:	0018      	movs	r0, r3
 80006e8:	f000 f80c 	bl	8000704 <capTouch_SetAveragingFactor>
 80006ec:	0003      	movs	r3, r0
 80006ee:	7023      	strb	r3, [r4, #0]

	return halRet;
 80006f0:	197b      	adds	r3, r7, r5
 80006f2:	781b      	ldrb	r3, [r3, #0]

}
 80006f4:	0018      	movs	r0, r3
 80006f6:	46bd      	mov	sp, r7
 80006f8:	b009      	add	sp, #36	@ 0x24
 80006fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006fc:	08006404 	.word	0x08006404
 8000700:	0800640c 	.word	0x0800640c

08000704 <capTouch_SetAveragingFactor>:

HAL_StatusTypeDef capTouch_SetAveragingFactor(QT1070 *capTouch, uint8_t *dataBuff) {
 8000704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000706:	b08b      	sub	sp, #44	@ 0x2c
 8000708:	af02      	add	r7, sp, #8
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800070e:	241e      	movs	r4, #30
 8000710:	193b      	adds	r3, r7, r4
 8000712:	2200      	movs	r2, #0
 8000714:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000716:	2314      	movs	r3, #20
 8000718:	18fb      	adds	r3, r7, r3
 800071a:	4a5d      	ldr	r2, [pc, #372]	@ (8000890 <capTouch_SetAveragingFactor+0x18c>)
 800071c:	6811      	ldr	r1, [r2, #0]
 800071e:	6019      	str	r1, [r3, #0]
 8000720:	8891      	ldrh	r1, [r2, #4]
 8000722:	8099      	strh	r1, [r3, #4]
 8000724:	7992      	ldrb	r2, [r2, #6]
 8000726:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000728:	260c      	movs	r6, #12
 800072a:	19bb      	adds	r3, r7, r6
 800072c:	4a59      	ldr	r2, [pc, #356]	@ (8000894 <capTouch_SetAveragingFactor+0x190>)
 800072e:	6811      	ldr	r1, [r2, #0]
 8000730:	6019      	str	r1, [r3, #0]
 8000732:	8891      	ldrh	r1, [r2, #4]
 8000734:	8099      	strh	r1, [r3, #4]
 8000736:	7992      	ldrb	r2, [r2, #6]
 8000738:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	6818      	ldr	r0, [r3, #0]
 800073e:	0025      	movs	r5, r4
 8000740:	193c      	adds	r4, r7, r4
 8000742:	19ba      	adds	r2, r7, r6
 8000744:	2301      	movs	r3, #1
 8000746:	425b      	negs	r3, r3
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	2301      	movs	r3, #1
 800074c:	2136      	movs	r1, #54	@ 0x36
 800074e:	f002 fa6b 	bl	8002c28 <HAL_I2C_Master_Transmit>
 8000752:	0003      	movs	r3, r0
 8000754:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000756:	197b      	adds	r3, r7, r5
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d002      	beq.n	8000764 <capTouch_SetAveragingFactor+0x60>
		return halRet;
 800075e:	197b      	adds	r3, r7, r5
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	e090      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	6818      	ldr	r0, [r3, #0]
 8000768:	251e      	movs	r5, #30
 800076a:	197c      	adds	r4, r7, r5
 800076c:	2314      	movs	r3, #20
 800076e:	18fa      	adds	r2, r7, r3
 8000770:	2301      	movs	r3, #1
 8000772:	425b      	negs	r3, r3
 8000774:	9300      	str	r3, [sp, #0]
 8000776:	2307      	movs	r3, #7
 8000778:	2136      	movs	r1, #54	@ 0x36
 800077a:	f002 fb7f 	bl	8002e7c <HAL_I2C_Master_Receive>
 800077e:	0003      	movs	r3, r0
 8000780:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 8000782:	197b      	adds	r3, r7, r5
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	2b00      	cmp	r3, #0
 8000788:	d002      	beq.n	8000790 <capTouch_SetAveragingFactor+0x8c>
		return halRet;
 800078a:	197b      	adds	r3, r7, r5
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	e07a      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>


	// 2-byte buffer to specify register address and new averaging factor
	uint8_t avgRegNew[2] = {0x00, 0x00};
 8000790:	2308      	movs	r3, #8
 8000792:	18fb      	adds	r3, r7, r3
 8000794:	2200      	movs	r2, #0
 8000796:	801a      	strh	r2, [r3, #0]
	uint8_t avgNew = 0x00;
 8000798:	231d      	movs	r3, #29
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80007a0:	231f      	movs	r3, #31
 80007a2:	18fb      	adds	r3, r7, r3
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
 80007a8:	e041      	b.n	800082e <capTouch_SetAveragingFactor+0x12a>
		 * Bits 0-1 contain adjacent key suppression information,
		 * which is independent of the averaging factor.
		 */

		// Clear bits 2-6
		avgNew = avgRet[i] & 0b00000011;
 80007aa:	241f      	movs	r4, #31
 80007ac:	193b      	adds	r3, r7, r4
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	2214      	movs	r2, #20
 80007b2:	18ba      	adds	r2, r7, r2
 80007b4:	5cd2      	ldrb	r2, [r2, r3]
 80007b6:	201d      	movs	r0, #29
 80007b8:	183b      	adds	r3, r7, r0
 80007ba:	2103      	movs	r1, #3
 80007bc:	400a      	ands	r2, r1
 80007be:	701a      	strb	r2, [r3, #0]
		// Set bits 2-6 with new averaging factor
		uint8_t avgMask = ((dataBuff[i]) << 2);
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	683a      	ldr	r2, [r7, #0]
 80007c6:	18d3      	adds	r3, r2, r3
 80007c8:	781a      	ldrb	r2, [r3, #0]
 80007ca:	251c      	movs	r5, #28
 80007cc:	197b      	adds	r3, r7, r5
 80007ce:	0092      	lsls	r2, r2, #2
 80007d0:	701a      	strb	r2, [r3, #0]
		avgNew = avgNew | avgMask;
 80007d2:	183b      	adds	r3, r7, r0
 80007d4:	1839      	adds	r1, r7, r0
 80007d6:	197a      	adds	r2, r7, r5
 80007d8:	7809      	ldrb	r1, [r1, #0]
 80007da:	7812      	ldrb	r2, [r2, #0]
 80007dc:	430a      	orrs	r2, r1
 80007de:	701a      	strb	r2, [r3, #0]
//			halRet = HAL_ERROR;
//			return halRet;
//		}
		// ^^ Kills memory

		avgRegNew[0] = avgRegs[i];
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	220c      	movs	r2, #12
 80007e6:	18ba      	adds	r2, r7, r2
 80007e8:	5cd2      	ldrb	r2, [r2, r3]
 80007ea:	2108      	movs	r1, #8
 80007ec:	187b      	adds	r3, r7, r1
 80007ee:	701a      	strb	r2, [r3, #0]
		avgRegNew[1] = avgNew;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	183a      	adds	r2, r7, r0
 80007f4:	7812      	ldrb	r2, [r2, #0]
 80007f6:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	6818      	ldr	r0, [r3, #0]
 80007fc:	251e      	movs	r5, #30
 80007fe:	197c      	adds	r4, r7, r5
 8000800:	187a      	adds	r2, r7, r1
 8000802:	2301      	movs	r3, #1
 8000804:	425b      	negs	r3, r3
 8000806:	9300      	str	r3, [sp, #0]
 8000808:	2302      	movs	r3, #2
 800080a:	2136      	movs	r1, #54	@ 0x36
 800080c:	f002 fa0c 	bl	8002c28 <HAL_I2C_Master_Transmit>
 8000810:	0003      	movs	r3, r0
 8000812:	7023      	strb	r3, [r4, #0]
									avgRegNew, 2, HAL_MAX_DELAY);
		if(halRet != HAL_OK)
 8000814:	197b      	adds	r3, r7, r5
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d002      	beq.n	8000822 <capTouch_SetAveragingFactor+0x11e>
			return halRet;
 800081c:	197b      	adds	r3, r7, r5
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	e031      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	for(i = 0; i <= 6; i++) {
 8000822:	211f      	movs	r1, #31
 8000824:	187b      	adds	r3, r7, r1
 8000826:	781a      	ldrb	r2, [r3, #0]
 8000828:	187b      	adds	r3, r7, r1
 800082a:	3201      	adds	r2, #1
 800082c:	701a      	strb	r2, [r3, #0]
 800082e:	231f      	movs	r3, #31
 8000830:	18fb      	adds	r3, r7, r3
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	2b06      	cmp	r3, #6
 8000836:	d9b8      	bls.n	80007aa <capTouch_SetAveragingFactor+0xa6>

	}

	// Debug check that avg register values have been set successfully
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6818      	ldr	r0, [r3, #0]
 800083c:	251e      	movs	r5, #30
 800083e:	197c      	adds	r4, r7, r5
 8000840:	230c      	movs	r3, #12
 8000842:	18fa      	adds	r2, r7, r3
 8000844:	2301      	movs	r3, #1
 8000846:	425b      	negs	r3, r3
 8000848:	9300      	str	r3, [sp, #0]
 800084a:	2301      	movs	r3, #1
 800084c:	2136      	movs	r1, #54	@ 0x36
 800084e:	f002 f9eb 	bl	8002c28 <HAL_I2C_Master_Transmit>
 8000852:	0003      	movs	r3, r0
 8000854:	7023      	strb	r3, [r4, #0]
									&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000856:	197b      	adds	r3, r7, r5
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d002      	beq.n	8000864 <capTouch_SetAveragingFactor+0x160>
		return halRet;
 800085e:	197b      	adds	r3, r7, r5
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	e010      	b.n	8000886 <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	6818      	ldr	r0, [r3, #0]
 8000868:	251e      	movs	r5, #30
 800086a:	197c      	adds	r4, r7, r5
 800086c:	2314      	movs	r3, #20
 800086e:	18fa      	adds	r2, r7, r3
 8000870:	2301      	movs	r3, #1
 8000872:	425b      	negs	r3, r3
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	2307      	movs	r3, #7
 8000878:	2136      	movs	r1, #54	@ 0x36
 800087a:	f002 faff 	bl	8002e7c <HAL_I2C_Master_Receive>
 800087e:	0003      	movs	r3, r0
 8000880:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000882:	197b      	adds	r3, r7, r5
 8000884:	781b      	ldrb	r3, [r3, #0]

}
 8000886:	0018      	movs	r0, r3
 8000888:	46bd      	mov	sp, r7
 800088a:	b009      	add	sp, #36	@ 0x24
 800088c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800088e:	46c0      	nop			@ (mov r8, r8)
 8000890:	08006404 	.word	0x08006404
 8000894:	0800640c 	.word	0x0800640c

08000898 <capTouch_SetDetectionIntegrator>:

HAL_StatusTypeDef capTouch_SetDetectionIntegrator(QT1070 *capTouch, uint8_t *dataBuff) {
 8000898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800089a:	b08b      	sub	sp, #44	@ 0x2c
 800089c:	af02      	add	r7, sp, #8
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80008a2:	231e      	movs	r3, #30
 80008a4:	18fb      	adds	r3, r7, r3
 80008a6:	2200      	movs	r2, #0
 80008a8:	701a      	strb	r2, [r3, #0]

	uint8_t detIntRegs[7] = {capTouch_DetInteg0Reg, capTouch_DetInteg1Reg, capTouch_DetInteg2Reg,
 80008aa:	2314      	movs	r3, #20
 80008ac:	18fb      	adds	r3, r7, r3
 80008ae:	4a31      	ldr	r2, [pc, #196]	@ (8000974 <capTouch_SetDetectionIntegrator+0xdc>)
 80008b0:	6811      	ldr	r1, [r2, #0]
 80008b2:	6019      	str	r1, [r3, #0]
 80008b4:	8891      	ldrh	r1, [r2, #4]
 80008b6:	8099      	strh	r1, [r3, #4]
 80008b8:	7992      	ldrb	r2, [r2, #6]
 80008ba:	719a      	strb	r2, [r3, #6]
						capTouch_DetInteg3Reg, capTouch_DetInteg4Reg, capTouch_DetInteg5Reg, capTouch_DetInteg6Reg};

	// 2-byte buffer to specify register address and new averaging factor
	uint8_t detIntRegNew[2] = {0x00, 0x00};
 80008bc:	2310      	movs	r3, #16
 80008be:	18fb      	adds	r3, r7, r3
 80008c0:	2200      	movs	r2, #0
 80008c2:	801a      	strh	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80008c4:	231f      	movs	r3, #31
 80008c6:	18fb      	adds	r3, r7, r3
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
 80008cc:	e022      	b.n	8000914 <capTouch_SetDetectionIntegrator+0x7c>

		detIntRegNew[0] = detIntRegs[i];
 80008ce:	251f      	movs	r5, #31
 80008d0:	197b      	adds	r3, r7, r5
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	2214      	movs	r2, #20
 80008d6:	18ba      	adds	r2, r7, r2
 80008d8:	5cd2      	ldrb	r2, [r2, r3]
 80008da:	2110      	movs	r1, #16
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	701a      	strb	r2, [r3, #0]
		detIntRegNew[1] = dataBuff[i];
 80008e0:	197b      	adds	r3, r7, r5
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	683a      	ldr	r2, [r7, #0]
 80008e6:	18d3      	adds	r3, r2, r3
 80008e8:	781a      	ldrb	r2, [r3, #0]
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	6818      	ldr	r0, [r3, #0]
 80008f2:	231e      	movs	r3, #30
 80008f4:	18fc      	adds	r4, r7, r3
 80008f6:	187a      	adds	r2, r7, r1
 80008f8:	2301      	movs	r3, #1
 80008fa:	425b      	negs	r3, r3
 80008fc:	9300      	str	r3, [sp, #0]
 80008fe:	2302      	movs	r3, #2
 8000900:	2136      	movs	r1, #54	@ 0x36
 8000902:	f002 f991 	bl	8002c28 <HAL_I2C_Master_Transmit>
 8000906:	0003      	movs	r3, r0
 8000908:	7023      	strb	r3, [r4, #0]
	for(i = 0; i <= 6; i++) {
 800090a:	197b      	adds	r3, r7, r5
 800090c:	781a      	ldrb	r2, [r3, #0]
 800090e:	197b      	adds	r3, r7, r5
 8000910:	3201      	adds	r2, #1
 8000912:	701a      	strb	r2, [r3, #0]
 8000914:	231f      	movs	r3, #31
 8000916:	18fb      	adds	r3, r7, r3
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	2b06      	cmp	r3, #6
 800091c:	d9d7      	bls.n	80008ce <capTouch_SetDetectionIntegrator+0x36>
										detIntRegNew, 2, HAL_MAX_DELAY);

	}

	// Debug check that avg register values have been set successfully
	uint8_t detIntRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800091e:	2608      	movs	r6, #8
 8000920:	19bb      	adds	r3, r7, r6
 8000922:	4a15      	ldr	r2, [pc, #84]	@ (8000978 <capTouch_SetDetectionIntegrator+0xe0>)
 8000924:	6811      	ldr	r1, [r2, #0]
 8000926:	6019      	str	r1, [r3, #0]
 8000928:	8891      	ldrh	r1, [r2, #4]
 800092a:	8099      	strh	r1, [r3, #4]
 800092c:	7992      	ldrb	r2, [r2, #6]
 800092e:	719a      	strb	r2, [r3, #6]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	6818      	ldr	r0, [r3, #0]
 8000934:	251e      	movs	r5, #30
 8000936:	197c      	adds	r4, r7, r5
 8000938:	2314      	movs	r3, #20
 800093a:	18fa      	adds	r2, r7, r3
 800093c:	2301      	movs	r3, #1
 800093e:	425b      	negs	r3, r3
 8000940:	9300      	str	r3, [sp, #0]
 8000942:	2301      	movs	r3, #1
 8000944:	2136      	movs	r1, #54	@ 0x36
 8000946:	f002 f96f 	bl	8002c28 <HAL_I2C_Master_Transmit>
 800094a:	0003      	movs	r3, r0
 800094c:	7023      	strb	r3, [r4, #0]
									&(detIntRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, detIntRet, 7, HAL_MAX_DELAY);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6818      	ldr	r0, [r3, #0]
 8000952:	197c      	adds	r4, r7, r5
 8000954:	19ba      	adds	r2, r7, r6
 8000956:	2301      	movs	r3, #1
 8000958:	425b      	negs	r3, r3
 800095a:	9300      	str	r3, [sp, #0]
 800095c:	2307      	movs	r3, #7
 800095e:	2136      	movs	r1, #54	@ 0x36
 8000960:	f002 fa8c 	bl	8002e7c <HAL_I2C_Master_Receive>
 8000964:	0003      	movs	r3, r0
 8000966:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000968:	197b      	adds	r3, r7, r5
 800096a:	781b      	ldrb	r3, [r3, #0]

}
 800096c:	0018      	movs	r0, r3
 800096e:	46bd      	mov	sp, r7
 8000970:	b009      	add	sp, #36	@ 0x24
 8000972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000974:	08006414 	.word	0x08006414
 8000978:	08006404 	.word	0x08006404

0800097c <initRTCInternalAlarm>:
 */

#include "../Inc/alarm.h"


HAL_StatusTypeDef initRTCInternalAlarm(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 800097c:	b5b0      	push	{r4, r5, r7, lr}
 800097e:	b09a      	sub	sp, #104	@ 0x68
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000988:	2567      	movs	r5, #103	@ 0x67
 800098a:	197b      	adds	r3, r7, r5
 800098c:	2200      	movs	r2, #0
 800098e:	701a      	strb	r2, [r3, #0]

	RTC_AlarmTypeDef internalAlarm_init = {0};
 8000990:	243c      	movs	r4, #60	@ 0x3c
 8000992:	193b      	adds	r3, r7, r4
 8000994:	0018      	movs	r0, r3
 8000996:	2328      	movs	r3, #40	@ 0x28
 8000998:	001a      	movs	r2, r3
 800099a:	2100      	movs	r1, #0
 800099c:	f005 fcea 	bl	8006374 <memset>
	internalAlarm_init.AlarmTime.Hours = currTime->Hours;
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	781a      	ldrb	r2, [r3, #0]
 80009a4:	0021      	movs	r1, r4
 80009a6:	187b      	adds	r3, r7, r1
 80009a8:	701a      	strb	r2, [r3, #0]
	internalAlarm_init.AlarmTime.Minutes = currTime->Minutes + 1;
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	785b      	ldrb	r3, [r3, #1]
 80009ae:	3301      	adds	r3, #1
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	705a      	strb	r2, [r3, #1]
	internalAlarm_init.AlarmTime.Seconds = currTime->Seconds;
 80009b6:	68bb      	ldr	r3, [r7, #8]
 80009b8:	789a      	ldrb	r2, [r3, #2]
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	709a      	strb	r2, [r3, #2]
	internalAlarm_init.AlarmTime.SubSeconds = currTime->SubSeconds;
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	685a      	ldr	r2, [r3, #4]
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	605a      	str	r2, [r3, #4]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 80009c6:	68bb      	ldr	r3, [r7, #8]
 80009c8:	78da      	ldrb	r2, [r3, #3]
 80009ca:	187b      	adds	r3, r7, r1
 80009cc:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 80009ce:	68bb      	ldr	r3, [r7, #8]
 80009d0:	78da      	ldrb	r2, [r3, #3]
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80009d6:	0008      	movs	r0, r1
 80009d8:	183b      	adds	r3, r7, r0
 80009da:	2200      	movs	r2, #0
 80009dc:	60da      	str	r2, [r3, #12]
	internalAlarm_init.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80009de:	183b      	adds	r3, r7, r0
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
	internalAlarm_init.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 80009e4:	183b      	adds	r3, r7, r0
 80009e6:	4a19      	ldr	r2, [pc, #100]	@ (8000a4c <initRTCInternalAlarm+0xd0>)
 80009e8:	615a      	str	r2, [r3, #20]
								  |RTC_ALARMMASK_SECONDS;
	internalAlarm_init.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80009ea:	183b      	adds	r3, r7, r0
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
	internalAlarm_init.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80009f0:	183b      	adds	r3, r7, r0
 80009f2:	2200      	movs	r2, #0
 80009f4:	61da      	str	r2, [r3, #28]
	internalAlarm_init.AlarmDateWeekDay = 0x1;
 80009f6:	183b      	adds	r3, r7, r0
 80009f8:	2220      	movs	r2, #32
 80009fa:	2101      	movs	r1, #1
 80009fc:	5499      	strb	r1, [r3, r2]
	internalAlarm_init.Alarm = internalAlarm;
 80009fe:	0001      	movs	r1, r0
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2280      	movs	r2, #128	@ 0x80
 8000a04:	0052      	lsls	r2, r2, #1
 8000a06:	625a      	str	r2, [r3, #36]	@ 0x24

	halRet = HAL_RTC_SetAlarm_IT(hrtc, &internalAlarm_init, RTCTimeFormat);
 8000a08:	197c      	adds	r4, r7, r5
 8000a0a:	1879      	adds	r1, r7, r1
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	0018      	movs	r0, r3
 8000a12:	f004 f821 	bl	8004a58 <HAL_RTC_SetAlarm_IT>
 8000a16:	0003      	movs	r3, r0
 8000a18:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 8000a1a:	197b      	adds	r3, r7, r5
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d002      	beq.n	8000a28 <initRTCInternalAlarm+0xac>
		return halRet;
 8000a22:	197b      	adds	r3, r7, r5
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	e00d      	b.n	8000a44 <initRTCInternalAlarm+0xc8>

	RTC_AlarmTypeDef internalAlarm_initTest;
	halRet = HAL_RTC_GetAlarm(hrtc, &internalAlarm_initTest, internalAlarm, RTCTimeFormat);
 8000a28:	2567      	movs	r5, #103	@ 0x67
 8000a2a:	197c      	adds	r4, r7, r5
 8000a2c:	2380      	movs	r3, #128	@ 0x80
 8000a2e:	005a      	lsls	r2, r3, #1
 8000a30:	2314      	movs	r3, #20
 8000a32:	18f9      	adds	r1, r7, r3
 8000a34:	68f8      	ldr	r0, [r7, #12]
 8000a36:	2300      	movs	r3, #0
 8000a38:	f004 f94e 	bl	8004cd8 <HAL_RTC_GetAlarm>
 8000a3c:	0003      	movs	r3, r0
 8000a3e:	7023      	strb	r3, [r4, #0]
	return halRet;
 8000a40:	197b      	adds	r3, r7, r5
 8000a42:	781b      	ldrb	r3, [r3, #0]

}
 8000a44:	0018      	movs	r0, r3
 8000a46:	46bd      	mov	sp, r7
 8000a48:	b01a      	add	sp, #104	@ 0x68
 8000a4a:	bdb0      	pop	{r4, r5, r7, pc}
 8000a4c:	80800080 	.word	0x80800080

08000a50 <getRTCTime>:

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 8000a5c:	68b9      	ldr	r1, [r7, #8]
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	2200      	movs	r2, #0
 8000a62:	0018      	movs	r0, r3
 8000a64:	f003 febc 	bl	80047e0 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 8000a68:	6879      	ldr	r1, [r7, #4]
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f003 ffa4 	bl	80049bc <HAL_RTC_GetDate>

}
 8000a74:	46c0      	nop			@ (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	b004      	add	sp, #16
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a7e:	b08d      	sub	sp, #52	@ 0x34
 8000a80:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a82:	f001 fcd9 	bl	8002438 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a86:	f000 f959 	bl	8000d3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a8a:	f000 fb6d 	bl	8001168 <MX_GPIO_Init>
  MX_RTC_Init();
 8000a8e:	f000 fa09 	bl	8000ea4 <MX_RTC_Init>
  MX_I2C1_Init();
 8000a92:	f000 f9c7 	bl	8000e24 <MX_I2C1_Init>
  MX_TIM14_Init();
 8000a96:	f000 faf9 	bl	800108c <MX_TIM14_Init>
  MX_TIM2_Init();
 8000a9a:	f000 fa97 	bl	8000fcc <MX_TIM2_Init>
  MX_TIM16_Init();
 8000a9e:	f000 fb1b 	bl	80010d8 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  // HAL Status handle for error-checking
  HAL_StatusTypeDef halRet = HAL_OK;
 8000aa2:	2517      	movs	r5, #23
 8000aa4:	197b      	adds	r3, r7, r5
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	701a      	strb	r2, [r3, #0]

  // Set Smooth Calibration Value
  halRet = HAL_RTCEx_SetSmoothCalib(&hrtc, RTC_SMOOTHCALIB_PERIOD_8SEC,
 8000aaa:	4b90      	ldr	r3, [pc, #576]	@ (8000cec <main+0x270>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	197c      	adds	r4, r7, r5
 8000ab0:	2280      	movs	r2, #128	@ 0x80
 8000ab2:	01d1      	lsls	r1, r2, #7
 8000ab4:	488e      	ldr	r0, [pc, #568]	@ (8000cf0 <main+0x274>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f004 fb03 	bl	80050c2 <HAL_RTCEx_SetSmoothCalib>
 8000abc:	0003      	movs	r3, r0
 8000abe:	7023      	strb	r3, [r4, #0]
    							RTC_SMOOTHCALIB_PLUSPULSES_RESET, rtcCalVal);
  if(halRet != HAL_OK) {
 8000ac0:	197b      	adds	r3, r7, r5
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <main+0x50>
	  // Failure to talk to RTC is a hard failure
	  dispFailure();
 8000ac8:	f001 f834 	bl	8001b34 <dispFailure>
  }

  // Init the internal RTC alarm time to track the current time
  halRet = initRTCInternalAlarm(&hrtc, &currTime, &currDate);
 8000acc:	2517      	movs	r5, #23
 8000ace:	197c      	adds	r4, r7, r5
 8000ad0:	4a88      	ldr	r2, [pc, #544]	@ (8000cf4 <main+0x278>)
 8000ad2:	4989      	ldr	r1, [pc, #548]	@ (8000cf8 <main+0x27c>)
 8000ad4:	4b86      	ldr	r3, [pc, #536]	@ (8000cf0 <main+0x274>)
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f7ff ff50 	bl	800097c <initRTCInternalAlarm>
 8000adc:	0003      	movs	r3, r0
 8000ade:	7023      	strb	r3, [r4, #0]
  if(halRet != HAL_OK) {
 8000ae0:	197b      	adds	r3, r7, r5
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <main+0x70>
  	  // Failure to initialize RTC alarm is a hard failure
  	  dispFailure();
 8000ae8:	f001 f824 	bl	8001b34 <dispFailure>
    }

  // Initialize all GPIOs to be used with 7 segment display
    sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 8000aec:	2380      	movs	r3, #128	@ 0x80
 8000aee:	009c      	lsls	r4, r3, #2
 8000af0:	2380      	movs	r3, #128	@ 0x80
 8000af2:	00dd      	lsls	r5, r3, #3
 8000af4:	2680      	movs	r6, #128	@ 0x80
 8000af6:	2340      	movs	r3, #64	@ 0x40
 8000af8:	469c      	mov	ip, r3
 8000afa:	2380      	movs	r3, #128	@ 0x80
 8000afc:	011a      	lsls	r2, r3, #4
 8000afe:	4b7f      	ldr	r3, [pc, #508]	@ (8000cfc <main+0x280>)
 8000b00:	6819      	ldr	r1, [r3, #0]
 8000b02:	4b7f      	ldr	r3, [pc, #508]	@ (8000d00 <main+0x284>)
 8000b04:	6818      	ldr	r0, [r3, #0]
 8000b06:	4b7f      	ldr	r3, [pc, #508]	@ (8000d04 <main+0x288>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	9304      	str	r3, [sp, #16]
 8000b0c:	9003      	str	r0, [sp, #12]
 8000b0e:	9102      	str	r1, [sp, #8]
 8000b10:	4b7d      	ldr	r3, [pc, #500]	@ (8000d08 <main+0x28c>)
 8000b12:	9301      	str	r3, [sp, #4]
 8000b14:	9200      	str	r2, [sp, #0]
 8000b16:	4663      	mov	r3, ip
 8000b18:	0032      	movs	r2, r6
 8000b1a:	0029      	movs	r1, r5
 8000b1c:	0020      	movs	r0, r4
 8000b1e:	f001 f87b 	bl	8001c18 <sevSeg_Init>
				shiftOutputEnablePin, shiftMCLRPin,
				GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);


	halRet = updateAndDisplayTime();
 8000b22:	2517      	movs	r5, #23
 8000b24:	197c      	adds	r4, r7, r5
 8000b26:	f000 fc01 	bl	800132c <updateAndDisplayTime>
 8000b2a:	0003      	movs	r3, r0
 8000b2c:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8000b2e:	197b      	adds	r3, r7, r5
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <main+0xbe>
	  // Failure to display current time is a hard failure
	  dispFailure();
 8000b36:	f000 fffd 	bl	8001b34 <dispFailure>
    /*
     * Initialize capacitive touch sensor
     */

	// Used to separate return initializations into critical and non-critical errors.
	uint8_t initRet = 0;
 8000b3a:	2116      	movs	r1, #22
 8000b3c:	187b      	adds	r3, r7, r1
 8000b3e:	2200      	movs	r2, #0
 8000b40:	701a      	strb	r2, [r3, #0]

    initRet = capTouch_Init(&capTouch, &hi2c1, timerDelay,
 8000b42:	4b6e      	ldr	r3, [pc, #440]	@ (8000cfc <main+0x280>)
 8000b44:	681d      	ldr	r5, [r3, #0]
 8000b46:	2380      	movs	r3, #128	@ 0x80
 8000b48:	005b      	lsls	r3, r3, #1
 8000b4a:	4a70      	ldr	r2, [pc, #448]	@ (8000d0c <main+0x290>)
 8000b4c:	7812      	ldrb	r2, [r2, #0]
 8000b4e:	187c      	adds	r4, r7, r1
 8000b50:	4e6f      	ldr	r6, [pc, #444]	@ (8000d10 <main+0x294>)
 8000b52:	4970      	ldr	r1, [pc, #448]	@ (8000d14 <main+0x298>)
 8000b54:	4870      	ldr	r0, [pc, #448]	@ (8000d18 <main+0x29c>)
 8000b56:	9201      	str	r2, [sp, #4]
 8000b58:	9300      	str	r3, [sp, #0]
 8000b5a:	0033      	movs	r3, r6
 8000b5c:	002a      	movs	r2, r5
 8000b5e:	f7ff fb5d 	bl	800021c <capTouch_Init>
 8000b62:	0003      	movs	r3, r0
 8000b64:	7023      	strb	r3, [r4, #0]
    						&capTouchResetPort, capTouchResetPin, capTouchChannels);
    if( (initRet == 1) || (initRet == 3) || (initRet == 4)) {
 8000b66:	2116      	movs	r1, #22
 8000b68:	187b      	adds	r3, r7, r1
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d007      	beq.n	8000b80 <main+0x104>
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	2b03      	cmp	r3, #3
 8000b76:	d003      	beq.n	8000b80 <main+0x104>
 8000b78:	187b      	adds	r3, r7, r1
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	2b04      	cmp	r3, #4
 8000b7e:	d102      	bne.n	8000b86 <main+0x10a>
    	/* Critical Errors:
    	 * 1 = Failure to read correct device ID
    	 * 2 = Failure to read Keys
    	 * 3 = Failure to enable keys
    	 */
    	dispFailure();
 8000b80:	f000 ffd8 	bl	8001b34 <dispFailure>
 8000b84:	e00d      	b.n	8000ba2 <main+0x126>
    }
    else if (initRet == 2) {
 8000b86:	2316      	movs	r3, #22
 8000b88:	18fb      	adds	r3, r7, r3
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	d102      	bne.n	8000b96 <main+0x11a>
    	/*
    	 * Non-critical Errors:
    	 * 2 = Failure to Recalibrate
    	 */
    	dispFault();
 8000b90:	f000 ffc2 	bl	8001b18 <dispFault>
 8000b94:	e005      	b.n	8000ba2 <main+0x126>
    }
    else if(initRet == 0) {
 8000b96:	2316      	movs	r3, #22
 8000b98:	18fb      	adds	r3, r7, r3
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d100      	bne.n	8000ba2 <main+0x126>
    	// initRet = 0 = all is well
    	__NOP();
 8000ba0:	46c0      	nop			@ (mov r8, r8)
    }

    // Max. out averaging factor
    uint8_t avgFactors_New[7] = {AVGFact, AVGFact, AVGFact, AVGFact, 0, 0, 0};
 8000ba2:	4b5e      	ldr	r3, [pc, #376]	@ (8000d1c <main+0x2a0>)
 8000ba4:	781a      	ldrb	r2, [r3, #0]
 8000ba6:	210c      	movs	r1, #12
 8000ba8:	187b      	adds	r3, r7, r1
 8000baa:	701a      	strb	r2, [r3, #0]
 8000bac:	4b5b      	ldr	r3, [pc, #364]	@ (8000d1c <main+0x2a0>)
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	187b      	adds	r3, r7, r1
 8000bb2:	705a      	strb	r2, [r3, #1]
 8000bb4:	4b59      	ldr	r3, [pc, #356]	@ (8000d1c <main+0x2a0>)
 8000bb6:	781a      	ldrb	r2, [r3, #0]
 8000bb8:	187b      	adds	r3, r7, r1
 8000bba:	709a      	strb	r2, [r3, #2]
 8000bbc:	4b57      	ldr	r3, [pc, #348]	@ (8000d1c <main+0x2a0>)
 8000bbe:	781a      	ldrb	r2, [r3, #0]
 8000bc0:	187b      	adds	r3, r7, r1
 8000bc2:	70da      	strb	r2, [r3, #3]
 8000bc4:	187b      	adds	r3, r7, r1
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	711a      	strb	r2, [r3, #4]
 8000bca:	187b      	adds	r3, r7, r1
 8000bcc:	2200      	movs	r2, #0
 8000bce:	715a      	strb	r2, [r3, #5]
 8000bd0:	187b      	adds	r3, r7, r1
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetAveragingFactor(&capTouch, avgFactors_New);
 8000bd6:	2517      	movs	r5, #23
 8000bd8:	197c      	adds	r4, r7, r5
 8000bda:	187a      	adds	r2, r7, r1
 8000bdc:	4b4e      	ldr	r3, [pc, #312]	@ (8000d18 <main+0x29c>)
 8000bde:	0011      	movs	r1, r2
 8000be0:	0018      	movs	r0, r3
 8000be2:	f7ff fd8f 	bl	8000704 <capTouch_SetAveragingFactor>
 8000be6:	0003      	movs	r3, r0
 8000be8:	7023      	strb	r3, [r4, #0]

    if(halRet != HAL_OK) {
 8000bea:	197b      	adds	r3, r7, r5
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <main+0x17a>
    	// This is sensitivity-setting and a non-critical error
    	dispFault();
 8000bf2:	f000 ff91 	bl	8001b18 <dispFault>
    }

    // Set detection integration factors
    uint8_t detIntFactors_New[7] = {DIFact, DIFact, DIFact, DIFact, DIFact, DIFact, DIFact};
 8000bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8000d20 <main+0x2a4>)
 8000bf8:	781a      	ldrb	r2, [r3, #0]
 8000bfa:	1d3b      	adds	r3, r7, #4
 8000bfc:	701a      	strb	r2, [r3, #0]
 8000bfe:	4b48      	ldr	r3, [pc, #288]	@ (8000d20 <main+0x2a4>)
 8000c00:	781a      	ldrb	r2, [r3, #0]
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	705a      	strb	r2, [r3, #1]
 8000c06:	4b46      	ldr	r3, [pc, #280]	@ (8000d20 <main+0x2a4>)
 8000c08:	781a      	ldrb	r2, [r3, #0]
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	709a      	strb	r2, [r3, #2]
 8000c0e:	4b44      	ldr	r3, [pc, #272]	@ (8000d20 <main+0x2a4>)
 8000c10:	781a      	ldrb	r2, [r3, #0]
 8000c12:	1d3b      	adds	r3, r7, #4
 8000c14:	70da      	strb	r2, [r3, #3]
 8000c16:	4b42      	ldr	r3, [pc, #264]	@ (8000d20 <main+0x2a4>)
 8000c18:	781a      	ldrb	r2, [r3, #0]
 8000c1a:	1d3b      	adds	r3, r7, #4
 8000c1c:	711a      	strb	r2, [r3, #4]
 8000c1e:	4b40      	ldr	r3, [pc, #256]	@ (8000d20 <main+0x2a4>)
 8000c20:	781a      	ldrb	r2, [r3, #0]
 8000c22:	1d3b      	adds	r3, r7, #4
 8000c24:	715a      	strb	r2, [r3, #5]
 8000c26:	4b3e      	ldr	r3, [pc, #248]	@ (8000d20 <main+0x2a4>)
 8000c28:	781a      	ldrb	r2, [r3, #0]
 8000c2a:	1d3b      	adds	r3, r7, #4
 8000c2c:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetDetectionIntegrator(&capTouch, detIntFactors_New);
 8000c2e:	2517      	movs	r5, #23
 8000c30:	197c      	adds	r4, r7, r5
 8000c32:	1d3a      	adds	r2, r7, #4
 8000c34:	4b38      	ldr	r3, [pc, #224]	@ (8000d18 <main+0x29c>)
 8000c36:	0011      	movs	r1, r2
 8000c38:	0018      	movs	r0, r3
 8000c3a:	f7ff fe2d 	bl	8000898 <capTouch_SetDetectionIntegrator>
 8000c3e:	0003      	movs	r3, r0
 8000c40:	7023      	strb	r3, [r4, #0]
    if(halRet != HAL_OK) {
 8000c42:	197b      	adds	r3, r7, r5
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <main+0x1d2>
    	// This is sensitivity-setting and a non-critical error
		dispFault();
 8000c4a:	f000 ff65 	bl	8001b18 <dispFault>
    }

    userAlarmToggle = false;			//Default to off
 8000c4e:	4b35      	ldr	r3, [pc, #212]	@ (8000d24 <main+0x2a8>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	701a      	strb	r2, [r3, #0]
     * initialize the alarm time to a default value.
     *
     * Else, initialize to whatever is stored in backup registers.
     */

    if((uint8_t)HAL_RTCEx_BKUPRead(&hrtc, bootstrapBackupReg) == 0) {
 8000c54:	4b34      	ldr	r3, [pc, #208]	@ (8000d28 <main+0x2ac>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	4b25      	ldr	r3, [pc, #148]	@ (8000cf0 <main+0x274>)
 8000c5a:	0011      	movs	r1, r2
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f004 fb00 	bl	8005262 <HAL_RTCEx_BKUPRead>
 8000c62:	0003      	movs	r3, r0
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d11c      	bne.n	8000ca4 <main+0x228>

    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, 0x01);
 8000c6a:	4b30      	ldr	r3, [pc, #192]	@ (8000d2c <main+0x2b0>)
 8000c6c:	6819      	ldr	r1, [r3, #0]
 8000c6e:	4b20      	ldr	r3, [pc, #128]	@ (8000cf0 <main+0x274>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	0018      	movs	r0, r3
 8000c74:	f004 fad8 	bl	8005228 <HAL_RTCEx_BKUPWrite>
    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, 0x00);
 8000c78:	4b2d      	ldr	r3, [pc, #180]	@ (8000d30 <main+0x2b4>)
 8000c7a:	6819      	ldr	r1, [r3, #0]
 8000c7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf0 <main+0x274>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	0018      	movs	r0, r3
 8000c82:	f004 fad1 	bl	8005228 <HAL_RTCEx_BKUPWrite>
    	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, RTC_HOURFORMAT12_AM);
 8000c86:	4b2b      	ldr	r3, [pc, #172]	@ (8000d34 <main+0x2b8>)
 8000c88:	6819      	ldr	r1, [r3, #0]
 8000c8a:	4b19      	ldr	r3, [pc, #100]	@ (8000cf0 <main+0x274>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f004 faca 	bl	8005228 <HAL_RTCEx_BKUPWrite>

    	// Write backup register with a non-zero value to signify that it has been initialized before
    	HAL_RTCEx_BKUPWrite(&hrtc, bootstrapBackupReg, 0xFFFFFFFF);
 8000c94:	4b24      	ldr	r3, [pc, #144]	@ (8000d28 <main+0x2ac>)
 8000c96:	6819      	ldr	r1, [r3, #0]
 8000c98:	2301      	movs	r3, #1
 8000c9a:	425a      	negs	r2, r3
 8000c9c:	4b14      	ldr	r3, [pc, #80]	@ (8000cf0 <main+0x274>)
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f004 fac2 	bl	8005228 <HAL_RTCEx_BKUPWrite>

    }

	userAlarmTime.Hours = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmHourBackupReg);
 8000ca4:	4b21      	ldr	r3, [pc, #132]	@ (8000d2c <main+0x2b0>)
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	4b11      	ldr	r3, [pc, #68]	@ (8000cf0 <main+0x274>)
 8000caa:	0011      	movs	r1, r2
 8000cac:	0018      	movs	r0, r3
 8000cae:	f004 fad8 	bl	8005262 <HAL_RTCEx_BKUPRead>
 8000cb2:	0003      	movs	r3, r0
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	4b20      	ldr	r3, [pc, #128]	@ (8000d38 <main+0x2bc>)
 8000cb8:	701a      	strb	r2, [r3, #0]
	userAlarmTime.Minutes = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmMinuteBackupReg);
 8000cba:	4b1d      	ldr	r3, [pc, #116]	@ (8000d30 <main+0x2b4>)
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf0 <main+0x274>)
 8000cc0:	0011      	movs	r1, r2
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f004 facd 	bl	8005262 <HAL_RTCEx_BKUPRead>
 8000cc8:	0003      	movs	r3, r0
 8000cca:	b2da      	uxtb	r2, r3
 8000ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8000d38 <main+0x2bc>)
 8000cce:	705a      	strb	r2, [r3, #1]
	userAlarmTime.TimeFormat = (uint8_t)HAL_RTCEx_BKUPRead(&hrtc, userAlarmTFBackupReg);
 8000cd0:	4b18      	ldr	r3, [pc, #96]	@ (8000d34 <main+0x2b8>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	4b06      	ldr	r3, [pc, #24]	@ (8000cf0 <main+0x274>)
 8000cd6:	0011      	movs	r1, r2
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f004 fac2 	bl	8005262 <HAL_RTCEx_BKUPRead>
 8000cde:	0003      	movs	r3, r0
 8000ce0:	b2da      	uxtb	r2, r3
 8000ce2:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <main+0x2bc>)
 8000ce4:	70da      	strb	r2, [r3, #3]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ce6:	46c0      	nop			@ (mov r8, r8)
 8000ce8:	e7fd      	b.n	8000ce6 <main+0x26a>
 8000cea:	46c0      	nop			@ (mov r8, r8)
 8000cec:	20000030 	.word	0x20000030
 8000cf0:	20000118 	.word	0x20000118
 8000cf4:	200000a8 	.word	0x200000a8
 8000cf8:	20000094 	.word	0x20000094
 8000cfc:	20000048 	.word	0x20000048
 8000d00:	20000044 	.word	0x20000044
 8000d04:	20000034 	.word	0x20000034
 8000d08:	20000018 	.word	0x20000018
 8000d0c:	2000000c 	.word	0x2000000c
 8000d10:	20000008 	.word	0x20000008
 8000d14:	200000c4 	.word	0x200000c4
 8000d18:	2000022c 	.word	0x2000022c
 8000d1c:	2000000d 	.word	0x2000000d
 8000d20:	2000000e 	.word	0x2000000e
 8000d24:	20000091 	.word	0x20000091
 8000d28:	20000040 	.word	0x20000040
 8000d2c:	200000c0 	.word	0x200000c0
 8000d30:	20000038 	.word	0x20000038
 8000d34:	2000003c 	.word	0x2000003c
 8000d38:	200000ac 	.word	0x200000ac

08000d3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d3c:	b590      	push	{r4, r7, lr}
 8000d3e:	b093      	sub	sp, #76	@ 0x4c
 8000d40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d42:	2410      	movs	r4, #16
 8000d44:	193b      	adds	r3, r7, r4
 8000d46:	0018      	movs	r0, r3
 8000d48:	2338      	movs	r3, #56	@ 0x38
 8000d4a:	001a      	movs	r2, r3
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	f005 fb11 	bl	8006374 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d52:	003b      	movs	r3, r7
 8000d54:	0018      	movs	r0, r3
 8000d56:	2310      	movs	r3, #16
 8000d58:	001a      	movs	r2, r3
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	f005 fb0a 	bl	8006374 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d60:	2380      	movs	r3, #128	@ 0x80
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	0018      	movs	r0, r3
 8000d66:	f002 fd1b 	bl	80037a0 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000d6a:	f002 fcfb 	bl	8003764 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMLOW);
 8000d6e:	4b2c      	ldr	r3, [pc, #176]	@ (8000e20 <SystemClock_Config+0xe4>)
 8000d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d72:	2218      	movs	r2, #24
 8000d74:	4393      	bics	r3, r2
 8000d76:	001a      	movs	r2, r3
 8000d78:	4b29      	ldr	r3, [pc, #164]	@ (8000e20 <SystemClock_Config+0xe4>)
 8000d7a:	2108      	movs	r1, #8
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000d80:	193b      	adds	r3, r7, r4
 8000d82:	220e      	movs	r2, #14
 8000d84:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000d86:	193b      	adds	r3, r7, r4
 8000d88:	2201      	movs	r2, #1
 8000d8a:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d8c:	193b      	adds	r3, r7, r4
 8000d8e:	2280      	movs	r2, #128	@ 0x80
 8000d90:	0052      	lsls	r2, r2, #1
 8000d92:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000d94:	0021      	movs	r1, r4
 8000d96:	187b      	adds	r3, r7, r1
 8000d98:	2200      	movs	r2, #0
 8000d9a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d9c:	187b      	adds	r3, r7, r1
 8000d9e:	2240      	movs	r2, #64	@ 0x40
 8000da0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000da2:	187b      	adds	r3, r7, r1
 8000da4:	2201      	movs	r2, #1
 8000da6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	2202      	movs	r2, #2
 8000dac:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dae:	187b      	adds	r3, r7, r1
 8000db0:	2202      	movs	r2, #2
 8000db2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000db4:	187b      	adds	r3, r7, r1
 8000db6:	2200      	movs	r2, #0
 8000db8:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000dba:	187b      	adds	r3, r7, r1
 8000dbc:	2208      	movs	r2, #8
 8000dbe:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000dc0:	187b      	adds	r3, r7, r1
 8000dc2:	2280      	movs	r2, #128	@ 0x80
 8000dc4:	0292      	lsls	r2, r2, #10
 8000dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000dc8:	187b      	adds	r3, r7, r1
 8000dca:	2280      	movs	r2, #128	@ 0x80
 8000dcc:	0492      	lsls	r2, r2, #18
 8000dce:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000dd0:	187b      	adds	r3, r7, r1
 8000dd2:	2280      	movs	r2, #128	@ 0x80
 8000dd4:	0592      	lsls	r2, r2, #22
 8000dd6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dd8:	187b      	adds	r3, r7, r1
 8000dda:	0018      	movs	r0, r3
 8000ddc:	f002 fd20 	bl	8003820 <HAL_RCC_OscConfig>
 8000de0:	1e03      	subs	r3, r0, #0
 8000de2:	d001      	beq.n	8000de8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000de4:	f000 ff12 	bl	8001c0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000de8:	003b      	movs	r3, r7
 8000dea:	2207      	movs	r2, #7
 8000dec:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dee:	003b      	movs	r3, r7
 8000df0:	2202      	movs	r2, #2
 8000df2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000df4:	003b      	movs	r3, r7
 8000df6:	2200      	movs	r2, #0
 8000df8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dfa:	003b      	movs	r3, r7
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e00:	003b      	movs	r3, r7
 8000e02:	2102      	movs	r1, #2
 8000e04:	0018      	movs	r0, r3
 8000e06:	f003 f825 	bl	8003e54 <HAL_RCC_ClockConfig>
 8000e0a:	1e03      	subs	r3, r0, #0
 8000e0c:	d001      	beq.n	8000e12 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000e0e:	f000 fefd 	bl	8001c0c <Error_Handler>
  }
  HAL_RCCEx_EnableLSCO(RCC_LSCOSOURCE_LSI);
 8000e12:	2000      	movs	r0, #0
 8000e14:	f003 fb22 	bl	800445c <HAL_RCCEx_EnableLSCO>
}
 8000e18:	46c0      	nop			@ (mov r8, r8)
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	b013      	add	sp, #76	@ 0x4c
 8000e1e:	bd90      	pop	{r4, r7, pc}
 8000e20:	40021000 	.word	0x40021000

08000e24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e28:	4b1b      	ldr	r3, [pc, #108]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e2a:	4a1c      	ldr	r2, [pc, #112]	@ (8000e9c <MX_I2C1_Init+0x78>)
 8000e2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 8000e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e30:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea0 <MX_I2C1_Init+0x7c>)
 8000e32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e34:	4b18      	ldr	r3, [pc, #96]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e3a:	4b17      	ldr	r3, [pc, #92]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e40:	4b15      	ldr	r3, [pc, #84]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e46:	4b14      	ldr	r3, [pc, #80]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e4c:	4b12      	ldr	r3, [pc, #72]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e52:	4b11      	ldr	r3, [pc, #68]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e58:	4b0f      	ldr	r3, [pc, #60]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e60:	0018      	movs	r0, r3
 8000e62:	f001 fe3b 	bl	8002adc <HAL_I2C_Init>
 8000e66:	1e03      	subs	r3, r0, #0
 8000e68:	d001      	beq.n	8000e6e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e6a:	f000 fecf 	bl	8001c0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e70:	2100      	movs	r1, #0
 8000e72:	0018      	movs	r0, r3
 8000e74:	f002 fbde 	bl	8003634 <HAL_I2CEx_ConfigAnalogFilter>
 8000e78:	1e03      	subs	r3, r0, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e7c:	f000 fec6 	bl	8001c0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e80:	4b05      	ldr	r3, [pc, #20]	@ (8000e98 <MX_I2C1_Init+0x74>)
 8000e82:	2100      	movs	r1, #0
 8000e84:	0018      	movs	r0, r3
 8000e86:	f002 fc21 	bl	80036cc <HAL_I2CEx_ConfigDigitalFilter>
 8000e8a:	1e03      	subs	r3, r0, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e8e:	f000 febd 	bl	8001c0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e92:	46c0      	nop			@ (mov r8, r8)
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	200000c4 	.word	0x200000c4
 8000e9c:	40005400 	.word	0x40005400
 8000ea0:	00602173 	.word	0x00602173

08000ea4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08c      	sub	sp, #48	@ 0x30
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_DateTypeDef sDate = {0};
 8000eaa:	232c      	movs	r3, #44	@ 0x2c
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	2200      	movs	r2, #0
 8000eb0:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000eb2:	1d3b      	adds	r3, r7, #4
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	2328      	movs	r3, #40	@ 0x28
 8000eb8:	001a      	movs	r2, r3
 8000eba:	2100      	movs	r1, #0
 8000ebc:	f005 fa5a 	bl	8006374 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ec0:	4b3e      	ldr	r3, [pc, #248]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ec2:	4a3f      	ldr	r2, [pc, #252]	@ (8000fc0 <MX_RTC_Init+0x11c>)
 8000ec4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000ec6:	4b3d      	ldr	r3, [pc, #244]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ec8:	2240      	movs	r2, #64	@ 0x40
 8000eca:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000ecc:	4b3b      	ldr	r3, [pc, #236]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ece:	227f      	movs	r2, #127	@ 0x7f
 8000ed0:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000ed2:	4b3a      	ldr	r3, [pc, #232]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ed4:	22ff      	movs	r2, #255	@ 0xff
 8000ed6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000ed8:	4b38      	ldr	r3, [pc, #224]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000ede:	4b37      	ldr	r3, [pc, #220]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000ee4:	4b35      	ldr	r3, [pc, #212]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000eea:	4b34      	ldr	r3, [pc, #208]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000eec:	2280      	movs	r2, #128	@ 0x80
 8000eee:	05d2      	lsls	r2, r2, #23
 8000ef0:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000ef2:	4b32      	ldr	r3, [pc, #200]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000ef8:	4b30      	ldr	r3, [pc, #192]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000efa:	0018      	movs	r0, r3
 8000efc:	f003 fb26 	bl	800454c <HAL_RTC_Init>
 8000f00:	1e03      	subs	r3, r0, #0
 8000f02:	d001      	beq.n	8000f08 <MX_RTC_Init+0x64>
  {
    Error_Handler();
 8000f04:	f000 fe82 	bl	8001c0c <Error_Handler>
//  {
//    Error_Handler();
//  }


  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000f08:	212c      	movs	r1, #44	@ 0x2c
 8000f0a:	187b      	adds	r3, r7, r1
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000f10:	187b      	adds	r3, r7, r1
 8000f12:	2201      	movs	r2, #1
 8000f14:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000f16:	187b      	adds	r3, r7, r1
 8000f18:	2201      	movs	r2, #1
 8000f1a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000f1c:	187b      	adds	r3, r7, r1
 8000f1e:	2200      	movs	r2, #0
 8000f20:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	4b25      	ldr	r3, [pc, #148]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000f26:	2201      	movs	r2, #1
 8000f28:	0018      	movs	r0, r3
 8000f2a:	f003 fcb5 	bl	8004898 <HAL_RTC_SetDate>
 8000f2e:	1e03      	subs	r3, r0, #0
 8000f30:	d001      	beq.n	8000f36 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000f32:	f000 fe6b 	bl	8001c0c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000f36:	1d3b      	adds	r3, r7, #4
 8000f38:	2201      	movs	r2, #1
 8000f3a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	2201      	movs	r2, #1
 8000f40:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	2200      	movs	r2, #0
 8000f46:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000f48:	1d3b      	adds	r3, r7, #4
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	2200      	movs	r2, #0
 8000f52:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000f54:	1d3b      	adds	r3, r7, #4
 8000f56:	2200      	movs	r2, #0
 8000f58:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	4a18      	ldr	r2, [pc, #96]	@ (8000fc4 <MX_RTC_Init+0x120>)
 8000f64:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	2200      	movs	r2, #0
 8000f6a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	2200      	movs	r2, #0
 8000f70:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	2220      	movs	r2, #32
 8000f76:	2101      	movs	r1, #1
 8000f78:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	2280      	movs	r2, #128	@ 0x80
 8000f7e:	0052      	lsls	r2, r2, #1
 8000f80:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000f82:	1d39      	adds	r1, r7, #4
 8000f84:	4b0d      	ldr	r3, [pc, #52]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f003 fd65 	bl	8004a58 <HAL_RTC_SetAlarm_IT>
 8000f8e:	1e03      	subs	r3, r0, #0
 8000f90:	d001      	beq.n	8000f96 <MX_RTC_Init+0xf2>
  {
    Error_Handler();
 8000f92:	f000 fe3b 	bl	8001c0c <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 8000f96:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000f98:	2100      	movs	r1, #0
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	f004 f8f4 	bl	8005188 <HAL_RTCEx_SetCalibrationOutPut>
 8000fa0:	1e03      	subs	r3, r0, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_RTC_Init+0x104>
  {
    Error_Handler();
 8000fa4:	f000 fe32 	bl	8001c0c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  // Do not initialize time - pull from whatever is in register
    HAL_RTC_GetTime(&hrtc, &currTime, RTCTimeFormat);
 8000fa8:	4907      	ldr	r1, [pc, #28]	@ (8000fc8 <MX_RTC_Init+0x124>)
 8000faa:	4b04      	ldr	r3, [pc, #16]	@ (8000fbc <MX_RTC_Init+0x118>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f003 fc16 	bl	80047e0 <HAL_RTC_GetTime>

  /* USER CODE END RTC_Init 2 */

}
 8000fb4:	46c0      	nop			@ (mov r8, r8)
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	b00c      	add	sp, #48	@ 0x30
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000118 	.word	0x20000118
 8000fc0:	40002800 	.word	0x40002800
 8000fc4:	80800080 	.word	0x80800080
 8000fc8:	20000094 	.word	0x20000094

08000fcc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08a      	sub	sp, #40	@ 0x28
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fd2:	231c      	movs	r3, #28
 8000fd4:	18fb      	adds	r3, r7, r3
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	230c      	movs	r3, #12
 8000fda:	001a      	movs	r2, r3
 8000fdc:	2100      	movs	r1, #0
 8000fde:	f005 f9c9 	bl	8006374 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fe2:	003b      	movs	r3, r7
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	231c      	movs	r3, #28
 8000fe8:	001a      	movs	r2, r3
 8000fea:	2100      	movs	r1, #0
 8000fec:	f005 f9c2 	bl	8006374 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ff0:	4b24      	ldr	r3, [pc, #144]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8000ff2:	2280      	movs	r2, #128	@ 0x80
 8000ff4:	05d2      	lsls	r2, r2, #23
 8000ff6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 8000ff8:	4b22      	ldr	r3, [pc, #136]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8000ffa:	4a23      	ldr	r2, [pc, #140]	@ (8001088 <MX_TIM2_Init+0xbc>)
 8000ffc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffe:	4b21      	ldr	r3, [pc, #132]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001000:	2200      	movs	r2, #0
 8001002:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001004:	4b1f      	ldr	r3, [pc, #124]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001006:	2263      	movs	r2, #99	@ 0x63
 8001008:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800100a:	4b1e      	ldr	r3, [pc, #120]	@ (8001084 <MX_TIM2_Init+0xb8>)
 800100c:	2200      	movs	r2, #0
 800100e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001010:	4b1c      	ldr	r3, [pc, #112]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001012:	2200      	movs	r2, #0
 8001014:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001016:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001018:	0018      	movs	r0, r3
 800101a:	f004 fa89 	bl	8005530 <HAL_TIM_PWM_Init>
 800101e:	1e03      	subs	r3, r0, #0
 8001020:	d001      	beq.n	8001026 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001022:	f000 fdf3 	bl	8001c0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001026:	211c      	movs	r1, #28
 8001028:	187b      	adds	r3, r7, r1
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800102e:	187b      	adds	r3, r7, r1
 8001030:	2200      	movs	r2, #0
 8001032:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001034:	187a      	adds	r2, r7, r1
 8001036:	4b13      	ldr	r3, [pc, #76]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001038:	0011      	movs	r1, r2
 800103a:	0018      	movs	r0, r3
 800103c:	f005 f91a 	bl	8006274 <HAL_TIMEx_MasterConfigSynchronization>
 8001040:	1e03      	subs	r3, r0, #0
 8001042:	d001      	beq.n	8001048 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8001044:	f000 fde2 	bl	8001c0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001048:	003b      	movs	r3, r7
 800104a:	2260      	movs	r2, #96	@ 0x60
 800104c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800104e:	003b      	movs	r3, r7
 8001050:	2200      	movs	r2, #0
 8001052:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001054:	003b      	movs	r3, r7
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800105a:	003b      	movs	r3, r7
 800105c:	2200      	movs	r2, #0
 800105e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001060:	0039      	movs	r1, r7
 8001062:	4b08      	ldr	r3, [pc, #32]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001064:	2208      	movs	r2, #8
 8001066:	0018      	movs	r0, r3
 8001068:	f004 fca0 	bl	80059ac <HAL_TIM_PWM_ConfigChannel>
 800106c:	1e03      	subs	r3, r0, #0
 800106e:	d001      	beq.n	8001074 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8001070:	f000 fdcc 	bl	8001c0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001074:	4b03      	ldr	r3, [pc, #12]	@ (8001084 <MX_TIM2_Init+0xb8>)
 8001076:	0018      	movs	r0, r3
 8001078:	f001 f91a 	bl	80022b0 <HAL_TIM_MspPostInit>

}
 800107c:	46c0      	nop			@ (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	b00a      	add	sp, #40	@ 0x28
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000144 	.word	0x20000144
 8001088:	0000031f 	.word	0x0000031f

0800108c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001090:	4b0e      	ldr	r3, [pc, #56]	@ (80010cc <MX_TIM14_Init+0x40>)
 8001092:	4a0f      	ldr	r2, [pc, #60]	@ (80010d0 <MX_TIM14_Init+0x44>)
 8001094:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 8001096:	4b0d      	ldr	r3, [pc, #52]	@ (80010cc <MX_TIM14_Init+0x40>)
 8001098:	22f4      	movs	r2, #244	@ 0xf4
 800109a:	0092      	lsls	r2, r2, #2
 800109c:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800109e:	4b0b      	ldr	r3, [pc, #44]	@ (80010cc <MX_TIM14_Init+0x40>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <MX_TIM14_Init+0x40>)
 80010a6:	4a0b      	ldr	r2, [pc, #44]	@ (80010d4 <MX_TIM14_Init+0x48>)
 80010a8:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010aa:	4b08      	ldr	r3, [pc, #32]	@ (80010cc <MX_TIM14_Init+0x40>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <MX_TIM14_Init+0x40>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80010b6:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <MX_TIM14_Init+0x40>)
 80010b8:	0018      	movs	r0, r3
 80010ba:	f004 f8ed 	bl	8005298 <HAL_TIM_Base_Init>
 80010be:	1e03      	subs	r3, r0, #0
 80010c0:	d001      	beq.n	80010c6 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80010c2:	f000 fda3 	bl	8001c0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80010c6:	46c0      	nop			@ (mov r8, r8)
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000190 	.word	0x20000190
 80010d0:	40002000 	.word	0x40002000
 80010d4:	0000ffff 	.word	0x0000ffff

080010d8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80010dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001154 <MX_TIM16_Init+0x7c>)
 80010de:	4a1e      	ldr	r2, [pc, #120]	@ (8001158 <MX_TIM16_Init+0x80>)
 80010e0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = (58595 / 10) - 1;
 80010e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001154 <MX_TIM16_Init+0x7c>)
 80010e4:	4a1d      	ldr	r2, [pc, #116]	@ (800115c <MX_TIM16_Init+0x84>)
 80010e6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001154 <MX_TIM16_Init+0x7c>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 80010ee:	4b19      	ldr	r3, [pc, #100]	@ (8001154 <MX_TIM16_Init+0x7c>)
 80010f0:	4a1b      	ldr	r2, [pc, #108]	@ (8001160 <MX_TIM16_Init+0x88>)
 80010f2:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010f4:	4b17      	ldr	r3, [pc, #92]	@ (8001154 <MX_TIM16_Init+0x7c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = timerSnooze_RCR;
 80010fa:	2264      	movs	r2, #100	@ 0x64
 80010fc:	4b15      	ldr	r3, [pc, #84]	@ (8001154 <MX_TIM16_Init+0x7c>)
 80010fe:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001100:	4b14      	ldr	r3, [pc, #80]	@ (8001154 <MX_TIM16_Init+0x7c>)
 8001102:	2200      	movs	r2, #0
 8001104:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001106:	4b13      	ldr	r3, [pc, #76]	@ (8001154 <MX_TIM16_Init+0x7c>)
 8001108:	0018      	movs	r0, r3
 800110a:	f004 f8c5 	bl	8005298 <HAL_TIM_Base_Init>
 800110e:	1e03      	subs	r3, r0, #0
 8001110:	d001      	beq.n	8001116 <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8001112:	f000 fd7b 	bl	8001c0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  // Clear SR interrupts
  __HAL_TIM_CLEAR_IT(timerSnooze, TIM_IT_UPDATE);
 8001116:	4b13      	ldr	r3, [pc, #76]	@ (8001164 <MX_TIM16_Init+0x8c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2202      	movs	r2, #2
 800111e:	4252      	negs	r2, r2
 8001120:	611a      	str	r2, [r3, #16]

  // Re-write RCR with 10
	timerSnooze->Instance->RCR &= 0xFF00;
 8001122:	4b10      	ldr	r3, [pc, #64]	@ (8001164 <MX_TIM16_Init+0x8c>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800112a:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <MX_TIM16_Init+0x8c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	22ff      	movs	r2, #255	@ 0xff
 8001132:	0212      	lsls	r2, r2, #8
 8001134:	400a      	ands	r2, r1
 8001136:	631a      	str	r2, [r3, #48]	@ 0x30
	timerSnooze->Instance->RCR |= timerSnooze_RCR;
 8001138:	4b0a      	ldr	r3, [pc, #40]	@ (8001164 <MX_TIM16_Init+0x8c>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001140:	2164      	movs	r1, #100	@ 0x64
 8001142:	4b08      	ldr	r3, [pc, #32]	@ (8001164 <MX_TIM16_Init+0x8c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	430a      	orrs	r2, r1
 800114a:	631a      	str	r2, [r3, #48]	@ 0x30


  /* USER CODE END TIM16_Init 2 */

}
 800114c:	46c0      	nop			@ (mov r8, r8)
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	46c0      	nop			@ (mov r8, r8)
 8001154:	200001dc 	.word	0x200001dc
 8001158:	40014400 	.word	0x40014400
 800115c:	000016e2 	.word	0x000016e2
 8001160:	0000ffff 	.word	0x0000ffff
 8001164:	2000004c 	.word	0x2000004c

08001168 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001168:	b590      	push	{r4, r7, lr}
 800116a:	b08b      	sub	sp, #44	@ 0x2c
 800116c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116e:	2414      	movs	r4, #20
 8001170:	193b      	adds	r3, r7, r4
 8001172:	0018      	movs	r0, r3
 8001174:	2314      	movs	r3, #20
 8001176:	001a      	movs	r2, r3
 8001178:	2100      	movs	r1, #0
 800117a:	f005 f8fb 	bl	8006374 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800117e:	4b66      	ldr	r3, [pc, #408]	@ (8001318 <MX_GPIO_Init+0x1b0>)
 8001180:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001182:	4b65      	ldr	r3, [pc, #404]	@ (8001318 <MX_GPIO_Init+0x1b0>)
 8001184:	2104      	movs	r1, #4
 8001186:	430a      	orrs	r2, r1
 8001188:	635a      	str	r2, [r3, #52]	@ 0x34
 800118a:	4b63      	ldr	r3, [pc, #396]	@ (8001318 <MX_GPIO_Init+0x1b0>)
 800118c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800118e:	2204      	movs	r2, #4
 8001190:	4013      	ands	r3, r2
 8001192:	613b      	str	r3, [r7, #16]
 8001194:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001196:	4b60      	ldr	r3, [pc, #384]	@ (8001318 <MX_GPIO_Init+0x1b0>)
 8001198:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800119a:	4b5f      	ldr	r3, [pc, #380]	@ (8001318 <MX_GPIO_Init+0x1b0>)
 800119c:	2101      	movs	r1, #1
 800119e:	430a      	orrs	r2, r1
 80011a0:	635a      	str	r2, [r3, #52]	@ 0x34
 80011a2:	4b5d      	ldr	r3, [pc, #372]	@ (8001318 <MX_GPIO_Init+0x1b0>)
 80011a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011a6:	2201      	movs	r2, #1
 80011a8:	4013      	ands	r3, r2
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ae:	4b5a      	ldr	r3, [pc, #360]	@ (8001318 <MX_GPIO_Init+0x1b0>)
 80011b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011b2:	4b59      	ldr	r3, [pc, #356]	@ (8001318 <MX_GPIO_Init+0x1b0>)
 80011b4:	2108      	movs	r1, #8
 80011b6:	430a      	orrs	r2, r1
 80011b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80011ba:	4b57      	ldr	r3, [pc, #348]	@ (8001318 <MX_GPIO_Init+0x1b0>)
 80011bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011be:	2208      	movs	r2, #8
 80011c0:	4013      	ands	r3, r2
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c6:	4b54      	ldr	r3, [pc, #336]	@ (8001318 <MX_GPIO_Init+0x1b0>)
 80011c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011ca:	4b53      	ldr	r3, [pc, #332]	@ (8001318 <MX_GPIO_Init+0x1b0>)
 80011cc:	2102      	movs	r1, #2
 80011ce:	430a      	orrs	r2, r1
 80011d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80011d2:	4b51      	ldr	r3, [pc, #324]	@ (8001318 <MX_GPIO_Init+0x1b0>)
 80011d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011d6:	2202      	movs	r2, #2
 80011d8:	4013      	ands	r3, r2
 80011da:	607b      	str	r3, [r7, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 80011de:	494f      	ldr	r1, [pc, #316]	@ (800131c <MX_GPIO_Init+0x1b4>)
 80011e0:	23a0      	movs	r3, #160	@ 0xa0
 80011e2:	05db      	lsls	r3, r3, #23
 80011e4:	2200      	movs	r2, #0
 80011e6:	0018      	movs	r0, r3
 80011e8:	f001 fc0b 	bl	8002a02 <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 80011ec:	4b4c      	ldr	r3, [pc, #304]	@ (8001320 <MX_GPIO_Init+0x1b8>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	2180      	movs	r1, #128	@ 0x80
 80011f2:	0018      	movs	r0, r3
 80011f4:	f001 fc05 	bl	8002a02 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_RST_GPIO_Port, CTOUCH_RST_Pin, GPIO_PIN_RESET);
 80011f8:	2380      	movs	r3, #128	@ 0x80
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	4849      	ldr	r0, [pc, #292]	@ (8001324 <MX_GPIO_Init+0x1bc>)
 80011fe:	2200      	movs	r2, #0
 8001200:	0019      	movs	r1, r3
 8001202:	f001 fbfe 	bl	8002a02 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin BUZZER_OUT_Pin SHIFT_DATA_IN_Pin SHIFT_DATA_CLK_Pin
                           SHIFT_MCLR_Pin ALARM_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 8001206:	193b      	adds	r3, r7, r4
 8001208:	4a44      	ldr	r2, [pc, #272]	@ (800131c <MX_GPIO_Init+0x1b4>)
 800120a:	601a      	str	r2, [r3, #0]
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120c:	193b      	adds	r3, r7, r4
 800120e:	2201      	movs	r2, #1
 8001210:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	193b      	adds	r3, r7, r4
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	193b      	adds	r3, r7, r4
 800121a:	2200      	movs	r2, #0
 800121c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800121e:	193a      	adds	r2, r7, r4
 8001220:	23a0      	movs	r3, #160	@ 0xa0
 8001222:	05db      	lsls	r3, r3, #23
 8001224:	0011      	movs	r1, r2
 8001226:	0018      	movs	r0, r3
 8001228:	f001 fa6a 	bl	8002700 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800122c:	193b      	adds	r3, r7, r4
 800122e:	2204      	movs	r2, #4
 8001230:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001232:	193b      	adds	r3, r7, r4
 8001234:	2203      	movs	r2, #3
 8001236:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	193b      	adds	r3, r7, r4
 800123a:	2200      	movs	r2, #0
 800123c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123e:	193a      	adds	r2, r7, r4
 8001240:	23a0      	movs	r3, #160	@ 0xa0
 8001242:	05db      	lsls	r3, r3, #23
 8001244:	0011      	movs	r1, r2
 8001246:	0018      	movs	r0, r3
 8001248:	f001 fa5a 	bl	8002700 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 800124c:	193b      	adds	r3, r7, r4
 800124e:	2280      	movs	r2, #128	@ 0x80
 8001250:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001252:	193b      	adds	r3, r7, r4
 8001254:	2201      	movs	r2, #1
 8001256:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	193b      	adds	r3, r7, r4
 800125a:	2200      	movs	r2, #0
 800125c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125e:	193b      	adds	r3, r7, r4
 8001260:	2200      	movs	r2, #0
 8001262:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 8001264:	193b      	adds	r3, r7, r4
 8001266:	4a2e      	ldr	r2, [pc, #184]	@ (8001320 <MX_GPIO_Init+0x1b8>)
 8001268:	0019      	movs	r1, r3
 800126a:	0010      	movs	r0, r2
 800126c:	f001 fa48 	bl	8002700 <HAL_GPIO_Init>

  /*Configure GPIO pin : MINUTE_SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = MINUTE_SET_BUTTON_Pin;
 8001270:	193b      	adds	r3, r7, r4
 8001272:	2280      	movs	r2, #128	@ 0x80
 8001274:	0212      	lsls	r2, r2, #8
 8001276:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001278:	193b      	adds	r3, r7, r4
 800127a:	2284      	movs	r2, #132	@ 0x84
 800127c:	0392      	lsls	r2, r2, #14
 800127e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001280:	193b      	adds	r3, r7, r4
 8001282:	2201      	movs	r2, #1
 8001284:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MINUTE_SET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001286:	193a      	adds	r2, r7, r4
 8001288:	23a0      	movs	r3, #160	@ 0xa0
 800128a:	05db      	lsls	r3, r3, #23
 800128c:	0011      	movs	r1, r2
 800128e:	0018      	movs	r0, r3
 8001290:	f001 fa36 	bl	8002700 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_Pin ALARM_SET_BUTTON_Pin ALARM_EN_BUTTON_Pin DISPLAY_BUTTON_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_Pin|ALARM_SET_BUTTON_Pin|ALARM_EN_BUTTON_Pin|DISPLAY_BUTTON_Pin;
 8001294:	0021      	movs	r1, r4
 8001296:	187b      	adds	r3, r7, r1
 8001298:	220f      	movs	r2, #15
 800129a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800129c:	187b      	adds	r3, r7, r1
 800129e:	2284      	movs	r2, #132	@ 0x84
 80012a0:	0392      	lsls	r2, r2, #14
 80012a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012a4:	187b      	adds	r3, r7, r1
 80012a6:	2201      	movs	r2, #1
 80012a8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012aa:	000c      	movs	r4, r1
 80012ac:	187b      	adds	r3, r7, r1
 80012ae:	4a1e      	ldr	r2, [pc, #120]	@ (8001328 <MX_GPIO_Init+0x1c0>)
 80012b0:	0019      	movs	r1, r3
 80012b2:	0010      	movs	r0, r2
 80012b4:	f001 fa24 	bl	8002700 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_RST_Pin */
  GPIO_InitStruct.Pin = CTOUCH_RST_Pin;
 80012b8:	0021      	movs	r1, r4
 80012ba:	187b      	adds	r3, r7, r1
 80012bc:	2280      	movs	r2, #128	@ 0x80
 80012be:	0052      	lsls	r2, r2, #1
 80012c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c2:	187b      	adds	r3, r7, r1
 80012c4:	2201      	movs	r2, #1
 80012c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	187b      	adds	r3, r7, r1
 80012ca:	2200      	movs	r2, #0
 80012cc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ce:	187b      	adds	r3, r7, r1
 80012d0:	2200      	movs	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_RST_GPIO_Port, &GPIO_InitStruct);
 80012d4:	187b      	adds	r3, r7, r1
 80012d6:	4a13      	ldr	r2, [pc, #76]	@ (8001324 <MX_GPIO_Init+0x1bc>)
 80012d8:	0019      	movs	r1, r3
 80012da:	0010      	movs	r0, r2
 80012dc:	f001 fa10 	bl	8002700 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80012e0:	2200      	movs	r2, #0
 80012e2:	2100      	movs	r1, #0
 80012e4:	2005      	movs	r0, #5
 80012e6:	f001 f9d9 	bl	800269c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80012ea:	2005      	movs	r0, #5
 80012ec:	f001 f9eb 	bl	80026c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80012f0:	2200      	movs	r2, #0
 80012f2:	2100      	movs	r1, #0
 80012f4:	2006      	movs	r0, #6
 80012f6:	f001 f9d1 	bl	800269c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80012fa:	2006      	movs	r0, #6
 80012fc:	f001 f9e3 	bl	80026c6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 8001300:	2200      	movs	r2, #0
 8001302:	2101      	movs	r1, #1
 8001304:	2007      	movs	r0, #7
 8001306:	f001 f9c9 	bl	800269c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800130a:	2007      	movs	r0, #7
 800130c:	f001 f9db 	bl	80026c6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001310:	46c0      	nop			@ (mov r8, r8)
 8001312:	46bd      	mov	sp, r7
 8001314:	b00b      	add	sp, #44	@ 0x2c
 8001316:	bd90      	pop	{r4, r7, pc}
 8001318:	40021000 	.word	0x40021000
 800131c:	00001f01 	.word	0x00001f01
 8001320:	50000800 	.word	0x50000800
 8001324:	50000400 	.word	0x50000400
 8001328:	50000c00 	.word	0x50000c00

0800132c <updateAndDisplayTime>:
/* USER CODE BEGIN 4 */

/*
 * Pulls updated time from RTC and send new time to user display
 */
HAL_StatusTypeDef updateAndDisplayTime(void) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8001332:	1dfb      	adds	r3, r7, #7
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 8001338:	4a07      	ldr	r2, [pc, #28]	@ (8001358 <updateAndDisplayTime+0x2c>)
 800133a:	4908      	ldr	r1, [pc, #32]	@ (800135c <updateAndDisplayTime+0x30>)
 800133c:	4b08      	ldr	r3, [pc, #32]	@ (8001360 <updateAndDisplayTime+0x34>)
 800133e:	0018      	movs	r0, r3
 8001340:	f7ff fb86 	bl	8000a50 <getRTCTime>
	sevSeg_updateDigits(&currTime);
 8001344:	4b05      	ldr	r3, [pc, #20]	@ (800135c <updateAndDisplayTime+0x30>)
 8001346:	0018      	movs	r0, r3
 8001348:	f000 fd86 	bl	8001e58 <sevSeg_updateDigits>

	return halRet;
 800134c:	1dfb      	adds	r3, r7, #7
 800134e:	781b      	ldrb	r3, [r3, #0]

}
 8001350:	0018      	movs	r0, r3
 8001352:	46bd      	mov	sp, r7
 8001354:	b002      	add	sp, #8
 8001356:	bd80      	pop	{r7, pc}
 8001358:	200000a8 	.word	0x200000a8
 800135c:	20000094 	.word	0x20000094
 8001360:	20000118 	.word	0x20000118

08001364 <updateAndDisplayAlarm>:
/*
 * Sends current user alarm time to user display
 * This doesn't pull from the RTC because the RTC alarm is not being used for that
 */

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 800136a:	1dfb      	adds	r3, r7, #7
 800136c:	2200      	movs	r2, #0
 800136e:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 8001370:	4b04      	ldr	r3, [pc, #16]	@ (8001384 <updateAndDisplayAlarm+0x20>)
 8001372:	0018      	movs	r0, r3
 8001374:	f000 fd70 	bl	8001e58 <sevSeg_updateDigits>

	return halRet;
 8001378:	1dfb      	adds	r3, r7, #7
 800137a:	781b      	ldrb	r3, [r3, #0]

}
 800137c:	0018      	movs	r0, r3
 800137e:	46bd      	mov	sp, r7
 8001380:	b002      	add	sp, #8
 8001382:	bd80      	pop	{r7, pc}
 8001384:	200000ac 	.word	0x200000ac

08001388 <HAL_RTC_AlarmAEventCallback>:
 * Occurs every minute increment
 *
 * Pulls alarm time from RTC, increments and sets new alarm time, and updates time.
 * Sets off user alarm if the alarm is enabled.
 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8001388:	b590      	push	{r4, r7, lr}
 800138a:	b08d      	sub	sp, #52	@ 0x34
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]

	  RTC_AlarmTypeDef sAlarm = {0};
 8001390:	2408      	movs	r4, #8
 8001392:	193b      	adds	r3, r7, r4
 8001394:	0018      	movs	r0, r3
 8001396:	2328      	movs	r3, #40	@ 0x28
 8001398:	001a      	movs	r2, r3
 800139a:	2100      	movs	r1, #0
 800139c:	f004 ffea 	bl	8006374 <memset>
	  HAL_RTC_GetAlarm(hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 80013a0:	2380      	movs	r3, #128	@ 0x80
 80013a2:	005a      	lsls	r2, r3, #1
 80013a4:	1939      	adds	r1, r7, r4
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	2300      	movs	r3, #0
 80013aa:	f003 fc95 	bl	8004cd8 <HAL_RTC_GetAlarm>


	  if(sAlarm.AlarmTime.Minutes>58) {
 80013ae:	193b      	adds	r3, r7, r4
 80013b0:	785b      	ldrb	r3, [r3, #1]
 80013b2:	2b3a      	cmp	r3, #58	@ 0x3a
 80013b4:	d903      	bls.n	80013be <HAL_RTC_AlarmAEventCallback+0x36>
		sAlarm.AlarmTime.Minutes=0;
 80013b6:	193b      	adds	r3, r7, r4
 80013b8:	2200      	movs	r2, #0
 80013ba:	705a      	strb	r2, [r3, #1]
 80013bc:	e006      	b.n	80013cc <HAL_RTC_AlarmAEventCallback+0x44>
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 80013be:	2108      	movs	r1, #8
 80013c0:	187b      	adds	r3, r7, r1
 80013c2:	785b      	ldrb	r3, [r3, #1]
 80013c4:	3301      	adds	r3, #1
 80013c6:	b2da      	uxtb	r2, r3
 80013c8:	187b      	adds	r3, r7, r1
 80013ca:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 80013cc:	46c0      	nop			@ (mov r8, r8)
 80013ce:	2308      	movs	r3, #8
 80013d0:	18f9      	adds	r1, r7, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	0018      	movs	r0, r3
 80013d8:	f003 fb3e 	bl	8004a58 <HAL_RTC_SetAlarm_IT>
 80013dc:	1e03      	subs	r3, r0, #0
 80013de:	d1f6      	bne.n	80013ce <HAL_RTC_AlarmAEventCallback+0x46>

	  updateAndDisplayTime();
 80013e0:	f7ff ffa4 	bl	800132c <updateAndDisplayTime>

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 80013e4:	4b0d      	ldr	r3, [pc, #52]	@ (800141c <HAL_RTC_AlarmAEventCallback+0x94>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d013      	beq.n	8001414 <HAL_RTC_AlarmAEventCallback+0x8c>
 80013ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <HAL_RTC_AlarmAEventCallback+0x98>)
 80013ee:	781a      	ldrb	r2, [r3, #0]
 80013f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001424 <HAL_RTC_AlarmAEventCallback+0x9c>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d10d      	bne.n	8001414 <HAL_RTC_AlarmAEventCallback+0x8c>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 80013f8:	4b09      	ldr	r3, [pc, #36]	@ (8001420 <HAL_RTC_AlarmAEventCallback+0x98>)
 80013fa:	785a      	ldrb	r2, [r3, #1]
 80013fc:	4b09      	ldr	r3, [pc, #36]	@ (8001424 <HAL_RTC_AlarmAEventCallback+0x9c>)
 80013fe:	785b      	ldrb	r3, [r3, #1]
 8001400:	429a      	cmp	r2, r3
 8001402:	d107      	bne.n	8001414 <HAL_RTC_AlarmAEventCallback+0x8c>
 8001404:	4b06      	ldr	r3, [pc, #24]	@ (8001420 <HAL_RTC_AlarmAEventCallback+0x98>)
 8001406:	78da      	ldrb	r2, [r3, #3]
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <HAL_RTC_AlarmAEventCallback+0x9c>)
 800140a:	78db      	ldrb	r3, [r3, #3]
 800140c:	429a      	cmp	r2, r3
 800140e:	d101      	bne.n	8001414 <HAL_RTC_AlarmAEventCallback+0x8c>
		  userAlarmBeep();
 8001410:	f000 f80a 	bl	8001428 <userAlarmBeep>
	  }


}
 8001414:	46c0      	nop			@ (mov r8, r8)
 8001416:	46bd      	mov	sp, r7
 8001418:	b00d      	add	sp, #52	@ 0x34
 800141a:	bd90      	pop	{r4, r7, pc}
 800141c:	20000091 	.word	0x20000091
 8001420:	200000ac 	.word	0x200000ac
 8001424:	20000094 	.word	0x20000094

08001428 <userAlarmBeep>:
 * Functionality depends on whether or not this is the first or second snooze.
 * 		First Snooze: 10-minute timer is started and alarm
 * 		              is beeped again at the end of this 10 minutes.
 * 		Second Snooze: No timer is started and silencing the alarm silences it for good.
 */
void userAlarmBeep() {
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0

	if (secondSnooze) { 		//If the user has already snoozed once,
 800142e:	4b56      	ldr	r3, [pc, #344]	@ (8001588 <userAlarmBeep+0x160>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d02d      	beq.n	8001492 <userAlarmBeep+0x6a>

			// Stop the timer and
			HAL_TIM_Base_Stop_IT(timerSnooze);
 8001436:	4b55      	ldr	r3, [pc, #340]	@ (800158c <userAlarmBeep+0x164>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	0018      	movs	r0, r3
 800143c:	f004 f84a 	bl	80054d4 <HAL_TIM_Base_Stop_IT>

			// Reset count to 0
			// only bits 0 - 15 should be changed.
			timerSnooze->Instance->CNT &= 0xFFFF0000;
 8001440:	4b52      	ldr	r3, [pc, #328]	@ (800158c <userAlarmBeep+0x164>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001448:	4b50      	ldr	r3, [pc, #320]	@ (800158c <userAlarmBeep+0x164>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	0c12      	lsrs	r2, r2, #16
 8001450:	0412      	lsls	r2, r2, #16
 8001452:	625a      	str	r2, [r3, #36]	@ 0x24

			// Reset interrupt status register
			timerSnooze->Instance->SR &= 0xFFFC;
 8001454:	4b4d      	ldr	r3, [pc, #308]	@ (800158c <userAlarmBeep+0x164>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	691a      	ldr	r2, [r3, #16]
 800145c:	4b4b      	ldr	r3, [pc, #300]	@ (800158c <userAlarmBeep+0x164>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	494b      	ldr	r1, [pc, #300]	@ (8001590 <userAlarmBeep+0x168>)
 8001464:	400a      	ands	r2, r1
 8001466:	611a      	str	r2, [r3, #16]

			// Re-write RCR with 10
			timerSnooze->Instance->RCR &= 0xFF00;
 8001468:	4b48      	ldr	r3, [pc, #288]	@ (800158c <userAlarmBeep+0x164>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001470:	4b46      	ldr	r3, [pc, #280]	@ (800158c <userAlarmBeep+0x164>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	22ff      	movs	r2, #255	@ 0xff
 8001478:	0212      	lsls	r2, r2, #8
 800147a:	400a      	ands	r2, r1
 800147c:	631a      	str	r2, [r3, #48]	@ 0x30
			timerSnooze->Instance->RCR |= timerSnooze_RCR;
 800147e:	4b43      	ldr	r3, [pc, #268]	@ (800158c <userAlarmBeep+0x164>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001486:	2164      	movs	r1, #100	@ 0x64
 8001488:	4b40      	ldr	r3, [pc, #256]	@ (800158c <userAlarmBeep+0x164>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	430a      	orrs	r2, r1
 8001490:	631a      	str	r2, [r3, #48]	@ 0x30

		}

	HAL_TIM_Base_Stop(timerDelay);
 8001492:	4b40      	ldr	r3, [pc, #256]	@ (8001594 <userAlarmBeep+0x16c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	0018      	movs	r0, r3
 8001498:	f003 ffa2 	bl	80053e0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 800149c:	4b3d      	ldr	r3, [pc, #244]	@ (8001594 <userAlarmBeep+0x16c>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	0018      	movs	r0, r3
 80014a2:	f003 ff51 	bl	8005348 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80014a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001594 <userAlarmBeep+0x16c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ae:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 80014b0:	1cfb      	adds	r3, r7, #3
 80014b2:	2200      	movs	r2, #0
 80014b4:	701a      	strb	r2, [r3, #0]

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 80014b6:	f7ff ff39 	bl	800132c <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 80014ba:	4b36      	ldr	r3, [pc, #216]	@ (8001594 <userAlarmBeep+0x16c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	4a34      	ldr	r2, [pc, #208]	@ (8001598 <userAlarmBeep+0x170>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d922      	bls.n	8001512 <userAlarmBeep+0xea>

			sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 80014cc:	1cfb      	adds	r3, r7, #3
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	4a32      	ldr	r2, [pc, #200]	@ (800159c <userAlarmBeep+0x174>)
 80014d2:	5cd3      	ldrb	r3, [r2, r3]
 80014d4:	0018      	movs	r0, r3
 80014d6:	f000 fd71 	bl	8001fbc <sevSeg_setIntensity>

			HAL_GPIO_TogglePin(buzzerPort, buzzerPin);					// Toggle Buzzer
 80014da:	4b31      	ldr	r3, [pc, #196]	@ (80015a0 <userAlarmBeep+0x178>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2280      	movs	r2, #128	@ 0x80
 80014e0:	0052      	lsls	r2, r2, #1
 80014e2:	0011      	movs	r1, r2
 80014e4:	0018      	movs	r0, r3
 80014e6:	f001 faa9 	bl	8002a3c <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 80014ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001594 <userAlarmBeep+0x16c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014f2:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 80014f4:	1cfb      	adds	r3, r7, #3
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	1e5a      	subs	r2, r3, #1
 80014fa:	4193      	sbcs	r3, r2
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2201      	movs	r2, #1
 8001500:	4053      	eors	r3, r2
 8001502:	b2db      	uxtb	r3, r3
 8001504:	001a      	movs	r2, r3
 8001506:	1cfb      	adds	r3, r7, #3
 8001508:	701a      	strb	r2, [r3, #0]
 800150a:	781a      	ldrb	r2, [r3, #0]
 800150c:	2101      	movs	r1, #1
 800150e:	400a      	ands	r2, r1
 8001510:	701a      	strb	r2, [r3, #0]

		}


		capTouch_readChannels(&capTouch);
 8001512:	4b24      	ldr	r3, [pc, #144]	@ (80015a4 <userAlarmBeep+0x17c>)
 8001514:	0018      	movs	r0, r3
 8001516:	f7ff f82d 	bl	8000574 <capTouch_readChannels>
//		HAL_StatusTypeDef halRet = capTouch_readChannels(&capTouch);
//		if(halRet != HAL_OK)
//			dispError();

	} while(capTouch.keyStat == 0x00 &&
 800151a:	4b22      	ldr	r3, [pc, #136]	@ (80015a4 <userAlarmBeep+0x17c>)
 800151c:	7c1b      	ldrb	r3, [r3, #16]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d108      	bne.n	8001534 <userAlarmBeep+0x10c>
			(HAL_GPIO_ReadPin(alarmEnableButtonPort, alarmEnableButtonPin) != GPIO_PIN_RESET));
 8001522:	4b21      	ldr	r3, [pc, #132]	@ (80015a8 <userAlarmBeep+0x180>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2204      	movs	r2, #4
 8001528:	0011      	movs	r1, r2
 800152a:	0018      	movs	r0, r3
 800152c:	f001 fa4c 	bl	80029c8 <HAL_GPIO_ReadPin>
 8001530:	1e03      	subs	r3, r0, #0
	} while(capTouch.keyStat == 0x00 &&
 8001532:	d1c0      	bne.n	80014b6 <userAlarmBeep+0x8e>

	/*
	 * Stop blinking, turn off buzzer, set 50% duty cycle, update time
	 */
	HAL_TIM_Base_Stop(timerDelay);
 8001534:	4b17      	ldr	r3, [pc, #92]	@ (8001594 <userAlarmBeep+0x16c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	0018      	movs	r0, r3
 800153a:	f003 ff51 	bl	80053e0 <HAL_TIM_Base_Stop>
	HAL_GPIO_WritePin(buzzerPort, buzzerPin, GPIO_PIN_RESET);
 800153e:	4b18      	ldr	r3, [pc, #96]	@ (80015a0 <userAlarmBeep+0x178>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	2280      	movs	r2, #128	@ 0x80
 8001544:	0051      	lsls	r1, r2, #1
 8001546:	2200      	movs	r2, #0
 8001548:	0018      	movs	r0, r3
 800154a:	f001 fa5a 	bl	8002a02 <HAL_GPIO_WritePin>
	updateAndDisplayTime();				// Update to current time and display
 800154e:	f7ff feed 	bl	800132c <updateAndDisplayTime>
	sevSeg_setIntensity(sevSeg_intensityDuty[1]);	// Toggle 0% to 50% duty cycle
 8001552:	235a      	movs	r3, #90	@ 0x5a
 8001554:	0018      	movs	r0, r3
 8001556:	f000 fd31 	bl	8001fbc <sevSeg_setIntensity>

	// If this is the first snooze,
	if(!secondSnooze) {
 800155a:	4b0b      	ldr	r3, [pc, #44]	@ (8001588 <userAlarmBeep+0x160>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	2201      	movs	r2, #1
 8001560:	4053      	eors	r3, r2
 8001562:	b2db      	uxtb	r3, r3
 8001564:	2b00      	cmp	r3, #0
 8001566:	d008      	beq.n	800157a <userAlarmBeep+0x152>

		// Start the snooze timer to trigger an interrupt after 10 minutes
		HAL_TIM_Base_Start_IT(timerSnooze);
 8001568:	4b08      	ldr	r3, [pc, #32]	@ (800158c <userAlarmBeep+0x164>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	0018      	movs	r0, r3
 800156e:	f003 ff5d 	bl	800542c <HAL_TIM_Base_Start_IT>

		// Set flag
		secondSnooze = true;
 8001572:	4b05      	ldr	r3, [pc, #20]	@ (8001588 <userAlarmBeep+0x160>)
 8001574:	2201      	movs	r2, #1
 8001576:	701a      	strb	r2, [r3, #0]
		 * in the top conditional, the secondSnooze is always true;
		 */
		secondSnooze = false;

	}
}
 8001578:	e002      	b.n	8001580 <userAlarmBeep+0x158>
		secondSnooze = false;
 800157a:	4b03      	ldr	r3, [pc, #12]	@ (8001588 <userAlarmBeep+0x160>)
 800157c:	2200      	movs	r2, #0
 800157e:	701a      	strb	r2, [r3, #0]
}
 8001580:	46c0      	nop			@ (mov r8, r8)
 8001582:	46bd      	mov	sp, r7
 8001584:	b002      	add	sp, #8
 8001586:	bd80      	pop	{r7, pc}
 8001588:	20000229 	.word	0x20000229
 800158c:	2000004c 	.word	0x2000004c
 8001590:	0000fffc 	.word	0x0000fffc
 8001594:	20000048 	.word	0x20000048
 8001598:	00007ffe 	.word	0x00007ffe
 800159c:	0800641c 	.word	0x0800641c
 80015a0:	20000014 	.word	0x20000014
 80015a4:	2000022c 	.word	0x2000022c
 80015a8:	20000000 	.word	0x20000000

080015ac <HAL_GPIO_EXTI_Falling_Callback>:
 * General Falling-Edge EXTI Callback function
 *
 * Internal conditional determines which function to call
 * based on which button was pressed.
 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 80015ac:	b590      	push	{r4, r7, lr}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	0002      	movs	r2, r0
 80015b4:	1dbb      	adds	r3, r7, #6
 80015b6:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 80015b8:	2208      	movs	r2, #8
 80015ba:	1dbb      	adds	r3, r7, #6
 80015bc:	881b      	ldrh	r3, [r3, #0]
 80015be:	4293      	cmp	r3, r2
 80015c0:	d106      	bne.n	80015d0 <HAL_GPIO_EXTI_Falling_Callback+0x24>
		halRet = displayButtonISR();
 80015c2:	230f      	movs	r3, #15
 80015c4:	18fc      	adds	r4, r7, r3
 80015c6:	f000 f851 	bl	800166c <displayButtonISR>
 80015ca:	0003      	movs	r3, r0
 80015cc:	7023      	strb	r3, [r4, #0]
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 80015ce:	e031      	b.n	8001634 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 80015d0:	2204      	movs	r2, #4
 80015d2:	1dbb      	adds	r3, r7, #6
 80015d4:	881b      	ldrh	r3, [r3, #0]
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d106      	bne.n	80015e8 <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		halRet = alarmEnableISR();
 80015da:	230f      	movs	r3, #15
 80015dc:	18fc      	adds	r4, r7, r3
 80015de:	f000 f86d 	bl	80016bc <alarmEnableISR>
 80015e2:	0003      	movs	r3, r0
 80015e4:	7023      	strb	r3, [r4, #0]
}
 80015e6:	e025      	b.n	8001634 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmSetButtonPin) {
 80015e8:	2380      	movs	r3, #128	@ 0x80
 80015ea:	021b      	lsls	r3, r3, #8
 80015ec:	1dba      	adds	r2, r7, #6
 80015ee:	8812      	ldrh	r2, [r2, #0]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d106      	bne.n	8001602 <HAL_GPIO_EXTI_Falling_Callback+0x56>
		halRet = alarmSetISR();
 80015f4:	230f      	movs	r3, #15
 80015f6:	18fc      	adds	r4, r7, r3
 80015f8:	f000 f89a 	bl	8001730 <alarmSetISR>
 80015fc:	0003      	movs	r3, r0
 80015fe:	7023      	strb	r3, [r4, #0]
}
 8001600:	e018      	b.n	8001634 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == hourSetButtonPin) {
 8001602:	2201      	movs	r2, #1
 8001604:	1dbb      	adds	r3, r7, #6
 8001606:	881b      	ldrh	r3, [r3, #0]
 8001608:	4293      	cmp	r3, r2
 800160a:	d106      	bne.n	800161a <HAL_GPIO_EXTI_Falling_Callback+0x6e>
		halRet = hourSetISR();
 800160c:	230f      	movs	r3, #15
 800160e:	18fc      	adds	r4, r7, r3
 8001610:	f000 f94a 	bl	80018a8 <hourSetISR>
 8001614:	0003      	movs	r3, r0
 8001616:	7023      	strb	r3, [r4, #0]
}
 8001618:	e00c      	b.n	8001634 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == minuteSetButtonPin) {
 800161a:	2202      	movs	r2, #2
 800161c:	1dbb      	adds	r3, r7, #6
 800161e:	881b      	ldrh	r3, [r3, #0]
 8001620:	4293      	cmp	r3, r2
 8001622:	d106      	bne.n	8001632 <HAL_GPIO_EXTI_Falling_Callback+0x86>
		halRet = minuteSetISR();
 8001624:	230f      	movs	r3, #15
 8001626:	18fc      	adds	r4, r7, r3
 8001628:	f000 f96a 	bl	8001900 <minuteSetISR>
 800162c:	0003      	movs	r3, r0
 800162e:	7023      	strb	r3, [r4, #0]
}
 8001630:	e000      	b.n	8001634 <HAL_GPIO_EXTI_Falling_Callback+0x88>
		__NOP();
 8001632:	46c0      	nop			@ (mov r8, r8)
}
 8001634:	46c0      	nop			@ (mov r8, r8)
 8001636:	46bd      	mov	sp, r7
 8001638:	b005      	add	sp, #20
 800163a:	bd90      	pop	{r4, r7, pc}

0800163c <HAL_TIM_PeriodElapsedCallback>:
 * Used for second snooze functionality
 *
 * This is entered at the end of a 10-minute snooze, at
 * which point the timer kicks back an interrupt.
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]

	if((htim == timerSnooze) && (secondSnooze == true)) {
 8001644:	4b07      	ldr	r3, [pc, #28]	@ (8001664 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	429a      	cmp	r2, r3
 800164c:	d105      	bne.n	800165a <HAL_TIM_PeriodElapsedCallback+0x1e>
 800164e:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <HAL_TIM_PeriodElapsedCallback+0x1e>

		userAlarmBeep();
 8001656:	f7ff fee7 	bl	8001428 <userAlarmBeep>

	}

}
 800165a:	46c0      	nop			@ (mov r8, r8)
 800165c:	46bd      	mov	sp, r7
 800165e:	b002      	add	sp, #8
 8001660:	bd80      	pop	{r7, pc}
 8001662:	46c0      	nop			@ (mov r8, r8)
 8001664:	2000004c 	.word	0x2000004c
 8001668:	20000229 	.word	0x20000229

0800166c <displayButtonISR>:

/*
 * Toggles through user time display brightness settings
 */
HAL_StatusTypeDef displayButtonISR(void) {
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0

	//printf("Entered display toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 8001672:	1dfb      	adds	r3, r7, #7
 8001674:	2200      	movs	r2, #0
 8001676:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 8001678:	f7ff fe58 	bl	800132c <updateAndDisplayTime>

	sevSeg_setIntensity(sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 800167c:	4b0d      	ldr	r3, [pc, #52]	@ (80016b4 <displayButtonISR+0x48>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	001a      	movs	r2, r3
 8001682:	4b0d      	ldr	r3, [pc, #52]	@ (80016b8 <displayButtonISR+0x4c>)
 8001684:	5c9b      	ldrb	r3, [r3, r2]
 8001686:	0018      	movs	r0, r3
 8001688:	f000 fc98 	bl	8001fbc <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 800168c:	4b09      	ldr	r3, [pc, #36]	@ (80016b4 <displayButtonISR+0x48>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d903      	bls.n	800169c <displayButtonISR+0x30>
		displayToggle = 0;
 8001694:	4b07      	ldr	r3, [pc, #28]	@ (80016b4 <displayButtonISR+0x48>)
 8001696:	2200      	movs	r2, #0
 8001698:	701a      	strb	r2, [r3, #0]
 800169a:	e005      	b.n	80016a8 <displayButtonISR+0x3c>
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
	} else {
		displayToggle++;
 800169c:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <displayButtonISR+0x48>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	3301      	adds	r3, #1
 80016a2:	b2da      	uxtb	r2, r3
 80016a4:	4b03      	ldr	r3, [pc, #12]	@ (80016b4 <displayButtonISR+0x48>)
 80016a6:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 80016a8:	1dfb      	adds	r3, r7, #7
 80016aa:	781b      	ldrb	r3, [r3, #0]

}
 80016ac:	0018      	movs	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b002      	add	sp, #8
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20000090 	.word	0x20000090
 80016b8:	0800641c 	.word	0x0800641c

080016bc <alarmEnableISR>:

/*
 * Toggles user alarm enable bool and alarm enable LED.
 */
HAL_StatusTypeDef alarmEnableISR(void) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0

	//printf("Entered alarm toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 80016c2:	1dfb      	adds	r3, r7, #7
 80016c4:	2200      	movs	r2, #0
 80016c6:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 80016c8:	4b16      	ldr	r3, [pc, #88]	@ (8001724 <alarmEnableISR+0x68>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2201      	movs	r2, #1
 80016ce:	4053      	eors	r3, r2
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d00b      	beq.n	80016ee <alarmEnableISR+0x32>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);			// Turn on alarm LED
 80016d6:	4b14      	ldr	r3, [pc, #80]	@ (8001728 <alarmEnableISR+0x6c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2280      	movs	r2, #128	@ 0x80
 80016dc:	0151      	lsls	r1, r2, #5
 80016de:	2201      	movs	r2, #1
 80016e0:	0018      	movs	r0, r3
 80016e2:	f001 f98e 	bl	8002a02 <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 80016e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001724 <alarmEnableISR+0x68>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	701a      	strb	r2, [r3, #0]
 80016ec:	e010      	b.n	8001710 <alarmEnableISR+0x54>

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 80016ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001724 <alarmEnableISR+0x68>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d00b      	beq.n	800170e <alarmEnableISR+0x52>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_RESET);			// Turn off alarm LED
 80016f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <alarmEnableISR+0x6c>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2280      	movs	r2, #128	@ 0x80
 80016fc:	0151      	lsls	r1, r2, #5
 80016fe:	2200      	movs	r2, #0
 8001700:	0018      	movs	r0, r3
 8001702:	f001 f97e 	bl	8002a02 <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 8001706:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <alarmEnableISR+0x68>)
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
 800170c:	e000      	b.n	8001710 <alarmEnableISR+0x54>
	}
	else {
		__NOP();							//Code should never reach here.
 800170e:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset snooze time
	secondSnooze = false;
 8001710:	4b06      	ldr	r3, [pc, #24]	@ (800172c <alarmEnableISR+0x70>)
 8001712:	2200      	movs	r2, #0
 8001714:	701a      	strb	r2, [r3, #0]

	return halRet;
 8001716:	1dfb      	adds	r3, r7, #7
 8001718:	781b      	ldrb	r3, [r3, #0]

}
 800171a:	0018      	movs	r0, r3
 800171c:	46bd      	mov	sp, r7
 800171e:	b002      	add	sp, #8
 8001720:	bd80      	pop	{r7, pc}
 8001722:	46c0      	nop			@ (mov r8, r8)
 8001724:	20000091 	.word	0x20000091
 8001728:	20000010 	.word	0x20000010
 800172c:	20000229 	.word	0x20000229

08001730 <alarmSetISR>:
 * Delays for 3 seconds, checks if alarm set button is still pressed.
 * If it is, allow user to set the new alarm time
 * and blink display to indicate this
 *
 */
HAL_StatusTypeDef alarmSetISR(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8001736:	1c7b      	adds	r3, r7, #1
 8001738:	2200      	movs	r2, #0
 800173a:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for 3 seconds to see if alarm set button is still pressed
	 */

	// Delay for 3 * 1s intervals
	for(uint8_t i = 0; i < 3; i++) {
 800173c:	1dfb      	adds	r3, r7, #7
 800173e:	2200      	movs	r2, #0
 8001740:	701a      	strb	r2, [r3, #0]
 8001742:	e01a      	b.n	800177a <alarmSetISR+0x4a>

		HAL_TIM_Base_Stop(timerDelay);
 8001744:	4b53      	ldr	r3, [pc, #332]	@ (8001894 <alarmSetISR+0x164>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	0018      	movs	r0, r3
 800174a:	f003 fe49 	bl	80053e0 <HAL_TIM_Base_Stop>
		timerDelay->Instance->CNT = 0;						// Reset timer base
 800174e:	4b51      	ldr	r3, [pc, #324]	@ (8001894 <alarmSetISR+0x164>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2200      	movs	r2, #0
 8001756:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8001758:	4b4e      	ldr	r3, [pc, #312]	@ (8001894 <alarmSetISR+0x164>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	0018      	movs	r0, r3
 800175e:	f003 fdf3 	bl	8005348 <HAL_TIM_Base_Start>
	//	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to

		do {

		} while(__HAL_TIM_GET_COUNTER(timerDelay) < (65535));
 8001762:	4b4c      	ldr	r3, [pc, #304]	@ (8001894 <alarmSetISR+0x164>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800176a:	4a4b      	ldr	r2, [pc, #300]	@ (8001898 <alarmSetISR+0x168>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d9f8      	bls.n	8001762 <alarmSetISR+0x32>
	for(uint8_t i = 0; i < 3; i++) {
 8001770:	1dfb      	adds	r3, r7, #7
 8001772:	781a      	ldrb	r2, [r3, #0]
 8001774:	1dfb      	adds	r3, r7, #7
 8001776:	3201      	adds	r2, #1
 8001778:	701a      	strb	r2, [r3, #0]
 800177a:	1dfb      	adds	r3, r7, #7
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	2b02      	cmp	r3, #2
 8001780:	d9e0      	bls.n	8001744 <alarmSetISR+0x14>
	}

	// If button is still pressed, we are in alarm set mode.
	if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 8001782:	4b46      	ldr	r3, [pc, #280]	@ (800189c <alarmSetISR+0x16c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2280      	movs	r2, #128	@ 0x80
 8001788:	0212      	lsls	r2, r2, #8
 800178a:	0011      	movs	r1, r2
 800178c:	0018      	movs	r0, r3
 800178e:	f001 f91b 	bl	80029c8 <HAL_GPIO_ReadPin>
 8001792:	1e03      	subs	r3, r0, #0
 8001794:	d102      	bne.n	800179c <alarmSetISR+0x6c>
		alarmSetMode = true;
 8001796:	4b42      	ldr	r3, [pc, #264]	@ (80018a0 <alarmSetISR+0x170>)
 8001798:	2201      	movs	r2, #1
 800179a:	701a      	strb	r2, [r3, #0]
	 * alarm set process until the button is pressed again
	 */


	// Reset Timer
	HAL_TIM_Base_Stop(timerDelay);
 800179c:	4b3d      	ldr	r3, [pc, #244]	@ (8001894 <alarmSetISR+0x164>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	0018      	movs	r0, r3
 80017a2:	f003 fe1d 	bl	80053e0 <HAL_TIM_Base_Stop>
	timerDelay->Instance->CNT = 0;
 80017a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001894 <alarmSetISR+0x164>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2200      	movs	r2, #0
 80017ae:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 80017b0:	4b38      	ldr	r3, [pc, #224]	@ (8001894 <alarmSetISR+0x164>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	0018      	movs	r0, r3
 80017b6:	f003 fdc7 	bl	8005348 <HAL_TIM_Base_Start>
	uint16_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80017ba:	4b36      	ldr	r3, [pc, #216]	@ (8001894 <alarmSetISR+0x164>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017c2:	1d3b      	adds	r3, r7, #4
 80017c4:	801a      	strh	r2, [r3, #0]

	bool alarmSetButtonReset = false;
 80017c6:	1cfb      	adds	r3, r7, #3
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {
 80017cc:	4b34      	ldr	r3, [pc, #208]	@ (80018a0 <alarmSetISR+0x170>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d055      	beq.n	8001880 <alarmSetISR+0x150>

		bool displayBlink = false;
 80017d4:	1cbb      	adds	r3, r7, #2
 80017d6:	2200      	movs	r2, #0
 80017d8:	701a      	strb	r2, [r3, #0]

		do {											// while the alarm set button is not held down, blink display.

			// Check to make sure the user has released the set button from the initial hold
			if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_SET) {
 80017da:	4b30      	ldr	r3, [pc, #192]	@ (800189c <alarmSetISR+0x16c>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2280      	movs	r2, #128	@ 0x80
 80017e0:	0212      	lsls	r2, r2, #8
 80017e2:	0011      	movs	r1, r2
 80017e4:	0018      	movs	r0, r3
 80017e6:	f001 f8ef 	bl	80029c8 <HAL_GPIO_ReadPin>
 80017ea:	0003      	movs	r3, r0
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d102      	bne.n	80017f6 <alarmSetISR+0xc6>
				alarmSetButtonReset = true;
 80017f0:	1cfb      	adds	r3, r7, #3
 80017f2:	2201      	movs	r2, #1
 80017f4:	701a      	strb	r2, [r3, #0]
			}

			updateAndDisplayAlarm();
 80017f6:	f7ff fdb5 	bl	8001364 <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 80017fa:	4b26      	ldr	r3, [pc, #152]	@ (8001894 <alarmSetISR+0x164>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001802:	1d3b      	adds	r3, r7, #4
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	1ad2      	subs	r2, r2, r3
 8001808:	2380      	movs	r3, #128	@ 0x80
 800180a:	021b      	lsls	r3, r3, #8
 800180c:	429a      	cmp	r2, r3
 800180e:	d31b      	bcc.n	8001848 <alarmSetISR+0x118>

				sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 8001810:	1cbb      	adds	r3, r7, #2
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	4a23      	ldr	r2, [pc, #140]	@ (80018a4 <alarmSetISR+0x174>)
 8001816:	5cd3      	ldrb	r3, [r2, r3]
 8001818:	0018      	movs	r0, r3
 800181a:	f000 fbcf 	bl	8001fbc <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 800181e:	4b1d      	ldr	r3, [pc, #116]	@ (8001894 <alarmSetISR+0x164>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001826:	1d3b      	adds	r3, r7, #4
 8001828:	801a      	strh	r2, [r3, #0]
				displayBlink = !displayBlink;
 800182a:	1cbb      	adds	r3, r7, #2
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	1e5a      	subs	r2, r3, #1
 8001830:	4193      	sbcs	r3, r2
 8001832:	b2db      	uxtb	r3, r3
 8001834:	2201      	movs	r2, #1
 8001836:	4053      	eors	r3, r2
 8001838:	b2db      	uxtb	r3, r3
 800183a:	001a      	movs	r2, r3
 800183c:	1cbb      	adds	r3, r7, #2
 800183e:	701a      	strb	r2, [r3, #0]
 8001840:	781a      	ldrb	r2, [r3, #0]
 8001842:	2101      	movs	r1, #1
 8001844:	400a      	ands	r2, r1
 8001846:	701a      	strb	r2, [r3, #0]

			}

		}while((HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET)
 8001848:	4b14      	ldr	r3, [pc, #80]	@ (800189c <alarmSetISR+0x16c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2280      	movs	r2, #128	@ 0x80
 800184e:	0212      	lsls	r2, r2, #8
 8001850:	0011      	movs	r1, r2
 8001852:	0018      	movs	r0, r3
 8001854:	f001 f8b8 	bl	80029c8 <HAL_GPIO_ReadPin>
 8001858:	1e03      	subs	r3, r0, #0
				|| !alarmSetButtonReset);
 800185a:	d1be      	bne.n	80017da <alarmSetISR+0xaa>
 800185c:	1cfb      	adds	r3, r7, #3
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2201      	movs	r2, #1
 8001862:	4053      	eors	r3, r2
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1b7      	bne.n	80017da <alarmSetISR+0xaa>

		sevSeg_setIntensity(sevSeg_intensityDuty[1]);			// Turn display back to 50% intensity
 800186a:	235a      	movs	r3, #90	@ 0x5a
 800186c:	0018      	movs	r0, r3
 800186e:	f000 fba5 	bl	8001fbc <sevSeg_setIntensity>

		HAL_TIM_Base_Stop(timerDelay);
 8001872:	4b08      	ldr	r3, [pc, #32]	@ (8001894 <alarmSetISR+0x164>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	0018      	movs	r0, r3
 8001878:	f003 fdb2 	bl	80053e0 <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 800187c:	f7ff fd56 	bl	800132c <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 8001880:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <alarmSetISR+0x170>)
 8001882:	2200      	movs	r2, #0
 8001884:	701a      	strb	r2, [r3, #0]

	//printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	return halRet;
 8001886:	1c7b      	adds	r3, r7, #1
 8001888:	781b      	ldrb	r3, [r3, #0]

}
 800188a:	0018      	movs	r0, r3
 800188c:	46bd      	mov	sp, r7
 800188e:	b002      	add	sp, #8
 8001890:	bd80      	pop	{r7, pc}
 8001892:	46c0      	nop			@ (mov r8, r8)
 8001894:	20000048 	.word	0x20000048
 8001898:	0000fffe 	.word	0x0000fffe
 800189c:	20000004 	.word	0x20000004
 80018a0:	20000228 	.word	0x20000228
 80018a4:	0800641c 	.word	0x0800641c

080018a8 <hourSetISR>:

/*
 * Increment either user alarm hour value or RTC hour value
 */
HAL_StatusTypeDef hourSetISR(void) {
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0


	HAL_StatusTypeDef halRet = HAL_OK;
 80018ae:	1dfb      	adds	r3, r7, #7
 80018b0:	2200      	movs	r2, #0
 80018b2:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80018b4:	4b0e      	ldr	r3, [pc, #56]	@ (80018f0 <hourSetISR+0x48>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d002      	beq.n	80018c2 <hourSetISR+0x1a>

		alarmHourInc();
 80018bc:	f000 f872 	bl	80019a4 <alarmHourInc>
 80018c0:	e00f      	b.n	80018e2 <hourSetISR+0x3a>

	}
	else {									// Otherwise, change current time hour.

		currHourInc();
 80018c2:	f000 f89f 	bl	8001a04 <currHourInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 80018c6:	490b      	ldr	r1, [pc, #44]	@ (80018f4 <hourSetISR+0x4c>)
 80018c8:	4b0b      	ldr	r3, [pc, #44]	@ (80018f8 <hourSetISR+0x50>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	0018      	movs	r0, r3
 80018ce:	f002 fedf 	bl	8004690 <HAL_RTC_SetTime>


		updateAndDisplayTime();
 80018d2:	f7ff fd2b 	bl	800132c <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 80018d6:	4a09      	ldr	r2, [pc, #36]	@ (80018fc <hourSetISR+0x54>)
 80018d8:	4906      	ldr	r1, [pc, #24]	@ (80018f4 <hourSetISR+0x4c>)
 80018da:	4b07      	ldr	r3, [pc, #28]	@ (80018f8 <hourSetISR+0x50>)
 80018dc:	0018      	movs	r0, r3
 80018de:	f7ff f8b7 	bl	8000a50 <getRTCTime>

		//printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 80018e2:	1dfb      	adds	r3, r7, #7
 80018e4:	781b      	ldrb	r3, [r3, #0]

}
 80018e6:	0018      	movs	r0, r3
 80018e8:	46bd      	mov	sp, r7
 80018ea:	b002      	add	sp, #8
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	46c0      	nop			@ (mov r8, r8)
 80018f0:	20000228 	.word	0x20000228
 80018f4:	20000094 	.word	0x20000094
 80018f8:	20000118 	.word	0x20000118
 80018fc:	200000a8 	.word	0x200000a8

08001900 <minuteSetISR>:

/*
 * Increment either user alarm minute value or RTC minute value
 */
HAL_StatusTypeDef minuteSetISR(void) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b08c      	sub	sp, #48	@ 0x30
 8001904:	af00      	add	r7, sp, #0


	HAL_StatusTypeDef halRet = HAL_OK;
 8001906:	232f      	movs	r3, #47	@ 0x2f
 8001908:	18fb      	adds	r3, r7, r3
 800190a:	2200      	movs	r2, #0
 800190c:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 800190e:	4b21      	ldr	r3, [pc, #132]	@ (8001994 <minuteSetISR+0x94>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d002      	beq.n	800191c <minuteSetISR+0x1c>

		alarmMinuteInc();
 8001916:	f000 f8b5 	bl	8001a84 <alarmMinuteInc>
 800191a:	e034      	b.n	8001986 <minuteSetISR+0x86>

	}
	else {									// Otherwise, change current time hour.

		currMinuteInc();
 800191c:	f000 f8d0 	bl	8001ac0 <currMinuteInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 8001920:	491d      	ldr	r1, [pc, #116]	@ (8001998 <minuteSetISR+0x98>)
 8001922:	4b1e      	ldr	r3, [pc, #120]	@ (800199c <minuteSetISR+0x9c>)
 8001924:	2200      	movs	r2, #0
 8001926:	0018      	movs	r0, r3
 8001928:	f002 feb2 	bl	8004690 <HAL_RTC_SetTime>

		/*
		 * Change internal RTC alarm to keep it triggering
		 */

		RTC_AlarmTypeDef sAlarm = {0};
 800192c:	1d3b      	adds	r3, r7, #4
 800192e:	0018      	movs	r0, r3
 8001930:	2328      	movs	r3, #40	@ 0x28
 8001932:	001a      	movs	r2, r3
 8001934:	2100      	movs	r1, #0
 8001936:	f004 fd1d 	bl	8006374 <memset>
		HAL_RTC_GetAlarm(&hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 800193a:	2380      	movs	r3, #128	@ 0x80
 800193c:	005a      	lsls	r2, r3, #1
 800193e:	1d39      	adds	r1, r7, #4
 8001940:	4816      	ldr	r0, [pc, #88]	@ (800199c <minuteSetISR+0x9c>)
 8001942:	2300      	movs	r3, #0
 8001944:	f003 f9c8 	bl	8004cd8 <HAL_RTC_GetAlarm>

		if(sAlarm.AlarmTime.Minutes>58) {
 8001948:	1d3b      	adds	r3, r7, #4
 800194a:	785b      	ldrb	r3, [r3, #1]
 800194c:	2b3a      	cmp	r3, #58	@ 0x3a
 800194e:	d903      	bls.n	8001958 <minuteSetISR+0x58>
			sAlarm.AlarmTime.Minutes=0;
 8001950:	1d3b      	adds	r3, r7, #4
 8001952:	2200      	movs	r2, #0
 8001954:	705a      	strb	r2, [r3, #1]
 8001956:	e005      	b.n	8001964 <minuteSetISR+0x64>
			//printf("Reset alarm time\n\r");
		} else {
			sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 8001958:	1d3b      	adds	r3, r7, #4
 800195a:	785b      	ldrb	r3, [r3, #1]
 800195c:	3301      	adds	r3, #1
 800195e:	b2da      	uxtb	r2, r3
 8001960:	1d3b      	adds	r3, r7, #4
 8001962:	705a      	strb	r2, [r3, #1]
		}
		while(HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 8001964:	46c0      	nop			@ (mov r8, r8)
 8001966:	1d39      	adds	r1, r7, #4
 8001968:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <minuteSetISR+0x9c>)
 800196a:	2200      	movs	r2, #0
 800196c:	0018      	movs	r0, r3
 800196e:	f003 f873 	bl	8004a58 <HAL_RTC_SetAlarm_IT>
 8001972:	1e03      	subs	r3, r0, #0
 8001974:	d1f7      	bne.n	8001966 <minuteSetISR+0x66>


		updateAndDisplayTime();
 8001976:	f7ff fcd9 	bl	800132c <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 800197a:	4a09      	ldr	r2, [pc, #36]	@ (80019a0 <minuteSetISR+0xa0>)
 800197c:	4906      	ldr	r1, [pc, #24]	@ (8001998 <minuteSetISR+0x98>)
 800197e:	4b07      	ldr	r3, [pc, #28]	@ (800199c <minuteSetISR+0x9c>)
 8001980:	0018      	movs	r0, r3
 8001982:	f7ff f865 	bl	8000a50 <getRTCTime>
		//printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}


	return halRet;
 8001986:	232f      	movs	r3, #47	@ 0x2f
 8001988:	18fb      	adds	r3, r7, r3
 800198a:	781b      	ldrb	r3, [r3, #0]
}
 800198c:	0018      	movs	r0, r3
 800198e:	46bd      	mov	sp, r7
 8001990:	b00c      	add	sp, #48	@ 0x30
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000228 	.word	0x20000228
 8001998:	20000094 	.word	0x20000094
 800199c:	20000118 	.word	0x20000118
 80019a0:	200000a8 	.word	0x200000a8

080019a4 <alarmHourInc>:

/*
 * Increment user alarm time hour
 */
void alarmHourInc(void) {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0

	if(userAlarmTime.Hours >= 12) {
 80019a8:	4b15      	ldr	r3, [pc, #84]	@ (8001a00 <alarmHourInc+0x5c>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	2b0b      	cmp	r3, #11
 80019ae:	d903      	bls.n	80019b8 <alarmHourInc+0x14>
		userAlarmTime.Hours = 1;
 80019b0:	4b13      	ldr	r3, [pc, #76]	@ (8001a00 <alarmHourInc+0x5c>)
 80019b2:	2201      	movs	r2, #1
 80019b4:	701a      	strb	r2, [r3, #0]
 80019b6:	e01e      	b.n	80019f6 <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours == 11) {
 80019b8:	4b11      	ldr	r3, [pc, #68]	@ (8001a00 <alarmHourInc+0x5c>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b0b      	cmp	r3, #11
 80019be:	d10e      	bne.n	80019de <alarmHourInc+0x3a>
		if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 80019c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a00 <alarmHourInc+0x5c>)
 80019c2:	78db      	ldrb	r3, [r3, #3]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d103      	bne.n	80019d0 <alarmHourInc+0x2c>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80019c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001a00 <alarmHourInc+0x5c>)
 80019ca:	2201      	movs	r2, #1
 80019cc:	70da      	strb	r2, [r3, #3]
 80019ce:	e002      	b.n	80019d6 <alarmHourInc+0x32>
		}
		else {
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80019d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a00 <alarmHourInc+0x5c>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	70da      	strb	r2, [r3, #3]
		}
		userAlarmTime.Hours = 12;
 80019d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001a00 <alarmHourInc+0x5c>)
 80019d8:	220c      	movs	r2, #12
 80019da:	701a      	strb	r2, [r3, #0]
 80019dc:	e00b      	b.n	80019f6 <alarmHourInc+0x52>
	}
	else if(userAlarmTime.Hours < 11) {
 80019de:	4b08      	ldr	r3, [pc, #32]	@ (8001a00 <alarmHourInc+0x5c>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b0a      	cmp	r3, #10
 80019e4:	d806      	bhi.n	80019f4 <alarmHourInc+0x50>
		userAlarmTime.Hours = userAlarmTime.Hours + 1;
 80019e6:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <alarmHourInc+0x5c>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	3301      	adds	r3, #1
 80019ec:	b2da      	uxtb	r2, r3
 80019ee:	4b04      	ldr	r3, [pc, #16]	@ (8001a00 <alarmHourInc+0x5c>)
 80019f0:	701a      	strb	r2, [r3, #0]
 80019f2:	e000      	b.n	80019f6 <alarmHourInc+0x52>
	}
	else {
		__NOP();
 80019f4:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 80019f6:	f000 f8df 	bl	8001bb8 <updateRTCBackupReg>

}
 80019fa:	46c0      	nop			@ (mov r8, r8)
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	200000ac 	.word	0x200000ac

08001a04 <currHourInc>:

/*
 * Increment current time hour
 */
void currHourInc(void) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8001a08:	4a1a      	ldr	r2, [pc, #104]	@ (8001a74 <currHourInc+0x70>)
 8001a0a:	491b      	ldr	r1, [pc, #108]	@ (8001a78 <currHourInc+0x74>)
 8001a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a7c <currHourInc+0x78>)
 8001a0e:	0018      	movs	r0, r3
 8001a10:	f7ff f81e 	bl	8000a50 <getRTCTime>

	if(currTime.Hours >= 12) {
 8001a14:	4b18      	ldr	r3, [pc, #96]	@ (8001a78 <currHourInc+0x74>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b0b      	cmp	r3, #11
 8001a1a:	d903      	bls.n	8001a24 <currHourInc+0x20>
		currTime.Hours = 1;
 8001a1c:	4b16      	ldr	r3, [pc, #88]	@ (8001a78 <currHourInc+0x74>)
 8001a1e:	2201      	movs	r2, #1
 8001a20:	701a      	strb	r2, [r3, #0]
 8001a22:	e01e      	b.n	8001a62 <currHourInc+0x5e>
	}
	else if(currTime.Hours == 11) {
 8001a24:	4b14      	ldr	r3, [pc, #80]	@ (8001a78 <currHourInc+0x74>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	2b0b      	cmp	r3, #11
 8001a2a:	d10e      	bne.n	8001a4a <currHourInc+0x46>
		if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001a2c:	4b12      	ldr	r3, [pc, #72]	@ (8001a78 <currHourInc+0x74>)
 8001a2e:	78db      	ldrb	r3, [r3, #3]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d103      	bne.n	8001a3c <currHourInc+0x38>
			currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001a34:	4b10      	ldr	r3, [pc, #64]	@ (8001a78 <currHourInc+0x74>)
 8001a36:	2201      	movs	r2, #1
 8001a38:	70da      	strb	r2, [r3, #3]
 8001a3a:	e002      	b.n	8001a42 <currHourInc+0x3e>
		}
		else {
			currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a78 <currHourInc+0x74>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	70da      	strb	r2, [r3, #3]
		}
		currTime.Hours = 12;
 8001a42:	4b0d      	ldr	r3, [pc, #52]	@ (8001a78 <currHourInc+0x74>)
 8001a44:	220c      	movs	r2, #12
 8001a46:	701a      	strb	r2, [r3, #0]
 8001a48:	e00b      	b.n	8001a62 <currHourInc+0x5e>
	}
	else if(userAlarmTime.Hours < 11) {
 8001a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a80 <currHourInc+0x7c>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b0a      	cmp	r3, #10
 8001a50:	d806      	bhi.n	8001a60 <currHourInc+0x5c>
		currTime.Hours = currTime.Hours + 1;
 8001a52:	4b09      	ldr	r3, [pc, #36]	@ (8001a78 <currHourInc+0x74>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	3301      	adds	r3, #1
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	4b07      	ldr	r3, [pc, #28]	@ (8001a78 <currHourInc+0x74>)
 8001a5c:	701a      	strb	r2, [r3, #0]
 8001a5e:	e000      	b.n	8001a62 <currHourInc+0x5e>
	}
	else {
		__NOP();
 8001a60:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 8001a62:	4b05      	ldr	r3, [pc, #20]	@ (8001a78 <currHourInc+0x74>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 8001a68:	4b03      	ldr	r3, [pc, #12]	@ (8001a78 <currHourInc+0x74>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	609a      	str	r2, [r3, #8]

}
 8001a6e:	46c0      	nop			@ (mov r8, r8)
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200000a8 	.word	0x200000a8
 8001a78:	20000094 	.word	0x20000094
 8001a7c:	20000118 	.word	0x20000118
 8001a80:	200000ac 	.word	0x200000ac

08001a84 <alarmMinuteInc>:

/*
 * Increment User alarm time minute
 */
void alarmMinuteInc(void) {
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0

	if(userAlarmTime.Minutes >= 59) {
 8001a88:	4b0c      	ldr	r3, [pc, #48]	@ (8001abc <alarmMinuteInc+0x38>)
 8001a8a:	785b      	ldrb	r3, [r3, #1]
 8001a8c:	2b3a      	cmp	r3, #58	@ 0x3a
 8001a8e:	d903      	bls.n	8001a98 <alarmMinuteInc+0x14>
		/*
		 * The below function call is the old version in which
		 * the hour will increment when the minutes roll over.
		 */
		//alarmHourInc();
		userAlarmTime.Minutes = 0;
 8001a90:	4b0a      	ldr	r3, [pc, #40]	@ (8001abc <alarmMinuteInc+0x38>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	705a      	strb	r2, [r3, #1]
 8001a96:	e00b      	b.n	8001ab0 <alarmMinuteInc+0x2c>
	}
	else if(userAlarmTime.Minutes < 59) {
 8001a98:	4b08      	ldr	r3, [pc, #32]	@ (8001abc <alarmMinuteInc+0x38>)
 8001a9a:	785b      	ldrb	r3, [r3, #1]
 8001a9c:	2b3a      	cmp	r3, #58	@ 0x3a
 8001a9e:	d806      	bhi.n	8001aae <alarmMinuteInc+0x2a>
		userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 8001aa0:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <alarmMinuteInc+0x38>)
 8001aa2:	785b      	ldrb	r3, [r3, #1]
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	4b04      	ldr	r3, [pc, #16]	@ (8001abc <alarmMinuteInc+0x38>)
 8001aaa:	705a      	strb	r2, [r3, #1]
 8001aac:	e000      	b.n	8001ab0 <alarmMinuteInc+0x2c>
	}
	else {
		__NOP();
 8001aae:	46c0      	nop			@ (mov r8, r8)
	}

	// Update RTC backup registers with new user alarm time
	updateRTCBackupReg();
 8001ab0:	f000 f882 	bl	8001bb8 <updateRTCBackupReg>

}
 8001ab4:	46c0      	nop			@ (mov r8, r8)
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	46c0      	nop			@ (mov r8, r8)
 8001abc:	200000ac 	.word	0x200000ac

08001ac0 <currMinuteInc>:

/*
 * Increment current time minute
 */
void currMinuteInc(void) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8001ac4:	4a11      	ldr	r2, [pc, #68]	@ (8001b0c <currMinuteInc+0x4c>)
 8001ac6:	4912      	ldr	r1, [pc, #72]	@ (8001b10 <currMinuteInc+0x50>)
 8001ac8:	4b12      	ldr	r3, [pc, #72]	@ (8001b14 <currMinuteInc+0x54>)
 8001aca:	0018      	movs	r0, r3
 8001acc:	f7fe ffc0 	bl	8000a50 <getRTCTime>

	if(currTime.Minutes >= 59) {
 8001ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b10 <currMinuteInc+0x50>)
 8001ad2:	785b      	ldrb	r3, [r3, #1]
 8001ad4:	2b3a      	cmp	r3, #58	@ 0x3a
 8001ad6:	d903      	bls.n	8001ae0 <currMinuteInc+0x20>
		 * The below function call is the old version in which
		 * the hour will increment when the minutes roll over.
		 */
		// currHourInc();

		currTime.Minutes = 0;
 8001ad8:	4b0d      	ldr	r3, [pc, #52]	@ (8001b10 <currMinuteInc+0x50>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	705a      	strb	r2, [r3, #1]
 8001ade:	e00b      	b.n	8001af8 <currMinuteInc+0x38>
	}
	else if(currTime.Minutes < 59) {
 8001ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8001b10 <currMinuteInc+0x50>)
 8001ae2:	785b      	ldrb	r3, [r3, #1]
 8001ae4:	2b3a      	cmp	r3, #58	@ 0x3a
 8001ae6:	d806      	bhi.n	8001af6 <currMinuteInc+0x36>
		currTime.Minutes = currTime.Minutes + 1;
 8001ae8:	4b09      	ldr	r3, [pc, #36]	@ (8001b10 <currMinuteInc+0x50>)
 8001aea:	785b      	ldrb	r3, [r3, #1]
 8001aec:	3301      	adds	r3, #1
 8001aee:	b2da      	uxtb	r2, r3
 8001af0:	4b07      	ldr	r3, [pc, #28]	@ (8001b10 <currMinuteInc+0x50>)
 8001af2:	705a      	strb	r2, [r3, #1]
 8001af4:	e000      	b.n	8001af8 <currMinuteInc+0x38>
	}
	else {
		__NOP();
 8001af6:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 8001af8:	4b05      	ldr	r3, [pc, #20]	@ (8001b10 <currMinuteInc+0x50>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 8001afe:	4b04      	ldr	r3, [pc, #16]	@ (8001b10 <currMinuteInc+0x50>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]

}
 8001b04:	46c0      	nop			@ (mov r8, r8)
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	46c0      	nop			@ (mov r8, r8)
 8001b0c:	200000a8 	.word	0x200000a8
 8001b10:	20000094 	.word	0x20000094
 8001b14:	20000118 	.word	0x20000118

08001b18 <dispFault>:

/*
 * Displays a non-critical fault to indicate reduced functionality
 */
void dispFault(void) {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_SET);
 8001b1c:	4b04      	ldr	r3, [pc, #16]	@ (8001b30 <dispFault+0x18>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2101      	movs	r1, #1
 8001b22:	2201      	movs	r2, #1
 8001b24:	0018      	movs	r0, r3
 8001b26:	f000 ff6c 	bl	8002a02 <HAL_GPIO_WritePin>
}
 8001b2a:	46c0      	nop			@ (mov r8, r8)
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	2000002c 	.word	0x2000002c

08001b34 <dispFailure>:

/*
 * Displays a critical failure and ceases all operations
 */
void dispFailure(void) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 8001b3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001bac <dispFailure+0x78>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	0018      	movs	r0, r3
 8001b40:	f003 fc4e 	bl	80053e0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001b44:	4b19      	ldr	r3, [pc, #100]	@ (8001bac <dispFailure+0x78>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	0018      	movs	r0, r3
 8001b4a:	f003 fbfd 	bl	8005348 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001b4e:	4b17      	ldr	r3, [pc, #92]	@ (8001bac <dispFailure+0x78>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b56:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8001b58:	1cfb      	adds	r3, r7, #3
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	701a      	strb	r2, [r3, #0]


	do {

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 8001b5e:	4b13      	ldr	r3, [pc, #76]	@ (8001bac <dispFailure+0x78>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	4a11      	ldr	r2, [pc, #68]	@ (8001bb0 <dispFailure+0x7c>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d9f6      	bls.n	8001b5e <dispFailure+0x2a>

			HAL_GPIO_TogglePin(alarmLEDPort, alarmLEDPin);
 8001b70:	4b10      	ldr	r3, [pc, #64]	@ (8001bb4 <dispFailure+0x80>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2280      	movs	r2, #128	@ 0x80
 8001b76:	0152      	lsls	r2, r2, #5
 8001b78:	0011      	movs	r1, r2
 8001b7a:	0018      	movs	r0, r3
 8001b7c:	f000 ff5e 	bl	8002a3c <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 8001b80:	4b0a      	ldr	r3, [pc, #40]	@ (8001bac <dispFailure+0x78>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b88:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8001b8a:	1cfb      	adds	r3, r7, #3
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	1e5a      	subs	r2, r3, #1
 8001b90:	4193      	sbcs	r3, r2
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2201      	movs	r2, #1
 8001b96:	4053      	eors	r3, r2
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	001a      	movs	r2, r3
 8001b9c:	1cfb      	adds	r3, r7, #3
 8001b9e:	701a      	strb	r2, [r3, #0]
 8001ba0:	781a      	ldrb	r2, [r3, #0]
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	400a      	ands	r2, r1
 8001ba6:	701a      	strb	r2, [r3, #0]
		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 8001ba8:	e7d9      	b.n	8001b5e <dispFailure+0x2a>
 8001baa:	46c0      	nop			@ (mov r8, r8)
 8001bac:	20000048 	.word	0x20000048
 8001bb0:	00003ffe 	.word	0x00003ffe
 8001bb4:	20000010 	.word	0x20000010

08001bb8 <updateRTCBackupReg>:
}

/*
 * Updates RTC backup register with user alarm time to be later pulled from in the case of a power outage
 */
void updateRTCBackupReg(void) {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0

	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmHourBackupReg, userAlarmTime.Hours);
 8001bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf8 <updateRTCBackupReg+0x40>)
 8001bbe:	6819      	ldr	r1, [r3, #0]
 8001bc0:	4b0e      	ldr	r3, [pc, #56]	@ (8001bfc <updateRTCBackupReg+0x44>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	001a      	movs	r2, r3
 8001bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c00 <updateRTCBackupReg+0x48>)
 8001bc8:	0018      	movs	r0, r3
 8001bca:	f003 fb2d 	bl	8005228 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmMinuteBackupReg, userAlarmTime.Minutes);
 8001bce:	4b0d      	ldr	r3, [pc, #52]	@ (8001c04 <updateRTCBackupReg+0x4c>)
 8001bd0:	6819      	ldr	r1, [r3, #0]
 8001bd2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bfc <updateRTCBackupReg+0x44>)
 8001bd4:	785b      	ldrb	r3, [r3, #1]
 8001bd6:	001a      	movs	r2, r3
 8001bd8:	4b09      	ldr	r3, [pc, #36]	@ (8001c00 <updateRTCBackupReg+0x48>)
 8001bda:	0018      	movs	r0, r3
 8001bdc:	f003 fb24 	bl	8005228 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, userAlarmTFBackupReg, userAlarmTime.TimeFormat);
 8001be0:	4b09      	ldr	r3, [pc, #36]	@ (8001c08 <updateRTCBackupReg+0x50>)
 8001be2:	6819      	ldr	r1, [r3, #0]
 8001be4:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <updateRTCBackupReg+0x44>)
 8001be6:	78db      	ldrb	r3, [r3, #3]
 8001be8:	001a      	movs	r2, r3
 8001bea:	4b05      	ldr	r3, [pc, #20]	@ (8001c00 <updateRTCBackupReg+0x48>)
 8001bec:	0018      	movs	r0, r3
 8001bee:	f003 fb1b 	bl	8005228 <HAL_RTCEx_BKUPWrite>

}
 8001bf2:	46c0      	nop			@ (mov r8, r8)
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	200000c0 	.word	0x200000c0
 8001bfc:	200000ac 	.word	0x200000ac
 8001c00:	20000118 	.word	0x20000118
 8001c04:	20000038 	.word	0x20000038
 8001c08:	2000003c 	.word	0x2000003c

08001c0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c10:	b672      	cpsid	i
}
 8001c12:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c14:	46c0      	nop			@ (mov r8, r8)
 8001c16:	e7fd      	b.n	8001c14 <Error_Handler+0x8>

08001c18 <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM_pass,
					uint32_t tim_PWM_CHANNEL_pass) {
 8001c18:	b5b0      	push	{r4, r5, r7, lr}
 8001c1a:	b088      	sub	sp, #32
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	0005      	movs	r5, r0
 8001c20:	000c      	movs	r4, r1
 8001c22:	0010      	movs	r0, r2
 8001c24:	0019      	movs	r1, r3
 8001c26:	1dbb      	adds	r3, r7, #6
 8001c28:	1c2a      	adds	r2, r5, #0
 8001c2a:	801a      	strh	r2, [r3, #0]
 8001c2c:	1d3b      	adds	r3, r7, #4
 8001c2e:	1c22      	adds	r2, r4, #0
 8001c30:	801a      	strh	r2, [r3, #0]
 8001c32:	1cbb      	adds	r3, r7, #2
 8001c34:	1c02      	adds	r2, r0, #0
 8001c36:	801a      	strh	r2, [r3, #0]
 8001c38:	003b      	movs	r3, r7
 8001c3a:	1c0a      	adds	r2, r1, #0
 8001c3c:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 8001c3e:	4b7c      	ldr	r3, [pc, #496]	@ (8001e30 <sevSeg_Init+0x218>)
 8001c40:	1dba      	adds	r2, r7, #6
 8001c42:	8812      	ldrh	r2, [r2, #0]
 8001c44:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 8001c46:	4b7b      	ldr	r3, [pc, #492]	@ (8001e34 <sevSeg_Init+0x21c>)
 8001c48:	1d3a      	adds	r2, r7, #4
 8001c4a:	8812      	ldrh	r2, [r2, #0]
 8001c4c:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 8001c4e:	4b7a      	ldr	r3, [pc, #488]	@ (8001e38 <sevSeg_Init+0x220>)
 8001c50:	1cba      	adds	r2, r7, #2
 8001c52:	8812      	ldrh	r2, [r2, #0]
 8001c54:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 8001c56:	4b79      	ldr	r3, [pc, #484]	@ (8001e3c <sevSeg_Init+0x224>)
 8001c58:	003a      	movs	r2, r7
 8001c5a:	8812      	ldrh	r2, [r2, #0]
 8001c5c:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 8001c5e:	4a78      	ldr	r2, [pc, #480]	@ (8001e40 <sevSeg_Init+0x228>)
 8001c60:	2330      	movs	r3, #48	@ 0x30
 8001c62:	18fb      	adds	r3, r7, r3
 8001c64:	881b      	ldrh	r3, [r3, #0]
 8001c66:	8013      	strh	r3, [r2, #0]

	htim_PWM = *htim_PWM_pass;
 8001c68:	4a76      	ldr	r2, [pc, #472]	@ (8001e44 <sevSeg_Init+0x22c>)
 8001c6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c6c:	0010      	movs	r0, r2
 8001c6e:	0019      	movs	r1, r3
 8001c70:	234c      	movs	r3, #76	@ 0x4c
 8001c72:	001a      	movs	r2, r3
 8001c74:	f004 fbaa 	bl	80063cc <memcpy>
	tim_PWM_CHANNEL_shift = tim_PWM_CHANNEL_pass;
 8001c78:	4b73      	ldr	r3, [pc, #460]	@ (8001e48 <sevSeg_Init+0x230>)
 8001c7a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001c7c:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < 5; i++) {
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61fb      	str	r3, [r7, #28]
 8001c82:	e00b      	b.n	8001c9c <sevSeg_Init+0x84>
		portArray[i] = GPIOPortArray[i];
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001c8a:	18d3      	adds	r3, r2, r3
 8001c8c:	6819      	ldr	r1, [r3, #0]
 8001c8e:	4b6f      	ldr	r3, [pc, #444]	@ (8001e4c <sevSeg_Init+0x234>)
 8001c90:	69fa      	ldr	r2, [r7, #28]
 8001c92:	0092      	lsls	r2, r2, #2
 8001c94:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	61fb      	str	r3, [r7, #28]
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	2b04      	cmp	r3, #4
 8001ca0:	ddf0      	ble.n	8001c84 <sevSeg_Init+0x6c>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001ca2:	4b6a      	ldr	r3, [pc, #424]	@ (8001e4c <sevSeg_Init+0x234>)
 8001ca4:	6918      	ldr	r0, [r3, #16]
 8001ca6:	4b66      	ldr	r3, [pc, #408]	@ (8001e40 <sevSeg_Init+0x228>)
 8001ca8:	8819      	ldrh	r1, [r3, #0]
 8001caa:	4b69      	ldr	r3, [pc, #420]	@ (8001e50 <sevSeg_Init+0x238>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	001a      	movs	r2, r3
 8001cb0:	f000 fea7 	bl	8002a02 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001cb4:	4b65      	ldr	r3, [pc, #404]	@ (8001e4c <sevSeg_Init+0x234>)
 8001cb6:	6918      	ldr	r0, [r3, #16]
 8001cb8:	4b61      	ldr	r3, [pc, #388]	@ (8001e40 <sevSeg_Init+0x228>)
 8001cba:	8819      	ldrh	r1, [r3, #0]
 8001cbc:	4b64      	ldr	r3, [pc, #400]	@ (8001e50 <sevSeg_Init+0x238>)
 8001cbe:	785b      	ldrb	r3, [r3, #1]
 8001cc0:	001a      	movs	r2, r3
 8001cc2:	f000 fe9e 	bl	8002a02 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001cc6:	4b61      	ldr	r3, [pc, #388]	@ (8001e4c <sevSeg_Init+0x234>)
 8001cc8:	6898      	ldr	r0, [r3, #8]
 8001cca:	4b5b      	ldr	r3, [pc, #364]	@ (8001e38 <sevSeg_Init+0x220>)
 8001ccc:	8819      	ldrh	r1, [r3, #0]
 8001cce:	4b60      	ldr	r3, [pc, #384]	@ (8001e50 <sevSeg_Init+0x238>)
 8001cd0:	785b      	ldrb	r3, [r3, #1]
 8001cd2:	001a      	movs	r2, r3
 8001cd4:	f000 fe95 	bl	8002a02 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001cd8:	4b5c      	ldr	r3, [pc, #368]	@ (8001e4c <sevSeg_Init+0x234>)
 8001cda:	6898      	ldr	r0, [r3, #8]
 8001cdc:	4b56      	ldr	r3, [pc, #344]	@ (8001e38 <sevSeg_Init+0x220>)
 8001cde:	8819      	ldrh	r1, [r3, #0]
 8001ce0:	4b5b      	ldr	r3, [pc, #364]	@ (8001e50 <sevSeg_Init+0x238>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	001a      	movs	r2, r3
 8001ce6:	f000 fe8c 	bl	8002a02 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 8001cea:	4b58      	ldr	r3, [pc, #352]	@ (8001e4c <sevSeg_Init+0x234>)
 8001cec:	68d8      	ldr	r0, [r3, #12]
 8001cee:	4b53      	ldr	r3, [pc, #332]	@ (8001e3c <sevSeg_Init+0x224>)
 8001cf0:	8819      	ldrh	r1, [r3, #0]
 8001cf2:	4b57      	ldr	r3, [pc, #348]	@ (8001e50 <sevSeg_Init+0x238>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	001a      	movs	r2, r3
 8001cf8:	f000 fe83 	bl	8002a02 <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(50);
 8001cfc:	2032      	movs	r0, #50	@ 0x32
 8001cfe:	f000 f95d 	bl	8001fbc <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 8001d02:	2308      	movs	r3, #8
 8001d04:	18fb      	adds	r3, r7, r3
 8001d06:	4a53      	ldr	r2, [pc, #332]	@ (8001e54 <sevSeg_Init+0x23c>)
 8001d08:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	617b      	str	r3, [r7, #20]
 8001d0e:	e038      	b.n	8001d82 <sevSeg_Init+0x16a>

		sendByte = hofSymb[i];
 8001d10:	231b      	movs	r3, #27
 8001d12:	18fb      	adds	r3, r7, r3
 8001d14:	2208      	movs	r2, #8
 8001d16:	18b9      	adds	r1, r7, r2
 8001d18:	697a      	ldr	r2, [r7, #20]
 8001d1a:	188a      	adds	r2, r1, r2
 8001d1c:	7812      	ldrb	r2, [r2, #0]
 8001d1e:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 8001d20:	2300      	movs	r3, #0
 8001d22:	613b      	str	r3, [r7, #16]
 8001d24:	e027      	b.n	8001d76 <sevSeg_Init+0x15e>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001d26:	4b49      	ldr	r3, [pc, #292]	@ (8001e4c <sevSeg_Init+0x234>)
 8001d28:	6818      	ldr	r0, [r3, #0]
 8001d2a:	4b41      	ldr	r3, [pc, #260]	@ (8001e30 <sevSeg_Init+0x218>)
 8001d2c:	8819      	ldrh	r1, [r3, #0]
 8001d2e:	241b      	movs	r4, #27
 8001d30:	193b      	adds	r3, r7, r4
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2201      	movs	r2, #1
 8001d36:	4013      	ands	r3, r2
 8001d38:	4a45      	ldr	r2, [pc, #276]	@ (8001e50 <sevSeg_Init+0x238>)
 8001d3a:	5cd3      	ldrb	r3, [r2, r3]
 8001d3c:	001a      	movs	r2, r3
 8001d3e:	f000 fe60 	bl	8002a02 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001d42:	4b42      	ldr	r3, [pc, #264]	@ (8001e4c <sevSeg_Init+0x234>)
 8001d44:	6858      	ldr	r0, [r3, #4]
 8001d46:	4b3b      	ldr	r3, [pc, #236]	@ (8001e34 <sevSeg_Init+0x21c>)
 8001d48:	8819      	ldrh	r1, [r3, #0]
 8001d4a:	4b41      	ldr	r3, [pc, #260]	@ (8001e50 <sevSeg_Init+0x238>)
 8001d4c:	785b      	ldrb	r3, [r3, #1]
 8001d4e:	001a      	movs	r2, r3
 8001d50:	f000 fe57 	bl	8002a02 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001d54:	4b3d      	ldr	r3, [pc, #244]	@ (8001e4c <sevSeg_Init+0x234>)
 8001d56:	6858      	ldr	r0, [r3, #4]
 8001d58:	4b36      	ldr	r3, [pc, #216]	@ (8001e34 <sevSeg_Init+0x21c>)
 8001d5a:	8819      	ldrh	r1, [r3, #0]
 8001d5c:	4b3c      	ldr	r3, [pc, #240]	@ (8001e50 <sevSeg_Init+0x238>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	001a      	movs	r2, r3
 8001d62:	f000 fe4e 	bl	8002a02 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001d66:	193b      	adds	r3, r7, r4
 8001d68:	193a      	adds	r2, r7, r4
 8001d6a:	7812      	ldrb	r2, [r2, #0]
 8001d6c:	0852      	lsrs	r2, r2, #1
 8001d6e:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	3301      	adds	r3, #1
 8001d74:	613b      	str	r3, [r7, #16]
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	2b07      	cmp	r3, #7
 8001d7a:	ddd4      	ble.n	8001d26 <sevSeg_Init+0x10e>
	for(int i = 0; i <= 3; i++) {
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	617b      	str	r3, [r7, #20]
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	2b03      	cmp	r3, #3
 8001d86:	ddc3      	ble.n	8001d10 <sevSeg_Init+0xf8>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001d88:	4b30      	ldr	r3, [pc, #192]	@ (8001e4c <sevSeg_Init+0x234>)
 8001d8a:	6898      	ldr	r0, [r3, #8]
 8001d8c:	4b2a      	ldr	r3, [pc, #168]	@ (8001e38 <sevSeg_Init+0x220>)
 8001d8e:	8819      	ldrh	r1, [r3, #0]
 8001d90:	4b2f      	ldr	r3, [pc, #188]	@ (8001e50 <sevSeg_Init+0x238>)
 8001d92:	785b      	ldrb	r3, [r3, #1]
 8001d94:	001a      	movs	r2, r3
 8001d96:	f000 fe34 	bl	8002a02 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001d9a:	4b2c      	ldr	r3, [pc, #176]	@ (8001e4c <sevSeg_Init+0x234>)
 8001d9c:	6898      	ldr	r0, [r3, #8]
 8001d9e:	4b26      	ldr	r3, [pc, #152]	@ (8001e38 <sevSeg_Init+0x220>)
 8001da0:	8819      	ldrh	r1, [r3, #0]
 8001da2:	4b2b      	ldr	r3, [pc, #172]	@ (8001e50 <sevSeg_Init+0x238>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	001a      	movs	r2, r3
 8001da8:	f000 fe2b 	bl	8002a02 <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 8001dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dae:	0018      	movs	r0, r3
 8001db0:	f003 fb16 	bl	80053e0 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 8001db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001db6:	0018      	movs	r0, r3
 8001db8:	f003 fac6 	bl	8005348 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 8001dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc2:	60fb      	str	r3, [r7, #12]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 4)){
 8001dc4:	46c0      	nop			@ (mov r8, r8)
 8001dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	1ad2      	subs	r2, r2, r3
 8001dd0:	2380      	movs	r3, #128	@ 0x80
 8001dd2:	01db      	lsls	r3, r3, #7
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d3f6      	bcc.n	8001dc6 <sevSeg_Init+0x1ae>
//		timerVal = __HAL_TIM_GET_COUNTER(htim);
	}

	HAL_TIM_Base_Stop(htim);
 8001dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dda:	0018      	movs	r0, r3
 8001ddc:	f003 fb00 	bl	80053e0 <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001de0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e4c <sevSeg_Init+0x234>)
 8001de2:	6918      	ldr	r0, [r3, #16]
 8001de4:	4b16      	ldr	r3, [pc, #88]	@ (8001e40 <sevSeg_Init+0x228>)
 8001de6:	8819      	ldrh	r1, [r3, #0]
 8001de8:	4b19      	ldr	r3, [pc, #100]	@ (8001e50 <sevSeg_Init+0x238>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	001a      	movs	r2, r3
 8001dee:	f000 fe08 	bl	8002a02 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001df2:	4b16      	ldr	r3, [pc, #88]	@ (8001e4c <sevSeg_Init+0x234>)
 8001df4:	6918      	ldr	r0, [r3, #16]
 8001df6:	4b12      	ldr	r3, [pc, #72]	@ (8001e40 <sevSeg_Init+0x228>)
 8001df8:	8819      	ldrh	r1, [r3, #0]
 8001dfa:	4b15      	ldr	r3, [pc, #84]	@ (8001e50 <sevSeg_Init+0x238>)
 8001dfc:	785b      	ldrb	r3, [r3, #1]
 8001dfe:	001a      	movs	r2, r3
 8001e00:	f000 fdff 	bl	8002a02 <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001e04:	4b11      	ldr	r3, [pc, #68]	@ (8001e4c <sevSeg_Init+0x234>)
 8001e06:	6898      	ldr	r0, [r3, #8]
 8001e08:	4b0b      	ldr	r3, [pc, #44]	@ (8001e38 <sevSeg_Init+0x220>)
 8001e0a:	8819      	ldrh	r1, [r3, #0]
 8001e0c:	4b10      	ldr	r3, [pc, #64]	@ (8001e50 <sevSeg_Init+0x238>)
 8001e0e:	785b      	ldrb	r3, [r3, #1]
 8001e10:	001a      	movs	r2, r3
 8001e12:	f000 fdf6 	bl	8002a02 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001e16:	4b0d      	ldr	r3, [pc, #52]	@ (8001e4c <sevSeg_Init+0x234>)
 8001e18:	6898      	ldr	r0, [r3, #8]
 8001e1a:	4b07      	ldr	r3, [pc, #28]	@ (8001e38 <sevSeg_Init+0x220>)
 8001e1c:	8819      	ldrh	r1, [r3, #0]
 8001e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e50 <sevSeg_Init+0x238>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	001a      	movs	r2, r3
 8001e24:	f000 fded 	bl	8002a02 <HAL_GPIO_WritePin>

}
 8001e28:	46c0      	nop			@ (mov r8, r8)
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	b008      	add	sp, #32
 8001e2e:	bdb0      	pop	{r4, r5, r7, pc}
 8001e30:	20000240 	.word	0x20000240
 8001e34:	20000242 	.word	0x20000242
 8001e38:	20000244 	.word	0x20000244
 8001e3c:	20000246 	.word	0x20000246
 8001e40:	20000248 	.word	0x20000248
 8001e44:	2000024c 	.word	0x2000024c
 8001e48:	20000298 	.word	0x20000298
 8001e4c:	20000050 	.word	0x20000050
 8001e50:	20000064 	.word	0x20000064
 8001e54:	471d3700 	.word	0x471d3700

08001e58 <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 8001e58:	b590      	push	{r4, r7, lr}
 8001e5a:	b087      	sub	sp, #28
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	210a      	movs	r1, #10
 8001e66:	0018      	movs	r0, r3
 8001e68:	f7fe f94c 	bl	8000104 <__udivsi3>
 8001e6c:	0003      	movs	r3, r0
 8001e6e:	b2da      	uxtb	r2, r3
 8001e70:	2408      	movs	r4, #8
 8001e72:	193b      	adds	r3, r7, r4
 8001e74:	701a      	strb	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	210a      	movs	r1, #10
 8001e7c:	0018      	movs	r0, r3
 8001e7e:	f7fe f9c7 	bl	8000210 <__aeabi_uidivmod>
 8001e82:	000b      	movs	r3, r1
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	193b      	adds	r3, r7, r4
 8001e88:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001e8e:	210a      	movs	r1, #10
 8001e90:	0018      	movs	r0, r3
 8001e92:	f7fe f937 	bl	8000104 <__udivsi3>
 8001e96:	0003      	movs	r3, r0
 8001e98:	b2da      	uxtb	r2, r3
 8001e9a:	193b      	adds	r3, r7, r4
 8001e9c:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001ea2:	210a      	movs	r1, #10
 8001ea4:	0018      	movs	r0, r3
 8001ea6:	f7fe f9b3 	bl	8000210 <__aeabi_uidivmod>
 8001eaa:	000b      	movs	r3, r1
 8001eac:	b2da      	uxtb	r2, r3
 8001eae:	193b      	adds	r3, r7, r4
 8001eb0:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 8001eb2:	2116      	movs	r1, #22
 8001eb4:	187b      	adds	r3, r7, r1
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	78db      	ldrb	r3, [r3, #3]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d102      	bne.n	8001ec8 <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 8001ec2:	187b      	adds	r3, r7, r1
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 8001ec8:	2300      	movs	r3, #0
 8001eca:	613b      	str	r3, [r7, #16]
 8001ecc:	e04f      	b.n	8001f6e <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 8001ece:	2308      	movs	r3, #8
 8001ed0:	18fa      	adds	r2, r7, r3
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	18d3      	adds	r3, r2, r3
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	0019      	movs	r1, r3
 8001eda:	2417      	movs	r4, #23
 8001edc:	193b      	adds	r3, r7, r4
 8001ede:	4a30      	ldr	r2, [pc, #192]	@ (8001fa0 <sevSeg_updateDigits+0x148>)
 8001ee0:	5c52      	ldrb	r2, [r2, r1]
 8001ee2:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d110      	bne.n	8001f0c <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	210a      	movs	r1, #10
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	f7fe f907 	bl	8000104 <__udivsi3>
 8001ef6:	0003      	movs	r3, r0
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	001a      	movs	r2, r3
 8001efc:	2316      	movs	r3, #22
 8001efe:	18fb      	adds	r3, r7, r3
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	18d2      	adds	r2, r2, r3
 8001f04:	193b      	adds	r3, r7, r4
 8001f06:	4927      	ldr	r1, [pc, #156]	@ (8001fa4 <sevSeg_updateDigits+0x14c>)
 8001f08:	5c8a      	ldrb	r2, [r1, r2]
 8001f0a:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	e027      	b.n	8001f62 <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001f12:	4b25      	ldr	r3, [pc, #148]	@ (8001fa8 <sevSeg_updateDigits+0x150>)
 8001f14:	6818      	ldr	r0, [r3, #0]
 8001f16:	4b25      	ldr	r3, [pc, #148]	@ (8001fac <sevSeg_updateDigits+0x154>)
 8001f18:	8819      	ldrh	r1, [r3, #0]
 8001f1a:	2417      	movs	r4, #23
 8001f1c:	193b      	adds	r3, r7, r4
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	2201      	movs	r2, #1
 8001f22:	4013      	ands	r3, r2
 8001f24:	4a22      	ldr	r2, [pc, #136]	@ (8001fb0 <sevSeg_updateDigits+0x158>)
 8001f26:	5cd3      	ldrb	r3, [r2, r3]
 8001f28:	001a      	movs	r2, r3
 8001f2a:	f000 fd6a 	bl	8002a02 <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa8 <sevSeg_updateDigits+0x150>)
 8001f30:	6858      	ldr	r0, [r3, #4]
 8001f32:	4b20      	ldr	r3, [pc, #128]	@ (8001fb4 <sevSeg_updateDigits+0x15c>)
 8001f34:	8819      	ldrh	r1, [r3, #0]
 8001f36:	4b1e      	ldr	r3, [pc, #120]	@ (8001fb0 <sevSeg_updateDigits+0x158>)
 8001f38:	785b      	ldrb	r3, [r3, #1]
 8001f3a:	001a      	movs	r2, r3
 8001f3c:	f000 fd61 	bl	8002a02 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001f40:	4b19      	ldr	r3, [pc, #100]	@ (8001fa8 <sevSeg_updateDigits+0x150>)
 8001f42:	6858      	ldr	r0, [r3, #4]
 8001f44:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb4 <sevSeg_updateDigits+0x15c>)
 8001f46:	8819      	ldrh	r1, [r3, #0]
 8001f48:	4b19      	ldr	r3, [pc, #100]	@ (8001fb0 <sevSeg_updateDigits+0x158>)
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	001a      	movs	r2, r3
 8001f4e:	f000 fd58 	bl	8002a02 <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001f52:	193b      	adds	r3, r7, r4
 8001f54:	193a      	adds	r2, r7, r4
 8001f56:	7812      	ldrb	r2, [r2, #0]
 8001f58:	0852      	lsrs	r2, r2, #1
 8001f5a:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	3301      	adds	r3, #1
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2b07      	cmp	r3, #7
 8001f66:	ddd4      	ble.n	8001f12 <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	2b03      	cmp	r3, #3
 8001f72:	ddac      	ble.n	8001ece <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001f74:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa8 <sevSeg_updateDigits+0x150>)
 8001f76:	6898      	ldr	r0, [r3, #8]
 8001f78:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb8 <sevSeg_updateDigits+0x160>)
 8001f7a:	8819      	ldrh	r1, [r3, #0]
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb0 <sevSeg_updateDigits+0x158>)
 8001f7e:	785b      	ldrb	r3, [r3, #1]
 8001f80:	001a      	movs	r2, r3
 8001f82:	f000 fd3e 	bl	8002a02 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001f86:	4b08      	ldr	r3, [pc, #32]	@ (8001fa8 <sevSeg_updateDigits+0x150>)
 8001f88:	6898      	ldr	r0, [r3, #8]
 8001f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb8 <sevSeg_updateDigits+0x160>)
 8001f8c:	8819      	ldrh	r1, [r3, #0]
 8001f8e:	4b08      	ldr	r3, [pc, #32]	@ (8001fb0 <sevSeg_updateDigits+0x158>)
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	001a      	movs	r2, r3
 8001f94:	f000 fd35 	bl	8002a02 <HAL_GPIO_WritePin>

	return;
 8001f98:	46c0      	nop			@ (mov r8, r8)

}
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	b007      	add	sp, #28
 8001f9e:	bd90      	pop	{r4, r7, pc}
 8001fa0:	08006420 	.word	0x08006420
 8001fa4:	0800642c 	.word	0x0800642c
 8001fa8:	20000050 	.word	0x20000050
 8001fac:	20000240 	.word	0x20000240
 8001fb0:	20000064 	.word	0x20000064
 8001fb4:	20000242 	.word	0x20000242
 8001fb8:	20000244 	.word	0x20000244

08001fbc <sevSeg_setIntensity>:

void sevSeg_setIntensity(uint16_t dutyCycle) {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	0002      	movs	r2, r0
 8001fc4:	1dbb      	adds	r3, r7, #6
 8001fc6:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim_PWM, tim_PWM_CHANNEL_shift, dutyCycle);
 8001fc8:	4b20      	ldr	r3, [pc, #128]	@ (800204c <sevSeg_setIntensity+0x90>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d105      	bne.n	8001fdc <sevSeg_setIntensity+0x20>
 8001fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8002050 <sevSeg_setIntensity+0x94>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	1dba      	adds	r2, r7, #6
 8001fd6:	8812      	ldrh	r2, [r2, #0]
 8001fd8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fda:	e02c      	b.n	8002036 <sevSeg_setIntensity+0x7a>
 8001fdc:	4b1b      	ldr	r3, [pc, #108]	@ (800204c <sevSeg_setIntensity+0x90>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2b04      	cmp	r3, #4
 8001fe2:	d105      	bne.n	8001ff0 <sevSeg_setIntensity+0x34>
 8001fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8002050 <sevSeg_setIntensity+0x94>)
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	1dbb      	adds	r3, r7, #6
 8001fea:	881b      	ldrh	r3, [r3, #0]
 8001fec:	6393      	str	r3, [r2, #56]	@ 0x38
 8001fee:	e022      	b.n	8002036 <sevSeg_setIntensity+0x7a>
 8001ff0:	4b16      	ldr	r3, [pc, #88]	@ (800204c <sevSeg_setIntensity+0x90>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b08      	cmp	r3, #8
 8001ff6:	d105      	bne.n	8002004 <sevSeg_setIntensity+0x48>
 8001ff8:	4b15      	ldr	r3, [pc, #84]	@ (8002050 <sevSeg_setIntensity+0x94>)
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	1dbb      	adds	r3, r7, #6
 8001ffe:	881b      	ldrh	r3, [r3, #0]
 8002000:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002002:	e018      	b.n	8002036 <sevSeg_setIntensity+0x7a>
 8002004:	4b11      	ldr	r3, [pc, #68]	@ (800204c <sevSeg_setIntensity+0x90>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2b0c      	cmp	r3, #12
 800200a:	d105      	bne.n	8002018 <sevSeg_setIntensity+0x5c>
 800200c:	4b10      	ldr	r3, [pc, #64]	@ (8002050 <sevSeg_setIntensity+0x94>)
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	1dbb      	adds	r3, r7, #6
 8002012:	881b      	ldrh	r3, [r3, #0]
 8002014:	6413      	str	r3, [r2, #64]	@ 0x40
 8002016:	e00e      	b.n	8002036 <sevSeg_setIntensity+0x7a>
 8002018:	4b0c      	ldr	r3, [pc, #48]	@ (800204c <sevSeg_setIntensity+0x90>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2b10      	cmp	r3, #16
 800201e:	d105      	bne.n	800202c <sevSeg_setIntensity+0x70>
 8002020:	4b0b      	ldr	r3, [pc, #44]	@ (8002050 <sevSeg_setIntensity+0x94>)
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	1dbb      	adds	r3, r7, #6
 8002026:	881b      	ldrh	r3, [r3, #0]
 8002028:	6593      	str	r3, [r2, #88]	@ 0x58
 800202a:	e004      	b.n	8002036 <sevSeg_setIntensity+0x7a>
 800202c:	4b08      	ldr	r3, [pc, #32]	@ (8002050 <sevSeg_setIntensity+0x94>)
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	1dbb      	adds	r3, r7, #6
 8002032:	881b      	ldrh	r3, [r3, #0]
 8002034:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(&htim_PWM, tim_PWM_CHANNEL_shift);
 8002036:	4b05      	ldr	r3, [pc, #20]	@ (800204c <sevSeg_setIntensity+0x90>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	4b05      	ldr	r3, [pc, #20]	@ (8002050 <sevSeg_setIntensity+0x94>)
 800203c:	0011      	movs	r1, r2
 800203e:	0018      	movs	r0, r3
 8002040:	f003 face 	bl	80055e0 <HAL_TIM_PWM_Start>

}
 8002044:	46c0      	nop			@ (mov r8, r8)
 8002046:	46bd      	mov	sp, r7
 8002048:	b002      	add	sp, #8
 800204a:	bd80      	pop	{r7, pc}
 800204c:	20000298 	.word	0x20000298
 8002050:	2000024c 	.word	0x2000024c

08002054 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800205a:	4b13      	ldr	r3, [pc, #76]	@ (80020a8 <HAL_MspInit+0x54>)
 800205c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800205e:	4b12      	ldr	r3, [pc, #72]	@ (80020a8 <HAL_MspInit+0x54>)
 8002060:	2101      	movs	r1, #1
 8002062:	430a      	orrs	r2, r1
 8002064:	641a      	str	r2, [r3, #64]	@ 0x40
 8002066:	4b10      	ldr	r3, [pc, #64]	@ (80020a8 <HAL_MspInit+0x54>)
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	2201      	movs	r2, #1
 800206c:	4013      	ands	r3, r2
 800206e:	607b      	str	r3, [r7, #4]
 8002070:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002072:	4b0d      	ldr	r3, [pc, #52]	@ (80020a8 <HAL_MspInit+0x54>)
 8002074:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002076:	4b0c      	ldr	r3, [pc, #48]	@ (80020a8 <HAL_MspInit+0x54>)
 8002078:	2180      	movs	r1, #128	@ 0x80
 800207a:	0549      	lsls	r1, r1, #21
 800207c:	430a      	orrs	r2, r1
 800207e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002080:	4b09      	ldr	r3, [pc, #36]	@ (80020a8 <HAL_MspInit+0x54>)
 8002082:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002084:	2380      	movs	r3, #128	@ 0x80
 8002086:	055b      	lsls	r3, r3, #21
 8002088:	4013      	ands	r3, r2
 800208a:	603b      	str	r3, [r7, #0]
 800208c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800208e:	2200      	movs	r2, #0
 8002090:	2100      	movs	r1, #0
 8002092:	2004      	movs	r0, #4
 8002094:	f000 fb02 	bl	800269c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002098:	2004      	movs	r0, #4
 800209a:	f000 fb14 	bl	80026c6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800209e:	46c0      	nop			@ (mov r8, r8)
 80020a0:	46bd      	mov	sp, r7
 80020a2:	b002      	add	sp, #8
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	46c0      	nop			@ (mov r8, r8)
 80020a8:	40021000 	.word	0x40021000

080020ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020ac:	b590      	push	{r4, r7, lr}
 80020ae:	b095      	sub	sp, #84	@ 0x54
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b4:	233c      	movs	r3, #60	@ 0x3c
 80020b6:	18fb      	adds	r3, r7, r3
 80020b8:	0018      	movs	r0, r3
 80020ba:	2314      	movs	r3, #20
 80020bc:	001a      	movs	r2, r3
 80020be:	2100      	movs	r1, #0
 80020c0:	f004 f958 	bl	8006374 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020c4:	2414      	movs	r4, #20
 80020c6:	193b      	adds	r3, r7, r4
 80020c8:	0018      	movs	r0, r3
 80020ca:	2328      	movs	r3, #40	@ 0x28
 80020cc:	001a      	movs	r2, r3
 80020ce:	2100      	movs	r1, #0
 80020d0:	f004 f950 	bl	8006374 <memset>
  if(hi2c->Instance==I2C1)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a22      	ldr	r2, [pc, #136]	@ (8002164 <HAL_I2C_MspInit+0xb8>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d13d      	bne.n	800215a <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80020de:	193b      	adds	r3, r7, r4
 80020e0:	2220      	movs	r2, #32
 80020e2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80020e4:	193b      	adds	r3, r7, r4
 80020e6:	2200      	movs	r2, #0
 80020e8:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020ea:	193b      	adds	r3, r7, r4
 80020ec:	0018      	movs	r0, r3
 80020ee:	f002 f83b 	bl	8004168 <HAL_RCCEx_PeriphCLKConfig>
 80020f2:	1e03      	subs	r3, r0, #0
 80020f4:	d001      	beq.n	80020fa <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80020f6:	f7ff fd89 	bl	8001c0c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002168 <HAL_I2C_MspInit+0xbc>)
 80020fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002168 <HAL_I2C_MspInit+0xbc>)
 8002100:	2102      	movs	r1, #2
 8002102:	430a      	orrs	r2, r1
 8002104:	635a      	str	r2, [r3, #52]	@ 0x34
 8002106:	4b18      	ldr	r3, [pc, #96]	@ (8002168 <HAL_I2C_MspInit+0xbc>)
 8002108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800210a:	2202      	movs	r2, #2
 800210c:	4013      	ands	r3, r2
 800210e:	613b      	str	r3, [r7, #16]
 8002110:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002112:	213c      	movs	r1, #60	@ 0x3c
 8002114:	187b      	adds	r3, r7, r1
 8002116:	22c0      	movs	r2, #192	@ 0xc0
 8002118:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800211a:	187b      	adds	r3, r7, r1
 800211c:	2212      	movs	r2, #18
 800211e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	187b      	adds	r3, r7, r1
 8002122:	2200      	movs	r2, #0
 8002124:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002126:	187b      	adds	r3, r7, r1
 8002128:	2200      	movs	r2, #0
 800212a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800212c:	187b      	adds	r3, r7, r1
 800212e:	2206      	movs	r2, #6
 8002130:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002132:	187b      	adds	r3, r7, r1
 8002134:	4a0d      	ldr	r2, [pc, #52]	@ (800216c <HAL_I2C_MspInit+0xc0>)
 8002136:	0019      	movs	r1, r3
 8002138:	0010      	movs	r0, r2
 800213a:	f000 fae1 	bl	8002700 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800213e:	4b0a      	ldr	r3, [pc, #40]	@ (8002168 <HAL_I2C_MspInit+0xbc>)
 8002140:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002142:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <HAL_I2C_MspInit+0xbc>)
 8002144:	2180      	movs	r1, #128	@ 0x80
 8002146:	0389      	lsls	r1, r1, #14
 8002148:	430a      	orrs	r2, r1
 800214a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800214c:	4b06      	ldr	r3, [pc, #24]	@ (8002168 <HAL_I2C_MspInit+0xbc>)
 800214e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002150:	2380      	movs	r3, #128	@ 0x80
 8002152:	039b      	lsls	r3, r3, #14
 8002154:	4013      	ands	r3, r2
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800215a:	46c0      	nop			@ (mov r8, r8)
 800215c:	46bd      	mov	sp, r7
 800215e:	b015      	add	sp, #84	@ 0x54
 8002160:	bd90      	pop	{r4, r7, pc}
 8002162:	46c0      	nop			@ (mov r8, r8)
 8002164:	40005400 	.word	0x40005400
 8002168:	40021000 	.word	0x40021000
 800216c:	50000400 	.word	0x50000400

08002170 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002170:	b590      	push	{r4, r7, lr}
 8002172:	b08f      	sub	sp, #60	@ 0x3c
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002178:	2410      	movs	r4, #16
 800217a:	193b      	adds	r3, r7, r4
 800217c:	0018      	movs	r0, r3
 800217e:	2328      	movs	r3, #40	@ 0x28
 8002180:	001a      	movs	r2, r3
 8002182:	2100      	movs	r1, #0
 8002184:	f004 f8f6 	bl	8006374 <memset>
  if(hrtc->Instance==RTC)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a19      	ldr	r2, [pc, #100]	@ (80021f4 <HAL_RTC_MspInit+0x84>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d12c      	bne.n	80021ec <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002192:	193b      	adds	r3, r7, r4
 8002194:	2280      	movs	r2, #128	@ 0x80
 8002196:	0292      	lsls	r2, r2, #10
 8002198:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800219a:	193b      	adds	r3, r7, r4
 800219c:	2280      	movs	r2, #128	@ 0x80
 800219e:	0052      	lsls	r2, r2, #1
 80021a0:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021a2:	193b      	adds	r3, r7, r4
 80021a4:	0018      	movs	r0, r3
 80021a6:	f001 ffdf 	bl	8004168 <HAL_RCCEx_PeriphCLKConfig>
 80021aa:	1e03      	subs	r3, r0, #0
 80021ac:	d001      	beq.n	80021b2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80021ae:	f7ff fd2d 	bl	8001c0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80021b2:	4b11      	ldr	r3, [pc, #68]	@ (80021f8 <HAL_RTC_MspInit+0x88>)
 80021b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021b6:	4b10      	ldr	r3, [pc, #64]	@ (80021f8 <HAL_RTC_MspInit+0x88>)
 80021b8:	2180      	movs	r1, #128	@ 0x80
 80021ba:	0209      	lsls	r1, r1, #8
 80021bc:	430a      	orrs	r2, r1
 80021be:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80021c0:	4b0d      	ldr	r3, [pc, #52]	@ (80021f8 <HAL_RTC_MspInit+0x88>)
 80021c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021c4:	4b0c      	ldr	r3, [pc, #48]	@ (80021f8 <HAL_RTC_MspInit+0x88>)
 80021c6:	2180      	movs	r1, #128	@ 0x80
 80021c8:	00c9      	lsls	r1, r1, #3
 80021ca:	430a      	orrs	r2, r1
 80021cc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80021ce:	4b0a      	ldr	r3, [pc, #40]	@ (80021f8 <HAL_RTC_MspInit+0x88>)
 80021d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021d2:	2380      	movs	r3, #128	@ 0x80
 80021d4:	00db      	lsls	r3, r3, #3
 80021d6:	4013      	ands	r3, r2
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 80021dc:	2200      	movs	r2, #0
 80021de:	2100      	movs	r1, #0
 80021e0:	2002      	movs	r0, #2
 80021e2:	f000 fa5b 	bl	800269c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 80021e6:	2002      	movs	r0, #2
 80021e8:	f000 fa6d 	bl	80026c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80021ec:	46c0      	nop			@ (mov r8, r8)
 80021ee:	46bd      	mov	sp, r7
 80021f0:	b00f      	add	sp, #60	@ 0x3c
 80021f2:	bd90      	pop	{r4, r7, pc}
 80021f4:	40002800 	.word	0x40002800
 80021f8:	40021000 	.word	0x40021000

080021fc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	2380      	movs	r3, #128	@ 0x80
 800220a:	05db      	lsls	r3, r3, #23
 800220c:	429a      	cmp	r2, r3
 800220e:	d10b      	bne.n	8002228 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002210:	4b07      	ldr	r3, [pc, #28]	@ (8002230 <HAL_TIM_PWM_MspInit+0x34>)
 8002212:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002214:	4b06      	ldr	r3, [pc, #24]	@ (8002230 <HAL_TIM_PWM_MspInit+0x34>)
 8002216:	2101      	movs	r1, #1
 8002218:	430a      	orrs	r2, r1
 800221a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800221c:	4b04      	ldr	r3, [pc, #16]	@ (8002230 <HAL_TIM_PWM_MspInit+0x34>)
 800221e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002220:	2201      	movs	r2, #1
 8002222:	4013      	ands	r3, r2
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002228:	46c0      	nop			@ (mov r8, r8)
 800222a:	46bd      	mov	sp, r7
 800222c:	b004      	add	sp, #16
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40021000 	.word	0x40021000

08002234 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a18      	ldr	r2, [pc, #96]	@ (80022a4 <HAL_TIM_Base_MspInit+0x70>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d10e      	bne.n	8002264 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002246:	4b18      	ldr	r3, [pc, #96]	@ (80022a8 <HAL_TIM_Base_MspInit+0x74>)
 8002248:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800224a:	4b17      	ldr	r3, [pc, #92]	@ (80022a8 <HAL_TIM_Base_MspInit+0x74>)
 800224c:	2180      	movs	r1, #128	@ 0x80
 800224e:	0209      	lsls	r1, r1, #8
 8002250:	430a      	orrs	r2, r1
 8002252:	641a      	str	r2, [r3, #64]	@ 0x40
 8002254:	4b14      	ldr	r3, [pc, #80]	@ (80022a8 <HAL_TIM_Base_MspInit+0x74>)
 8002256:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002258:	2380      	movs	r3, #128	@ 0x80
 800225a:	021b      	lsls	r3, r3, #8
 800225c:	4013      	ands	r3, r2
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002262:	e01a      	b.n	800229a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM16)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a10      	ldr	r2, [pc, #64]	@ (80022ac <HAL_TIM_Base_MspInit+0x78>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d115      	bne.n	800229a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800226e:	4b0e      	ldr	r3, [pc, #56]	@ (80022a8 <HAL_TIM_Base_MspInit+0x74>)
 8002270:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002272:	4b0d      	ldr	r3, [pc, #52]	@ (80022a8 <HAL_TIM_Base_MspInit+0x74>)
 8002274:	2180      	movs	r1, #128	@ 0x80
 8002276:	0289      	lsls	r1, r1, #10
 8002278:	430a      	orrs	r2, r1
 800227a:	641a      	str	r2, [r3, #64]	@ 0x40
 800227c:	4b0a      	ldr	r3, [pc, #40]	@ (80022a8 <HAL_TIM_Base_MspInit+0x74>)
 800227e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002280:	2380      	movs	r3, #128	@ 0x80
 8002282:	029b      	lsls	r3, r3, #10
 8002284:	4013      	ands	r3, r2
 8002286:	60bb      	str	r3, [r7, #8]
 8002288:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 800228a:	2200      	movs	r2, #0
 800228c:	2100      	movs	r1, #0
 800228e:	2015      	movs	r0, #21
 8002290:	f000 fa04 	bl	800269c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8002294:	2015      	movs	r0, #21
 8002296:	f000 fa16 	bl	80026c6 <HAL_NVIC_EnableIRQ>
}
 800229a:	46c0      	nop			@ (mov r8, r8)
 800229c:	46bd      	mov	sp, r7
 800229e:	b004      	add	sp, #16
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	46c0      	nop			@ (mov r8, r8)
 80022a4:	40002000 	.word	0x40002000
 80022a8:	40021000 	.word	0x40021000
 80022ac:	40014400 	.word	0x40014400

080022b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022b0:	b590      	push	{r4, r7, lr}
 80022b2:	b089      	sub	sp, #36	@ 0x24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b8:	240c      	movs	r4, #12
 80022ba:	193b      	adds	r3, r7, r4
 80022bc:	0018      	movs	r0, r3
 80022be:	2314      	movs	r3, #20
 80022c0:	001a      	movs	r2, r3
 80022c2:	2100      	movs	r1, #0
 80022c4:	f004 f856 	bl	8006374 <memset>
  if(htim->Instance==TIM2)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	2380      	movs	r3, #128	@ 0x80
 80022ce:	05db      	lsls	r3, r3, #23
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d121      	bne.n	8002318 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022d4:	4b12      	ldr	r3, [pc, #72]	@ (8002320 <HAL_TIM_MspPostInit+0x70>)
 80022d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022d8:	4b11      	ldr	r3, [pc, #68]	@ (8002320 <HAL_TIM_MspPostInit+0x70>)
 80022da:	2104      	movs	r1, #4
 80022dc:	430a      	orrs	r2, r1
 80022de:	635a      	str	r2, [r3, #52]	@ 0x34
 80022e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002320 <HAL_TIM_MspPostInit+0x70>)
 80022e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022e4:	2204      	movs	r2, #4
 80022e6:	4013      	ands	r3, r2
 80022e8:	60bb      	str	r3, [r7, #8]
 80022ea:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SHIFT_OUTPUT_EN_PWM_Pin;
 80022ec:	0021      	movs	r1, r4
 80022ee:	187b      	adds	r3, r7, r1
 80022f0:	2240      	movs	r2, #64	@ 0x40
 80022f2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f4:	187b      	adds	r3, r7, r1
 80022f6:	2202      	movs	r2, #2
 80022f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fa:	187b      	adds	r3, r7, r1
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002300:	187b      	adds	r3, r7, r1
 8002302:	2200      	movs	r2, #0
 8002304:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002306:	187b      	adds	r3, r7, r1
 8002308:	2202      	movs	r2, #2
 800230a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SHIFT_OUTPUT_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 800230c:	187b      	adds	r3, r7, r1
 800230e:	4a05      	ldr	r2, [pc, #20]	@ (8002324 <HAL_TIM_MspPostInit+0x74>)
 8002310:	0019      	movs	r1, r3
 8002312:	0010      	movs	r0, r2
 8002314:	f000 f9f4 	bl	8002700 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002318:	46c0      	nop			@ (mov r8, r8)
 800231a:	46bd      	mov	sp, r7
 800231c:	b009      	add	sp, #36	@ 0x24
 800231e:	bd90      	pop	{r4, r7, pc}
 8002320:	40021000 	.word	0x40021000
 8002324:	50000800 	.word	0x50000800

08002328 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800232c:	46c0      	nop			@ (mov r8, r8)
 800232e:	e7fd      	b.n	800232c <NMI_Handler+0x4>

08002330 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002334:	46c0      	nop			@ (mov r8, r8)
 8002336:	e7fd      	b.n	8002334 <HardFault_Handler+0x4>

08002338 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800233c:	46c0      	nop			@ (mov r8, r8)
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002346:	46c0      	nop			@ (mov r8, r8)
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002350:	f000 f8dc 	bl	800250c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002354:	46c0      	nop			@ (mov r8, r8)
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
	...

0800235c <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002360:	4b03      	ldr	r3, [pc, #12]	@ (8002370 <RTC_TAMP_IRQHandler+0x14>)
 8002362:	0018      	movs	r0, r3
 8002364:	f002 fd7e 	bl	8004e64 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8002368:	46c0      	nop			@ (mov r8, r8)
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	46c0      	nop			@ (mov r8, r8)
 8002370:	20000118 	.word	0x20000118

08002374 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002378:	46c0      	nop			@ (mov r8, r8)
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_Pin);
 8002382:	2001      	movs	r0, #1
 8002384:	f000 fb76 	bl	8002a74 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_Pin);
 8002388:	2002      	movs	r0, #2
 800238a:	f000 fb73 	bl	8002a74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800238e:	46c0      	nop			@ (mov r8, r8)
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}

08002394 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_Pin);
 8002398:	2004      	movs	r0, #4
 800239a:	f000 fb6b 	bl	8002a74 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_Pin);
 800239e:	2008      	movs	r0, #8
 80023a0:	f000 fb68 	bl	8002a74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80023a4:	46c0      	nop			@ (mov r8, r8)
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_Pin);
 80023ae:	2380      	movs	r3, #128	@ 0x80
 80023b0:	021b      	lsls	r3, r3, #8
 80023b2:	0018      	movs	r0, r3
 80023b4:	f000 fb5e 	bl	8002a74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80023b8:	46c0      	nop			@ (mov r8, r8)
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80023c4:	4b03      	ldr	r3, [pc, #12]	@ (80023d4 <TIM16_IRQHandler+0x14>)
 80023c6:	0018      	movs	r0, r3
 80023c8:	f003 f9e8 	bl	800579c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80023cc:	46c0      	nop			@ (mov r8, r8)
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	46c0      	nop			@ (mov r8, r8)
 80023d4:	200001dc 	.word	0x200001dc

080023d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023dc:	46c0      	nop			@ (mov r8, r8)
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
	...

080023e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80023e4:	480d      	ldr	r0, [pc, #52]	@ (800241c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80023e6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80023e8:	f7ff fff6 	bl	80023d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023ec:	480c      	ldr	r0, [pc, #48]	@ (8002420 <LoopForever+0x6>)
  ldr r1, =_edata
 80023ee:	490d      	ldr	r1, [pc, #52]	@ (8002424 <LoopForever+0xa>)
  ldr r2, =_sidata
 80023f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002428 <LoopForever+0xe>)
  movs r3, #0
 80023f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f4:	e002      	b.n	80023fc <LoopCopyDataInit>

080023f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023fa:	3304      	adds	r3, #4

080023fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002400:	d3f9      	bcc.n	80023f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002402:	4a0a      	ldr	r2, [pc, #40]	@ (800242c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002404:	4c0a      	ldr	r4, [pc, #40]	@ (8002430 <LoopForever+0x16>)
  movs r3, #0
 8002406:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002408:	e001      	b.n	800240e <LoopFillZerobss>

0800240a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800240a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800240c:	3204      	adds	r2, #4

0800240e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800240e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002410:	d3fb      	bcc.n	800240a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002412:	f003 ffb7 	bl	8006384 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002416:	f7fe fb31 	bl	8000a7c <main>

0800241a <LoopForever>:

LoopForever:
  b LoopForever
 800241a:	e7fe      	b.n	800241a <LoopForever>
  ldr   r0, =_estack
 800241c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002420:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002424:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002428:	080064cc 	.word	0x080064cc
  ldr r2, =_sbss
 800242c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002430:	200002a0 	.word	0x200002a0

08002434 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002434:	e7fe      	b.n	8002434 <ADC1_IRQHandler>
	...

08002438 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800243e:	1dfb      	adds	r3, r7, #7
 8002440:	2200      	movs	r2, #0
 8002442:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002444:	4b0b      	ldr	r3, [pc, #44]	@ (8002474 <HAL_Init+0x3c>)
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	4b0a      	ldr	r3, [pc, #40]	@ (8002474 <HAL_Init+0x3c>)
 800244a:	2180      	movs	r1, #128	@ 0x80
 800244c:	0049      	lsls	r1, r1, #1
 800244e:	430a      	orrs	r2, r1
 8002450:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002452:	2003      	movs	r0, #3
 8002454:	f000 f810 	bl	8002478 <HAL_InitTick>
 8002458:	1e03      	subs	r3, r0, #0
 800245a:	d003      	beq.n	8002464 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800245c:	1dfb      	adds	r3, r7, #7
 800245e:	2201      	movs	r2, #1
 8002460:	701a      	strb	r2, [r3, #0]
 8002462:	e001      	b.n	8002468 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002464:	f7ff fdf6 	bl	8002054 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002468:	1dfb      	adds	r3, r7, #7
 800246a:	781b      	ldrb	r3, [r3, #0]
}
 800246c:	0018      	movs	r0, r3
 800246e:	46bd      	mov	sp, r7
 8002470:	b002      	add	sp, #8
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40022000 	.word	0x40022000

08002478 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002478:	b590      	push	{r4, r7, lr}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002480:	230f      	movs	r3, #15
 8002482:	18fb      	adds	r3, r7, r3
 8002484:	2200      	movs	r2, #0
 8002486:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002488:	4b1d      	ldr	r3, [pc, #116]	@ (8002500 <HAL_InitTick+0x88>)
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d02b      	beq.n	80024e8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002490:	4b1c      	ldr	r3, [pc, #112]	@ (8002504 <HAL_InitTick+0x8c>)
 8002492:	681c      	ldr	r4, [r3, #0]
 8002494:	4b1a      	ldr	r3, [pc, #104]	@ (8002500 <HAL_InitTick+0x88>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	0019      	movs	r1, r3
 800249a:	23fa      	movs	r3, #250	@ 0xfa
 800249c:	0098      	lsls	r0, r3, #2
 800249e:	f7fd fe31 	bl	8000104 <__udivsi3>
 80024a2:	0003      	movs	r3, r0
 80024a4:	0019      	movs	r1, r3
 80024a6:	0020      	movs	r0, r4
 80024a8:	f7fd fe2c 	bl	8000104 <__udivsi3>
 80024ac:	0003      	movs	r3, r0
 80024ae:	0018      	movs	r0, r3
 80024b0:	f000 f919 	bl	80026e6 <HAL_SYSTICK_Config>
 80024b4:	1e03      	subs	r3, r0, #0
 80024b6:	d112      	bne.n	80024de <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b03      	cmp	r3, #3
 80024bc:	d80a      	bhi.n	80024d4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024be:	6879      	ldr	r1, [r7, #4]
 80024c0:	2301      	movs	r3, #1
 80024c2:	425b      	negs	r3, r3
 80024c4:	2200      	movs	r2, #0
 80024c6:	0018      	movs	r0, r3
 80024c8:	f000 f8e8 	bl	800269c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002508 <HAL_InitTick+0x90>)
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	e00d      	b.n	80024f0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80024d4:	230f      	movs	r3, #15
 80024d6:	18fb      	adds	r3, r7, r3
 80024d8:	2201      	movs	r2, #1
 80024da:	701a      	strb	r2, [r3, #0]
 80024dc:	e008      	b.n	80024f0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80024de:	230f      	movs	r3, #15
 80024e0:	18fb      	adds	r3, r7, r3
 80024e2:	2201      	movs	r2, #1
 80024e4:	701a      	strb	r2, [r3, #0]
 80024e6:	e003      	b.n	80024f0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024e8:	230f      	movs	r3, #15
 80024ea:	18fb      	adds	r3, r7, r3
 80024ec:	2201      	movs	r2, #1
 80024ee:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80024f0:	230f      	movs	r3, #15
 80024f2:	18fb      	adds	r3, r7, r3
 80024f4:	781b      	ldrb	r3, [r3, #0]
}
 80024f6:	0018      	movs	r0, r3
 80024f8:	46bd      	mov	sp, r7
 80024fa:	b005      	add	sp, #20
 80024fc:	bd90      	pop	{r4, r7, pc}
 80024fe:	46c0      	nop			@ (mov r8, r8)
 8002500:	20000070 	.word	0x20000070
 8002504:	20000068 	.word	0x20000068
 8002508:	2000006c 	.word	0x2000006c

0800250c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002510:	4b05      	ldr	r3, [pc, #20]	@ (8002528 <HAL_IncTick+0x1c>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	001a      	movs	r2, r3
 8002516:	4b05      	ldr	r3, [pc, #20]	@ (800252c <HAL_IncTick+0x20>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	18d2      	adds	r2, r2, r3
 800251c:	4b03      	ldr	r3, [pc, #12]	@ (800252c <HAL_IncTick+0x20>)
 800251e:	601a      	str	r2, [r3, #0]
}
 8002520:	46c0      	nop			@ (mov r8, r8)
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	46c0      	nop			@ (mov r8, r8)
 8002528:	20000070 	.word	0x20000070
 800252c:	2000029c 	.word	0x2000029c

08002530 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  return uwTick;
 8002534:	4b02      	ldr	r3, [pc, #8]	@ (8002540 <HAL_GetTick+0x10>)
 8002536:	681b      	ldr	r3, [r3, #0]
}
 8002538:	0018      	movs	r0, r3
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	46c0      	nop			@ (mov r8, r8)
 8002540:	2000029c 	.word	0x2000029c

08002544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	0002      	movs	r2, r0
 800254c:	1dfb      	adds	r3, r7, #7
 800254e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002550:	1dfb      	adds	r3, r7, #7
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	2b7f      	cmp	r3, #127	@ 0x7f
 8002556:	d809      	bhi.n	800256c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002558:	1dfb      	adds	r3, r7, #7
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	001a      	movs	r2, r3
 800255e:	231f      	movs	r3, #31
 8002560:	401a      	ands	r2, r3
 8002562:	4b04      	ldr	r3, [pc, #16]	@ (8002574 <__NVIC_EnableIRQ+0x30>)
 8002564:	2101      	movs	r1, #1
 8002566:	4091      	lsls	r1, r2
 8002568:	000a      	movs	r2, r1
 800256a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800256c:	46c0      	nop			@ (mov r8, r8)
 800256e:	46bd      	mov	sp, r7
 8002570:	b002      	add	sp, #8
 8002572:	bd80      	pop	{r7, pc}
 8002574:	e000e100 	.word	0xe000e100

08002578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002578:	b590      	push	{r4, r7, lr}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	0002      	movs	r2, r0
 8002580:	6039      	str	r1, [r7, #0]
 8002582:	1dfb      	adds	r3, r7, #7
 8002584:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002586:	1dfb      	adds	r3, r7, #7
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	2b7f      	cmp	r3, #127	@ 0x7f
 800258c:	d828      	bhi.n	80025e0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800258e:	4a2f      	ldr	r2, [pc, #188]	@ (800264c <__NVIC_SetPriority+0xd4>)
 8002590:	1dfb      	adds	r3, r7, #7
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	b25b      	sxtb	r3, r3
 8002596:	089b      	lsrs	r3, r3, #2
 8002598:	33c0      	adds	r3, #192	@ 0xc0
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	589b      	ldr	r3, [r3, r2]
 800259e:	1dfa      	adds	r2, r7, #7
 80025a0:	7812      	ldrb	r2, [r2, #0]
 80025a2:	0011      	movs	r1, r2
 80025a4:	2203      	movs	r2, #3
 80025a6:	400a      	ands	r2, r1
 80025a8:	00d2      	lsls	r2, r2, #3
 80025aa:	21ff      	movs	r1, #255	@ 0xff
 80025ac:	4091      	lsls	r1, r2
 80025ae:	000a      	movs	r2, r1
 80025b0:	43d2      	mvns	r2, r2
 80025b2:	401a      	ands	r2, r3
 80025b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	019b      	lsls	r3, r3, #6
 80025ba:	22ff      	movs	r2, #255	@ 0xff
 80025bc:	401a      	ands	r2, r3
 80025be:	1dfb      	adds	r3, r7, #7
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	0018      	movs	r0, r3
 80025c4:	2303      	movs	r3, #3
 80025c6:	4003      	ands	r3, r0
 80025c8:	00db      	lsls	r3, r3, #3
 80025ca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025cc:	481f      	ldr	r0, [pc, #124]	@ (800264c <__NVIC_SetPriority+0xd4>)
 80025ce:	1dfb      	adds	r3, r7, #7
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	b25b      	sxtb	r3, r3
 80025d4:	089b      	lsrs	r3, r3, #2
 80025d6:	430a      	orrs	r2, r1
 80025d8:	33c0      	adds	r3, #192	@ 0xc0
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80025de:	e031      	b.n	8002644 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002650 <__NVIC_SetPriority+0xd8>)
 80025e2:	1dfb      	adds	r3, r7, #7
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	0019      	movs	r1, r3
 80025e8:	230f      	movs	r3, #15
 80025ea:	400b      	ands	r3, r1
 80025ec:	3b08      	subs	r3, #8
 80025ee:	089b      	lsrs	r3, r3, #2
 80025f0:	3306      	adds	r3, #6
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	18d3      	adds	r3, r2, r3
 80025f6:	3304      	adds	r3, #4
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	1dfa      	adds	r2, r7, #7
 80025fc:	7812      	ldrb	r2, [r2, #0]
 80025fe:	0011      	movs	r1, r2
 8002600:	2203      	movs	r2, #3
 8002602:	400a      	ands	r2, r1
 8002604:	00d2      	lsls	r2, r2, #3
 8002606:	21ff      	movs	r1, #255	@ 0xff
 8002608:	4091      	lsls	r1, r2
 800260a:	000a      	movs	r2, r1
 800260c:	43d2      	mvns	r2, r2
 800260e:	401a      	ands	r2, r3
 8002610:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	019b      	lsls	r3, r3, #6
 8002616:	22ff      	movs	r2, #255	@ 0xff
 8002618:	401a      	ands	r2, r3
 800261a:	1dfb      	adds	r3, r7, #7
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	0018      	movs	r0, r3
 8002620:	2303      	movs	r3, #3
 8002622:	4003      	ands	r3, r0
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002628:	4809      	ldr	r0, [pc, #36]	@ (8002650 <__NVIC_SetPriority+0xd8>)
 800262a:	1dfb      	adds	r3, r7, #7
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	001c      	movs	r4, r3
 8002630:	230f      	movs	r3, #15
 8002632:	4023      	ands	r3, r4
 8002634:	3b08      	subs	r3, #8
 8002636:	089b      	lsrs	r3, r3, #2
 8002638:	430a      	orrs	r2, r1
 800263a:	3306      	adds	r3, #6
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	18c3      	adds	r3, r0, r3
 8002640:	3304      	adds	r3, #4
 8002642:	601a      	str	r2, [r3, #0]
}
 8002644:	46c0      	nop			@ (mov r8, r8)
 8002646:	46bd      	mov	sp, r7
 8002648:	b003      	add	sp, #12
 800264a:	bd90      	pop	{r4, r7, pc}
 800264c:	e000e100 	.word	0xe000e100
 8002650:	e000ed00 	.word	0xe000ed00

08002654 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	1e5a      	subs	r2, r3, #1
 8002660:	2380      	movs	r3, #128	@ 0x80
 8002662:	045b      	lsls	r3, r3, #17
 8002664:	429a      	cmp	r2, r3
 8002666:	d301      	bcc.n	800266c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002668:	2301      	movs	r3, #1
 800266a:	e010      	b.n	800268e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800266c:	4b0a      	ldr	r3, [pc, #40]	@ (8002698 <SysTick_Config+0x44>)
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	3a01      	subs	r2, #1
 8002672:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002674:	2301      	movs	r3, #1
 8002676:	425b      	negs	r3, r3
 8002678:	2103      	movs	r1, #3
 800267a:	0018      	movs	r0, r3
 800267c:	f7ff ff7c 	bl	8002578 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002680:	4b05      	ldr	r3, [pc, #20]	@ (8002698 <SysTick_Config+0x44>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002686:	4b04      	ldr	r3, [pc, #16]	@ (8002698 <SysTick_Config+0x44>)
 8002688:	2207      	movs	r2, #7
 800268a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800268c:	2300      	movs	r3, #0
}
 800268e:	0018      	movs	r0, r3
 8002690:	46bd      	mov	sp, r7
 8002692:	b002      	add	sp, #8
 8002694:	bd80      	pop	{r7, pc}
 8002696:	46c0      	nop			@ (mov r8, r8)
 8002698:	e000e010 	.word	0xe000e010

0800269c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
 80026a6:	210f      	movs	r1, #15
 80026a8:	187b      	adds	r3, r7, r1
 80026aa:	1c02      	adds	r2, r0, #0
 80026ac:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	187b      	adds	r3, r7, r1
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	b25b      	sxtb	r3, r3
 80026b6:	0011      	movs	r1, r2
 80026b8:	0018      	movs	r0, r3
 80026ba:	f7ff ff5d 	bl	8002578 <__NVIC_SetPriority>
}
 80026be:	46c0      	nop			@ (mov r8, r8)
 80026c0:	46bd      	mov	sp, r7
 80026c2:	b004      	add	sp, #16
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b082      	sub	sp, #8
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	0002      	movs	r2, r0
 80026ce:	1dfb      	adds	r3, r7, #7
 80026d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026d2:	1dfb      	adds	r3, r7, #7
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	b25b      	sxtb	r3, r3
 80026d8:	0018      	movs	r0, r3
 80026da:	f7ff ff33 	bl	8002544 <__NVIC_EnableIRQ>
}
 80026de:	46c0      	nop			@ (mov r8, r8)
 80026e0:	46bd      	mov	sp, r7
 80026e2:	b002      	add	sp, #8
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b082      	sub	sp, #8
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	0018      	movs	r0, r3
 80026f2:	f7ff ffaf 	bl	8002654 <SysTick_Config>
 80026f6:	0003      	movs	r3, r0
}
 80026f8:	0018      	movs	r0, r3
 80026fa:	46bd      	mov	sp, r7
 80026fc:	b002      	add	sp, #8
 80026fe:	bd80      	pop	{r7, pc}

08002700 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800270a:	2300      	movs	r3, #0
 800270c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800270e:	e147      	b.n	80029a0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2101      	movs	r1, #1
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	4091      	lsls	r1, r2
 800271a:	000a      	movs	r2, r1
 800271c:	4013      	ands	r3, r2
 800271e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d100      	bne.n	8002728 <HAL_GPIO_Init+0x28>
 8002726:	e138      	b.n	800299a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	2203      	movs	r2, #3
 800272e:	4013      	ands	r3, r2
 8002730:	2b01      	cmp	r3, #1
 8002732:	d005      	beq.n	8002740 <HAL_GPIO_Init+0x40>
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	2203      	movs	r2, #3
 800273a:	4013      	ands	r3, r2
 800273c:	2b02      	cmp	r3, #2
 800273e:	d130      	bne.n	80027a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	2203      	movs	r2, #3
 800274c:	409a      	lsls	r2, r3
 800274e:	0013      	movs	r3, r2
 8002750:	43da      	mvns	r2, r3
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	4013      	ands	r3, r2
 8002756:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	68da      	ldr	r2, [r3, #12]
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	005b      	lsls	r3, r3, #1
 8002760:	409a      	lsls	r2, r3
 8002762:	0013      	movs	r3, r2
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	4313      	orrs	r3, r2
 8002768:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002776:	2201      	movs	r2, #1
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	409a      	lsls	r2, r3
 800277c:	0013      	movs	r3, r2
 800277e:	43da      	mvns	r2, r3
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	4013      	ands	r3, r2
 8002784:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	091b      	lsrs	r3, r3, #4
 800278c:	2201      	movs	r2, #1
 800278e:	401a      	ands	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	409a      	lsls	r2, r3
 8002794:	0013      	movs	r3, r2
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	4313      	orrs	r3, r2
 800279a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	693a      	ldr	r2, [r7, #16]
 80027a0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2203      	movs	r2, #3
 80027a8:	4013      	ands	r3, r2
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	d017      	beq.n	80027de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	2203      	movs	r2, #3
 80027ba:	409a      	lsls	r2, r3
 80027bc:	0013      	movs	r3, r2
 80027be:	43da      	mvns	r2, r3
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	4013      	ands	r3, r2
 80027c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	689a      	ldr	r2, [r3, #8]
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	409a      	lsls	r2, r3
 80027d0:	0013      	movs	r3, r2
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	2203      	movs	r2, #3
 80027e4:	4013      	ands	r3, r2
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d123      	bne.n	8002832 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	08da      	lsrs	r2, r3, #3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	3208      	adds	r2, #8
 80027f2:	0092      	lsls	r2, r2, #2
 80027f4:	58d3      	ldr	r3, [r2, r3]
 80027f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	2207      	movs	r2, #7
 80027fc:	4013      	ands	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	220f      	movs	r2, #15
 8002802:	409a      	lsls	r2, r3
 8002804:	0013      	movs	r3, r2
 8002806:	43da      	mvns	r2, r3
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	4013      	ands	r3, r2
 800280c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	691a      	ldr	r2, [r3, #16]
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	2107      	movs	r1, #7
 8002816:	400b      	ands	r3, r1
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	409a      	lsls	r2, r3
 800281c:	0013      	movs	r3, r2
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	4313      	orrs	r3, r2
 8002822:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	08da      	lsrs	r2, r3, #3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	3208      	adds	r2, #8
 800282c:	0092      	lsls	r2, r2, #2
 800282e:	6939      	ldr	r1, [r7, #16]
 8002830:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	2203      	movs	r2, #3
 800283e:	409a      	lsls	r2, r3
 8002840:	0013      	movs	r3, r2
 8002842:	43da      	mvns	r2, r3
 8002844:	693b      	ldr	r3, [r7, #16]
 8002846:	4013      	ands	r3, r2
 8002848:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	2203      	movs	r2, #3
 8002850:	401a      	ands	r2, r3
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	409a      	lsls	r2, r3
 8002858:	0013      	movs	r3, r2
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	4313      	orrs	r3, r2
 800285e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	693a      	ldr	r2, [r7, #16]
 8002864:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	23c0      	movs	r3, #192	@ 0xc0
 800286c:	029b      	lsls	r3, r3, #10
 800286e:	4013      	ands	r3, r2
 8002870:	d100      	bne.n	8002874 <HAL_GPIO_Init+0x174>
 8002872:	e092      	b.n	800299a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002874:	4a50      	ldr	r2, [pc, #320]	@ (80029b8 <HAL_GPIO_Init+0x2b8>)
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	089b      	lsrs	r3, r3, #2
 800287a:	3318      	adds	r3, #24
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	589b      	ldr	r3, [r3, r2]
 8002880:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	2203      	movs	r2, #3
 8002886:	4013      	ands	r3, r2
 8002888:	00db      	lsls	r3, r3, #3
 800288a:	220f      	movs	r2, #15
 800288c:	409a      	lsls	r2, r3
 800288e:	0013      	movs	r3, r2
 8002890:	43da      	mvns	r2, r3
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	4013      	ands	r3, r2
 8002896:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	23a0      	movs	r3, #160	@ 0xa0
 800289c:	05db      	lsls	r3, r3, #23
 800289e:	429a      	cmp	r2, r3
 80028a0:	d013      	beq.n	80028ca <HAL_GPIO_Init+0x1ca>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a45      	ldr	r2, [pc, #276]	@ (80029bc <HAL_GPIO_Init+0x2bc>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d00d      	beq.n	80028c6 <HAL_GPIO_Init+0x1c6>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a44      	ldr	r2, [pc, #272]	@ (80029c0 <HAL_GPIO_Init+0x2c0>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d007      	beq.n	80028c2 <HAL_GPIO_Init+0x1c2>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a43      	ldr	r2, [pc, #268]	@ (80029c4 <HAL_GPIO_Init+0x2c4>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d101      	bne.n	80028be <HAL_GPIO_Init+0x1be>
 80028ba:	2303      	movs	r3, #3
 80028bc:	e006      	b.n	80028cc <HAL_GPIO_Init+0x1cc>
 80028be:	2305      	movs	r3, #5
 80028c0:	e004      	b.n	80028cc <HAL_GPIO_Init+0x1cc>
 80028c2:	2302      	movs	r3, #2
 80028c4:	e002      	b.n	80028cc <HAL_GPIO_Init+0x1cc>
 80028c6:	2301      	movs	r3, #1
 80028c8:	e000      	b.n	80028cc <HAL_GPIO_Init+0x1cc>
 80028ca:	2300      	movs	r3, #0
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	2103      	movs	r1, #3
 80028d0:	400a      	ands	r2, r1
 80028d2:	00d2      	lsls	r2, r2, #3
 80028d4:	4093      	lsls	r3, r2
 80028d6:	693a      	ldr	r2, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80028dc:	4936      	ldr	r1, [pc, #216]	@ (80029b8 <HAL_GPIO_Init+0x2b8>)
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	089b      	lsrs	r3, r3, #2
 80028e2:	3318      	adds	r3, #24
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80028ea:	4b33      	ldr	r3, [pc, #204]	@ (80029b8 <HAL_GPIO_Init+0x2b8>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	43da      	mvns	r2, r3
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	4013      	ands	r3, r2
 80028f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	2380      	movs	r3, #128	@ 0x80
 8002900:	035b      	lsls	r3, r3, #13
 8002902:	4013      	ands	r3, r2
 8002904:	d003      	beq.n	800290e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	4313      	orrs	r3, r2
 800290c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800290e:	4b2a      	ldr	r3, [pc, #168]	@ (80029b8 <HAL_GPIO_Init+0x2b8>)
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002914:	4b28      	ldr	r3, [pc, #160]	@ (80029b8 <HAL_GPIO_Init+0x2b8>)
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	43da      	mvns	r2, r3
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	4013      	ands	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685a      	ldr	r2, [r3, #4]
 8002928:	2380      	movs	r3, #128	@ 0x80
 800292a:	039b      	lsls	r3, r3, #14
 800292c:	4013      	ands	r3, r2
 800292e:	d003      	beq.n	8002938 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	4313      	orrs	r3, r2
 8002936:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002938:	4b1f      	ldr	r3, [pc, #124]	@ (80029b8 <HAL_GPIO_Init+0x2b8>)
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800293e:	4a1e      	ldr	r2, [pc, #120]	@ (80029b8 <HAL_GPIO_Init+0x2b8>)
 8002940:	2384      	movs	r3, #132	@ 0x84
 8002942:	58d3      	ldr	r3, [r2, r3]
 8002944:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	43da      	mvns	r2, r3
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	4013      	ands	r3, r2
 800294e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685a      	ldr	r2, [r3, #4]
 8002954:	2380      	movs	r3, #128	@ 0x80
 8002956:	029b      	lsls	r3, r3, #10
 8002958:	4013      	ands	r3, r2
 800295a:	d003      	beq.n	8002964 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	4313      	orrs	r3, r2
 8002962:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002964:	4914      	ldr	r1, [pc, #80]	@ (80029b8 <HAL_GPIO_Init+0x2b8>)
 8002966:	2284      	movs	r2, #132	@ 0x84
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800296c:	4a12      	ldr	r2, [pc, #72]	@ (80029b8 <HAL_GPIO_Init+0x2b8>)
 800296e:	2380      	movs	r3, #128	@ 0x80
 8002970:	58d3      	ldr	r3, [r2, r3]
 8002972:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	43da      	mvns	r2, r3
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	4013      	ands	r3, r2
 800297c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685a      	ldr	r2, [r3, #4]
 8002982:	2380      	movs	r3, #128	@ 0x80
 8002984:	025b      	lsls	r3, r3, #9
 8002986:	4013      	ands	r3, r2
 8002988:	d003      	beq.n	8002992 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	4313      	orrs	r3, r2
 8002990:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002992:	4909      	ldr	r1, [pc, #36]	@ (80029b8 <HAL_GPIO_Init+0x2b8>)
 8002994:	2280      	movs	r2, #128	@ 0x80
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	3301      	adds	r3, #1
 800299e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	40da      	lsrs	r2, r3
 80029a8:	1e13      	subs	r3, r2, #0
 80029aa:	d000      	beq.n	80029ae <HAL_GPIO_Init+0x2ae>
 80029ac:	e6b0      	b.n	8002710 <HAL_GPIO_Init+0x10>
  }
}
 80029ae:	46c0      	nop			@ (mov r8, r8)
 80029b0:	46c0      	nop			@ (mov r8, r8)
 80029b2:	46bd      	mov	sp, r7
 80029b4:	b006      	add	sp, #24
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40021800 	.word	0x40021800
 80029bc:	50000400 	.word	0x50000400
 80029c0:	50000800 	.word	0x50000800
 80029c4:	50000c00 	.word	0x50000c00

080029c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	000a      	movs	r2, r1
 80029d2:	1cbb      	adds	r3, r7, #2
 80029d4:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	691b      	ldr	r3, [r3, #16]
 80029da:	1cba      	adds	r2, r7, #2
 80029dc:	8812      	ldrh	r2, [r2, #0]
 80029de:	4013      	ands	r3, r2
 80029e0:	d004      	beq.n	80029ec <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80029e2:	230f      	movs	r3, #15
 80029e4:	18fb      	adds	r3, r7, r3
 80029e6:	2201      	movs	r2, #1
 80029e8:	701a      	strb	r2, [r3, #0]
 80029ea:	e003      	b.n	80029f4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029ec:	230f      	movs	r3, #15
 80029ee:	18fb      	adds	r3, r7, r3
 80029f0:	2200      	movs	r2, #0
 80029f2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80029f4:	230f      	movs	r3, #15
 80029f6:	18fb      	adds	r3, r7, r3
 80029f8:	781b      	ldrb	r3, [r3, #0]
}
 80029fa:	0018      	movs	r0, r3
 80029fc:	46bd      	mov	sp, r7
 80029fe:	b004      	add	sp, #16
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b082      	sub	sp, #8
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
 8002a0a:	0008      	movs	r0, r1
 8002a0c:	0011      	movs	r1, r2
 8002a0e:	1cbb      	adds	r3, r7, #2
 8002a10:	1c02      	adds	r2, r0, #0
 8002a12:	801a      	strh	r2, [r3, #0]
 8002a14:	1c7b      	adds	r3, r7, #1
 8002a16:	1c0a      	adds	r2, r1, #0
 8002a18:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a1a:	1c7b      	adds	r3, r7, #1
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d004      	beq.n	8002a2c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a22:	1cbb      	adds	r3, r7, #2
 8002a24:	881a      	ldrh	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a2a:	e003      	b.n	8002a34 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a2c:	1cbb      	adds	r3, r7, #2
 8002a2e:	881a      	ldrh	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a34:	46c0      	nop			@ (mov r8, r8)
 8002a36:	46bd      	mov	sp, r7
 8002a38:	b002      	add	sp, #8
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	000a      	movs	r2, r1
 8002a46:	1cbb      	adds	r3, r7, #2
 8002a48:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a50:	1cbb      	adds	r3, r7, #2
 8002a52:	881b      	ldrh	r3, [r3, #0]
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	4013      	ands	r3, r2
 8002a58:	041a      	lsls	r2, r3, #16
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	43db      	mvns	r3, r3
 8002a5e:	1cb9      	adds	r1, r7, #2
 8002a60:	8809      	ldrh	r1, [r1, #0]
 8002a62:	400b      	ands	r3, r1
 8002a64:	431a      	orrs	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	619a      	str	r2, [r3, #24]
}
 8002a6a:	46c0      	nop			@ (mov r8, r8)
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	b004      	add	sp, #16
 8002a70:	bd80      	pop	{r7, pc}
	...

08002a74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	0002      	movs	r2, r0
 8002a7c:	1dbb      	adds	r3, r7, #6
 8002a7e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002a80:	4b10      	ldr	r3, [pc, #64]	@ (8002ac4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	1dba      	adds	r2, r7, #6
 8002a86:	8812      	ldrh	r2, [r2, #0]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	d008      	beq.n	8002a9e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002a8e:	1dba      	adds	r2, r7, #6
 8002a90:	8812      	ldrh	r2, [r2, #0]
 8002a92:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002a94:	1dbb      	adds	r3, r7, #6
 8002a96:	881b      	ldrh	r3, [r3, #0]
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f000 f815 	bl	8002ac8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002a9e:	4b09      	ldr	r3, [pc, #36]	@ (8002ac4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	1dba      	adds	r2, r7, #6
 8002aa4:	8812      	ldrh	r2, [r2, #0]
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	d008      	beq.n	8002abc <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002aaa:	4b06      	ldr	r3, [pc, #24]	@ (8002ac4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002aac:	1dba      	adds	r2, r7, #6
 8002aae:	8812      	ldrh	r2, [r2, #0]
 8002ab0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002ab2:	1dbb      	adds	r3, r7, #6
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	f7fe fd78 	bl	80015ac <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002abc:	46c0      	nop			@ (mov r8, r8)
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	b002      	add	sp, #8
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40021800 	.word	0x40021800

08002ac8 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	0002      	movs	r2, r0
 8002ad0:	1dbb      	adds	r3, r7, #6
 8002ad2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002ad4:	46c0      	nop			@ (mov r8, r8)
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	b002      	add	sp, #8
 8002ada:	bd80      	pop	{r7, pc}

08002adc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e08f      	b.n	8002c0e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2241      	movs	r2, #65	@ 0x41
 8002af2:	5c9b      	ldrb	r3, [r3, r2]
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d107      	bne.n	8002b0a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2240      	movs	r2, #64	@ 0x40
 8002afe:	2100      	movs	r1, #0
 8002b00:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	0018      	movs	r0, r3
 8002b06:	f7ff fad1 	bl	80020ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2241      	movs	r2, #65	@ 0x41
 8002b0e:	2124      	movs	r1, #36	@ 0x24
 8002b10:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	438a      	bics	r2, r1
 8002b20:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685a      	ldr	r2, [r3, #4]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	493b      	ldr	r1, [pc, #236]	@ (8002c18 <HAL_I2C_Init+0x13c>)
 8002b2c:	400a      	ands	r2, r1
 8002b2e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	689a      	ldr	r2, [r3, #8]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4938      	ldr	r1, [pc, #224]	@ (8002c1c <HAL_I2C_Init+0x140>)
 8002b3c:	400a      	ands	r2, r1
 8002b3e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d108      	bne.n	8002b5a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	689a      	ldr	r2, [r3, #8]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2180      	movs	r1, #128	@ 0x80
 8002b52:	0209      	lsls	r1, r1, #8
 8002b54:	430a      	orrs	r2, r1
 8002b56:	609a      	str	r2, [r3, #8]
 8002b58:	e007      	b.n	8002b6a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	2184      	movs	r1, #132	@ 0x84
 8002b64:	0209      	lsls	r1, r1, #8
 8002b66:	430a      	orrs	r2, r1
 8002b68:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d109      	bne.n	8002b86 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2180      	movs	r1, #128	@ 0x80
 8002b7e:	0109      	lsls	r1, r1, #4
 8002b80:	430a      	orrs	r2, r1
 8002b82:	605a      	str	r2, [r3, #4]
 8002b84:	e007      	b.n	8002b96 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	685a      	ldr	r2, [r3, #4]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4923      	ldr	r1, [pc, #140]	@ (8002c20 <HAL_I2C_Init+0x144>)
 8002b92:	400a      	ands	r2, r1
 8002b94:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	685a      	ldr	r2, [r3, #4]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4920      	ldr	r1, [pc, #128]	@ (8002c24 <HAL_I2C_Init+0x148>)
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68da      	ldr	r2, [r3, #12]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	491a      	ldr	r1, [pc, #104]	@ (8002c1c <HAL_I2C_Init+0x140>)
 8002bb2:	400a      	ands	r2, r1
 8002bb4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	691a      	ldr	r2, [r3, #16]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	695b      	ldr	r3, [r3, #20]
 8002bbe:	431a      	orrs	r2, r3
 8002bc0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	69d9      	ldr	r1, [r3, #28]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a1a      	ldr	r2, [r3, #32]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2101      	movs	r1, #1
 8002bec:	430a      	orrs	r2, r1
 8002bee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2241      	movs	r2, #65	@ 0x41
 8002bfa:	2120      	movs	r1, #32
 8002bfc:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2242      	movs	r2, #66	@ 0x42
 8002c08:	2100      	movs	r1, #0
 8002c0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	0018      	movs	r0, r3
 8002c10:	46bd      	mov	sp, r7
 8002c12:	b002      	add	sp, #8
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	46c0      	nop			@ (mov r8, r8)
 8002c18:	f0ffffff 	.word	0xf0ffffff
 8002c1c:	ffff7fff 	.word	0xffff7fff
 8002c20:	fffff7ff 	.word	0xfffff7ff
 8002c24:	02008000 	.word	0x02008000

08002c28 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002c28:	b590      	push	{r4, r7, lr}
 8002c2a:	b089      	sub	sp, #36	@ 0x24
 8002c2c:	af02      	add	r7, sp, #8
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	0008      	movs	r0, r1
 8002c32:	607a      	str	r2, [r7, #4]
 8002c34:	0019      	movs	r1, r3
 8002c36:	230a      	movs	r3, #10
 8002c38:	18fb      	adds	r3, r7, r3
 8002c3a:	1c02      	adds	r2, r0, #0
 8002c3c:	801a      	strh	r2, [r3, #0]
 8002c3e:	2308      	movs	r3, #8
 8002c40:	18fb      	adds	r3, r7, r3
 8002c42:	1c0a      	adds	r2, r1, #0
 8002c44:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2241      	movs	r2, #65	@ 0x41
 8002c4a:	5c9b      	ldrb	r3, [r3, r2]
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	2b20      	cmp	r3, #32
 8002c50:	d000      	beq.n	8002c54 <HAL_I2C_Master_Transmit+0x2c>
 8002c52:	e10a      	b.n	8002e6a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2240      	movs	r2, #64	@ 0x40
 8002c58:	5c9b      	ldrb	r3, [r3, r2]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d101      	bne.n	8002c62 <HAL_I2C_Master_Transmit+0x3a>
 8002c5e:	2302      	movs	r3, #2
 8002c60:	e104      	b.n	8002e6c <HAL_I2C_Master_Transmit+0x244>
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2240      	movs	r2, #64	@ 0x40
 8002c66:	2101      	movs	r1, #1
 8002c68:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002c6a:	f7ff fc61 	bl	8002530 <HAL_GetTick>
 8002c6e:	0003      	movs	r3, r0
 8002c70:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c72:	2380      	movs	r3, #128	@ 0x80
 8002c74:	0219      	lsls	r1, r3, #8
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	2319      	movs	r3, #25
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f000 fa26 	bl	80030d0 <I2C_WaitOnFlagUntilTimeout>
 8002c84:	1e03      	subs	r3, r0, #0
 8002c86:	d001      	beq.n	8002c8c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e0ef      	b.n	8002e6c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2241      	movs	r2, #65	@ 0x41
 8002c90:	2121      	movs	r1, #33	@ 0x21
 8002c92:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2242      	movs	r2, #66	@ 0x42
 8002c98:	2110      	movs	r1, #16
 8002c9a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2208      	movs	r2, #8
 8002cac:	18ba      	adds	r2, r7, r2
 8002cae:	8812      	ldrh	r2, [r2, #0]
 8002cb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	2bff      	cmp	r3, #255	@ 0xff
 8002cc0:	d906      	bls.n	8002cd0 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	22ff      	movs	r2, #255	@ 0xff
 8002cc6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002cc8:	2380      	movs	r3, #128	@ 0x80
 8002cca:	045b      	lsls	r3, r3, #17
 8002ccc:	617b      	str	r3, [r7, #20]
 8002cce:	e007      	b.n	8002ce0 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002cda:	2380      	movs	r3, #128	@ 0x80
 8002cdc:	049b      	lsls	r3, r3, #18
 8002cde:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d027      	beq.n	8002d38 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cec:	781a      	ldrb	r2, [r3, #0]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf8:	1c5a      	adds	r2, r3, #1
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	3b01      	subs	r3, #1
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d10:	3b01      	subs	r3, #1
 8002d12:	b29a      	uxth	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	3301      	adds	r3, #1
 8002d20:	b2da      	uxtb	r2, r3
 8002d22:	697c      	ldr	r4, [r7, #20]
 8002d24:	230a      	movs	r3, #10
 8002d26:	18fb      	adds	r3, r7, r3
 8002d28:	8819      	ldrh	r1, [r3, #0]
 8002d2a:	68f8      	ldr	r0, [r7, #12]
 8002d2c:	4b51      	ldr	r3, [pc, #324]	@ (8002e74 <HAL_I2C_Master_Transmit+0x24c>)
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	0023      	movs	r3, r4
 8002d32:	f000 fc45 	bl	80035c0 <I2C_TransferConfig>
 8002d36:	e06f      	b.n	8002e18 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d3c:	b2da      	uxtb	r2, r3
 8002d3e:	697c      	ldr	r4, [r7, #20]
 8002d40:	230a      	movs	r3, #10
 8002d42:	18fb      	adds	r3, r7, r3
 8002d44:	8819      	ldrh	r1, [r3, #0]
 8002d46:	68f8      	ldr	r0, [r7, #12]
 8002d48:	4b4a      	ldr	r3, [pc, #296]	@ (8002e74 <HAL_I2C_Master_Transmit+0x24c>)
 8002d4a:	9300      	str	r3, [sp, #0]
 8002d4c:	0023      	movs	r3, r4
 8002d4e:	f000 fc37 	bl	80035c0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002d52:	e061      	b.n	8002e18 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d54:	693a      	ldr	r2, [r7, #16]
 8002d56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	f000 fa10 	bl	8003180 <I2C_WaitOnTXISFlagUntilTimeout>
 8002d60:	1e03      	subs	r3, r0, #0
 8002d62:	d001      	beq.n	8002d68 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e081      	b.n	8002e6c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6c:	781a      	ldrb	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d78:	1c5a      	adds	r2, r3, #1
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	3b01      	subs	r3, #1
 8002d86:	b29a      	uxth	r2, r3
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d90:	3b01      	subs	r3, #1
 8002d92:	b29a      	uxth	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d03a      	beq.n	8002e18 <HAL_I2C_Master_Transmit+0x1f0>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d136      	bne.n	8002e18 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002daa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002dac:	68f8      	ldr	r0, [r7, #12]
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	0013      	movs	r3, r2
 8002db4:	2200      	movs	r2, #0
 8002db6:	2180      	movs	r1, #128	@ 0x80
 8002db8:	f000 f98a 	bl	80030d0 <I2C_WaitOnFlagUntilTimeout>
 8002dbc:	1e03      	subs	r3, r0, #0
 8002dbe:	d001      	beq.n	8002dc4 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e053      	b.n	8002e6c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	2bff      	cmp	r3, #255	@ 0xff
 8002dcc:	d911      	bls.n	8002df2 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	22ff      	movs	r2, #255	@ 0xff
 8002dd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dd8:	b2da      	uxtb	r2, r3
 8002dda:	2380      	movs	r3, #128	@ 0x80
 8002ddc:	045c      	lsls	r4, r3, #17
 8002dde:	230a      	movs	r3, #10
 8002de0:	18fb      	adds	r3, r7, r3
 8002de2:	8819      	ldrh	r1, [r3, #0]
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	2300      	movs	r3, #0
 8002de8:	9300      	str	r3, [sp, #0]
 8002dea:	0023      	movs	r3, r4
 8002dec:	f000 fbe8 	bl	80035c0 <I2C_TransferConfig>
 8002df0:	e012      	b.n	8002e18 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e00:	b2da      	uxtb	r2, r3
 8002e02:	2380      	movs	r3, #128	@ 0x80
 8002e04:	049c      	lsls	r4, r3, #18
 8002e06:	230a      	movs	r3, #10
 8002e08:	18fb      	adds	r3, r7, r3
 8002e0a:	8819      	ldrh	r1, [r3, #0]
 8002e0c:	68f8      	ldr	r0, [r7, #12]
 8002e0e:	2300      	movs	r3, #0
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	0023      	movs	r3, r4
 8002e14:	f000 fbd4 	bl	80035c0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e1c:	b29b      	uxth	r3, r3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d198      	bne.n	8002d54 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	0018      	movs	r0, r3
 8002e2a:	f000 f9ef 	bl	800320c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e2e:	1e03      	subs	r3, r0, #0
 8002e30:	d001      	beq.n	8002e36 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e01a      	b.n	8002e6c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2220      	movs	r2, #32
 8002e3c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	685a      	ldr	r2, [r3, #4]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	490b      	ldr	r1, [pc, #44]	@ (8002e78 <HAL_I2C_Master_Transmit+0x250>)
 8002e4a:	400a      	ands	r2, r1
 8002e4c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2241      	movs	r2, #65	@ 0x41
 8002e52:	2120      	movs	r1, #32
 8002e54:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2242      	movs	r2, #66	@ 0x42
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2240      	movs	r2, #64	@ 0x40
 8002e62:	2100      	movs	r1, #0
 8002e64:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002e66:	2300      	movs	r3, #0
 8002e68:	e000      	b.n	8002e6c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8002e6a:	2302      	movs	r3, #2
  }
}
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b007      	add	sp, #28
 8002e72:	bd90      	pop	{r4, r7, pc}
 8002e74:	80002000 	.word	0x80002000
 8002e78:	fe00e800 	.word	0xfe00e800

08002e7c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002e7c:	b590      	push	{r4, r7, lr}
 8002e7e:	b089      	sub	sp, #36	@ 0x24
 8002e80:	af02      	add	r7, sp, #8
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	0008      	movs	r0, r1
 8002e86:	607a      	str	r2, [r7, #4]
 8002e88:	0019      	movs	r1, r3
 8002e8a:	230a      	movs	r3, #10
 8002e8c:	18fb      	adds	r3, r7, r3
 8002e8e:	1c02      	adds	r2, r0, #0
 8002e90:	801a      	strh	r2, [r3, #0]
 8002e92:	2308      	movs	r3, #8
 8002e94:	18fb      	adds	r3, r7, r3
 8002e96:	1c0a      	adds	r2, r1, #0
 8002e98:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2241      	movs	r2, #65	@ 0x41
 8002e9e:	5c9b      	ldrb	r3, [r3, r2]
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	2b20      	cmp	r3, #32
 8002ea4:	d000      	beq.n	8002ea8 <HAL_I2C_Master_Receive+0x2c>
 8002ea6:	e0e8      	b.n	800307a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2240      	movs	r2, #64	@ 0x40
 8002eac:	5c9b      	ldrb	r3, [r3, r2]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d101      	bne.n	8002eb6 <HAL_I2C_Master_Receive+0x3a>
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	e0e2      	b.n	800307c <HAL_I2C_Master_Receive+0x200>
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2240      	movs	r2, #64	@ 0x40
 8002eba:	2101      	movs	r1, #1
 8002ebc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002ebe:	f7ff fb37 	bl	8002530 <HAL_GetTick>
 8002ec2:	0003      	movs	r3, r0
 8002ec4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002ec6:	2380      	movs	r3, #128	@ 0x80
 8002ec8:	0219      	lsls	r1, r3, #8
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	2319      	movs	r3, #25
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f000 f8fc 	bl	80030d0 <I2C_WaitOnFlagUntilTimeout>
 8002ed8:	1e03      	subs	r3, r0, #0
 8002eda:	d001      	beq.n	8002ee0 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e0cd      	b.n	800307c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2241      	movs	r2, #65	@ 0x41
 8002ee4:	2122      	movs	r1, #34	@ 0x22
 8002ee6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2242      	movs	r2, #66	@ 0x42
 8002eec:	2110      	movs	r1, #16
 8002eee:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2208      	movs	r2, #8
 8002f00:	18ba      	adds	r2, r7, r2
 8002f02:	8812      	ldrh	r2, [r2, #0]
 8002f04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	2bff      	cmp	r3, #255	@ 0xff
 8002f14:	d911      	bls.n	8002f3a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	22ff      	movs	r2, #255	@ 0xff
 8002f1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f20:	b2da      	uxtb	r2, r3
 8002f22:	2380      	movs	r3, #128	@ 0x80
 8002f24:	045c      	lsls	r4, r3, #17
 8002f26:	230a      	movs	r3, #10
 8002f28:	18fb      	adds	r3, r7, r3
 8002f2a:	8819      	ldrh	r1, [r3, #0]
 8002f2c:	68f8      	ldr	r0, [r7, #12]
 8002f2e:	4b55      	ldr	r3, [pc, #340]	@ (8003084 <HAL_I2C_Master_Receive+0x208>)
 8002f30:	9300      	str	r3, [sp, #0]
 8002f32:	0023      	movs	r3, r4
 8002f34:	f000 fb44 	bl	80035c0 <I2C_TransferConfig>
 8002f38:	e076      	b.n	8003028 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f3e:	b29a      	uxth	r2, r3
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	2380      	movs	r3, #128	@ 0x80
 8002f4c:	049c      	lsls	r4, r3, #18
 8002f4e:	230a      	movs	r3, #10
 8002f50:	18fb      	adds	r3, r7, r3
 8002f52:	8819      	ldrh	r1, [r3, #0]
 8002f54:	68f8      	ldr	r0, [r7, #12]
 8002f56:	4b4b      	ldr	r3, [pc, #300]	@ (8003084 <HAL_I2C_Master_Receive+0x208>)
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	0023      	movs	r3, r4
 8002f5c:	f000 fb30 	bl	80035c0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002f60:	e062      	b.n	8003028 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	0018      	movs	r0, r3
 8002f6a:	f000 f993 	bl	8003294 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f6e:	1e03      	subs	r3, r0, #0
 8002f70:	d001      	beq.n	8002f76 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e082      	b.n	800307c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f80:	b2d2      	uxtb	r2, r2
 8002f82:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f88:	1c5a      	adds	r2, r3, #1
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f92:	3b01      	subs	r3, #1
 8002f94:	b29a      	uxth	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	3b01      	subs	r3, #1
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d03a      	beq.n	8003028 <HAL_I2C_Master_Receive+0x1ac>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d136      	bne.n	8003028 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002fba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002fbc:	68f8      	ldr	r0, [r7, #12]
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	9300      	str	r3, [sp, #0]
 8002fc2:	0013      	movs	r3, r2
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	2180      	movs	r1, #128	@ 0x80
 8002fc8:	f000 f882 	bl	80030d0 <I2C_WaitOnFlagUntilTimeout>
 8002fcc:	1e03      	subs	r3, r0, #0
 8002fce:	d001      	beq.n	8002fd4 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e053      	b.n	800307c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	2bff      	cmp	r3, #255	@ 0xff
 8002fdc:	d911      	bls.n	8003002 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	22ff      	movs	r2, #255	@ 0xff
 8002fe2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	2380      	movs	r3, #128	@ 0x80
 8002fec:	045c      	lsls	r4, r3, #17
 8002fee:	230a      	movs	r3, #10
 8002ff0:	18fb      	adds	r3, r7, r3
 8002ff2:	8819      	ldrh	r1, [r3, #0]
 8002ff4:	68f8      	ldr	r0, [r7, #12]
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	9300      	str	r3, [sp, #0]
 8002ffa:	0023      	movs	r3, r4
 8002ffc:	f000 fae0 	bl	80035c0 <I2C_TransferConfig>
 8003000:	e012      	b.n	8003028 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003006:	b29a      	uxth	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003010:	b2da      	uxtb	r2, r3
 8003012:	2380      	movs	r3, #128	@ 0x80
 8003014:	049c      	lsls	r4, r3, #18
 8003016:	230a      	movs	r3, #10
 8003018:	18fb      	adds	r3, r7, r3
 800301a:	8819      	ldrh	r1, [r3, #0]
 800301c:	68f8      	ldr	r0, [r7, #12]
 800301e:	2300      	movs	r3, #0
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	0023      	movs	r3, r4
 8003024:	f000 facc 	bl	80035c0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800302c:	b29b      	uxth	r3, r3
 800302e:	2b00      	cmp	r3, #0
 8003030:	d197      	bne.n	8002f62 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	0018      	movs	r0, r3
 800303a:	f000 f8e7 	bl	800320c <I2C_WaitOnSTOPFlagUntilTimeout>
 800303e:	1e03      	subs	r3, r0, #0
 8003040:	d001      	beq.n	8003046 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e01a      	b.n	800307c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2220      	movs	r2, #32
 800304c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	490b      	ldr	r1, [pc, #44]	@ (8003088 <HAL_I2C_Master_Receive+0x20c>)
 800305a:	400a      	ands	r2, r1
 800305c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2241      	movs	r2, #65	@ 0x41
 8003062:	2120      	movs	r1, #32
 8003064:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2242      	movs	r2, #66	@ 0x42
 800306a:	2100      	movs	r1, #0
 800306c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2240      	movs	r2, #64	@ 0x40
 8003072:	2100      	movs	r1, #0
 8003074:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003076:	2300      	movs	r3, #0
 8003078:	e000      	b.n	800307c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800307a:	2302      	movs	r3, #2
  }
}
 800307c:	0018      	movs	r0, r3
 800307e:	46bd      	mov	sp, r7
 8003080:	b007      	add	sp, #28
 8003082:	bd90      	pop	{r4, r7, pc}
 8003084:	80002400 	.word	0x80002400
 8003088:	fe00e800 	.word	0xfe00e800

0800308c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	2202      	movs	r2, #2
 800309c:	4013      	ands	r3, r2
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d103      	bne.n	80030aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2200      	movs	r2, #0
 80030a8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	2201      	movs	r2, #1
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d007      	beq.n	80030c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	699a      	ldr	r2, [r3, #24]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2101      	movs	r1, #1
 80030c4:	430a      	orrs	r2, r1
 80030c6:	619a      	str	r2, [r3, #24]
  }
}
 80030c8:	46c0      	nop			@ (mov r8, r8)
 80030ca:	46bd      	mov	sp, r7
 80030cc:	b002      	add	sp, #8
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	603b      	str	r3, [r7, #0]
 80030dc:	1dfb      	adds	r3, r7, #7
 80030de:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030e0:	e03a      	b.n	8003158 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	6839      	ldr	r1, [r7, #0]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	0018      	movs	r0, r3
 80030ea:	f000 f971 	bl	80033d0 <I2C_IsErrorOccurred>
 80030ee:	1e03      	subs	r3, r0, #0
 80030f0:	d001      	beq.n	80030f6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e040      	b.n	8003178 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	3301      	adds	r3, #1
 80030fa:	d02d      	beq.n	8003158 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030fc:	f7ff fa18 	bl	8002530 <HAL_GetTick>
 8003100:	0002      	movs	r2, r0
 8003102:	69bb      	ldr	r3, [r7, #24]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	683a      	ldr	r2, [r7, #0]
 8003108:	429a      	cmp	r2, r3
 800310a:	d302      	bcc.n	8003112 <I2C_WaitOnFlagUntilTimeout+0x42>
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d122      	bne.n	8003158 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	68ba      	ldr	r2, [r7, #8]
 800311a:	4013      	ands	r3, r2
 800311c:	68ba      	ldr	r2, [r7, #8]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	425a      	negs	r2, r3
 8003122:	4153      	adcs	r3, r2
 8003124:	b2db      	uxtb	r3, r3
 8003126:	001a      	movs	r2, r3
 8003128:	1dfb      	adds	r3, r7, #7
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	429a      	cmp	r2, r3
 800312e:	d113      	bne.n	8003158 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003134:	2220      	movs	r2, #32
 8003136:	431a      	orrs	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2241      	movs	r2, #65	@ 0x41
 8003140:	2120      	movs	r1, #32
 8003142:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2242      	movs	r2, #66	@ 0x42
 8003148:	2100      	movs	r1, #0
 800314a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2240      	movs	r2, #64	@ 0x40
 8003150:	2100      	movs	r1, #0
 8003152:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e00f      	b.n	8003178 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	68ba      	ldr	r2, [r7, #8]
 8003160:	4013      	ands	r3, r2
 8003162:	68ba      	ldr	r2, [r7, #8]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	425a      	negs	r2, r3
 8003168:	4153      	adcs	r3, r2
 800316a:	b2db      	uxtb	r3, r3
 800316c:	001a      	movs	r2, r3
 800316e:	1dfb      	adds	r3, r7, #7
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	429a      	cmp	r2, r3
 8003174:	d0b5      	beq.n	80030e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003176:	2300      	movs	r3, #0
}
 8003178:	0018      	movs	r0, r3
 800317a:	46bd      	mov	sp, r7
 800317c:	b004      	add	sp, #16
 800317e:	bd80      	pop	{r7, pc}

08003180 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800318c:	e032      	b.n	80031f4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	68b9      	ldr	r1, [r7, #8]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	0018      	movs	r0, r3
 8003196:	f000 f91b 	bl	80033d0 <I2C_IsErrorOccurred>
 800319a:	1e03      	subs	r3, r0, #0
 800319c:	d001      	beq.n	80031a2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e030      	b.n	8003204 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	3301      	adds	r3, #1
 80031a6:	d025      	beq.n	80031f4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031a8:	f7ff f9c2 	bl	8002530 <HAL_GetTick>
 80031ac:	0002      	movs	r2, r0
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	68ba      	ldr	r2, [r7, #8]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d302      	bcc.n	80031be <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d11a      	bne.n	80031f4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	2202      	movs	r2, #2
 80031c6:	4013      	ands	r3, r2
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d013      	beq.n	80031f4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d0:	2220      	movs	r2, #32
 80031d2:	431a      	orrs	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2241      	movs	r2, #65	@ 0x41
 80031dc:	2120      	movs	r1, #32
 80031de:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2242      	movs	r2, #66	@ 0x42
 80031e4:	2100      	movs	r1, #0
 80031e6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2240      	movs	r2, #64	@ 0x40
 80031ec:	2100      	movs	r1, #0
 80031ee:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e007      	b.n	8003204 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	699b      	ldr	r3, [r3, #24]
 80031fa:	2202      	movs	r2, #2
 80031fc:	4013      	ands	r3, r2
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d1c5      	bne.n	800318e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003202:	2300      	movs	r3, #0
}
 8003204:	0018      	movs	r0, r3
 8003206:	46bd      	mov	sp, r7
 8003208:	b004      	add	sp, #16
 800320a:	bd80      	pop	{r7, pc}

0800320c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003218:	e02f      	b.n	800327a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	68b9      	ldr	r1, [r7, #8]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	0018      	movs	r0, r3
 8003222:	f000 f8d5 	bl	80033d0 <I2C_IsErrorOccurred>
 8003226:	1e03      	subs	r3, r0, #0
 8003228:	d001      	beq.n	800322e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e02d      	b.n	800328a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800322e:	f7ff f97f 	bl	8002530 <HAL_GetTick>
 8003232:	0002      	movs	r2, r0
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	68ba      	ldr	r2, [r7, #8]
 800323a:	429a      	cmp	r2, r3
 800323c:	d302      	bcc.n	8003244 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d11a      	bne.n	800327a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	2220      	movs	r2, #32
 800324c:	4013      	ands	r3, r2
 800324e:	2b20      	cmp	r3, #32
 8003250:	d013      	beq.n	800327a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003256:	2220      	movs	r2, #32
 8003258:	431a      	orrs	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2241      	movs	r2, #65	@ 0x41
 8003262:	2120      	movs	r1, #32
 8003264:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2242      	movs	r2, #66	@ 0x42
 800326a:	2100      	movs	r1, #0
 800326c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2240      	movs	r2, #64	@ 0x40
 8003272:	2100      	movs	r1, #0
 8003274:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e007      	b.n	800328a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	2220      	movs	r2, #32
 8003282:	4013      	ands	r3, r2
 8003284:	2b20      	cmp	r3, #32
 8003286:	d1c8      	bne.n	800321a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003288:	2300      	movs	r3, #0
}
 800328a:	0018      	movs	r0, r3
 800328c:	46bd      	mov	sp, r7
 800328e:	b004      	add	sp, #16
 8003290:	bd80      	pop	{r7, pc}
	...

08003294 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032a0:	2317      	movs	r3, #23
 80032a2:	18fb      	adds	r3, r7, r3
 80032a4:	2200      	movs	r2, #0
 80032a6:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80032a8:	e07b      	b.n	80033a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	68b9      	ldr	r1, [r7, #8]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	0018      	movs	r0, r3
 80032b2:	f000 f88d 	bl	80033d0 <I2C_IsErrorOccurred>
 80032b6:	1e03      	subs	r3, r0, #0
 80032b8:	d003      	beq.n	80032c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80032ba:	2317      	movs	r3, #23
 80032bc:	18fb      	adds	r3, r7, r3
 80032be:	2201      	movs	r2, #1
 80032c0:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	699b      	ldr	r3, [r3, #24]
 80032c8:	2220      	movs	r2, #32
 80032ca:	4013      	ands	r3, r2
 80032cc:	2b20      	cmp	r3, #32
 80032ce:	d140      	bne.n	8003352 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80032d0:	2117      	movs	r1, #23
 80032d2:	187b      	adds	r3, r7, r1
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d13b      	bne.n	8003352 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	699b      	ldr	r3, [r3, #24]
 80032e0:	2204      	movs	r2, #4
 80032e2:	4013      	ands	r3, r2
 80032e4:	2b04      	cmp	r3, #4
 80032e6:	d106      	bne.n	80032f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d002      	beq.n	80032f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80032f0:	187b      	adds	r3, r7, r1
 80032f2:	2200      	movs	r2, #0
 80032f4:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	2210      	movs	r2, #16
 80032fe:	4013      	ands	r3, r2
 8003300:	2b10      	cmp	r3, #16
 8003302:	d123      	bne.n	800334c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2210      	movs	r2, #16
 800330a:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2204      	movs	r2, #4
 8003310:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	2220      	movs	r2, #32
 8003318:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4929      	ldr	r1, [pc, #164]	@ (80033cc <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8003326:	400a      	ands	r2, r1
 8003328:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2241      	movs	r2, #65	@ 0x41
 800332e:	2120      	movs	r1, #32
 8003330:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2242      	movs	r2, #66	@ 0x42
 8003336:	2100      	movs	r1, #0
 8003338:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2240      	movs	r2, #64	@ 0x40
 800333e:	2100      	movs	r1, #0
 8003340:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003342:	2317      	movs	r3, #23
 8003344:	18fb      	adds	r3, r7, r3
 8003346:	2201      	movs	r2, #1
 8003348:	701a      	strb	r2, [r3, #0]
 800334a:	e002      	b.n	8003352 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003352:	f7ff f8ed 	bl	8002530 <HAL_GetTick>
 8003356:	0002      	movs	r2, r0
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	68ba      	ldr	r2, [r7, #8]
 800335e:	429a      	cmp	r2, r3
 8003360:	d302      	bcc.n	8003368 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d11c      	bne.n	80033a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8003368:	2017      	movs	r0, #23
 800336a:	183b      	adds	r3, r7, r0
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d117      	bne.n	80033a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	2204      	movs	r2, #4
 800337a:	4013      	ands	r3, r2
 800337c:	2b04      	cmp	r3, #4
 800337e:	d010      	beq.n	80033a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003384:	2220      	movs	r2, #32
 8003386:	431a      	orrs	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2241      	movs	r2, #65	@ 0x41
 8003390:	2120      	movs	r1, #32
 8003392:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2240      	movs	r2, #64	@ 0x40
 8003398:	2100      	movs	r1, #0
 800339a:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800339c:	183b      	adds	r3, r7, r0
 800339e:	2201      	movs	r2, #1
 80033a0:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	699b      	ldr	r3, [r3, #24]
 80033a8:	2204      	movs	r2, #4
 80033aa:	4013      	ands	r3, r2
 80033ac:	2b04      	cmp	r3, #4
 80033ae:	d005      	beq.n	80033bc <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80033b0:	2317      	movs	r3, #23
 80033b2:	18fb      	adds	r3, r7, r3
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d100      	bne.n	80033bc <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80033ba:	e776      	b.n	80032aa <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 80033bc:	2317      	movs	r3, #23
 80033be:	18fb      	adds	r3, r7, r3
 80033c0:	781b      	ldrb	r3, [r3, #0]
}
 80033c2:	0018      	movs	r0, r3
 80033c4:	46bd      	mov	sp, r7
 80033c6:	b006      	add	sp, #24
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	46c0      	nop			@ (mov r8, r8)
 80033cc:	fe00e800 	.word	0xfe00e800

080033d0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b08a      	sub	sp, #40	@ 0x28
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033dc:	2327      	movs	r3, #39	@ 0x27
 80033de:	18fb      	adds	r3, r7, r3
 80033e0:	2200      	movs	r2, #0
 80033e2:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80033ec:	2300      	movs	r3, #0
 80033ee:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	2210      	movs	r2, #16
 80033f8:	4013      	ands	r3, r2
 80033fa:	d100      	bne.n	80033fe <I2C_IsErrorOccurred+0x2e>
 80033fc:	e079      	b.n	80034f2 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2210      	movs	r2, #16
 8003404:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003406:	e057      	b.n	80034b8 <I2C_IsErrorOccurred+0xe8>
 8003408:	2227      	movs	r2, #39	@ 0x27
 800340a:	18bb      	adds	r3, r7, r2
 800340c:	18ba      	adds	r2, r7, r2
 800340e:	7812      	ldrb	r2, [r2, #0]
 8003410:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	3301      	adds	r3, #1
 8003416:	d04f      	beq.n	80034b8 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003418:	f7ff f88a 	bl	8002530 <HAL_GetTick>
 800341c:	0002      	movs	r2, r0
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	68ba      	ldr	r2, [r7, #8]
 8003424:	429a      	cmp	r2, r3
 8003426:	d302      	bcc.n	800342e <I2C_IsErrorOccurred+0x5e>
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d144      	bne.n	80034b8 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	2380      	movs	r3, #128	@ 0x80
 8003436:	01db      	lsls	r3, r3, #7
 8003438:	4013      	ands	r3, r2
 800343a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800343c:	2013      	movs	r0, #19
 800343e:	183b      	adds	r3, r7, r0
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	2142      	movs	r1, #66	@ 0x42
 8003444:	5c52      	ldrb	r2, [r2, r1]
 8003446:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	699a      	ldr	r2, [r3, #24]
 800344e:	2380      	movs	r3, #128	@ 0x80
 8003450:	021b      	lsls	r3, r3, #8
 8003452:	401a      	ands	r2, r3
 8003454:	2380      	movs	r3, #128	@ 0x80
 8003456:	021b      	lsls	r3, r3, #8
 8003458:	429a      	cmp	r2, r3
 800345a:	d126      	bne.n	80034aa <I2C_IsErrorOccurred+0xda>
 800345c:	697a      	ldr	r2, [r7, #20]
 800345e:	2380      	movs	r3, #128	@ 0x80
 8003460:	01db      	lsls	r3, r3, #7
 8003462:	429a      	cmp	r2, r3
 8003464:	d021      	beq.n	80034aa <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8003466:	183b      	adds	r3, r7, r0
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	2b20      	cmp	r3, #32
 800346c:	d01d      	beq.n	80034aa <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	685a      	ldr	r2, [r3, #4]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2180      	movs	r1, #128	@ 0x80
 800347a:	01c9      	lsls	r1, r1, #7
 800347c:	430a      	orrs	r2, r1
 800347e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003480:	f7ff f856 	bl	8002530 <HAL_GetTick>
 8003484:	0003      	movs	r3, r0
 8003486:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003488:	e00f      	b.n	80034aa <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800348a:	f7ff f851 	bl	8002530 <HAL_GetTick>
 800348e:	0002      	movs	r2, r0
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b19      	cmp	r3, #25
 8003496:	d908      	bls.n	80034aa <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003498:	6a3b      	ldr	r3, [r7, #32]
 800349a:	2220      	movs	r2, #32
 800349c:	4313      	orrs	r3, r2
 800349e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80034a0:	2327      	movs	r3, #39	@ 0x27
 80034a2:	18fb      	adds	r3, r7, r3
 80034a4:	2201      	movs	r2, #1
 80034a6:	701a      	strb	r2, [r3, #0]

              break;
 80034a8:	e006      	b.n	80034b8 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	2220      	movs	r2, #32
 80034b2:	4013      	ands	r3, r2
 80034b4:	2b20      	cmp	r3, #32
 80034b6:	d1e8      	bne.n	800348a <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	699b      	ldr	r3, [r3, #24]
 80034be:	2220      	movs	r2, #32
 80034c0:	4013      	ands	r3, r2
 80034c2:	2b20      	cmp	r3, #32
 80034c4:	d004      	beq.n	80034d0 <I2C_IsErrorOccurred+0x100>
 80034c6:	2327      	movs	r3, #39	@ 0x27
 80034c8:	18fb      	adds	r3, r7, r3
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d09b      	beq.n	8003408 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80034d0:	2327      	movs	r3, #39	@ 0x27
 80034d2:	18fb      	adds	r3, r7, r3
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d103      	bne.n	80034e2 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2220      	movs	r2, #32
 80034e0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80034e2:	6a3b      	ldr	r3, [r7, #32]
 80034e4:	2204      	movs	r2, #4
 80034e6:	4313      	orrs	r3, r2
 80034e8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80034ea:	2327      	movs	r3, #39	@ 0x27
 80034ec:	18fb      	adds	r3, r7, r3
 80034ee:	2201      	movs	r2, #1
 80034f0:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	699b      	ldr	r3, [r3, #24]
 80034f8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	2380      	movs	r3, #128	@ 0x80
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	4013      	ands	r3, r2
 8003502:	d00c      	beq.n	800351e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003504:	6a3b      	ldr	r3, [r7, #32]
 8003506:	2201      	movs	r2, #1
 8003508:	4313      	orrs	r3, r2
 800350a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2280      	movs	r2, #128	@ 0x80
 8003512:	0052      	lsls	r2, r2, #1
 8003514:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003516:	2327      	movs	r3, #39	@ 0x27
 8003518:	18fb      	adds	r3, r7, r3
 800351a:	2201      	movs	r2, #1
 800351c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	2380      	movs	r3, #128	@ 0x80
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	4013      	ands	r3, r2
 8003526:	d00c      	beq.n	8003542 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003528:	6a3b      	ldr	r3, [r7, #32]
 800352a:	2208      	movs	r2, #8
 800352c:	4313      	orrs	r3, r2
 800352e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2280      	movs	r2, #128	@ 0x80
 8003536:	00d2      	lsls	r2, r2, #3
 8003538:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800353a:	2327      	movs	r3, #39	@ 0x27
 800353c:	18fb      	adds	r3, r7, r3
 800353e:	2201      	movs	r2, #1
 8003540:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	2380      	movs	r3, #128	@ 0x80
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4013      	ands	r3, r2
 800354a:	d00c      	beq.n	8003566 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800354c:	6a3b      	ldr	r3, [r7, #32]
 800354e:	2202      	movs	r2, #2
 8003550:	4313      	orrs	r3, r2
 8003552:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2280      	movs	r2, #128	@ 0x80
 800355a:	0092      	lsls	r2, r2, #2
 800355c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800355e:	2327      	movs	r3, #39	@ 0x27
 8003560:	18fb      	adds	r3, r7, r3
 8003562:	2201      	movs	r2, #1
 8003564:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003566:	2327      	movs	r3, #39	@ 0x27
 8003568:	18fb      	adds	r3, r7, r3
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d01d      	beq.n	80035ac <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	0018      	movs	r0, r3
 8003574:	f7ff fd8a 	bl	800308c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	490e      	ldr	r1, [pc, #56]	@ (80035bc <I2C_IsErrorOccurred+0x1ec>)
 8003584:	400a      	ands	r2, r1
 8003586:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800358c:	6a3b      	ldr	r3, [r7, #32]
 800358e:	431a      	orrs	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2241      	movs	r2, #65	@ 0x41
 8003598:	2120      	movs	r1, #32
 800359a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2242      	movs	r2, #66	@ 0x42
 80035a0:	2100      	movs	r1, #0
 80035a2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2240      	movs	r2, #64	@ 0x40
 80035a8:	2100      	movs	r1, #0
 80035aa:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80035ac:	2327      	movs	r3, #39	@ 0x27
 80035ae:	18fb      	adds	r3, r7, r3
 80035b0:	781b      	ldrb	r3, [r3, #0]
}
 80035b2:	0018      	movs	r0, r3
 80035b4:	46bd      	mov	sp, r7
 80035b6:	b00a      	add	sp, #40	@ 0x28
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	46c0      	nop			@ (mov r8, r8)
 80035bc:	fe00e800 	.word	0xfe00e800

080035c0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80035c0:	b590      	push	{r4, r7, lr}
 80035c2:	b087      	sub	sp, #28
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	0008      	movs	r0, r1
 80035ca:	0011      	movs	r1, r2
 80035cc:	607b      	str	r3, [r7, #4]
 80035ce:	240a      	movs	r4, #10
 80035d0:	193b      	adds	r3, r7, r4
 80035d2:	1c02      	adds	r2, r0, #0
 80035d4:	801a      	strh	r2, [r3, #0]
 80035d6:	2009      	movs	r0, #9
 80035d8:	183b      	adds	r3, r7, r0
 80035da:	1c0a      	adds	r2, r1, #0
 80035dc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035de:	193b      	adds	r3, r7, r4
 80035e0:	881b      	ldrh	r3, [r3, #0]
 80035e2:	059b      	lsls	r3, r3, #22
 80035e4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80035e6:	183b      	adds	r3, r7, r0
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	0419      	lsls	r1, r3, #16
 80035ec:	23ff      	movs	r3, #255	@ 0xff
 80035ee:	041b      	lsls	r3, r3, #16
 80035f0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035f2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035fa:	4313      	orrs	r3, r2
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	085b      	lsrs	r3, r3, #1
 8003600:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800360a:	0d51      	lsrs	r1, r2, #21
 800360c:	2280      	movs	r2, #128	@ 0x80
 800360e:	00d2      	lsls	r2, r2, #3
 8003610:	400a      	ands	r2, r1
 8003612:	4907      	ldr	r1, [pc, #28]	@ (8003630 <I2C_TransferConfig+0x70>)
 8003614:	430a      	orrs	r2, r1
 8003616:	43d2      	mvns	r2, r2
 8003618:	401a      	ands	r2, r3
 800361a:	0011      	movs	r1, r2
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	697a      	ldr	r2, [r7, #20]
 8003622:	430a      	orrs	r2, r1
 8003624:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003626:	46c0      	nop			@ (mov r8, r8)
 8003628:	46bd      	mov	sp, r7
 800362a:	b007      	add	sp, #28
 800362c:	bd90      	pop	{r4, r7, pc}
 800362e:	46c0      	nop			@ (mov r8, r8)
 8003630:	03ff63ff 	.word	0x03ff63ff

08003634 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2241      	movs	r2, #65	@ 0x41
 8003642:	5c9b      	ldrb	r3, [r3, r2]
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b20      	cmp	r3, #32
 8003648:	d138      	bne.n	80036bc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2240      	movs	r2, #64	@ 0x40
 800364e:	5c9b      	ldrb	r3, [r3, r2]
 8003650:	2b01      	cmp	r3, #1
 8003652:	d101      	bne.n	8003658 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003654:	2302      	movs	r3, #2
 8003656:	e032      	b.n	80036be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2240      	movs	r2, #64	@ 0x40
 800365c:	2101      	movs	r1, #1
 800365e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2241      	movs	r2, #65	@ 0x41
 8003664:	2124      	movs	r1, #36	@ 0x24
 8003666:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2101      	movs	r1, #1
 8003674:	438a      	bics	r2, r1
 8003676:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4911      	ldr	r1, [pc, #68]	@ (80036c8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003684:	400a      	ands	r2, r1
 8003686:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	6819      	ldr	r1, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	683a      	ldr	r2, [r7, #0]
 8003694:	430a      	orrs	r2, r1
 8003696:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2101      	movs	r1, #1
 80036a4:	430a      	orrs	r2, r1
 80036a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2241      	movs	r2, #65	@ 0x41
 80036ac:	2120      	movs	r1, #32
 80036ae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2240      	movs	r2, #64	@ 0x40
 80036b4:	2100      	movs	r1, #0
 80036b6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80036b8:	2300      	movs	r3, #0
 80036ba:	e000      	b.n	80036be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80036bc:	2302      	movs	r3, #2
  }
}
 80036be:	0018      	movs	r0, r3
 80036c0:	46bd      	mov	sp, r7
 80036c2:	b002      	add	sp, #8
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	46c0      	nop			@ (mov r8, r8)
 80036c8:	ffffefff 	.word	0xffffefff

080036cc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2241      	movs	r2, #65	@ 0x41
 80036da:	5c9b      	ldrb	r3, [r3, r2]
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b20      	cmp	r3, #32
 80036e0:	d139      	bne.n	8003756 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2240      	movs	r2, #64	@ 0x40
 80036e6:	5c9b      	ldrb	r3, [r3, r2]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d101      	bne.n	80036f0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80036ec:	2302      	movs	r3, #2
 80036ee:	e033      	b.n	8003758 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2240      	movs	r2, #64	@ 0x40
 80036f4:	2101      	movs	r1, #1
 80036f6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2241      	movs	r2, #65	@ 0x41
 80036fc:	2124      	movs	r1, #36	@ 0x24
 80036fe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2101      	movs	r1, #1
 800370c:	438a      	bics	r2, r1
 800370e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	4a11      	ldr	r2, [pc, #68]	@ (8003760 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800371c:	4013      	ands	r3, r2
 800371e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	021b      	lsls	r3, r3, #8
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	4313      	orrs	r3, r2
 8003728:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	68fa      	ldr	r2, [r7, #12]
 8003730:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2101      	movs	r1, #1
 800373e:	430a      	orrs	r2, r1
 8003740:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2241      	movs	r2, #65	@ 0x41
 8003746:	2120      	movs	r1, #32
 8003748:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2240      	movs	r2, #64	@ 0x40
 800374e:	2100      	movs	r1, #0
 8003750:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003752:	2300      	movs	r3, #0
 8003754:	e000      	b.n	8003758 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003756:	2302      	movs	r3, #2
  }
}
 8003758:	0018      	movs	r0, r3
 800375a:	46bd      	mov	sp, r7
 800375c:	b004      	add	sp, #16
 800375e:	bd80      	pop	{r7, pc}
 8003760:	fffff0ff 	.word	0xfffff0ff

08003764 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003768:	4b04      	ldr	r3, [pc, #16]	@ (800377c <HAL_PWR_EnableBkUpAccess+0x18>)
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	4b03      	ldr	r3, [pc, #12]	@ (800377c <HAL_PWR_EnableBkUpAccess+0x18>)
 800376e:	2180      	movs	r1, #128	@ 0x80
 8003770:	0049      	lsls	r1, r1, #1
 8003772:	430a      	orrs	r2, r1
 8003774:	601a      	str	r2, [r3, #0]
}
 8003776:	46c0      	nop			@ (mov r8, r8)
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	40007000 	.word	0x40007000

08003780 <HAL_PWR_DisableBkUpAccess>:
/**
  * @brief  Disable access to the backup domain
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8003784:	4b04      	ldr	r3, [pc, #16]	@ (8003798 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	4b03      	ldr	r3, [pc, #12]	@ (8003798 <HAL_PWR_DisableBkUpAccess+0x18>)
 800378a:	4904      	ldr	r1, [pc, #16]	@ (800379c <HAL_PWR_DisableBkUpAccess+0x1c>)
 800378c:	400a      	ands	r2, r1
 800378e:	601a      	str	r2, [r3, #0]
}
 8003790:	46c0      	nop			@ (mov r8, r8)
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	46c0      	nop			@ (mov r8, r8)
 8003798:	40007000 	.word	0x40007000
 800379c:	fffffeff 	.word	0xfffffeff

080037a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80037a8:	4b19      	ldr	r3, [pc, #100]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a19      	ldr	r2, [pc, #100]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80037ae:	4013      	ands	r3, r2
 80037b0:	0019      	movs	r1, r3
 80037b2:	4b17      	ldr	r3, [pc, #92]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	2380      	movs	r3, #128	@ 0x80
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d11f      	bne.n	8003804 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80037c4:	4b14      	ldr	r3, [pc, #80]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	0013      	movs	r3, r2
 80037ca:	005b      	lsls	r3, r3, #1
 80037cc:	189b      	adds	r3, r3, r2
 80037ce:	005b      	lsls	r3, r3, #1
 80037d0:	4912      	ldr	r1, [pc, #72]	@ (800381c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80037d2:	0018      	movs	r0, r3
 80037d4:	f7fc fc96 	bl	8000104 <__udivsi3>
 80037d8:	0003      	movs	r3, r0
 80037da:	3301      	adds	r3, #1
 80037dc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037de:	e008      	b.n	80037f2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d003      	beq.n	80037ee <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	3b01      	subs	r3, #1
 80037ea:	60fb      	str	r3, [r7, #12]
 80037ec:	e001      	b.n	80037f2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e009      	b.n	8003806 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037f2:	4b07      	ldr	r3, [pc, #28]	@ (8003810 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80037f4:	695a      	ldr	r2, [r3, #20]
 80037f6:	2380      	movs	r3, #128	@ 0x80
 80037f8:	00db      	lsls	r3, r3, #3
 80037fa:	401a      	ands	r2, r3
 80037fc:	2380      	movs	r3, #128	@ 0x80
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	429a      	cmp	r2, r3
 8003802:	d0ed      	beq.n	80037e0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	0018      	movs	r0, r3
 8003808:	46bd      	mov	sp, r7
 800380a:	b004      	add	sp, #16
 800380c:	bd80      	pop	{r7, pc}
 800380e:	46c0      	nop			@ (mov r8, r8)
 8003810:	40007000 	.word	0x40007000
 8003814:	fffff9ff 	.word	0xfffff9ff
 8003818:	20000068 	.word	0x20000068
 800381c:	000f4240 	.word	0x000f4240

08003820 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b088      	sub	sp, #32
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e2fe      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2201      	movs	r2, #1
 8003838:	4013      	ands	r3, r2
 800383a:	d100      	bne.n	800383e <HAL_RCC_OscConfig+0x1e>
 800383c:	e07c      	b.n	8003938 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800383e:	4bc3      	ldr	r3, [pc, #780]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	2238      	movs	r2, #56	@ 0x38
 8003844:	4013      	ands	r3, r2
 8003846:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003848:	4bc0      	ldr	r3, [pc, #768]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	2203      	movs	r2, #3
 800384e:	4013      	ands	r3, r2
 8003850:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	2b10      	cmp	r3, #16
 8003856:	d102      	bne.n	800385e <HAL_RCC_OscConfig+0x3e>
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	2b03      	cmp	r3, #3
 800385c:	d002      	beq.n	8003864 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	2b08      	cmp	r3, #8
 8003862:	d10b      	bne.n	800387c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003864:	4bb9      	ldr	r3, [pc, #740]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	2380      	movs	r3, #128	@ 0x80
 800386a:	029b      	lsls	r3, r3, #10
 800386c:	4013      	ands	r3, r2
 800386e:	d062      	beq.n	8003936 <HAL_RCC_OscConfig+0x116>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d15e      	bne.n	8003936 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e2d9      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	2380      	movs	r3, #128	@ 0x80
 8003882:	025b      	lsls	r3, r3, #9
 8003884:	429a      	cmp	r2, r3
 8003886:	d107      	bne.n	8003898 <HAL_RCC_OscConfig+0x78>
 8003888:	4bb0      	ldr	r3, [pc, #704]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	4baf      	ldr	r3, [pc, #700]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 800388e:	2180      	movs	r1, #128	@ 0x80
 8003890:	0249      	lsls	r1, r1, #9
 8003892:	430a      	orrs	r2, r1
 8003894:	601a      	str	r2, [r3, #0]
 8003896:	e020      	b.n	80038da <HAL_RCC_OscConfig+0xba>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	685a      	ldr	r2, [r3, #4]
 800389c:	23a0      	movs	r3, #160	@ 0xa0
 800389e:	02db      	lsls	r3, r3, #11
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d10e      	bne.n	80038c2 <HAL_RCC_OscConfig+0xa2>
 80038a4:	4ba9      	ldr	r3, [pc, #676]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	4ba8      	ldr	r3, [pc, #672]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80038aa:	2180      	movs	r1, #128	@ 0x80
 80038ac:	02c9      	lsls	r1, r1, #11
 80038ae:	430a      	orrs	r2, r1
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	4ba6      	ldr	r3, [pc, #664]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	4ba5      	ldr	r3, [pc, #660]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80038b8:	2180      	movs	r1, #128	@ 0x80
 80038ba:	0249      	lsls	r1, r1, #9
 80038bc:	430a      	orrs	r2, r1
 80038be:	601a      	str	r2, [r3, #0]
 80038c0:	e00b      	b.n	80038da <HAL_RCC_OscConfig+0xba>
 80038c2:	4ba2      	ldr	r3, [pc, #648]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	4ba1      	ldr	r3, [pc, #644]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80038c8:	49a1      	ldr	r1, [pc, #644]	@ (8003b50 <HAL_RCC_OscConfig+0x330>)
 80038ca:	400a      	ands	r2, r1
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	4b9f      	ldr	r3, [pc, #636]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	4b9e      	ldr	r3, [pc, #632]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80038d4:	499f      	ldr	r1, [pc, #636]	@ (8003b54 <HAL_RCC_OscConfig+0x334>)
 80038d6:	400a      	ands	r2, r1
 80038d8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d014      	beq.n	800390c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e2:	f7fe fe25 	bl	8002530 <HAL_GetTick>
 80038e6:	0003      	movs	r3, r0
 80038e8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038ec:	f7fe fe20 	bl	8002530 <HAL_GetTick>
 80038f0:	0002      	movs	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b64      	cmp	r3, #100	@ 0x64
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e298      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038fe:	4b93      	ldr	r3, [pc, #588]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	2380      	movs	r3, #128	@ 0x80
 8003904:	029b      	lsls	r3, r3, #10
 8003906:	4013      	ands	r3, r2
 8003908:	d0f0      	beq.n	80038ec <HAL_RCC_OscConfig+0xcc>
 800390a:	e015      	b.n	8003938 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800390c:	f7fe fe10 	bl	8002530 <HAL_GetTick>
 8003910:	0003      	movs	r3, r0
 8003912:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003914:	e008      	b.n	8003928 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003916:	f7fe fe0b 	bl	8002530 <HAL_GetTick>
 800391a:	0002      	movs	r2, r0
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	2b64      	cmp	r3, #100	@ 0x64
 8003922:	d901      	bls.n	8003928 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e283      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003928:	4b88      	ldr	r3, [pc, #544]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	2380      	movs	r3, #128	@ 0x80
 800392e:	029b      	lsls	r3, r3, #10
 8003930:	4013      	ands	r3, r2
 8003932:	d1f0      	bne.n	8003916 <HAL_RCC_OscConfig+0xf6>
 8003934:	e000      	b.n	8003938 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003936:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	2202      	movs	r2, #2
 800393e:	4013      	ands	r3, r2
 8003940:	d100      	bne.n	8003944 <HAL_RCC_OscConfig+0x124>
 8003942:	e099      	b.n	8003a78 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003944:	4b81      	ldr	r3, [pc, #516]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	2238      	movs	r2, #56	@ 0x38
 800394a:	4013      	ands	r3, r2
 800394c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800394e:	4b7f      	ldr	r3, [pc, #508]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	2203      	movs	r2, #3
 8003954:	4013      	ands	r3, r2
 8003956:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	2b10      	cmp	r3, #16
 800395c:	d102      	bne.n	8003964 <HAL_RCC_OscConfig+0x144>
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	2b02      	cmp	r3, #2
 8003962:	d002      	beq.n	800396a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d135      	bne.n	80039d6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800396a:	4b78      	ldr	r3, [pc, #480]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	2380      	movs	r3, #128	@ 0x80
 8003970:	00db      	lsls	r3, r3, #3
 8003972:	4013      	ands	r3, r2
 8003974:	d005      	beq.n	8003982 <HAL_RCC_OscConfig+0x162>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d101      	bne.n	8003982 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e256      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003982:	4b72      	ldr	r3, [pc, #456]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	4a74      	ldr	r2, [pc, #464]	@ (8003b58 <HAL_RCC_OscConfig+0x338>)
 8003988:	4013      	ands	r3, r2
 800398a:	0019      	movs	r1, r3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	021a      	lsls	r2, r3, #8
 8003992:	4b6e      	ldr	r3, [pc, #440]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003994:	430a      	orrs	r2, r1
 8003996:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d112      	bne.n	80039c4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800399e:	4b6b      	ldr	r3, [pc, #428]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a6e      	ldr	r2, [pc, #440]	@ (8003b5c <HAL_RCC_OscConfig+0x33c>)
 80039a4:	4013      	ands	r3, r2
 80039a6:	0019      	movs	r1, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	691a      	ldr	r2, [r3, #16]
 80039ac:	4b67      	ldr	r3, [pc, #412]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80039ae:	430a      	orrs	r2, r1
 80039b0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80039b2:	4b66      	ldr	r3, [pc, #408]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	0adb      	lsrs	r3, r3, #11
 80039b8:	2207      	movs	r2, #7
 80039ba:	4013      	ands	r3, r2
 80039bc:	4a68      	ldr	r2, [pc, #416]	@ (8003b60 <HAL_RCC_OscConfig+0x340>)
 80039be:	40da      	lsrs	r2, r3
 80039c0:	4b68      	ldr	r3, [pc, #416]	@ (8003b64 <HAL_RCC_OscConfig+0x344>)
 80039c2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80039c4:	4b68      	ldr	r3, [pc, #416]	@ (8003b68 <HAL_RCC_OscConfig+0x348>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	0018      	movs	r0, r3
 80039ca:	f7fe fd55 	bl	8002478 <HAL_InitTick>
 80039ce:	1e03      	subs	r3, r0, #0
 80039d0:	d051      	beq.n	8003a76 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e22c      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d030      	beq.n	8003a40 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80039de:	4b5b      	ldr	r3, [pc, #364]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a5e      	ldr	r2, [pc, #376]	@ (8003b5c <HAL_RCC_OscConfig+0x33c>)
 80039e4:	4013      	ands	r3, r2
 80039e6:	0019      	movs	r1, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	691a      	ldr	r2, [r3, #16]
 80039ec:	4b57      	ldr	r3, [pc, #348]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80039ee:	430a      	orrs	r2, r1
 80039f0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80039f2:	4b56      	ldr	r3, [pc, #344]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	4b55      	ldr	r3, [pc, #340]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 80039f8:	2180      	movs	r1, #128	@ 0x80
 80039fa:	0049      	lsls	r1, r1, #1
 80039fc:	430a      	orrs	r2, r1
 80039fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a00:	f7fe fd96 	bl	8002530 <HAL_GetTick>
 8003a04:	0003      	movs	r3, r0
 8003a06:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a08:	e008      	b.n	8003a1c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a0a:	f7fe fd91 	bl	8002530 <HAL_GetTick>
 8003a0e:	0002      	movs	r2, r0
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d901      	bls.n	8003a1c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e209      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a1c:	4b4b      	ldr	r3, [pc, #300]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	2380      	movs	r3, #128	@ 0x80
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	4013      	ands	r3, r2
 8003a26:	d0f0      	beq.n	8003a0a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a28:	4b48      	ldr	r3, [pc, #288]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	4a4a      	ldr	r2, [pc, #296]	@ (8003b58 <HAL_RCC_OscConfig+0x338>)
 8003a2e:	4013      	ands	r3, r2
 8003a30:	0019      	movs	r1, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	021a      	lsls	r2, r3, #8
 8003a38:	4b44      	ldr	r3, [pc, #272]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	605a      	str	r2, [r3, #4]
 8003a3e:	e01b      	b.n	8003a78 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8003a40:	4b42      	ldr	r3, [pc, #264]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	4b41      	ldr	r3, [pc, #260]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003a46:	4949      	ldr	r1, [pc, #292]	@ (8003b6c <HAL_RCC_OscConfig+0x34c>)
 8003a48:	400a      	ands	r2, r1
 8003a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a4c:	f7fe fd70 	bl	8002530 <HAL_GetTick>
 8003a50:	0003      	movs	r3, r0
 8003a52:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a54:	e008      	b.n	8003a68 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a56:	f7fe fd6b 	bl	8002530 <HAL_GetTick>
 8003a5a:	0002      	movs	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e1e3      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a68:	4b38      	ldr	r3, [pc, #224]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	2380      	movs	r3, #128	@ 0x80
 8003a6e:	00db      	lsls	r3, r3, #3
 8003a70:	4013      	ands	r3, r2
 8003a72:	d1f0      	bne.n	8003a56 <HAL_RCC_OscConfig+0x236>
 8003a74:	e000      	b.n	8003a78 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a76:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2208      	movs	r2, #8
 8003a7e:	4013      	ands	r3, r2
 8003a80:	d047      	beq.n	8003b12 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003a82:	4b32      	ldr	r3, [pc, #200]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	2238      	movs	r2, #56	@ 0x38
 8003a88:	4013      	ands	r3, r2
 8003a8a:	2b18      	cmp	r3, #24
 8003a8c:	d10a      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003a8e:	4b2f      	ldr	r3, [pc, #188]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003a90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a92:	2202      	movs	r2, #2
 8003a94:	4013      	ands	r3, r2
 8003a96:	d03c      	beq.n	8003b12 <HAL_RCC_OscConfig+0x2f2>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d138      	bne.n	8003b12 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e1c5      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d019      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003aac:	4b27      	ldr	r3, [pc, #156]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003aae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003ab0:	4b26      	ldr	r3, [pc, #152]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003ab2:	2101      	movs	r1, #1
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab8:	f7fe fd3a 	bl	8002530 <HAL_GetTick>
 8003abc:	0003      	movs	r3, r0
 8003abe:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ac0:	e008      	b.n	8003ad4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac2:	f7fe fd35 	bl	8002530 <HAL_GetTick>
 8003ac6:	0002      	movs	r2, r0
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d901      	bls.n	8003ad4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	e1ad      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ad4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003ad6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ad8:	2202      	movs	r2, #2
 8003ada:	4013      	ands	r3, r2
 8003adc:	d0f1      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x2a2>
 8003ade:	e018      	b.n	8003b12 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003ae2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003ae4:	4b19      	ldr	r3, [pc, #100]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003ae6:	2101      	movs	r1, #1
 8003ae8:	438a      	bics	r2, r1
 8003aea:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aec:	f7fe fd20 	bl	8002530 <HAL_GetTick>
 8003af0:	0003      	movs	r3, r0
 8003af2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003af4:	e008      	b.n	8003b08 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003af6:	f7fe fd1b 	bl	8002530 <HAL_GetTick>
 8003afa:	0002      	movs	r2, r0
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d901      	bls.n	8003b08 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e193      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b08:	4b10      	ldr	r3, [pc, #64]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003b0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b0c:	2202      	movs	r2, #2
 8003b0e:	4013      	ands	r3, r2
 8003b10:	d1f1      	bne.n	8003af6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2204      	movs	r2, #4
 8003b18:	4013      	ands	r3, r2
 8003b1a:	d100      	bne.n	8003b1e <HAL_RCC_OscConfig+0x2fe>
 8003b1c:	e0c6      	b.n	8003cac <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b1e:	231f      	movs	r3, #31
 8003b20:	18fb      	adds	r3, r7, r3
 8003b22:	2200      	movs	r2, #0
 8003b24:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003b26:	4b09      	ldr	r3, [pc, #36]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	2238      	movs	r2, #56	@ 0x38
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	2b20      	cmp	r3, #32
 8003b30:	d11e      	bne.n	8003b70 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8003b32:	4b06      	ldr	r3, [pc, #24]	@ (8003b4c <HAL_RCC_OscConfig+0x32c>)
 8003b34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b36:	2202      	movs	r2, #2
 8003b38:	4013      	ands	r3, r2
 8003b3a:	d100      	bne.n	8003b3e <HAL_RCC_OscConfig+0x31e>
 8003b3c:	e0b6      	b.n	8003cac <HAL_RCC_OscConfig+0x48c>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d000      	beq.n	8003b48 <HAL_RCC_OscConfig+0x328>
 8003b46:	e0b1      	b.n	8003cac <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e171      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	fffeffff 	.word	0xfffeffff
 8003b54:	fffbffff 	.word	0xfffbffff
 8003b58:	ffff80ff 	.word	0xffff80ff
 8003b5c:	ffffc7ff 	.word	0xffffc7ff
 8003b60:	00f42400 	.word	0x00f42400
 8003b64:	20000068 	.word	0x20000068
 8003b68:	2000006c 	.word	0x2000006c
 8003b6c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b70:	4bb1      	ldr	r3, [pc, #708]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003b72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b74:	2380      	movs	r3, #128	@ 0x80
 8003b76:	055b      	lsls	r3, r3, #21
 8003b78:	4013      	ands	r3, r2
 8003b7a:	d101      	bne.n	8003b80 <HAL_RCC_OscConfig+0x360>
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e000      	b.n	8003b82 <HAL_RCC_OscConfig+0x362>
 8003b80:	2300      	movs	r3, #0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d011      	beq.n	8003baa <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003b86:	4bac      	ldr	r3, [pc, #688]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003b88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b8a:	4bab      	ldr	r3, [pc, #684]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003b8c:	2180      	movs	r1, #128	@ 0x80
 8003b8e:	0549      	lsls	r1, r1, #21
 8003b90:	430a      	orrs	r2, r1
 8003b92:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003b94:	4ba8      	ldr	r3, [pc, #672]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003b96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b98:	2380      	movs	r3, #128	@ 0x80
 8003b9a:	055b      	lsls	r3, r3, #21
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003ba2:	231f      	movs	r3, #31
 8003ba4:	18fb      	adds	r3, r7, r3
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003baa:	4ba4      	ldr	r3, [pc, #656]	@ (8003e3c <HAL_RCC_OscConfig+0x61c>)
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	2380      	movs	r3, #128	@ 0x80
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	d11a      	bne.n	8003bec <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bb6:	4ba1      	ldr	r3, [pc, #644]	@ (8003e3c <HAL_RCC_OscConfig+0x61c>)
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	4ba0      	ldr	r3, [pc, #640]	@ (8003e3c <HAL_RCC_OscConfig+0x61c>)
 8003bbc:	2180      	movs	r1, #128	@ 0x80
 8003bbe:	0049      	lsls	r1, r1, #1
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003bc4:	f7fe fcb4 	bl	8002530 <HAL_GetTick>
 8003bc8:	0003      	movs	r3, r0
 8003bca:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bcc:	e008      	b.n	8003be0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bce:	f7fe fcaf 	bl	8002530 <HAL_GetTick>
 8003bd2:	0002      	movs	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e127      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003be0:	4b96      	ldr	r3, [pc, #600]	@ (8003e3c <HAL_RCC_OscConfig+0x61c>)
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	2380      	movs	r3, #128	@ 0x80
 8003be6:	005b      	lsls	r3, r3, #1
 8003be8:	4013      	ands	r3, r2
 8003bea:	d0f0      	beq.n	8003bce <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d106      	bne.n	8003c02 <HAL_RCC_OscConfig+0x3e2>
 8003bf4:	4b90      	ldr	r3, [pc, #576]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003bf6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003bf8:	4b8f      	ldr	r3, [pc, #572]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003bfa:	2101      	movs	r1, #1
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003c00:	e01c      	b.n	8003c3c <HAL_RCC_OscConfig+0x41c>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	2b05      	cmp	r3, #5
 8003c08:	d10c      	bne.n	8003c24 <HAL_RCC_OscConfig+0x404>
 8003c0a:	4b8b      	ldr	r3, [pc, #556]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003c0c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003c0e:	4b8a      	ldr	r3, [pc, #552]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003c10:	2104      	movs	r1, #4
 8003c12:	430a      	orrs	r2, r1
 8003c14:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003c16:	4b88      	ldr	r3, [pc, #544]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003c18:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003c1a:	4b87      	ldr	r3, [pc, #540]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003c1c:	2101      	movs	r1, #1
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003c22:	e00b      	b.n	8003c3c <HAL_RCC_OscConfig+0x41c>
 8003c24:	4b84      	ldr	r3, [pc, #528]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003c26:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003c28:	4b83      	ldr	r3, [pc, #524]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	438a      	bics	r2, r1
 8003c2e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003c30:	4b81      	ldr	r3, [pc, #516]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003c32:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003c34:	4b80      	ldr	r3, [pc, #512]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003c36:	2104      	movs	r1, #4
 8003c38:	438a      	bics	r2, r1
 8003c3a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d014      	beq.n	8003c6e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c44:	f7fe fc74 	bl	8002530 <HAL_GetTick>
 8003c48:	0003      	movs	r3, r0
 8003c4a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c4c:	e009      	b.n	8003c62 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c4e:	f7fe fc6f 	bl	8002530 <HAL_GetTick>
 8003c52:	0002      	movs	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	4a79      	ldr	r2, [pc, #484]	@ (8003e40 <HAL_RCC_OscConfig+0x620>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e0e6      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c62:	4b75      	ldr	r3, [pc, #468]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c66:	2202      	movs	r2, #2
 8003c68:	4013      	ands	r3, r2
 8003c6a:	d0f0      	beq.n	8003c4e <HAL_RCC_OscConfig+0x42e>
 8003c6c:	e013      	b.n	8003c96 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c6e:	f7fe fc5f 	bl	8002530 <HAL_GetTick>
 8003c72:	0003      	movs	r3, r0
 8003c74:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c76:	e009      	b.n	8003c8c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c78:	f7fe fc5a 	bl	8002530 <HAL_GetTick>
 8003c7c:	0002      	movs	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	4a6f      	ldr	r2, [pc, #444]	@ (8003e40 <HAL_RCC_OscConfig+0x620>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e0d1      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c8c:	4b6a      	ldr	r3, [pc, #424]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c90:	2202      	movs	r2, #2
 8003c92:	4013      	ands	r3, r2
 8003c94:	d1f0      	bne.n	8003c78 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003c96:	231f      	movs	r3, #31
 8003c98:	18fb      	adds	r3, r7, r3
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d105      	bne.n	8003cac <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003ca0:	4b65      	ldr	r3, [pc, #404]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003ca2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ca4:	4b64      	ldr	r3, [pc, #400]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003ca6:	4967      	ldr	r1, [pc, #412]	@ (8003e44 <HAL_RCC_OscConfig+0x624>)
 8003ca8:	400a      	ands	r2, r1
 8003caa:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	69db      	ldr	r3, [r3, #28]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d100      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x496>
 8003cb4:	e0bb      	b.n	8003e2e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003cb6:	4b60      	ldr	r3, [pc, #384]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	2238      	movs	r2, #56	@ 0x38
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	2b10      	cmp	r3, #16
 8003cc0:	d100      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x4a4>
 8003cc2:	e07b      	b.n	8003dbc <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d156      	bne.n	8003d7a <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ccc:	4b5a      	ldr	r3, [pc, #360]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	4b59      	ldr	r3, [pc, #356]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003cd2:	495d      	ldr	r1, [pc, #372]	@ (8003e48 <HAL_RCC_OscConfig+0x628>)
 8003cd4:	400a      	ands	r2, r1
 8003cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd8:	f7fe fc2a 	bl	8002530 <HAL_GetTick>
 8003cdc:	0003      	movs	r3, r0
 8003cde:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ce0:	e008      	b.n	8003cf4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce2:	f7fe fc25 	bl	8002530 <HAL_GetTick>
 8003ce6:	0002      	movs	r2, r0
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d901      	bls.n	8003cf4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e09d      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cf4:	4b50      	ldr	r3, [pc, #320]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	2380      	movs	r3, #128	@ 0x80
 8003cfa:	049b      	lsls	r3, r3, #18
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	d1f0      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d00:	4b4d      	ldr	r3, [pc, #308]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	4a51      	ldr	r2, [pc, #324]	@ (8003e4c <HAL_RCC_OscConfig+0x62c>)
 8003d06:	4013      	ands	r3, r2
 8003d08:	0019      	movs	r1, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a1a      	ldr	r2, [r3, #32]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d18:	021b      	lsls	r3, r3, #8
 8003d1a:	431a      	orrs	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d20:	431a      	orrs	r2, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d26:	431a      	orrs	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d2c:	431a      	orrs	r2, r3
 8003d2e:	4b42      	ldr	r3, [pc, #264]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003d30:	430a      	orrs	r2, r1
 8003d32:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d34:	4b40      	ldr	r3, [pc, #256]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	4b3f      	ldr	r3, [pc, #252]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003d3a:	2180      	movs	r1, #128	@ 0x80
 8003d3c:	0449      	lsls	r1, r1, #17
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003d42:	4b3d      	ldr	r3, [pc, #244]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003d44:	68da      	ldr	r2, [r3, #12]
 8003d46:	4b3c      	ldr	r3, [pc, #240]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003d48:	2180      	movs	r1, #128	@ 0x80
 8003d4a:	0549      	lsls	r1, r1, #21
 8003d4c:	430a      	orrs	r2, r1
 8003d4e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d50:	f7fe fbee 	bl	8002530 <HAL_GetTick>
 8003d54:	0003      	movs	r3, r0
 8003d56:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d58:	e008      	b.n	8003d6c <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d5a:	f7fe fbe9 	bl	8002530 <HAL_GetTick>
 8003d5e:	0002      	movs	r2, r0
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e061      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d6c:	4b32      	ldr	r3, [pc, #200]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	2380      	movs	r3, #128	@ 0x80
 8003d72:	049b      	lsls	r3, r3, #18
 8003d74:	4013      	ands	r3, r2
 8003d76:	d0f0      	beq.n	8003d5a <HAL_RCC_OscConfig+0x53a>
 8003d78:	e059      	b.n	8003e2e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d7a:	4b2f      	ldr	r3, [pc, #188]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	4b2e      	ldr	r3, [pc, #184]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003d80:	4931      	ldr	r1, [pc, #196]	@ (8003e48 <HAL_RCC_OscConfig+0x628>)
 8003d82:	400a      	ands	r2, r1
 8003d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d86:	f7fe fbd3 	bl	8002530 <HAL_GetTick>
 8003d8a:	0003      	movs	r3, r0
 8003d8c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d8e:	e008      	b.n	8003da2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d90:	f7fe fbce 	bl	8002530 <HAL_GetTick>
 8003d94:	0002      	movs	r2, r0
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e046      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003da2:	4b25      	ldr	r3, [pc, #148]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	2380      	movs	r3, #128	@ 0x80
 8003da8:	049b      	lsls	r3, r3, #18
 8003daa:	4013      	ands	r3, r2
 8003dac:	d1f0      	bne.n	8003d90 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003dae:	4b22      	ldr	r3, [pc, #136]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003db0:	68da      	ldr	r2, [r3, #12]
 8003db2:	4b21      	ldr	r3, [pc, #132]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003db4:	4926      	ldr	r1, [pc, #152]	@ (8003e50 <HAL_RCC_OscConfig+0x630>)
 8003db6:	400a      	ands	r2, r1
 8003db8:	60da      	str	r2, [r3, #12]
 8003dba:	e038      	b.n	8003e2e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	69db      	ldr	r3, [r3, #28]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d101      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e033      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e38 <HAL_RCC_OscConfig+0x618>)
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	2203      	movs	r2, #3
 8003dd2:	401a      	ands	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d126      	bne.n	8003e2a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	2270      	movs	r2, #112	@ 0x70
 8003de0:	401a      	ands	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d11f      	bne.n	8003e2a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dea:	697a      	ldr	r2, [r7, #20]
 8003dec:	23fe      	movs	r3, #254	@ 0xfe
 8003dee:	01db      	lsls	r3, r3, #7
 8003df0:	401a      	ands	r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003df6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d116      	bne.n	8003e2a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003dfc:	697a      	ldr	r2, [r7, #20]
 8003dfe:	23f8      	movs	r3, #248	@ 0xf8
 8003e00:	039b      	lsls	r3, r3, #14
 8003e02:	401a      	ands	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d10e      	bne.n	8003e2a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003e0c:	697a      	ldr	r2, [r7, #20]
 8003e0e:	23e0      	movs	r3, #224	@ 0xe0
 8003e10:	051b      	lsls	r3, r3, #20
 8003e12:	401a      	ands	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d106      	bne.n	8003e2a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	0f5b      	lsrs	r3, r3, #29
 8003e20:	075a      	lsls	r2, r3, #29
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d001      	beq.n	8003e2e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e000      	b.n	8003e30 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003e2e:	2300      	movs	r3, #0
}
 8003e30:	0018      	movs	r0, r3
 8003e32:	46bd      	mov	sp, r7
 8003e34:	b008      	add	sp, #32
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	40021000 	.word	0x40021000
 8003e3c:	40007000 	.word	0x40007000
 8003e40:	00001388 	.word	0x00001388
 8003e44:	efffffff 	.word	0xefffffff
 8003e48:	feffffff 	.word	0xfeffffff
 8003e4c:	11c1808c 	.word	0x11c1808c
 8003e50:	eefefffc 	.word	0xeefefffc

08003e54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e0e9      	b.n	800403c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e68:	4b76      	ldr	r3, [pc, #472]	@ (8004044 <HAL_RCC_ClockConfig+0x1f0>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2207      	movs	r2, #7
 8003e6e:	4013      	ands	r3, r2
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d91e      	bls.n	8003eb4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e76:	4b73      	ldr	r3, [pc, #460]	@ (8004044 <HAL_RCC_ClockConfig+0x1f0>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2207      	movs	r2, #7
 8003e7c:	4393      	bics	r3, r2
 8003e7e:	0019      	movs	r1, r3
 8003e80:	4b70      	ldr	r3, [pc, #448]	@ (8004044 <HAL_RCC_ClockConfig+0x1f0>)
 8003e82:	683a      	ldr	r2, [r7, #0]
 8003e84:	430a      	orrs	r2, r1
 8003e86:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e88:	f7fe fb52 	bl	8002530 <HAL_GetTick>
 8003e8c:	0003      	movs	r3, r0
 8003e8e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e90:	e009      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e92:	f7fe fb4d 	bl	8002530 <HAL_GetTick>
 8003e96:	0002      	movs	r2, r0
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	4a6a      	ldr	r2, [pc, #424]	@ (8004048 <HAL_RCC_ClockConfig+0x1f4>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e0ca      	b.n	800403c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003ea6:	4b67      	ldr	r3, [pc, #412]	@ (8004044 <HAL_RCC_ClockConfig+0x1f0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2207      	movs	r2, #7
 8003eac:	4013      	ands	r3, r2
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d1ee      	bne.n	8003e92 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2202      	movs	r2, #2
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d015      	beq.n	8003eea <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	2204      	movs	r2, #4
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	d006      	beq.n	8003ed6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003ec8:	4b60      	ldr	r3, [pc, #384]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003eca:	689a      	ldr	r2, [r3, #8]
 8003ecc:	4b5f      	ldr	r3, [pc, #380]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003ece:	21e0      	movs	r1, #224	@ 0xe0
 8003ed0:	01c9      	lsls	r1, r1, #7
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ed6:	4b5d      	ldr	r3, [pc, #372]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	4a5d      	ldr	r2, [pc, #372]	@ (8004050 <HAL_RCC_ClockConfig+0x1fc>)
 8003edc:	4013      	ands	r3, r2
 8003ede:	0019      	movs	r1, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689a      	ldr	r2, [r3, #8]
 8003ee4:	4b59      	ldr	r3, [pc, #356]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	d057      	beq.n	8003fa4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d107      	bne.n	8003f0c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003efc:	4b53      	ldr	r3, [pc, #332]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	2380      	movs	r3, #128	@ 0x80
 8003f02:	029b      	lsls	r3, r3, #10
 8003f04:	4013      	ands	r3, r2
 8003f06:	d12b      	bne.n	8003f60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e097      	b.n	800403c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d107      	bne.n	8003f24 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f14:	4b4d      	ldr	r3, [pc, #308]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	2380      	movs	r3, #128	@ 0x80
 8003f1a:	049b      	lsls	r3, r3, #18
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	d11f      	bne.n	8003f60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e08b      	b.n	800403c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d107      	bne.n	8003f3c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f2c:	4b47      	ldr	r3, [pc, #284]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	2380      	movs	r3, #128	@ 0x80
 8003f32:	00db      	lsls	r3, r3, #3
 8003f34:	4013      	ands	r3, r2
 8003f36:	d113      	bne.n	8003f60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e07f      	b.n	800403c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	2b03      	cmp	r3, #3
 8003f42:	d106      	bne.n	8003f52 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f44:	4b41      	ldr	r3, [pc, #260]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003f46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f48:	2202      	movs	r2, #2
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	d108      	bne.n	8003f60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e074      	b.n	800403c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f52:	4b3e      	ldr	r3, [pc, #248]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f56:	2202      	movs	r2, #2
 8003f58:	4013      	ands	r3, r2
 8003f5a:	d101      	bne.n	8003f60 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e06d      	b.n	800403c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f60:	4b3a      	ldr	r3, [pc, #232]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	2207      	movs	r2, #7
 8003f66:	4393      	bics	r3, r2
 8003f68:	0019      	movs	r1, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685a      	ldr	r2, [r3, #4]
 8003f6e:	4b37      	ldr	r3, [pc, #220]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003f70:	430a      	orrs	r2, r1
 8003f72:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f74:	f7fe fadc 	bl	8002530 <HAL_GetTick>
 8003f78:	0003      	movs	r3, r0
 8003f7a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f7c:	e009      	b.n	8003f92 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f7e:	f7fe fad7 	bl	8002530 <HAL_GetTick>
 8003f82:	0002      	movs	r2, r0
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	4a2f      	ldr	r2, [pc, #188]	@ (8004048 <HAL_RCC_ClockConfig+0x1f4>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e054      	b.n	800403c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f92:	4b2e      	ldr	r3, [pc, #184]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	2238      	movs	r2, #56	@ 0x38
 8003f98:	401a      	ands	r2, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	00db      	lsls	r3, r3, #3
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d1ec      	bne.n	8003f7e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fa4:	4b27      	ldr	r3, [pc, #156]	@ (8004044 <HAL_RCC_ClockConfig+0x1f0>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	2207      	movs	r2, #7
 8003faa:	4013      	ands	r3, r2
 8003fac:	683a      	ldr	r2, [r7, #0]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d21e      	bcs.n	8003ff0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fb2:	4b24      	ldr	r3, [pc, #144]	@ (8004044 <HAL_RCC_ClockConfig+0x1f0>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2207      	movs	r2, #7
 8003fb8:	4393      	bics	r3, r2
 8003fba:	0019      	movs	r1, r3
 8003fbc:	4b21      	ldr	r3, [pc, #132]	@ (8004044 <HAL_RCC_ClockConfig+0x1f0>)
 8003fbe:	683a      	ldr	r2, [r7, #0]
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003fc4:	f7fe fab4 	bl	8002530 <HAL_GetTick>
 8003fc8:	0003      	movs	r3, r0
 8003fca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003fcc:	e009      	b.n	8003fe2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fce:	f7fe faaf 	bl	8002530 <HAL_GetTick>
 8003fd2:	0002      	movs	r2, r0
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	4a1b      	ldr	r2, [pc, #108]	@ (8004048 <HAL_RCC_ClockConfig+0x1f4>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e02c      	b.n	800403c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003fe2:	4b18      	ldr	r3, [pc, #96]	@ (8004044 <HAL_RCC_ClockConfig+0x1f0>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2207      	movs	r2, #7
 8003fe8:	4013      	ands	r3, r2
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d1ee      	bne.n	8003fce <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	2204      	movs	r2, #4
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	d009      	beq.n	800400e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003ffa:	4b14      	ldr	r3, [pc, #80]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	4a15      	ldr	r2, [pc, #84]	@ (8004054 <HAL_RCC_ClockConfig+0x200>)
 8004000:	4013      	ands	r3, r2
 8004002:	0019      	movs	r1, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	68da      	ldr	r2, [r3, #12]
 8004008:	4b10      	ldr	r3, [pc, #64]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 800400a:	430a      	orrs	r2, r1
 800400c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800400e:	f000 f829 	bl	8004064 <HAL_RCC_GetSysClockFreq>
 8004012:	0001      	movs	r1, r0
 8004014:	4b0d      	ldr	r3, [pc, #52]	@ (800404c <HAL_RCC_ClockConfig+0x1f8>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	0a1b      	lsrs	r3, r3, #8
 800401a:	220f      	movs	r2, #15
 800401c:	401a      	ands	r2, r3
 800401e:	4b0e      	ldr	r3, [pc, #56]	@ (8004058 <HAL_RCC_ClockConfig+0x204>)
 8004020:	0092      	lsls	r2, r2, #2
 8004022:	58d3      	ldr	r3, [r2, r3]
 8004024:	221f      	movs	r2, #31
 8004026:	4013      	ands	r3, r2
 8004028:	000a      	movs	r2, r1
 800402a:	40da      	lsrs	r2, r3
 800402c:	4b0b      	ldr	r3, [pc, #44]	@ (800405c <HAL_RCC_ClockConfig+0x208>)
 800402e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004030:	4b0b      	ldr	r3, [pc, #44]	@ (8004060 <HAL_RCC_ClockConfig+0x20c>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	0018      	movs	r0, r3
 8004036:	f7fe fa1f 	bl	8002478 <HAL_InitTick>
 800403a:	0003      	movs	r3, r0
}
 800403c:	0018      	movs	r0, r3
 800403e:	46bd      	mov	sp, r7
 8004040:	b004      	add	sp, #16
 8004042:	bd80      	pop	{r7, pc}
 8004044:	40022000 	.word	0x40022000
 8004048:	00001388 	.word	0x00001388
 800404c:	40021000 	.word	0x40021000
 8004050:	fffff0ff 	.word	0xfffff0ff
 8004054:	ffff8fff 	.word	0xffff8fff
 8004058:	08006430 	.word	0x08006430
 800405c:	20000068 	.word	0x20000068
 8004060:	2000006c 	.word	0x2000006c

08004064 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b086      	sub	sp, #24
 8004068:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800406a:	4b3c      	ldr	r3, [pc, #240]	@ (800415c <HAL_RCC_GetSysClockFreq+0xf8>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	2238      	movs	r2, #56	@ 0x38
 8004070:	4013      	ands	r3, r2
 8004072:	d10f      	bne.n	8004094 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004074:	4b39      	ldr	r3, [pc, #228]	@ (800415c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	0adb      	lsrs	r3, r3, #11
 800407a:	2207      	movs	r2, #7
 800407c:	4013      	ands	r3, r2
 800407e:	2201      	movs	r2, #1
 8004080:	409a      	lsls	r2, r3
 8004082:	0013      	movs	r3, r2
 8004084:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004086:	6839      	ldr	r1, [r7, #0]
 8004088:	4835      	ldr	r0, [pc, #212]	@ (8004160 <HAL_RCC_GetSysClockFreq+0xfc>)
 800408a:	f7fc f83b 	bl	8000104 <__udivsi3>
 800408e:	0003      	movs	r3, r0
 8004090:	613b      	str	r3, [r7, #16]
 8004092:	e05d      	b.n	8004150 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004094:	4b31      	ldr	r3, [pc, #196]	@ (800415c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	2238      	movs	r2, #56	@ 0x38
 800409a:	4013      	ands	r3, r2
 800409c:	2b08      	cmp	r3, #8
 800409e:	d102      	bne.n	80040a6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040a0:	4b30      	ldr	r3, [pc, #192]	@ (8004164 <HAL_RCC_GetSysClockFreq+0x100>)
 80040a2:	613b      	str	r3, [r7, #16]
 80040a4:	e054      	b.n	8004150 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040a6:	4b2d      	ldr	r3, [pc, #180]	@ (800415c <HAL_RCC_GetSysClockFreq+0xf8>)
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	2238      	movs	r2, #56	@ 0x38
 80040ac:	4013      	ands	r3, r2
 80040ae:	2b10      	cmp	r3, #16
 80040b0:	d138      	bne.n	8004124 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80040b2:	4b2a      	ldr	r3, [pc, #168]	@ (800415c <HAL_RCC_GetSysClockFreq+0xf8>)
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	2203      	movs	r2, #3
 80040b8:	4013      	ands	r3, r2
 80040ba:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040bc:	4b27      	ldr	r3, [pc, #156]	@ (800415c <HAL_RCC_GetSysClockFreq+0xf8>)
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	091b      	lsrs	r3, r3, #4
 80040c2:	2207      	movs	r2, #7
 80040c4:	4013      	ands	r3, r2
 80040c6:	3301      	adds	r3, #1
 80040c8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2b03      	cmp	r3, #3
 80040ce:	d10d      	bne.n	80040ec <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040d0:	68b9      	ldr	r1, [r7, #8]
 80040d2:	4824      	ldr	r0, [pc, #144]	@ (8004164 <HAL_RCC_GetSysClockFreq+0x100>)
 80040d4:	f7fc f816 	bl	8000104 <__udivsi3>
 80040d8:	0003      	movs	r3, r0
 80040da:	0019      	movs	r1, r3
 80040dc:	4b1f      	ldr	r3, [pc, #124]	@ (800415c <HAL_RCC_GetSysClockFreq+0xf8>)
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	0a1b      	lsrs	r3, r3, #8
 80040e2:	227f      	movs	r2, #127	@ 0x7f
 80040e4:	4013      	ands	r3, r2
 80040e6:	434b      	muls	r3, r1
 80040e8:	617b      	str	r3, [r7, #20]
        break;
 80040ea:	e00d      	b.n	8004108 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80040ec:	68b9      	ldr	r1, [r7, #8]
 80040ee:	481c      	ldr	r0, [pc, #112]	@ (8004160 <HAL_RCC_GetSysClockFreq+0xfc>)
 80040f0:	f7fc f808 	bl	8000104 <__udivsi3>
 80040f4:	0003      	movs	r3, r0
 80040f6:	0019      	movs	r1, r3
 80040f8:	4b18      	ldr	r3, [pc, #96]	@ (800415c <HAL_RCC_GetSysClockFreq+0xf8>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	0a1b      	lsrs	r3, r3, #8
 80040fe:	227f      	movs	r2, #127	@ 0x7f
 8004100:	4013      	ands	r3, r2
 8004102:	434b      	muls	r3, r1
 8004104:	617b      	str	r3, [r7, #20]
        break;
 8004106:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004108:	4b14      	ldr	r3, [pc, #80]	@ (800415c <HAL_RCC_GetSysClockFreq+0xf8>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	0f5b      	lsrs	r3, r3, #29
 800410e:	2207      	movs	r2, #7
 8004110:	4013      	ands	r3, r2
 8004112:	3301      	adds	r3, #1
 8004114:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004116:	6879      	ldr	r1, [r7, #4]
 8004118:	6978      	ldr	r0, [r7, #20]
 800411a:	f7fb fff3 	bl	8000104 <__udivsi3>
 800411e:	0003      	movs	r3, r0
 8004120:	613b      	str	r3, [r7, #16]
 8004122:	e015      	b.n	8004150 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004124:	4b0d      	ldr	r3, [pc, #52]	@ (800415c <HAL_RCC_GetSysClockFreq+0xf8>)
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	2238      	movs	r2, #56	@ 0x38
 800412a:	4013      	ands	r3, r2
 800412c:	2b20      	cmp	r3, #32
 800412e:	d103      	bne.n	8004138 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004130:	2380      	movs	r3, #128	@ 0x80
 8004132:	021b      	lsls	r3, r3, #8
 8004134:	613b      	str	r3, [r7, #16]
 8004136:	e00b      	b.n	8004150 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004138:	4b08      	ldr	r3, [pc, #32]	@ (800415c <HAL_RCC_GetSysClockFreq+0xf8>)
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	2238      	movs	r2, #56	@ 0x38
 800413e:	4013      	ands	r3, r2
 8004140:	2b18      	cmp	r3, #24
 8004142:	d103      	bne.n	800414c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004144:	23fa      	movs	r3, #250	@ 0xfa
 8004146:	01db      	lsls	r3, r3, #7
 8004148:	613b      	str	r3, [r7, #16]
 800414a:	e001      	b.n	8004150 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800414c:	2300      	movs	r3, #0
 800414e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004150:	693b      	ldr	r3, [r7, #16]
}
 8004152:	0018      	movs	r0, r3
 8004154:	46bd      	mov	sp, r7
 8004156:	b006      	add	sp, #24
 8004158:	bd80      	pop	{r7, pc}
 800415a:	46c0      	nop			@ (mov r8, r8)
 800415c:	40021000 	.word	0x40021000
 8004160:	00f42400 	.word	0x00f42400
 8004164:	007a1200 	.word	0x007a1200

08004168 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004170:	2313      	movs	r3, #19
 8004172:	18fb      	adds	r3, r7, r3
 8004174:	2200      	movs	r2, #0
 8004176:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004178:	2312      	movs	r3, #18
 800417a:	18fb      	adds	r3, r7, r3
 800417c:	2200      	movs	r2, #0
 800417e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	2380      	movs	r3, #128	@ 0x80
 8004186:	029b      	lsls	r3, r3, #10
 8004188:	4013      	ands	r3, r2
 800418a:	d100      	bne.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800418c:	e0a3      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800418e:	2011      	movs	r0, #17
 8004190:	183b      	adds	r3, r7, r0
 8004192:	2200      	movs	r2, #0
 8004194:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004196:	4ba5      	ldr	r3, [pc, #660]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004198:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800419a:	2380      	movs	r3, #128	@ 0x80
 800419c:	055b      	lsls	r3, r3, #21
 800419e:	4013      	ands	r3, r2
 80041a0:	d110      	bne.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041a2:	4ba2      	ldr	r3, [pc, #648]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041a6:	4ba1      	ldr	r3, [pc, #644]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041a8:	2180      	movs	r1, #128	@ 0x80
 80041aa:	0549      	lsls	r1, r1, #21
 80041ac:	430a      	orrs	r2, r1
 80041ae:	63da      	str	r2, [r3, #60]	@ 0x3c
 80041b0:	4b9e      	ldr	r3, [pc, #632]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80041b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041b4:	2380      	movs	r3, #128	@ 0x80
 80041b6:	055b      	lsls	r3, r3, #21
 80041b8:	4013      	ands	r3, r2
 80041ba:	60bb      	str	r3, [r7, #8]
 80041bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041be:	183b      	adds	r3, r7, r0
 80041c0:	2201      	movs	r2, #1
 80041c2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041c4:	4b9a      	ldr	r3, [pc, #616]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	4b99      	ldr	r3, [pc, #612]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80041ca:	2180      	movs	r1, #128	@ 0x80
 80041cc:	0049      	lsls	r1, r1, #1
 80041ce:	430a      	orrs	r2, r1
 80041d0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041d2:	f7fe f9ad 	bl	8002530 <HAL_GetTick>
 80041d6:	0003      	movs	r3, r0
 80041d8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041da:	e00b      	b.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041dc:	f7fe f9a8 	bl	8002530 <HAL_GetTick>
 80041e0:	0002      	movs	r2, r0
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d904      	bls.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80041ea:	2313      	movs	r3, #19
 80041ec:	18fb      	adds	r3, r7, r3
 80041ee:	2203      	movs	r2, #3
 80041f0:	701a      	strb	r2, [r3, #0]
        break;
 80041f2:	e005      	b.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041f4:	4b8e      	ldr	r3, [pc, #568]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	2380      	movs	r3, #128	@ 0x80
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	4013      	ands	r3, r2
 80041fe:	d0ed      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004200:	2313      	movs	r3, #19
 8004202:	18fb      	adds	r3, r7, r3
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d154      	bne.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800420a:	4b88      	ldr	r3, [pc, #544]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800420c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800420e:	23c0      	movs	r3, #192	@ 0xc0
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	4013      	ands	r3, r2
 8004214:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d019      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004220:	697a      	ldr	r2, [r7, #20]
 8004222:	429a      	cmp	r2, r3
 8004224:	d014      	beq.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004226:	4b81      	ldr	r3, [pc, #516]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800422a:	4a82      	ldr	r2, [pc, #520]	@ (8004434 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800422c:	4013      	ands	r3, r2
 800422e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004230:	4b7e      	ldr	r3, [pc, #504]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004232:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004234:	4b7d      	ldr	r3, [pc, #500]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004236:	2180      	movs	r1, #128	@ 0x80
 8004238:	0249      	lsls	r1, r1, #9
 800423a:	430a      	orrs	r2, r1
 800423c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800423e:	4b7b      	ldr	r3, [pc, #492]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004240:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004242:	4b7a      	ldr	r3, [pc, #488]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004244:	497c      	ldr	r1, [pc, #496]	@ (8004438 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8004246:	400a      	ands	r2, r1
 8004248:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800424a:	4b78      	ldr	r3, [pc, #480]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	2201      	movs	r2, #1
 8004254:	4013      	ands	r3, r2
 8004256:	d016      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004258:	f7fe f96a 	bl	8002530 <HAL_GetTick>
 800425c:	0003      	movs	r3, r0
 800425e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004260:	e00c      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004262:	f7fe f965 	bl	8002530 <HAL_GetTick>
 8004266:	0002      	movs	r2, r0
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	4a73      	ldr	r2, [pc, #460]	@ (800443c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d904      	bls.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004272:	2313      	movs	r3, #19
 8004274:	18fb      	adds	r3, r7, r3
 8004276:	2203      	movs	r2, #3
 8004278:	701a      	strb	r2, [r3, #0]
            break;
 800427a:	e004      	b.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800427c:	4b6b      	ldr	r3, [pc, #428]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800427e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004280:	2202      	movs	r2, #2
 8004282:	4013      	ands	r3, r2
 8004284:	d0ed      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004286:	2313      	movs	r3, #19
 8004288:	18fb      	adds	r3, r7, r3
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10a      	bne.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004290:	4b66      	ldr	r3, [pc, #408]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004292:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004294:	4a67      	ldr	r2, [pc, #412]	@ (8004434 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8004296:	4013      	ands	r3, r2
 8004298:	0019      	movs	r1, r3
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800429e:	4b63      	ldr	r3, [pc, #396]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042a0:	430a      	orrs	r2, r1
 80042a2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80042a4:	e00c      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80042a6:	2312      	movs	r3, #18
 80042a8:	18fb      	adds	r3, r7, r3
 80042aa:	2213      	movs	r2, #19
 80042ac:	18ba      	adds	r2, r7, r2
 80042ae:	7812      	ldrb	r2, [r2, #0]
 80042b0:	701a      	strb	r2, [r3, #0]
 80042b2:	e005      	b.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042b4:	2312      	movs	r3, #18
 80042b6:	18fb      	adds	r3, r7, r3
 80042b8:	2213      	movs	r2, #19
 80042ba:	18ba      	adds	r2, r7, r2
 80042bc:	7812      	ldrb	r2, [r2, #0]
 80042be:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042c0:	2311      	movs	r3, #17
 80042c2:	18fb      	adds	r3, r7, r3
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d105      	bne.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042ca:	4b58      	ldr	r3, [pc, #352]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042ce:	4b57      	ldr	r3, [pc, #348]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042d0:	495b      	ldr	r1, [pc, #364]	@ (8004440 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80042d2:	400a      	ands	r2, r1
 80042d4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2201      	movs	r2, #1
 80042dc:	4013      	ands	r3, r2
 80042de:	d009      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042e0:	4b52      	ldr	r3, [pc, #328]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042e4:	2203      	movs	r2, #3
 80042e6:	4393      	bics	r3, r2
 80042e8:	0019      	movs	r1, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	4b4f      	ldr	r3, [pc, #316]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80042f0:	430a      	orrs	r2, r1
 80042f2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2210      	movs	r2, #16
 80042fa:	4013      	ands	r3, r2
 80042fc:	d009      	beq.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042fe:	4b4b      	ldr	r3, [pc, #300]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004302:	4a50      	ldr	r2, [pc, #320]	@ (8004444 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8004304:	4013      	ands	r3, r2
 8004306:	0019      	movs	r1, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689a      	ldr	r2, [r3, #8]
 800430c:	4b47      	ldr	r3, [pc, #284]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800430e:	430a      	orrs	r2, r1
 8004310:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	2380      	movs	r3, #128	@ 0x80
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	4013      	ands	r3, r2
 800431c:	d009      	beq.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800431e:	4b43      	ldr	r3, [pc, #268]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004322:	4a49      	ldr	r2, [pc, #292]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8004324:	4013      	ands	r3, r2
 8004326:	0019      	movs	r1, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	695a      	ldr	r2, [r3, #20]
 800432c:	4b3f      	ldr	r3, [pc, #252]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800432e:	430a      	orrs	r2, r1
 8004330:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	2380      	movs	r3, #128	@ 0x80
 8004338:	00db      	lsls	r3, r3, #3
 800433a:	4013      	ands	r3, r2
 800433c:	d009      	beq.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800433e:	4b3b      	ldr	r3, [pc, #236]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004342:	4a42      	ldr	r2, [pc, #264]	@ (800444c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8004344:	4013      	ands	r3, r2
 8004346:	0019      	movs	r1, r3
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	699a      	ldr	r2, [r3, #24]
 800434c:	4b37      	ldr	r3, [pc, #220]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800434e:	430a      	orrs	r2, r1
 8004350:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2220      	movs	r2, #32
 8004358:	4013      	ands	r3, r2
 800435a:	d009      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800435c:	4b33      	ldr	r3, [pc, #204]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800435e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004360:	4a3b      	ldr	r2, [pc, #236]	@ (8004450 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8004362:	4013      	ands	r3, r2
 8004364:	0019      	movs	r1, r3
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	68da      	ldr	r2, [r3, #12]
 800436a:	4b30      	ldr	r3, [pc, #192]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800436c:	430a      	orrs	r2, r1
 800436e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	2380      	movs	r3, #128	@ 0x80
 8004376:	01db      	lsls	r3, r3, #7
 8004378:	4013      	ands	r3, r2
 800437a:	d015      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800437c:	4b2b      	ldr	r3, [pc, #172]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800437e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004380:	009b      	lsls	r3, r3, #2
 8004382:	0899      	lsrs	r1, r3, #2
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	69da      	ldr	r2, [r3, #28]
 8004388:	4b28      	ldr	r3, [pc, #160]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800438a:	430a      	orrs	r2, r1
 800438c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	69da      	ldr	r2, [r3, #28]
 8004392:	2380      	movs	r3, #128	@ 0x80
 8004394:	05db      	lsls	r3, r3, #23
 8004396:	429a      	cmp	r2, r3
 8004398:	d106      	bne.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800439a:	4b24      	ldr	r3, [pc, #144]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800439c:	68da      	ldr	r2, [r3, #12]
 800439e:	4b23      	ldr	r3, [pc, #140]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043a0:	2180      	movs	r1, #128	@ 0x80
 80043a2:	0249      	lsls	r1, r1, #9
 80043a4:	430a      	orrs	r2, r1
 80043a6:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	2380      	movs	r3, #128	@ 0x80
 80043ae:	039b      	lsls	r3, r3, #14
 80043b0:	4013      	ands	r3, r2
 80043b2:	d016      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80043b4:	4b1d      	ldr	r3, [pc, #116]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043b8:	4a26      	ldr	r2, [pc, #152]	@ (8004454 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80043ba:	4013      	ands	r3, r2
 80043bc:	0019      	movs	r1, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1a      	ldr	r2, [r3, #32]
 80043c2:	4b1a      	ldr	r3, [pc, #104]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043c4:	430a      	orrs	r2, r1
 80043c6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a1a      	ldr	r2, [r3, #32]
 80043cc:	2380      	movs	r3, #128	@ 0x80
 80043ce:	03db      	lsls	r3, r3, #15
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d106      	bne.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80043d4:	4b15      	ldr	r3, [pc, #84]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043d6:	68da      	ldr	r2, [r3, #12]
 80043d8:	4b14      	ldr	r3, [pc, #80]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043da:	2180      	movs	r1, #128	@ 0x80
 80043dc:	0449      	lsls	r1, r1, #17
 80043de:	430a      	orrs	r2, r1
 80043e0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	2380      	movs	r3, #128	@ 0x80
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	4013      	ands	r3, r2
 80043ec:	d016      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80043ee:	4b0f      	ldr	r3, [pc, #60]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f2:	4a19      	ldr	r2, [pc, #100]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80043f4:	4013      	ands	r3, r2
 80043f6:	0019      	movs	r1, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	691a      	ldr	r2, [r3, #16]
 80043fc:	4b0b      	ldr	r3, [pc, #44]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80043fe:	430a      	orrs	r2, r1
 8004400:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	691a      	ldr	r2, [r3, #16]
 8004406:	2380      	movs	r3, #128	@ 0x80
 8004408:	01db      	lsls	r3, r3, #7
 800440a:	429a      	cmp	r2, r3
 800440c:	d106      	bne.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800440e:	4b07      	ldr	r3, [pc, #28]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004410:	68da      	ldr	r2, [r3, #12]
 8004412:	4b06      	ldr	r3, [pc, #24]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004414:	2180      	movs	r1, #128	@ 0x80
 8004416:	0249      	lsls	r1, r1, #9
 8004418:	430a      	orrs	r2, r1
 800441a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800441c:	2312      	movs	r3, #18
 800441e:	18fb      	adds	r3, r7, r3
 8004420:	781b      	ldrb	r3, [r3, #0]
}
 8004422:	0018      	movs	r0, r3
 8004424:	46bd      	mov	sp, r7
 8004426:	b006      	add	sp, #24
 8004428:	bd80      	pop	{r7, pc}
 800442a:	46c0      	nop			@ (mov r8, r8)
 800442c:	40021000 	.word	0x40021000
 8004430:	40007000 	.word	0x40007000
 8004434:	fffffcff 	.word	0xfffffcff
 8004438:	fffeffff 	.word	0xfffeffff
 800443c:	00001388 	.word	0x00001388
 8004440:	efffffff 	.word	0xefffffff
 8004444:	fffff3ff 	.word	0xfffff3ff
 8004448:	fff3ffff 	.word	0xfff3ffff
 800444c:	ffcfffff 	.word	0xffcfffff
 8004450:	ffffcfff 	.word	0xffffcfff
 8004454:	ffbfffff 	.word	0xffbfffff
 8004458:	ffff3fff 	.word	0xffff3fff

0800445c <HAL_RCCEx_EnableLSCO>:
  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
  * @retval None
  */
void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
{
 800445c:	b590      	push	{r4, r7, lr}
 800445e:	b08b      	sub	sp, #44	@ 0x2c
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  FlagStatus       pwrclkchanged = RESET;
 8004464:	2427      	movs	r4, #39	@ 0x27
 8004466:	193b      	adds	r3, r7, r4
 8004468:	2200      	movs	r2, #0
 800446a:	701a      	strb	r2, [r3, #0]
  FlagStatus       backupchanged = RESET;
 800446c:	2326      	movs	r3, #38	@ 0x26
 800446e:	18fb      	adds	r3, r7, r3
 8004470:	2200      	movs	r2, #0
 8004472:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));

  /* LSCO Pin Clock Enable */
  LSCO_CLK_ENABLE();
 8004474:	4b31      	ldr	r3, [pc, #196]	@ (800453c <HAL_RCCEx_EnableLSCO+0xe0>)
 8004476:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004478:	4b30      	ldr	r3, [pc, #192]	@ (800453c <HAL_RCCEx_EnableLSCO+0xe0>)
 800447a:	2101      	movs	r1, #1
 800447c:	430a      	orrs	r2, r1
 800447e:	635a      	str	r2, [r3, #52]	@ 0x34
 8004480:	4b2e      	ldr	r3, [pc, #184]	@ (800453c <HAL_RCCEx_EnableLSCO+0xe0>)
 8004482:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004484:	2201      	movs	r2, #1
 8004486:	4013      	ands	r3, r2
 8004488:	60fb      	str	r3, [r7, #12]
 800448a:	68fb      	ldr	r3, [r7, #12]

  /* Configure the LSCO pin in analog mode */
  GPIO_InitStruct.Pin = LSCO_PIN;
 800448c:	2110      	movs	r1, #16
 800448e:	187b      	adds	r3, r7, r1
 8004490:	2204      	movs	r2, #4
 8004492:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004494:	187b      	adds	r3, r7, r1
 8004496:	2203      	movs	r2, #3
 8004498:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800449a:	187b      	adds	r3, r7, r1
 800449c:	2203      	movs	r2, #3
 800449e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a0:	187b      	adds	r3, r7, r1
 80044a2:	2200      	movs	r2, #0
 80044a4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 80044a6:	187a      	adds	r2, r7, r1
 80044a8:	23a0      	movs	r3, #160	@ 0xa0
 80044aa:	05db      	lsls	r3, r3, #23
 80044ac:	0011      	movs	r1, r2
 80044ae:	0018      	movs	r0, r3
 80044b0:	f7fe f926 	bl	8002700 <HAL_GPIO_Init>

  /* Update LSCOSEL clock source in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044b4:	4b21      	ldr	r3, [pc, #132]	@ (800453c <HAL_RCCEx_EnableLSCO+0xe0>)
 80044b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044b8:	2380      	movs	r3, #128	@ 0x80
 80044ba:	055b      	lsls	r3, r3, #21
 80044bc:	4013      	ands	r3, r2
 80044be:	d110      	bne.n	80044e2 <HAL_RCCEx_EnableLSCO+0x86>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80044c0:	4b1e      	ldr	r3, [pc, #120]	@ (800453c <HAL_RCCEx_EnableLSCO+0xe0>)
 80044c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044c4:	4b1d      	ldr	r3, [pc, #116]	@ (800453c <HAL_RCCEx_EnableLSCO+0xe0>)
 80044c6:	2180      	movs	r1, #128	@ 0x80
 80044c8:	0549      	lsls	r1, r1, #21
 80044ca:	430a      	orrs	r2, r1
 80044cc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80044ce:	4b1b      	ldr	r3, [pc, #108]	@ (800453c <HAL_RCCEx_EnableLSCO+0xe0>)
 80044d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044d2:	2380      	movs	r3, #128	@ 0x80
 80044d4:	055b      	lsls	r3, r3, #21
 80044d6:	4013      	ands	r3, r2
 80044d8:	60bb      	str	r3, [r7, #8]
 80044da:	68bb      	ldr	r3, [r7, #8]
    pwrclkchanged = SET;
 80044dc:	193b      	adds	r3, r7, r4
 80044de:	2201      	movs	r2, #1
 80044e0:	701a      	strb	r2, [r3, #0]
  }
  if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044e2:	4b17      	ldr	r3, [pc, #92]	@ (8004540 <HAL_RCCEx_EnableLSCO+0xe4>)
 80044e4:	681a      	ldr	r2, [r3, #0]
 80044e6:	2380      	movs	r3, #128	@ 0x80
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	4013      	ands	r3, r2
 80044ec:	d105      	bne.n	80044fa <HAL_RCCEx_EnableLSCO+0x9e>
  {
    HAL_PWR_EnableBkUpAccess();
 80044ee:	f7ff f939 	bl	8003764 <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
 80044f2:	2326      	movs	r3, #38	@ 0x26
 80044f4:	18fb      	adds	r3, r7, r3
 80044f6:	2201      	movs	r2, #1
 80044f8:	701a      	strb	r2, [r3, #0]
  }

  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 80044fa:	4b10      	ldr	r3, [pc, #64]	@ (800453c <HAL_RCCEx_EnableLSCO+0xe0>)
 80044fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fe:	4a11      	ldr	r2, [pc, #68]	@ (8004544 <HAL_RCCEx_EnableLSCO+0xe8>)
 8004500:	401a      	ands	r2, r3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	431a      	orrs	r2, r3
 8004506:	4b0d      	ldr	r3, [pc, #52]	@ (800453c <HAL_RCCEx_EnableLSCO+0xe0>)
 8004508:	2180      	movs	r1, #128	@ 0x80
 800450a:	0449      	lsls	r1, r1, #17
 800450c:	430a      	orrs	r2, r1
 800450e:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (backupchanged == SET)
 8004510:	2326      	movs	r3, #38	@ 0x26
 8004512:	18fb      	adds	r3, r7, r3
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d101      	bne.n	800451e <HAL_RCCEx_EnableLSCO+0xc2>
  {
    HAL_PWR_DisableBkUpAccess();
 800451a:	f7ff f931 	bl	8003780 <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
 800451e:	2327      	movs	r3, #39	@ 0x27
 8004520:	18fb      	adds	r3, r7, r3
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	2b01      	cmp	r3, #1
 8004526:	d105      	bne.n	8004534 <HAL_RCCEx_EnableLSCO+0xd8>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
 8004528:	4b04      	ldr	r3, [pc, #16]	@ (800453c <HAL_RCCEx_EnableLSCO+0xe0>)
 800452a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800452c:	4b03      	ldr	r3, [pc, #12]	@ (800453c <HAL_RCCEx_EnableLSCO+0xe0>)
 800452e:	4906      	ldr	r1, [pc, #24]	@ (8004548 <HAL_RCCEx_EnableLSCO+0xec>)
 8004530:	400a      	ands	r2, r1
 8004532:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
}
 8004534:	46c0      	nop			@ (mov r8, r8)
 8004536:	46bd      	mov	sp, r7
 8004538:	b00b      	add	sp, #44	@ 0x2c
 800453a:	bd90      	pop	{r4, r7, pc}
 800453c:	40021000 	.word	0x40021000
 8004540:	40007000 	.word	0x40007000
 8004544:	fcffffff 	.word	0xfcffffff
 8004548:	efffffff 	.word	0xefffffff

0800454c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800454c:	b5b0      	push	{r4, r5, r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004554:	230f      	movs	r3, #15
 8004556:	18fb      	adds	r3, r7, r3
 8004558:	2201      	movs	r2, #1
 800455a:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d100      	bne.n	8004564 <HAL_RTC_Init+0x18>
 8004562:	e08c      	b.n	800467e <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2229      	movs	r2, #41	@ 0x29
 8004568:	5c9b      	ldrb	r3, [r3, r2]
 800456a:	b2db      	uxtb	r3, r3
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10b      	bne.n	8004588 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2228      	movs	r2, #40	@ 0x28
 8004574:	2100      	movs	r1, #0
 8004576:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2288      	movs	r2, #136	@ 0x88
 800457c:	0212      	lsls	r2, r2, #8
 800457e:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	0018      	movs	r0, r3
 8004584:	f7fd fdf4 	bl	8002170 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2229      	movs	r2, #41	@ 0x29
 800458c:	2102      	movs	r1, #2
 800458e:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	2210      	movs	r2, #16
 8004598:	4013      	ands	r3, r2
 800459a:	2b10      	cmp	r3, #16
 800459c:	d062      	beq.n	8004664 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	22ca      	movs	r2, #202	@ 0xca
 80045a4:	625a      	str	r2, [r3, #36]	@ 0x24
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2253      	movs	r2, #83	@ 0x53
 80045ac:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80045ae:	250f      	movs	r5, #15
 80045b0:	197c      	adds	r4, r7, r5
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	0018      	movs	r0, r3
 80045b6:	f000 fcb9 	bl	8004f2c <RTC_EnterInitMode>
 80045ba:	0003      	movs	r3, r0
 80045bc:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80045be:	0028      	movs	r0, r5
 80045c0:	183b      	adds	r3, r7, r0
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d12c      	bne.n	8004622 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	699a      	ldr	r2, [r3, #24]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	492e      	ldr	r1, [pc, #184]	@ (800468c <HAL_RTC_Init+0x140>)
 80045d4:	400a      	ands	r2, r1
 80045d6:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6999      	ldr	r1, [r3, #24]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689a      	ldr	r2, [r3, #8]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	431a      	orrs	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	69db      	ldr	r3, [r3, #28]
 80045ec:	431a      	orrs	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	430a      	orrs	r2, r1
 80045f4:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6912      	ldr	r2, [r2, #16]
 80045fe:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	6919      	ldr	r1, [r3, #16]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	041a      	lsls	r2, r3, #16
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8004614:	183c      	adds	r4, r7, r0
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	0018      	movs	r0, r3
 800461a:	f000 fcc9 	bl	8004fb0 <RTC_ExitInitMode>
 800461e:	0003      	movs	r3, r0
 8004620:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8004622:	230f      	movs	r3, #15
 8004624:	18fb      	adds	r3, r7, r3
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d116      	bne.n	800465a <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	699a      	ldr	r2, [r3, #24]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	00d2      	lsls	r2, r2, #3
 8004638:	08d2      	lsrs	r2, r2, #3
 800463a:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6999      	ldr	r1, [r3, #24]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a1b      	ldr	r3, [r3, #32]
 800464a:	431a      	orrs	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	431a      	orrs	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	430a      	orrs	r2, r1
 8004658:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	22ff      	movs	r2, #255	@ 0xff
 8004660:	625a      	str	r2, [r3, #36]	@ 0x24
 8004662:	e003      	b.n	800466c <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004664:	230f      	movs	r3, #15
 8004666:	18fb      	adds	r3, r7, r3
 8004668:	2200      	movs	r2, #0
 800466a:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800466c:	230f      	movs	r3, #15
 800466e:	18fb      	adds	r3, r7, r3
 8004670:	781b      	ldrb	r3, [r3, #0]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d103      	bne.n	800467e <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2229      	movs	r2, #41	@ 0x29
 800467a:	2101      	movs	r1, #1
 800467c:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800467e:	230f      	movs	r3, #15
 8004680:	18fb      	adds	r3, r7, r3
 8004682:	781b      	ldrb	r3, [r3, #0]
}
 8004684:	0018      	movs	r0, r3
 8004686:	46bd      	mov	sp, r7
 8004688:	b004      	add	sp, #16
 800468a:	bdb0      	pop	{r4, r5, r7, pc}
 800468c:	fb8fffbf 	.word	0xfb8fffbf

08004690 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004690:	b5b0      	push	{r4, r5, r7, lr}
 8004692:	b086      	sub	sp, #24
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2228      	movs	r2, #40	@ 0x28
 80046a0:	5c9b      	ldrb	r3, [r3, r2]
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d101      	bne.n	80046aa <HAL_RTC_SetTime+0x1a>
 80046a6:	2302      	movs	r3, #2
 80046a8:	e092      	b.n	80047d0 <HAL_RTC_SetTime+0x140>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2228      	movs	r2, #40	@ 0x28
 80046ae:	2101      	movs	r1, #1
 80046b0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2229      	movs	r2, #41	@ 0x29
 80046b6:	2102      	movs	r1, #2
 80046b8:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	22ca      	movs	r2, #202	@ 0xca
 80046c0:	625a      	str	r2, [r3, #36]	@ 0x24
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2253      	movs	r2, #83	@ 0x53
 80046c8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80046ca:	2513      	movs	r5, #19
 80046cc:	197c      	adds	r4, r7, r5
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	0018      	movs	r0, r3
 80046d2:	f000 fc2b 	bl	8004f2c <RTC_EnterInitMode>
 80046d6:	0003      	movs	r3, r0
 80046d8:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80046da:	197b      	adds	r3, r7, r5
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d162      	bne.n	80047a8 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d125      	bne.n	8004734 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	699b      	ldr	r3, [r3, #24]
 80046ee:	2240      	movs	r2, #64	@ 0x40
 80046f0:	4013      	ands	r3, r2
 80046f2:	d102      	bne.n	80046fa <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	2200      	movs	r2, #0
 80046f8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	0018      	movs	r0, r3
 8004700:	f000 fc9a 	bl	8005038 <RTC_ByteToBcd2>
 8004704:	0003      	movs	r3, r0
 8004706:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	785b      	ldrb	r3, [r3, #1]
 800470c:	0018      	movs	r0, r3
 800470e:	f000 fc93 	bl	8005038 <RTC_ByteToBcd2>
 8004712:	0003      	movs	r3, r0
 8004714:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004716:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	789b      	ldrb	r3, [r3, #2]
 800471c:	0018      	movs	r0, r3
 800471e:	f000 fc8b 	bl	8005038 <RTC_ByteToBcd2>
 8004722:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004724:	0022      	movs	r2, r4
 8004726:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	78db      	ldrb	r3, [r3, #3]
 800472c:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800472e:	4313      	orrs	r3, r2
 8004730:	617b      	str	r3, [r7, #20]
 8004732:	e017      	b.n	8004764 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	2240      	movs	r2, #64	@ 0x40
 800473c:	4013      	ands	r3, r2
 800473e:	d102      	bne.n	8004746 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	2200      	movs	r2, #0
 8004744:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	785b      	ldrb	r3, [r3, #1]
 8004750:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004752:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004758:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	78db      	ldrb	r3, [r3, #3]
 800475e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004760:	4313      	orrs	r3, r2
 8004762:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	491b      	ldr	r1, [pc, #108]	@ (80047d8 <HAL_RTC_SetTime+0x148>)
 800476c:	400a      	ands	r2, r1
 800476e:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	699a      	ldr	r2, [r3, #24]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4918      	ldr	r1, [pc, #96]	@ (80047dc <HAL_RTC_SetTime+0x14c>)
 800477c:	400a      	ands	r2, r1
 800477e:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6999      	ldr	r1, [r3, #24]
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	68da      	ldr	r2, [r3, #12]
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	431a      	orrs	r2, r3
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	430a      	orrs	r2, r1
 8004796:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004798:	2313      	movs	r3, #19
 800479a:	18fc      	adds	r4, r7, r3
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	0018      	movs	r0, r3
 80047a0:	f000 fc06 	bl	8004fb0 <RTC_ExitInitMode>
 80047a4:	0003      	movs	r3, r0
 80047a6:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	22ff      	movs	r2, #255	@ 0xff
 80047ae:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 80047b0:	2313      	movs	r3, #19
 80047b2:	18fb      	adds	r3, r7, r3
 80047b4:	781b      	ldrb	r3, [r3, #0]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d103      	bne.n	80047c2 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2229      	movs	r2, #41	@ 0x29
 80047be:	2101      	movs	r1, #1
 80047c0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2228      	movs	r2, #40	@ 0x28
 80047c6:	2100      	movs	r1, #0
 80047c8:	5499      	strb	r1, [r3, r2]

  return status;
 80047ca:	2313      	movs	r3, #19
 80047cc:	18fb      	adds	r3, r7, r3
 80047ce:	781b      	ldrb	r3, [r3, #0]
}
 80047d0:	0018      	movs	r0, r3
 80047d2:	46bd      	mov	sp, r7
 80047d4:	b006      	add	sp, #24
 80047d6:	bdb0      	pop	{r4, r5, r7, pc}
 80047d8:	007f7f7f 	.word	0x007f7f7f
 80047dc:	fffbffff 	.word	0xfffbffff

080047e0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b086      	sub	sp, #24
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	689a      	ldr	r2, [r3, #8]
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	045b      	lsls	r3, r3, #17
 80047fe:	0c5a      	lsrs	r2, r3, #17
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a22      	ldr	r2, [pc, #136]	@ (8004894 <HAL_RTC_GetTime+0xb4>)
 800480c:	4013      	ands	r3, r2
 800480e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	0c1b      	lsrs	r3, r3, #16
 8004814:	b2db      	uxtb	r3, r3
 8004816:	223f      	movs	r2, #63	@ 0x3f
 8004818:	4013      	ands	r3, r2
 800481a:	b2da      	uxtb	r2, r3
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	0a1b      	lsrs	r3, r3, #8
 8004824:	b2db      	uxtb	r3, r3
 8004826:	227f      	movs	r2, #127	@ 0x7f
 8004828:	4013      	ands	r3, r2
 800482a:	b2da      	uxtb	r2, r3
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	b2db      	uxtb	r3, r3
 8004834:	227f      	movs	r2, #127	@ 0x7f
 8004836:	4013      	ands	r3, r2
 8004838:	b2da      	uxtb	r2, r3
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	0d9b      	lsrs	r3, r3, #22
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2201      	movs	r2, #1
 8004846:	4013      	ands	r3, r2
 8004848:	b2da      	uxtb	r2, r3
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d11a      	bne.n	800488a <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	0018      	movs	r0, r3
 800485a:	f000 fc15 	bl	8005088 <RTC_Bcd2ToByte>
 800485e:	0003      	movs	r3, r0
 8004860:	001a      	movs	r2, r3
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	785b      	ldrb	r3, [r3, #1]
 800486a:	0018      	movs	r0, r3
 800486c:	f000 fc0c 	bl	8005088 <RTC_Bcd2ToByte>
 8004870:	0003      	movs	r3, r0
 8004872:	001a      	movs	r2, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	789b      	ldrb	r3, [r3, #2]
 800487c:	0018      	movs	r0, r3
 800487e:	f000 fc03 	bl	8005088 <RTC_Bcd2ToByte>
 8004882:	0003      	movs	r3, r0
 8004884:	001a      	movs	r2, r3
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	0018      	movs	r0, r3
 800488e:	46bd      	mov	sp, r7
 8004890:	b006      	add	sp, #24
 8004892:	bd80      	pop	{r7, pc}
 8004894:	007f7f7f 	.word	0x007f7f7f

08004898 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004898:	b5b0      	push	{r4, r5, r7, lr}
 800489a:	b086      	sub	sp, #24
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	60b9      	str	r1, [r7, #8]
 80048a2:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2228      	movs	r2, #40	@ 0x28
 80048a8:	5c9b      	ldrb	r3, [r3, r2]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d101      	bne.n	80048b2 <HAL_RTC_SetDate+0x1a>
 80048ae:	2302      	movs	r3, #2
 80048b0:	e07e      	b.n	80049b0 <HAL_RTC_SetDate+0x118>
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2228      	movs	r2, #40	@ 0x28
 80048b6:	2101      	movs	r1, #1
 80048b8:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2229      	movs	r2, #41	@ 0x29
 80048be:	2102      	movs	r1, #2
 80048c0:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d10e      	bne.n	80048e6 <HAL_RTC_SetDate+0x4e>
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	785b      	ldrb	r3, [r3, #1]
 80048cc:	001a      	movs	r2, r3
 80048ce:	2310      	movs	r3, #16
 80048d0:	4013      	ands	r3, r2
 80048d2:	d008      	beq.n	80048e6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	785b      	ldrb	r3, [r3, #1]
 80048d8:	2210      	movs	r2, #16
 80048da:	4393      	bics	r3, r2
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	330a      	adds	r3, #10
 80048e0:	b2da      	uxtb	r2, r3
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d11c      	bne.n	8004926 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	78db      	ldrb	r3, [r3, #3]
 80048f0:	0018      	movs	r0, r3
 80048f2:	f000 fba1 	bl	8005038 <RTC_ByteToBcd2>
 80048f6:	0003      	movs	r3, r0
 80048f8:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	785b      	ldrb	r3, [r3, #1]
 80048fe:	0018      	movs	r0, r3
 8004900:	f000 fb9a 	bl	8005038 <RTC_ByteToBcd2>
 8004904:	0003      	movs	r3, r0
 8004906:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004908:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	789b      	ldrb	r3, [r3, #2]
 800490e:	0018      	movs	r0, r3
 8004910:	f000 fb92 	bl	8005038 <RTC_ByteToBcd2>
 8004914:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004916:	0022      	movs	r2, r4
 8004918:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004920:	4313      	orrs	r3, r2
 8004922:	617b      	str	r3, [r7, #20]
 8004924:	e00e      	b.n	8004944 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	78db      	ldrb	r3, [r3, #3]
 800492a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	785b      	ldrb	r3, [r3, #1]
 8004930:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004932:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8004934:	68ba      	ldr	r2, [r7, #8]
 8004936:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004938:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004940:	4313      	orrs	r3, r2
 8004942:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	22ca      	movs	r2, #202	@ 0xca
 800494a:	625a      	str	r2, [r3, #36]	@ 0x24
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2253      	movs	r2, #83	@ 0x53
 8004952:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004954:	2513      	movs	r5, #19
 8004956:	197c      	adds	r4, r7, r5
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	0018      	movs	r0, r3
 800495c:	f000 fae6 	bl	8004f2c <RTC_EnterInitMode>
 8004960:	0003      	movs	r3, r0
 8004962:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004964:	0028      	movs	r0, r5
 8004966:	183b      	adds	r3, r7, r0
 8004968:	781b      	ldrb	r3, [r3, #0]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d10c      	bne.n	8004988 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	697a      	ldr	r2, [r7, #20]
 8004974:	4910      	ldr	r1, [pc, #64]	@ (80049b8 <HAL_RTC_SetDate+0x120>)
 8004976:	400a      	ands	r2, r1
 8004978:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800497a:	183c      	adds	r4, r7, r0
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	0018      	movs	r0, r3
 8004980:	f000 fb16 	bl	8004fb0 <RTC_ExitInitMode>
 8004984:	0003      	movs	r3, r0
 8004986:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	22ff      	movs	r2, #255	@ 0xff
 800498e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8004990:	2313      	movs	r3, #19
 8004992:	18fb      	adds	r3, r7, r3
 8004994:	781b      	ldrb	r3, [r3, #0]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d103      	bne.n	80049a2 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2229      	movs	r2, #41	@ 0x29
 800499e:	2101      	movs	r1, #1
 80049a0:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2228      	movs	r2, #40	@ 0x28
 80049a6:	2100      	movs	r1, #0
 80049a8:	5499      	strb	r1, [r3, r2]

  return status;
 80049aa:	2313      	movs	r3, #19
 80049ac:	18fb      	adds	r3, r7, r3
 80049ae:	781b      	ldrb	r3, [r3, #0]
}
 80049b0:	0018      	movs	r0, r3
 80049b2:	46bd      	mov	sp, r7
 80049b4:	b006      	add	sp, #24
 80049b6:	bdb0      	pop	{r4, r5, r7, pc}
 80049b8:	00ffff3f 	.word	0x00ffff3f

080049bc <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b086      	sub	sp, #24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	4a21      	ldr	r2, [pc, #132]	@ (8004a54 <HAL_RTC_GetDate+0x98>)
 80049d0:	4013      	ands	r3, r2
 80049d2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	0c1b      	lsrs	r3, r3, #16
 80049d8:	b2da      	uxtb	r2, r3
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	0a1b      	lsrs	r3, r3, #8
 80049e2:	b2db      	uxtb	r3, r3
 80049e4:	221f      	movs	r2, #31
 80049e6:	4013      	ands	r3, r2
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	223f      	movs	r2, #63	@ 0x3f
 80049f4:	4013      	ands	r3, r2
 80049f6:	b2da      	uxtb	r2, r3
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	0b5b      	lsrs	r3, r3, #13
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2207      	movs	r2, #7
 8004a04:	4013      	ands	r3, r2
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d11a      	bne.n	8004a48 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	78db      	ldrb	r3, [r3, #3]
 8004a16:	0018      	movs	r0, r3
 8004a18:	f000 fb36 	bl	8005088 <RTC_Bcd2ToByte>
 8004a1c:	0003      	movs	r3, r0
 8004a1e:	001a      	movs	r2, r3
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	785b      	ldrb	r3, [r3, #1]
 8004a28:	0018      	movs	r0, r3
 8004a2a:	f000 fb2d 	bl	8005088 <RTC_Bcd2ToByte>
 8004a2e:	0003      	movs	r3, r0
 8004a30:	001a      	movs	r2, r3
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	789b      	ldrb	r3, [r3, #2]
 8004a3a:	0018      	movs	r0, r3
 8004a3c:	f000 fb24 	bl	8005088 <RTC_Bcd2ToByte>
 8004a40:	0003      	movs	r3, r0
 8004a42:	001a      	movs	r2, r3
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	0018      	movs	r0, r3
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	b006      	add	sp, #24
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	46c0      	nop			@ (mov r8, r8)
 8004a54:	00ffff3f 	.word	0x00ffff3f

08004a58 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004a58:	b590      	push	{r4, r7, lr}
 8004a5a:	b089      	sub	sp, #36	@ 0x24
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2228      	movs	r2, #40	@ 0x28
 8004a68:	5c9b      	ldrb	r3, [r3, r2]
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d101      	bne.n	8004a72 <HAL_RTC_SetAlarm_IT+0x1a>
 8004a6e:	2302      	movs	r3, #2
 8004a70:	e127      	b.n	8004cc2 <HAL_RTC_SetAlarm_IT+0x26a>
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2228      	movs	r2, #40	@ 0x28
 8004a76:	2101      	movs	r1, #1
 8004a78:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2229      	movs	r2, #41	@ 0x29
 8004a7e:	2102      	movs	r1, #2
 8004a80:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d136      	bne.n	8004af6 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	2240      	movs	r2, #64	@ 0x40
 8004a90:	4013      	ands	r3, r2
 8004a92:	d102      	bne.n	8004a9a <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	2200      	movs	r2, #0
 8004a98:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	781b      	ldrb	r3, [r3, #0]
 8004a9e:	0018      	movs	r0, r3
 8004aa0:	f000 faca 	bl	8005038 <RTC_ByteToBcd2>
 8004aa4:	0003      	movs	r3, r0
 8004aa6:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	785b      	ldrb	r3, [r3, #1]
 8004aac:	0018      	movs	r0, r3
 8004aae:	f000 fac3 	bl	8005038 <RTC_ByteToBcd2>
 8004ab2:	0003      	movs	r3, r0
 8004ab4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004ab6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	789b      	ldrb	r3, [r3, #2]
 8004abc:	0018      	movs	r0, r3
 8004abe:	f000 fabb 	bl	8005038 <RTC_ByteToBcd2>
 8004ac2:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004ac4:	0022      	movs	r2, r4
 8004ac6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	78db      	ldrb	r3, [r3, #3]
 8004acc:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004ace:	431a      	orrs	r2, r3
 8004ad0:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	2220      	movs	r2, #32
 8004ad6:	5c9b      	ldrb	r3, [r3, r2]
 8004ad8:	0018      	movs	r0, r3
 8004ada:	f000 faad 	bl	8005038 <RTC_ByteToBcd2>
 8004ade:	0003      	movs	r3, r0
 8004ae0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004ae2:	0022      	movs	r2, r4
 8004ae4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004aea:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004af0:	4313      	orrs	r3, r2
 8004af2:	61fb      	str	r3, [r7, #28]
 8004af4:	e022      	b.n	8004b3c <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	699b      	ldr	r3, [r3, #24]
 8004afc:	2240      	movs	r2, #64	@ 0x40
 8004afe:	4013      	ands	r3, r2
 8004b00:	d102      	bne.n	8004b08 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	2200      	movs	r2, #0
 8004b06:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	781b      	ldrb	r3, [r3, #0]
 8004b0c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	785b      	ldrb	r3, [r3, #1]
 8004b12:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004b14:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004b16:	68ba      	ldr	r2, [r7, #8]
 8004b18:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004b1a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	78db      	ldrb	r3, [r3, #3]
 8004b20:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004b22:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	2120      	movs	r1, #32
 8004b28:	5c5b      	ldrb	r3, [r3, r1]
 8004b2a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004b2c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004b32:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	685a      	ldr	r2, [r3, #4]
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	699b      	ldr	r3, [r3, #24]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	22ca      	movs	r2, #202	@ 0xca
 8004b4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2253      	movs	r2, #83	@ 0x53
 8004b56:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b5c:	2380      	movs	r3, #128	@ 0x80
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d14c      	bne.n	8004bfe <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	699a      	ldr	r2, [r3, #24]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4957      	ldr	r1, [pc, #348]	@ (8004ccc <HAL_RTC_SetAlarm_IT+0x274>)
 8004b70:	400a      	ands	r2, r1
 8004b72:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2101      	movs	r1, #1
 8004b80:	430a      	orrs	r2, r1
 8004b82:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004b84:	f7fd fcd4 	bl	8002530 <HAL_GetTick>
 8004b88:	0003      	movs	r3, r0
 8004b8a:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004b8c:	e016      	b.n	8004bbc <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004b8e:	f7fd fccf 	bl	8002530 <HAL_GetTick>
 8004b92:	0002      	movs	r2, r0
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	1ad2      	subs	r2, r2, r3
 8004b98:	23fa      	movs	r3, #250	@ 0xfa
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d90d      	bls.n	8004bbc <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	22ff      	movs	r2, #255	@ 0xff
 8004ba6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2229      	movs	r2, #41	@ 0x29
 8004bac:	2103      	movs	r1, #3
 8004bae:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2228      	movs	r2, #40	@ 0x28
 8004bb4:	2100      	movs	r1, #0
 8004bb6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e082      	b.n	8004cc2 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	d0e2      	beq.n	8004b8e <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	69fa      	ldr	r2, [r7, #28]
 8004bce:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	69ba      	ldr	r2, [r7, #24]
 8004bd6:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	699a      	ldr	r2, [r3, #24]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2180      	movs	r1, #128	@ 0x80
 8004be4:	0049      	lsls	r1, r1, #1
 8004be6:	430a      	orrs	r2, r1
 8004be8:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	699a      	ldr	r2, [r3, #24]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2180      	movs	r1, #128	@ 0x80
 8004bf6:	0149      	lsls	r1, r1, #5
 8004bf8:	430a      	orrs	r2, r1
 8004bfa:	619a      	str	r2, [r3, #24]
 8004bfc:	e04b      	b.n	8004c96 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	699a      	ldr	r2, [r3, #24]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4931      	ldr	r1, [pc, #196]	@ (8004cd0 <HAL_RTC_SetAlarm_IT+0x278>)
 8004c0a:	400a      	ands	r2, r1
 8004c0c:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2102      	movs	r1, #2
 8004c1a:	430a      	orrs	r2, r1
 8004c1c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004c1e:	f7fd fc87 	bl	8002530 <HAL_GetTick>
 8004c22:	0003      	movs	r3, r0
 8004c24:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004c26:	e016      	b.n	8004c56 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004c28:	f7fd fc82 	bl	8002530 <HAL_GetTick>
 8004c2c:	0002      	movs	r2, r0
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	1ad2      	subs	r2, r2, r3
 8004c32:	23fa      	movs	r3, #250	@ 0xfa
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d90d      	bls.n	8004c56 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	22ff      	movs	r2, #255	@ 0xff
 8004c40:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2229      	movs	r2, #41	@ 0x29
 8004c46:	2103      	movs	r1, #3
 8004c48:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2228      	movs	r2, #40	@ 0x28
 8004c4e:	2100      	movs	r1, #0
 8004c50:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e035      	b.n	8004cc2 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	2202      	movs	r2, #2
 8004c5e:	4013      	ands	r3, r2
 8004c60:	d0e2      	beq.n	8004c28 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	69fa      	ldr	r2, [r7, #28]
 8004c68:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	69ba      	ldr	r2, [r7, #24]
 8004c70:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	699a      	ldr	r2, [r3, #24]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2180      	movs	r1, #128	@ 0x80
 8004c7e:	0089      	lsls	r1, r1, #2
 8004c80:	430a      	orrs	r2, r1
 8004c82:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	699a      	ldr	r2, [r3, #24]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2180      	movs	r1, #128	@ 0x80
 8004c90:	0189      	lsls	r1, r1, #6
 8004c92:	430a      	orrs	r2, r1
 8004c94:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004c96:	4a0f      	ldr	r2, [pc, #60]	@ (8004cd4 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004c98:	2380      	movs	r3, #128	@ 0x80
 8004c9a:	58d3      	ldr	r3, [r2, r3]
 8004c9c:	490d      	ldr	r1, [pc, #52]	@ (8004cd4 <HAL_RTC_SetAlarm_IT+0x27c>)
 8004c9e:	2280      	movs	r2, #128	@ 0x80
 8004ca0:	0312      	lsls	r2, r2, #12
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	2280      	movs	r2, #128	@ 0x80
 8004ca6:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	22ff      	movs	r2, #255	@ 0xff
 8004cae:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2229      	movs	r2, #41	@ 0x29
 8004cb4:	2101      	movs	r1, #1
 8004cb6:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2228      	movs	r2, #40	@ 0x28
 8004cbc:	2100      	movs	r1, #0
 8004cbe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	0018      	movs	r0, r3
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	b009      	add	sp, #36	@ 0x24
 8004cc8:	bd90      	pop	{r4, r7, pc}
 8004cca:	46c0      	nop			@ (mov r8, r8)
 8004ccc:	fffffeff 	.word	0xfffffeff
 8004cd0:	fffffdff 	.word	0xfffffdff
 8004cd4:	40021800 	.word	0x40021800

08004cd8 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	60b9      	str	r1, [r7, #8]
 8004ce2:	607a      	str	r2, [r7, #4]
 8004ce4:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	2380      	movs	r3, #128	@ 0x80
 8004cea:	005b      	lsls	r3, r3, #1
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d144      	bne.n	8004d7a <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	2280      	movs	r2, #128	@ 0x80
 8004cf4:	0052      	lsls	r2, r2, #1
 8004cf6:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cfe:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d06:	045b      	lsls	r3, r3, #17
 8004d08:	0c5b      	lsrs	r3, r3, #17
 8004d0a:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	0c1b      	lsrs	r3, r3, #16
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	223f      	movs	r2, #63	@ 0x3f
 8004d14:	4013      	ands	r3, r2
 8004d16:	b2da      	uxtb	r2, r3
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	0a1b      	lsrs	r3, r3, #8
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	227f      	movs	r2, #127	@ 0x7f
 8004d24:	4013      	ands	r3, r2
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	227f      	movs	r2, #127	@ 0x7f
 8004d32:	4013      	ands	r3, r2
 8004d34:	b2da      	uxtb	r2, r3
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	0d9b      	lsrs	r3, r3, #22
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	2201      	movs	r2, #1
 8004d42:	4013      	ands	r3, r2
 8004d44:	b2da      	uxtb	r2, r3
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	693a      	ldr	r2, [r7, #16]
 8004d4e:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	0e1b      	lsrs	r3, r3, #24
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	223f      	movs	r2, #63	@ 0x3f
 8004d58:	4013      	ands	r3, r2
 8004d5a:	b2d9      	uxtb	r1, r3
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	2220      	movs	r2, #32
 8004d60:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	2380      	movs	r3, #128	@ 0x80
 8004d66:	05db      	lsls	r3, r3, #23
 8004d68:	401a      	ands	r2, r3
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	4a3b      	ldr	r2, [pc, #236]	@ (8004e60 <HAL_RTC_GetAlarm+0x188>)
 8004d72:	401a      	ands	r2, r3
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	615a      	str	r2, [r3, #20]
 8004d78:	e043      	b.n	8004e02 <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	2280      	movs	r2, #128	@ 0x80
 8004d7e:	0092      	lsls	r2, r2, #2
 8004d80:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d88:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d90:	045b      	lsls	r3, r3, #17
 8004d92:	0c5b      	lsrs	r3, r3, #17
 8004d94:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	0c1b      	lsrs	r3, r3, #16
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	223f      	movs	r2, #63	@ 0x3f
 8004d9e:	4013      	ands	r3, r2
 8004da0:	b2da      	uxtb	r2, r3
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	0a1b      	lsrs	r3, r3, #8
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	227f      	movs	r2, #127	@ 0x7f
 8004dae:	4013      	ands	r3, r2
 8004db0:	b2da      	uxtb	r2, r3
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	227f      	movs	r2, #127	@ 0x7f
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	b2da      	uxtb	r2, r3
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	0d9b      	lsrs	r3, r3, #22
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	2201      	movs	r2, #1
 8004dcc:	4013      	ands	r3, r2
 8004dce:	b2da      	uxtb	r2, r3
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	693a      	ldr	r2, [r7, #16]
 8004dd8:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	0e1b      	lsrs	r3, r3, #24
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	223f      	movs	r2, #63	@ 0x3f
 8004de2:	4013      	ands	r3, r2
 8004de4:	b2d9      	uxtb	r1, r3
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	2220      	movs	r2, #32
 8004dea:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8004dec:	697a      	ldr	r2, [r7, #20]
 8004dee:	2380      	movs	r3, #128	@ 0x80
 8004df0:	05db      	lsls	r3, r3, #23
 8004df2:	401a      	ands	r2, r3
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	4a19      	ldr	r2, [pc, #100]	@ (8004e60 <HAL_RTC_GetAlarm+0x188>)
 8004dfc:	401a      	ands	r2, r3
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d125      	bne.n	8004e54 <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	0018      	movs	r0, r3
 8004e0e:	f000 f93b 	bl	8005088 <RTC_Bcd2ToByte>
 8004e12:	0003      	movs	r3, r0
 8004e14:	001a      	movs	r2, r3
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	785b      	ldrb	r3, [r3, #1]
 8004e1e:	0018      	movs	r0, r3
 8004e20:	f000 f932 	bl	8005088 <RTC_Bcd2ToByte>
 8004e24:	0003      	movs	r3, r0
 8004e26:	001a      	movs	r2, r3
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	789b      	ldrb	r3, [r3, #2]
 8004e30:	0018      	movs	r0, r3
 8004e32:	f000 f929 	bl	8005088 <RTC_Bcd2ToByte>
 8004e36:	0003      	movs	r3, r0
 8004e38:	001a      	movs	r2, r3
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	2220      	movs	r2, #32
 8004e42:	5c9b      	ldrb	r3, [r3, r2]
 8004e44:	0018      	movs	r0, r3
 8004e46:	f000 f91f 	bl	8005088 <RTC_Bcd2ToByte>
 8004e4a:	0003      	movs	r3, r0
 8004e4c:	0019      	movs	r1, r3
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	2220      	movs	r2, #32
 8004e52:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	0018      	movs	r0, r3
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	b006      	add	sp, #24
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	46c0      	nop			@ (mov r8, r8)
 8004e60:	80808080 	.word	0x80808080

08004e64 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	699a      	ldr	r2, [r3, #24]
 8004e72:	2380      	movs	r3, #128	@ 0x80
 8004e74:	015b      	lsls	r3, r3, #5
 8004e76:	4013      	ands	r3, r2
 8004e78:	d011      	beq.n	8004e9e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e80:	2201      	movs	r2, #1
 8004e82:	4013      	ands	r3, r2
 8004e84:	d00b      	beq.n	8004e9e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2101      	movs	r1, #1
 8004e92:	430a      	orrs	r2, r1
 8004e94:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	0018      	movs	r0, r3
 8004e9a:	f7fc fa75 	bl	8001388 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	699a      	ldr	r2, [r3, #24]
 8004ea4:	2380      	movs	r3, #128	@ 0x80
 8004ea6:	019b      	lsls	r3, r3, #6
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	d011      	beq.n	8004ed0 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	d00b      	beq.n	8004ed0 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2102      	movs	r1, #2
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	0018      	movs	r0, r3
 8004ecc:	f000 f9a4 	bl	8005218 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2229      	movs	r2, #41	@ 0x29
 8004ed4:	2101      	movs	r1, #1
 8004ed6:	5499      	strb	r1, [r3, r2]
}
 8004ed8:	46c0      	nop			@ (mov r8, r8)
 8004eda:	46bd      	mov	sp, r7
 8004edc:	b002      	add	sp, #8
 8004ede:	bd80      	pop	{r7, pc}

08004ee0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b084      	sub	sp, #16
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a0e      	ldr	r2, [pc, #56]	@ (8004f28 <HAL_RTC_WaitForSynchro+0x48>)
 8004eee:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004ef0:	f7fd fb1e 	bl	8002530 <HAL_GetTick>
 8004ef4:	0003      	movs	r3, r0
 8004ef6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004ef8:	e00a      	b.n	8004f10 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004efa:	f7fd fb19 	bl	8002530 <HAL_GetTick>
 8004efe:	0002      	movs	r2, r0
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	1ad2      	subs	r2, r2, r3
 8004f04:	23fa      	movs	r3, #250	@ 0xfa
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d901      	bls.n	8004f10 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e006      	b.n	8004f1e <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	2220      	movs	r2, #32
 8004f18:	4013      	ands	r3, r2
 8004f1a:	d0ee      	beq.n	8004efa <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8004f1c:	2300      	movs	r3, #0
}
 8004f1e:	0018      	movs	r0, r3
 8004f20:	46bd      	mov	sp, r7
 8004f22:	b004      	add	sp, #16
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	46c0      	nop			@ (mov r8, r8)
 8004f28:	0001005f 	.word	0x0001005f

08004f2c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8004f34:	230f      	movs	r3, #15
 8004f36:	18fb      	adds	r3, r7, r3
 8004f38:	2200      	movs	r2, #0
 8004f3a:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	2240      	movs	r2, #64	@ 0x40
 8004f44:	4013      	ands	r3, r2
 8004f46:	d12c      	bne.n	8004fa2 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68da      	ldr	r2, [r3, #12]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2180      	movs	r1, #128	@ 0x80
 8004f54:	430a      	orrs	r2, r1
 8004f56:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004f58:	f7fd faea 	bl	8002530 <HAL_GetTick>
 8004f5c:	0003      	movs	r3, r0
 8004f5e:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004f60:	e014      	b.n	8004f8c <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004f62:	f7fd fae5 	bl	8002530 <HAL_GetTick>
 8004f66:	0002      	movs	r2, r0
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	1ad2      	subs	r2, r2, r3
 8004f6c:	200f      	movs	r0, #15
 8004f6e:	183b      	adds	r3, r7, r0
 8004f70:	1839      	adds	r1, r7, r0
 8004f72:	7809      	ldrb	r1, [r1, #0]
 8004f74:	7019      	strb	r1, [r3, #0]
 8004f76:	23fa      	movs	r3, #250	@ 0xfa
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	d906      	bls.n	8004f8c <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8004f7e:	183b      	adds	r3, r7, r0
 8004f80:	2203      	movs	r2, #3
 8004f82:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2229      	movs	r2, #41	@ 0x29
 8004f88:	2103      	movs	r1, #3
 8004f8a:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	2240      	movs	r2, #64	@ 0x40
 8004f94:	4013      	ands	r3, r2
 8004f96:	d104      	bne.n	8004fa2 <RTC_EnterInitMode+0x76>
 8004f98:	230f      	movs	r3, #15
 8004f9a:	18fb      	adds	r3, r7, r3
 8004f9c:	781b      	ldrb	r3, [r3, #0]
 8004f9e:	2b03      	cmp	r3, #3
 8004fa0:	d1df      	bne.n	8004f62 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004fa2:	230f      	movs	r3, #15
 8004fa4:	18fb      	adds	r3, r7, r3
 8004fa6:	781b      	ldrb	r3, [r3, #0]
}
 8004fa8:	0018      	movs	r0, r3
 8004faa:	46bd      	mov	sp, r7
 8004fac:	b004      	add	sp, #16
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004fb0:	b590      	push	{r4, r7, lr}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fb8:	240f      	movs	r4, #15
 8004fba:	193b      	adds	r3, r7, r4
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8005034 <RTC_ExitInitMode+0x84>)
 8004fc2:	68da      	ldr	r2, [r3, #12]
 8004fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8005034 <RTC_ExitInitMode+0x84>)
 8004fc6:	2180      	movs	r1, #128	@ 0x80
 8004fc8:	438a      	bics	r2, r1
 8004fca:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004fcc:	4b19      	ldr	r3, [pc, #100]	@ (8005034 <RTC_ExitInitMode+0x84>)
 8004fce:	699b      	ldr	r3, [r3, #24]
 8004fd0:	2220      	movs	r2, #32
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	d10d      	bne.n	8004ff2 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	0018      	movs	r0, r3
 8004fda:	f7ff ff81 	bl	8004ee0 <HAL_RTC_WaitForSynchro>
 8004fde:	1e03      	subs	r3, r0, #0
 8004fe0:	d021      	beq.n	8005026 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2229      	movs	r2, #41	@ 0x29
 8004fe6:	2103      	movs	r1, #3
 8004fe8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004fea:	193b      	adds	r3, r7, r4
 8004fec:	2203      	movs	r2, #3
 8004fee:	701a      	strb	r2, [r3, #0]
 8004ff0:	e019      	b.n	8005026 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004ff2:	4b10      	ldr	r3, [pc, #64]	@ (8005034 <RTC_ExitInitMode+0x84>)
 8004ff4:	699a      	ldr	r2, [r3, #24]
 8004ff6:	4b0f      	ldr	r3, [pc, #60]	@ (8005034 <RTC_ExitInitMode+0x84>)
 8004ff8:	2120      	movs	r1, #32
 8004ffa:	438a      	bics	r2, r1
 8004ffc:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	0018      	movs	r0, r3
 8005002:	f7ff ff6d 	bl	8004ee0 <HAL_RTC_WaitForSynchro>
 8005006:	1e03      	subs	r3, r0, #0
 8005008:	d007      	beq.n	800501a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2229      	movs	r2, #41	@ 0x29
 800500e:	2103      	movs	r1, #3
 8005010:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005012:	230f      	movs	r3, #15
 8005014:	18fb      	adds	r3, r7, r3
 8005016:	2203      	movs	r2, #3
 8005018:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800501a:	4b06      	ldr	r3, [pc, #24]	@ (8005034 <RTC_ExitInitMode+0x84>)
 800501c:	699a      	ldr	r2, [r3, #24]
 800501e:	4b05      	ldr	r3, [pc, #20]	@ (8005034 <RTC_ExitInitMode+0x84>)
 8005020:	2120      	movs	r1, #32
 8005022:	430a      	orrs	r2, r1
 8005024:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005026:	230f      	movs	r3, #15
 8005028:	18fb      	adds	r3, r7, r3
 800502a:	781b      	ldrb	r3, [r3, #0]
}
 800502c:	0018      	movs	r0, r3
 800502e:	46bd      	mov	sp, r7
 8005030:	b005      	add	sp, #20
 8005032:	bd90      	pop	{r4, r7, pc}
 8005034:	40002800 	.word	0x40002800

08005038 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	0002      	movs	r2, r0
 8005040:	1dfb      	adds	r3, r7, #7
 8005042:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005044:	2300      	movs	r3, #0
 8005046:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005048:	230b      	movs	r3, #11
 800504a:	18fb      	adds	r3, r7, r3
 800504c:	1dfa      	adds	r2, r7, #7
 800504e:	7812      	ldrb	r2, [r2, #0]
 8005050:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8005052:	e008      	b.n	8005066 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	3301      	adds	r3, #1
 8005058:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800505a:	220b      	movs	r2, #11
 800505c:	18bb      	adds	r3, r7, r2
 800505e:	18ba      	adds	r2, r7, r2
 8005060:	7812      	ldrb	r2, [r2, #0]
 8005062:	3a0a      	subs	r2, #10
 8005064:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8005066:	210b      	movs	r1, #11
 8005068:	187b      	adds	r3, r7, r1
 800506a:	781b      	ldrb	r3, [r3, #0]
 800506c:	2b09      	cmp	r3, #9
 800506e:	d8f1      	bhi.n	8005054 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	b2db      	uxtb	r3, r3
 8005074:	011b      	lsls	r3, r3, #4
 8005076:	b2da      	uxtb	r2, r3
 8005078:	187b      	adds	r3, r7, r1
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	4313      	orrs	r3, r2
 800507e:	b2db      	uxtb	r3, r3
}
 8005080:	0018      	movs	r0, r3
 8005082:	46bd      	mov	sp, r7
 8005084:	b004      	add	sp, #16
 8005086:	bd80      	pop	{r7, pc}

08005088 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	0002      	movs	r2, r0
 8005090:	1dfb      	adds	r3, r7, #7
 8005092:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8005094:	1dfb      	adds	r3, r7, #7
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	091b      	lsrs	r3, r3, #4
 800509a:	b2db      	uxtb	r3, r3
 800509c:	001a      	movs	r2, r3
 800509e:	0013      	movs	r3, r2
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	189b      	adds	r3, r3, r2
 80050a4:	005b      	lsls	r3, r3, #1
 80050a6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	b2da      	uxtb	r2, r3
 80050ac:	1dfb      	adds	r3, r7, #7
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	210f      	movs	r1, #15
 80050b2:	400b      	ands	r3, r1
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	18d3      	adds	r3, r2, r3
 80050b8:	b2db      	uxtb	r3, r3
}
 80050ba:	0018      	movs	r0, r3
 80050bc:	46bd      	mov	sp, r7
 80050be:	b004      	add	sp, #16
 80050c0:	bd80      	pop	{r7, pc}

080050c2 <HAL_RTCEx_SetSmoothCalib>:
  * @param  SmoothCalibMinusPulsesValue Select the value of CALM[8:0] bits.
  *          This parameter can be one any value from 0 to 0x000001FF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	b086      	sub	sp, #24
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	60f8      	str	r0, [r7, #12]
 80050ca:	60b9      	str	r1, [r7, #8]
 80050cc:	607a      	str	r2, [r7, #4]
 80050ce:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2228      	movs	r2, #40	@ 0x28
 80050d4:	5c9b      	ldrb	r3, [r3, r2]
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d101      	bne.n	80050de <HAL_RTCEx_SetSmoothCalib+0x1c>
 80050da:	2302      	movs	r3, #2
 80050dc:	e04f      	b.n	800517e <HAL_RTCEx_SetSmoothCalib+0xbc>
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2228      	movs	r2, #40	@ 0x28
 80050e2:	2101      	movs	r1, #1
 80050e4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2229      	movs	r2, #41	@ 0x29
 80050ea:	2102      	movs	r1, #2
 80050ec:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	22ca      	movs	r2, #202	@ 0xca
 80050f4:	625a      	str	r2, [r3, #36]	@ 0x24
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2253      	movs	r2, #83	@ 0x53
 80050fc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* check if a calibration is pending*/
  if((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68da      	ldr	r2, [r3, #12]
 8005104:	2380      	movs	r3, #128	@ 0x80
 8005106:	025b      	lsls	r3, r3, #9
 8005108:	4013      	ands	r3, r2
 800510a:	d022      	beq.n	8005152 <HAL_RTCEx_SetSmoothCalib+0x90>
  {
    tickstart = HAL_GetTick();
 800510c:	f7fd fa10 	bl	8002530 <HAL_GetTick>
 8005110:	0003      	movs	r3, r0
 8005112:	617b      	str	r3, [r7, #20]

    /* check if a calibration is pending*/
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8005114:	e016      	b.n	8005144 <HAL_RTCEx_SetSmoothCalib+0x82>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005116:	f7fd fa0b 	bl	8002530 <HAL_GetTick>
 800511a:	0002      	movs	r2, r0
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	1ad2      	subs	r2, r2, r3
 8005120:	23fa      	movs	r3, #250	@ 0xfa
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	429a      	cmp	r2, r3
 8005126:	d90d      	bls.n	8005144 <HAL_RTCEx_SetSmoothCalib+0x82>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	22ff      	movs	r2, #255	@ 0xff
 800512e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2229      	movs	r2, #41	@ 0x29
 8005134:	2103      	movs	r1, #3
 8005136:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2228      	movs	r2, #40	@ 0x28
 800513c:	2100      	movs	r1, #0
 800513e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005140:	2303      	movs	r3, #3
 8005142:	e01c      	b.n	800517e <HAL_RTCEx_SetSmoothCalib+0xbc>
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68da      	ldr	r2, [r3, #12]
 800514a:	2380      	movs	r3, #128	@ 0x80
 800514c:	025b      	lsls	r3, r3, #9
 800514e:	4013      	ands	r3, r2
 8005150:	d1e1      	bne.n	8005116 <HAL_RTCEx_SetSmoothCalib+0x54>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
 8005152:	68ba      	ldr	r2, [r7, #8]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	431a      	orrs	r2, r3
 8005158:	0011      	movs	r1, r2
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	683a      	ldr	r2, [r7, #0]
 8005160:	430a      	orrs	r2, r1
 8005162:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	22ff      	movs	r2, #255	@ 0xff
 800516a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2229      	movs	r2, #41	@ 0x29
 8005170:	2101      	movs	r1, #1
 8005172:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2228      	movs	r2, #40	@ 0x28
 8005178:	2100      	movs	r1, #0
 800517a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	0018      	movs	r0, r3
 8005180:	46bd      	mov	sp, r7
 8005182:	b006      	add	sp, #24
 8005184:	bd80      	pop	{r7, pc}
	...

08005188 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b082      	sub	sp, #8
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
 8005190:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2228      	movs	r2, #40	@ 0x28
 8005196:	5c9b      	ldrb	r3, [r3, r2]
 8005198:	2b01      	cmp	r3, #1
 800519a:	d101      	bne.n	80051a0 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 800519c:	2302      	movs	r3, #2
 800519e:	e035      	b.n	800520c <HAL_RTCEx_SetCalibrationOutPut+0x84>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2228      	movs	r2, #40	@ 0x28
 80051a4:	2101      	movs	r1, #1
 80051a6:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2229      	movs	r2, #41	@ 0x29
 80051ac:	2102      	movs	r1, #2
 80051ae:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	22ca      	movs	r2, #202	@ 0xca
 80051b6:	625a      	str	r2, [r3, #36]	@ 0x24
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2253      	movs	r2, #83	@ 0x53
 80051be:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	699a      	ldr	r2, [r3, #24]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4912      	ldr	r1, [pc, #72]	@ (8005214 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 80051cc:	400a      	ands	r2, r1
 80051ce:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	6999      	ldr	r1, [r3, #24]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	683a      	ldr	r2, [r7, #0]
 80051dc:	430a      	orrs	r2, r1
 80051de:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	699a      	ldr	r2, [r3, #24]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2180      	movs	r1, #128	@ 0x80
 80051ec:	0409      	lsls	r1, r1, #16
 80051ee:	430a      	orrs	r2, r1
 80051f0:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	22ff      	movs	r2, #255	@ 0xff
 80051f8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2229      	movs	r2, #41	@ 0x29
 80051fe:	2101      	movs	r1, #1
 8005200:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2228      	movs	r2, #40	@ 0x28
 8005206:	2100      	movs	r1, #0
 8005208:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800520a:	2300      	movs	r3, #0
}
 800520c:	0018      	movs	r0, r3
 800520e:	46bd      	mov	sp, r7
 8005210:	b002      	add	sp, #8
 8005212:	bd80      	pop	{r7, pc}
 8005214:	fff7ffff 	.word	0xfff7ffff

08005218 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b082      	sub	sp, #8
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8005220:	46c0      	nop			@ (mov r8, r8)
 8005222:	46bd      	mov	sp, r7
 8005224:	b002      	add	sp, #8
 8005226:	bd80      	pop	{r7, pc}

08005228 <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b086      	sub	sp, #24
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	001a      	movs	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	18d3      	adds	r3, r2, r3
 8005240:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	3301      	adds	r3, #1
 8005246:	33ff      	adds	r3, #255	@ 0xff
 8005248:	613b      	str	r3, [r7, #16]
  tmp += (BackupRegister * 4U);
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	693a      	ldr	r2, [r7, #16]
 8005250:	18d3      	adds	r3, r2, r3
 8005252:	613b      	str	r3, [r7, #16]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	601a      	str	r2, [r3, #0]
}
 800525a:	46c0      	nop			@ (mov r8, r8)
 800525c:	46bd      	mov	sp, r7
 800525e:	b006      	add	sp, #24
 8005260:	bd80      	pop	{r7, pc}

08005262 <HAL_RTCEx_BKUPRead>:
  *         This parameter can be: RTC_BKP_DRx where x can be from 0 to 4
  *         specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b084      	sub	sp, #16
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
 800526a:	6039      	str	r1, [r7, #0]
  uint32_t tmp ;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	001a      	movs	r2, r3
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	18d3      	adds	r3, r2, r3
 8005278:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	3301      	adds	r3, #1
 800527e:	33ff      	adds	r3, #255	@ 0xff
 8005280:	60bb      	str	r3, [r7, #8]
  tmp += (BackupRegister * 4U);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	68ba      	ldr	r2, [r7, #8]
 8005288:	18d3      	adds	r3, r2, r3
 800528a:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	681b      	ldr	r3, [r3, #0]
}
 8005290:	0018      	movs	r0, r3
 8005292:	46bd      	mov	sp, r7
 8005294:	b004      	add	sp, #16
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d101      	bne.n	80052aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e04a      	b.n	8005340 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	223d      	movs	r2, #61	@ 0x3d
 80052ae:	5c9b      	ldrb	r3, [r3, r2]
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d107      	bne.n	80052c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	223c      	movs	r2, #60	@ 0x3c
 80052ba:	2100      	movs	r1, #0
 80052bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	0018      	movs	r0, r3
 80052c2:	f7fc ffb7 	bl	8002234 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	223d      	movs	r2, #61	@ 0x3d
 80052ca:	2102      	movs	r1, #2
 80052cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	3304      	adds	r3, #4
 80052d6:	0019      	movs	r1, r3
 80052d8:	0010      	movs	r0, r2
 80052da:	f000 fc87 	bl	8005bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2248      	movs	r2, #72	@ 0x48
 80052e2:	2101      	movs	r1, #1
 80052e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	223e      	movs	r2, #62	@ 0x3e
 80052ea:	2101      	movs	r1, #1
 80052ec:	5499      	strb	r1, [r3, r2]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	223f      	movs	r2, #63	@ 0x3f
 80052f2:	2101      	movs	r1, #1
 80052f4:	5499      	strb	r1, [r3, r2]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2240      	movs	r2, #64	@ 0x40
 80052fa:	2101      	movs	r1, #1
 80052fc:	5499      	strb	r1, [r3, r2]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2241      	movs	r2, #65	@ 0x41
 8005302:	2101      	movs	r1, #1
 8005304:	5499      	strb	r1, [r3, r2]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2242      	movs	r2, #66	@ 0x42
 800530a:	2101      	movs	r1, #1
 800530c:	5499      	strb	r1, [r3, r2]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2243      	movs	r2, #67	@ 0x43
 8005312:	2101      	movs	r1, #1
 8005314:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2244      	movs	r2, #68	@ 0x44
 800531a:	2101      	movs	r1, #1
 800531c:	5499      	strb	r1, [r3, r2]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2245      	movs	r2, #69	@ 0x45
 8005322:	2101      	movs	r1, #1
 8005324:	5499      	strb	r1, [r3, r2]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2246      	movs	r2, #70	@ 0x46
 800532a:	2101      	movs	r1, #1
 800532c:	5499      	strb	r1, [r3, r2]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2247      	movs	r2, #71	@ 0x47
 8005332:	2101      	movs	r1, #1
 8005334:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	223d      	movs	r2, #61	@ 0x3d
 800533a:	2101      	movs	r1, #1
 800533c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	0018      	movs	r0, r3
 8005342:	46bd      	mov	sp, r7
 8005344:	b002      	add	sp, #8
 8005346:	bd80      	pop	{r7, pc}

08005348 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	223d      	movs	r2, #61	@ 0x3d
 8005354:	5c9b      	ldrb	r3, [r3, r2]
 8005356:	b2db      	uxtb	r3, r3
 8005358:	2b01      	cmp	r3, #1
 800535a:	d001      	beq.n	8005360 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e035      	b.n	80053cc <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	223d      	movs	r2, #61	@ 0x3d
 8005364:	2102      	movs	r1, #2
 8005366:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a19      	ldr	r2, [pc, #100]	@ (80053d4 <HAL_TIM_Base_Start+0x8c>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d00a      	beq.n	8005388 <HAL_TIM_Base_Start+0x40>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	2380      	movs	r3, #128	@ 0x80
 8005378:	05db      	lsls	r3, r3, #23
 800537a:	429a      	cmp	r2, r3
 800537c:	d004      	beq.n	8005388 <HAL_TIM_Base_Start+0x40>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a15      	ldr	r2, [pc, #84]	@ (80053d8 <HAL_TIM_Base_Start+0x90>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d116      	bne.n	80053b6 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	4a13      	ldr	r2, [pc, #76]	@ (80053dc <HAL_TIM_Base_Start+0x94>)
 8005390:	4013      	ands	r3, r2
 8005392:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2b06      	cmp	r3, #6
 8005398:	d016      	beq.n	80053c8 <HAL_TIM_Base_Start+0x80>
 800539a:	68fa      	ldr	r2, [r7, #12]
 800539c:	2380      	movs	r3, #128	@ 0x80
 800539e:	025b      	lsls	r3, r3, #9
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d011      	beq.n	80053c8 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2101      	movs	r1, #1
 80053b0:	430a      	orrs	r2, r1
 80053b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053b4:	e008      	b.n	80053c8 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2101      	movs	r1, #1
 80053c2:	430a      	orrs	r2, r1
 80053c4:	601a      	str	r2, [r3, #0]
 80053c6:	e000      	b.n	80053ca <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053c8:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	0018      	movs	r0, r3
 80053ce:	46bd      	mov	sp, r7
 80053d0:	b004      	add	sp, #16
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	40012c00 	.word	0x40012c00
 80053d8:	40000400 	.word	0x40000400
 80053dc:	00010007 	.word	0x00010007

080053e0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6a1b      	ldr	r3, [r3, #32]
 80053ee:	4a0d      	ldr	r2, [pc, #52]	@ (8005424 <HAL_TIM_Base_Stop+0x44>)
 80053f0:	4013      	ands	r3, r2
 80053f2:	d10d      	bne.n	8005410 <HAL_TIM_Base_Stop+0x30>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	4a0b      	ldr	r2, [pc, #44]	@ (8005428 <HAL_TIM_Base_Stop+0x48>)
 80053fc:	4013      	ands	r3, r2
 80053fe:	d107      	bne.n	8005410 <HAL_TIM_Base_Stop+0x30>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	2101      	movs	r1, #1
 800540c:	438a      	bics	r2, r1
 800540e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	223d      	movs	r2, #61	@ 0x3d
 8005414:	2101      	movs	r1, #1
 8005416:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	0018      	movs	r0, r3
 800541c:	46bd      	mov	sp, r7
 800541e:	b002      	add	sp, #8
 8005420:	bd80      	pop	{r7, pc}
 8005422:	46c0      	nop			@ (mov r8, r8)
 8005424:	00001111 	.word	0x00001111
 8005428:	00000444 	.word	0x00000444

0800542c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	223d      	movs	r2, #61	@ 0x3d
 8005438:	5c9b      	ldrb	r3, [r3, r2]
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b01      	cmp	r3, #1
 800543e:	d001      	beq.n	8005444 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	e03d      	b.n	80054c0 <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	223d      	movs	r2, #61	@ 0x3d
 8005448:	2102      	movs	r1, #2
 800544a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68da      	ldr	r2, [r3, #12]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2101      	movs	r1, #1
 8005458:	430a      	orrs	r2, r1
 800545a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a19      	ldr	r2, [pc, #100]	@ (80054c8 <HAL_TIM_Base_Start_IT+0x9c>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d00a      	beq.n	800547c <HAL_TIM_Base_Start_IT+0x50>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	2380      	movs	r3, #128	@ 0x80
 800546c:	05db      	lsls	r3, r3, #23
 800546e:	429a      	cmp	r2, r3
 8005470:	d004      	beq.n	800547c <HAL_TIM_Base_Start_IT+0x50>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a15      	ldr	r2, [pc, #84]	@ (80054cc <HAL_TIM_Base_Start_IT+0xa0>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d116      	bne.n	80054aa <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	4a13      	ldr	r2, [pc, #76]	@ (80054d0 <HAL_TIM_Base_Start_IT+0xa4>)
 8005484:	4013      	ands	r3, r2
 8005486:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2b06      	cmp	r3, #6
 800548c:	d016      	beq.n	80054bc <HAL_TIM_Base_Start_IT+0x90>
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	2380      	movs	r3, #128	@ 0x80
 8005492:	025b      	lsls	r3, r3, #9
 8005494:	429a      	cmp	r2, r3
 8005496:	d011      	beq.n	80054bc <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2101      	movs	r1, #1
 80054a4:	430a      	orrs	r2, r1
 80054a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054a8:	e008      	b.n	80054bc <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2101      	movs	r1, #1
 80054b6:	430a      	orrs	r2, r1
 80054b8:	601a      	str	r2, [r3, #0]
 80054ba:	e000      	b.n	80054be <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054bc:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80054be:	2300      	movs	r3, #0
}
 80054c0:	0018      	movs	r0, r3
 80054c2:	46bd      	mov	sp, r7
 80054c4:	b004      	add	sp, #16
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	40012c00 	.word	0x40012c00
 80054cc:	40000400 	.word	0x40000400
 80054d0:	00010007 	.word	0x00010007

080054d4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68da      	ldr	r2, [r3, #12]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2101      	movs	r1, #1
 80054e8:	438a      	bics	r2, r1
 80054ea:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6a1b      	ldr	r3, [r3, #32]
 80054f2:	4a0d      	ldr	r2, [pc, #52]	@ (8005528 <HAL_TIM_Base_Stop_IT+0x54>)
 80054f4:	4013      	ands	r3, r2
 80054f6:	d10d      	bne.n	8005514 <HAL_TIM_Base_Stop_IT+0x40>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	6a1b      	ldr	r3, [r3, #32]
 80054fe:	4a0b      	ldr	r2, [pc, #44]	@ (800552c <HAL_TIM_Base_Stop_IT+0x58>)
 8005500:	4013      	ands	r3, r2
 8005502:	d107      	bne.n	8005514 <HAL_TIM_Base_Stop_IT+0x40>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2101      	movs	r1, #1
 8005510:	438a      	bics	r2, r1
 8005512:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	223d      	movs	r2, #61	@ 0x3d
 8005518:	2101      	movs	r1, #1
 800551a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	0018      	movs	r0, r3
 8005520:	46bd      	mov	sp, r7
 8005522:	b002      	add	sp, #8
 8005524:	bd80      	pop	{r7, pc}
 8005526:	46c0      	nop			@ (mov r8, r8)
 8005528:	00001111 	.word	0x00001111
 800552c:	00000444 	.word	0x00000444

08005530 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e04a      	b.n	80055d8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	223d      	movs	r2, #61	@ 0x3d
 8005546:	5c9b      	ldrb	r3, [r3, r2]
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d107      	bne.n	800555e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	223c      	movs	r2, #60	@ 0x3c
 8005552:	2100      	movs	r1, #0
 8005554:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	0018      	movs	r0, r3
 800555a:	f7fc fe4f 	bl	80021fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	223d      	movs	r2, #61	@ 0x3d
 8005562:	2102      	movs	r1, #2
 8005564:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	3304      	adds	r3, #4
 800556e:	0019      	movs	r1, r3
 8005570:	0010      	movs	r0, r2
 8005572:	f000 fb3b 	bl	8005bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2248      	movs	r2, #72	@ 0x48
 800557a:	2101      	movs	r1, #1
 800557c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	223e      	movs	r2, #62	@ 0x3e
 8005582:	2101      	movs	r1, #1
 8005584:	5499      	strb	r1, [r3, r2]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	223f      	movs	r2, #63	@ 0x3f
 800558a:	2101      	movs	r1, #1
 800558c:	5499      	strb	r1, [r3, r2]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2240      	movs	r2, #64	@ 0x40
 8005592:	2101      	movs	r1, #1
 8005594:	5499      	strb	r1, [r3, r2]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2241      	movs	r2, #65	@ 0x41
 800559a:	2101      	movs	r1, #1
 800559c:	5499      	strb	r1, [r3, r2]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2242      	movs	r2, #66	@ 0x42
 80055a2:	2101      	movs	r1, #1
 80055a4:	5499      	strb	r1, [r3, r2]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2243      	movs	r2, #67	@ 0x43
 80055aa:	2101      	movs	r1, #1
 80055ac:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2244      	movs	r2, #68	@ 0x44
 80055b2:	2101      	movs	r1, #1
 80055b4:	5499      	strb	r1, [r3, r2]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2245      	movs	r2, #69	@ 0x45
 80055ba:	2101      	movs	r1, #1
 80055bc:	5499      	strb	r1, [r3, r2]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2246      	movs	r2, #70	@ 0x46
 80055c2:	2101      	movs	r1, #1
 80055c4:	5499      	strb	r1, [r3, r2]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2247      	movs	r2, #71	@ 0x47
 80055ca:	2101      	movs	r1, #1
 80055cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	223d      	movs	r2, #61	@ 0x3d
 80055d2:	2101      	movs	r1, #1
 80055d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	0018      	movs	r0, r3
 80055da:	46bd      	mov	sp, r7
 80055dc:	b002      	add	sp, #8
 80055de:	bd80      	pop	{r7, pc}

080055e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d108      	bne.n	8005602 <HAL_TIM_PWM_Start+0x22>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	223e      	movs	r2, #62	@ 0x3e
 80055f4:	5c9b      	ldrb	r3, [r3, r2]
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	3b01      	subs	r3, #1
 80055fa:	1e5a      	subs	r2, r3, #1
 80055fc:	4193      	sbcs	r3, r2
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	e037      	b.n	8005672 <HAL_TIM_PWM_Start+0x92>
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	2b04      	cmp	r3, #4
 8005606:	d108      	bne.n	800561a <HAL_TIM_PWM_Start+0x3a>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	223f      	movs	r2, #63	@ 0x3f
 800560c:	5c9b      	ldrb	r3, [r3, r2]
 800560e:	b2db      	uxtb	r3, r3
 8005610:	3b01      	subs	r3, #1
 8005612:	1e5a      	subs	r2, r3, #1
 8005614:	4193      	sbcs	r3, r2
 8005616:	b2db      	uxtb	r3, r3
 8005618:	e02b      	b.n	8005672 <HAL_TIM_PWM_Start+0x92>
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	2b08      	cmp	r3, #8
 800561e:	d108      	bne.n	8005632 <HAL_TIM_PWM_Start+0x52>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2240      	movs	r2, #64	@ 0x40
 8005624:	5c9b      	ldrb	r3, [r3, r2]
 8005626:	b2db      	uxtb	r3, r3
 8005628:	3b01      	subs	r3, #1
 800562a:	1e5a      	subs	r2, r3, #1
 800562c:	4193      	sbcs	r3, r2
 800562e:	b2db      	uxtb	r3, r3
 8005630:	e01f      	b.n	8005672 <HAL_TIM_PWM_Start+0x92>
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	2b0c      	cmp	r3, #12
 8005636:	d108      	bne.n	800564a <HAL_TIM_PWM_Start+0x6a>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2241      	movs	r2, #65	@ 0x41
 800563c:	5c9b      	ldrb	r3, [r3, r2]
 800563e:	b2db      	uxtb	r3, r3
 8005640:	3b01      	subs	r3, #1
 8005642:	1e5a      	subs	r2, r3, #1
 8005644:	4193      	sbcs	r3, r2
 8005646:	b2db      	uxtb	r3, r3
 8005648:	e013      	b.n	8005672 <HAL_TIM_PWM_Start+0x92>
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	2b10      	cmp	r3, #16
 800564e:	d108      	bne.n	8005662 <HAL_TIM_PWM_Start+0x82>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2242      	movs	r2, #66	@ 0x42
 8005654:	5c9b      	ldrb	r3, [r3, r2]
 8005656:	b2db      	uxtb	r3, r3
 8005658:	3b01      	subs	r3, #1
 800565a:	1e5a      	subs	r2, r3, #1
 800565c:	4193      	sbcs	r3, r2
 800565e:	b2db      	uxtb	r3, r3
 8005660:	e007      	b.n	8005672 <HAL_TIM_PWM_Start+0x92>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2243      	movs	r2, #67	@ 0x43
 8005666:	5c9b      	ldrb	r3, [r3, r2]
 8005668:	b2db      	uxtb	r3, r3
 800566a:	3b01      	subs	r3, #1
 800566c:	1e5a      	subs	r2, r3, #1
 800566e:	4193      	sbcs	r3, r2
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	d001      	beq.n	800567a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e081      	b.n	800577e <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d104      	bne.n	800568a <HAL_TIM_PWM_Start+0xaa>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	223e      	movs	r2, #62	@ 0x3e
 8005684:	2102      	movs	r1, #2
 8005686:	5499      	strb	r1, [r3, r2]
 8005688:	e023      	b.n	80056d2 <HAL_TIM_PWM_Start+0xf2>
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	2b04      	cmp	r3, #4
 800568e:	d104      	bne.n	800569a <HAL_TIM_PWM_Start+0xba>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	223f      	movs	r2, #63	@ 0x3f
 8005694:	2102      	movs	r1, #2
 8005696:	5499      	strb	r1, [r3, r2]
 8005698:	e01b      	b.n	80056d2 <HAL_TIM_PWM_Start+0xf2>
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	2b08      	cmp	r3, #8
 800569e:	d104      	bne.n	80056aa <HAL_TIM_PWM_Start+0xca>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2240      	movs	r2, #64	@ 0x40
 80056a4:	2102      	movs	r1, #2
 80056a6:	5499      	strb	r1, [r3, r2]
 80056a8:	e013      	b.n	80056d2 <HAL_TIM_PWM_Start+0xf2>
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	2b0c      	cmp	r3, #12
 80056ae:	d104      	bne.n	80056ba <HAL_TIM_PWM_Start+0xda>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2241      	movs	r2, #65	@ 0x41
 80056b4:	2102      	movs	r1, #2
 80056b6:	5499      	strb	r1, [r3, r2]
 80056b8:	e00b      	b.n	80056d2 <HAL_TIM_PWM_Start+0xf2>
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	2b10      	cmp	r3, #16
 80056be:	d104      	bne.n	80056ca <HAL_TIM_PWM_Start+0xea>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2242      	movs	r2, #66	@ 0x42
 80056c4:	2102      	movs	r1, #2
 80056c6:	5499      	strb	r1, [r3, r2]
 80056c8:	e003      	b.n	80056d2 <HAL_TIM_PWM_Start+0xf2>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2243      	movs	r2, #67	@ 0x43
 80056ce:	2102      	movs	r1, #2
 80056d0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	6839      	ldr	r1, [r7, #0]
 80056d8:	2201      	movs	r2, #1
 80056da:	0018      	movs	r0, r3
 80056dc:	f000 fda6 	bl	800622c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a28      	ldr	r2, [pc, #160]	@ (8005788 <HAL_TIM_PWM_Start+0x1a8>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d009      	beq.n	80056fe <HAL_TIM_PWM_Start+0x11e>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4a27      	ldr	r2, [pc, #156]	@ (800578c <HAL_TIM_PWM_Start+0x1ac>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d004      	beq.n	80056fe <HAL_TIM_PWM_Start+0x11e>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4a25      	ldr	r2, [pc, #148]	@ (8005790 <HAL_TIM_PWM_Start+0x1b0>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d101      	bne.n	8005702 <HAL_TIM_PWM_Start+0x122>
 80056fe:	2301      	movs	r3, #1
 8005700:	e000      	b.n	8005704 <HAL_TIM_PWM_Start+0x124>
 8005702:	2300      	movs	r3, #0
 8005704:	2b00      	cmp	r3, #0
 8005706:	d008      	beq.n	800571a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	2180      	movs	r1, #128	@ 0x80
 8005714:	0209      	lsls	r1, r1, #8
 8005716:	430a      	orrs	r2, r1
 8005718:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a1a      	ldr	r2, [pc, #104]	@ (8005788 <HAL_TIM_PWM_Start+0x1a8>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d00a      	beq.n	800573a <HAL_TIM_PWM_Start+0x15a>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	2380      	movs	r3, #128	@ 0x80
 800572a:	05db      	lsls	r3, r3, #23
 800572c:	429a      	cmp	r2, r3
 800572e:	d004      	beq.n	800573a <HAL_TIM_PWM_Start+0x15a>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a17      	ldr	r2, [pc, #92]	@ (8005794 <HAL_TIM_PWM_Start+0x1b4>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d116      	bne.n	8005768 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	4a15      	ldr	r2, [pc, #84]	@ (8005798 <HAL_TIM_PWM_Start+0x1b8>)
 8005742:	4013      	ands	r3, r2
 8005744:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2b06      	cmp	r3, #6
 800574a:	d016      	beq.n	800577a <HAL_TIM_PWM_Start+0x19a>
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	2380      	movs	r3, #128	@ 0x80
 8005750:	025b      	lsls	r3, r3, #9
 8005752:	429a      	cmp	r2, r3
 8005754:	d011      	beq.n	800577a <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2101      	movs	r1, #1
 8005762:	430a      	orrs	r2, r1
 8005764:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005766:	e008      	b.n	800577a <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2101      	movs	r1, #1
 8005774:	430a      	orrs	r2, r1
 8005776:	601a      	str	r2, [r3, #0]
 8005778:	e000      	b.n	800577c <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800577a:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800577c:	2300      	movs	r3, #0
}
 800577e:	0018      	movs	r0, r3
 8005780:	46bd      	mov	sp, r7
 8005782:	b004      	add	sp, #16
 8005784:	bd80      	pop	{r7, pc}
 8005786:	46c0      	nop			@ (mov r8, r8)
 8005788:	40012c00 	.word	0x40012c00
 800578c:	40014400 	.word	0x40014400
 8005790:	40014800 	.word	0x40014800
 8005794:	40000400 	.word	0x40000400
 8005798:	00010007 	.word	0x00010007

0800579c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	2202      	movs	r2, #2
 80057b8:	4013      	ands	r3, r2
 80057ba:	d021      	beq.n	8005800 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2202      	movs	r2, #2
 80057c0:	4013      	ands	r3, r2
 80057c2:	d01d      	beq.n	8005800 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2203      	movs	r2, #3
 80057ca:	4252      	negs	r2, r2
 80057cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2201      	movs	r2, #1
 80057d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	2203      	movs	r2, #3
 80057dc:	4013      	ands	r3, r2
 80057de:	d004      	beq.n	80057ea <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	0018      	movs	r0, r3
 80057e4:	f000 f9ea 	bl	8005bbc <HAL_TIM_IC_CaptureCallback>
 80057e8:	e007      	b.n	80057fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	0018      	movs	r0, r3
 80057ee:	f000 f9dd 	bl	8005bac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	0018      	movs	r0, r3
 80057f6:	f000 f9e9 	bl	8005bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	2204      	movs	r2, #4
 8005804:	4013      	ands	r3, r2
 8005806:	d022      	beq.n	800584e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2204      	movs	r2, #4
 800580c:	4013      	ands	r3, r2
 800580e:	d01e      	beq.n	800584e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2205      	movs	r2, #5
 8005816:	4252      	negs	r2, r2
 8005818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2202      	movs	r2, #2
 800581e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	699a      	ldr	r2, [r3, #24]
 8005826:	23c0      	movs	r3, #192	@ 0xc0
 8005828:	009b      	lsls	r3, r3, #2
 800582a:	4013      	ands	r3, r2
 800582c:	d004      	beq.n	8005838 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	0018      	movs	r0, r3
 8005832:	f000 f9c3 	bl	8005bbc <HAL_TIM_IC_CaptureCallback>
 8005836:	e007      	b.n	8005848 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	0018      	movs	r0, r3
 800583c:	f000 f9b6 	bl	8005bac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	0018      	movs	r0, r3
 8005844:	f000 f9c2 	bl	8005bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	2208      	movs	r2, #8
 8005852:	4013      	ands	r3, r2
 8005854:	d021      	beq.n	800589a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2208      	movs	r2, #8
 800585a:	4013      	ands	r3, r2
 800585c:	d01d      	beq.n	800589a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2209      	movs	r2, #9
 8005864:	4252      	negs	r2, r2
 8005866:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2204      	movs	r2, #4
 800586c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	69db      	ldr	r3, [r3, #28]
 8005874:	2203      	movs	r2, #3
 8005876:	4013      	ands	r3, r2
 8005878:	d004      	beq.n	8005884 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	0018      	movs	r0, r3
 800587e:	f000 f99d 	bl	8005bbc <HAL_TIM_IC_CaptureCallback>
 8005882:	e007      	b.n	8005894 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	0018      	movs	r0, r3
 8005888:	f000 f990 	bl	8005bac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	0018      	movs	r0, r3
 8005890:	f000 f99c 	bl	8005bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	2210      	movs	r2, #16
 800589e:	4013      	ands	r3, r2
 80058a0:	d022      	beq.n	80058e8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2210      	movs	r2, #16
 80058a6:	4013      	ands	r3, r2
 80058a8:	d01e      	beq.n	80058e8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	2211      	movs	r2, #17
 80058b0:	4252      	negs	r2, r2
 80058b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2208      	movs	r2, #8
 80058b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	69da      	ldr	r2, [r3, #28]
 80058c0:	23c0      	movs	r3, #192	@ 0xc0
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	4013      	ands	r3, r2
 80058c6:	d004      	beq.n	80058d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	0018      	movs	r0, r3
 80058cc:	f000 f976 	bl	8005bbc <HAL_TIM_IC_CaptureCallback>
 80058d0:	e007      	b.n	80058e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	0018      	movs	r0, r3
 80058d6:	f000 f969 	bl	8005bac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	0018      	movs	r0, r3
 80058de:	f000 f975 	bl	8005bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	2201      	movs	r2, #1
 80058ec:	4013      	ands	r3, r2
 80058ee:	d00c      	beq.n	800590a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2201      	movs	r2, #1
 80058f4:	4013      	ands	r3, r2
 80058f6:	d008      	beq.n	800590a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2202      	movs	r2, #2
 80058fe:	4252      	negs	r2, r2
 8005900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	0018      	movs	r0, r3
 8005906:	f7fb fe99 	bl	800163c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	2280      	movs	r2, #128	@ 0x80
 800590e:	4013      	ands	r3, r2
 8005910:	d104      	bne.n	800591c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	2380      	movs	r3, #128	@ 0x80
 8005916:	019b      	lsls	r3, r3, #6
 8005918:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800591a:	d00b      	beq.n	8005934 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2280      	movs	r2, #128	@ 0x80
 8005920:	4013      	ands	r3, r2
 8005922:	d007      	beq.n	8005934 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a1e      	ldr	r2, [pc, #120]	@ (80059a4 <HAL_TIM_IRQHandler+0x208>)
 800592a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	0018      	movs	r0, r3
 8005930:	f000 fd10 	bl	8006354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	2380      	movs	r3, #128	@ 0x80
 8005938:	005b      	lsls	r3, r3, #1
 800593a:	4013      	ands	r3, r2
 800593c:	d00b      	beq.n	8005956 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2280      	movs	r2, #128	@ 0x80
 8005942:	4013      	ands	r3, r2
 8005944:	d007      	beq.n	8005956 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a17      	ldr	r2, [pc, #92]	@ (80059a8 <HAL_TIM_IRQHandler+0x20c>)
 800594c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	0018      	movs	r0, r3
 8005952:	f000 fd07 	bl	8006364 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	2240      	movs	r2, #64	@ 0x40
 800595a:	4013      	ands	r3, r2
 800595c:	d00c      	beq.n	8005978 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2240      	movs	r2, #64	@ 0x40
 8005962:	4013      	ands	r3, r2
 8005964:	d008      	beq.n	8005978 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	2241      	movs	r2, #65	@ 0x41
 800596c:	4252      	negs	r2, r2
 800596e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	0018      	movs	r0, r3
 8005974:	f000 f932 	bl	8005bdc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	2220      	movs	r2, #32
 800597c:	4013      	ands	r3, r2
 800597e:	d00c      	beq.n	800599a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2220      	movs	r2, #32
 8005984:	4013      	ands	r3, r2
 8005986:	d008      	beq.n	800599a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2221      	movs	r2, #33	@ 0x21
 800598e:	4252      	negs	r2, r2
 8005990:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	0018      	movs	r0, r3
 8005996:	f000 fcd5 	bl	8006344 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800599a:	46c0      	nop			@ (mov r8, r8)
 800599c:	46bd      	mov	sp, r7
 800599e:	b004      	add	sp, #16
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	46c0      	nop			@ (mov r8, r8)
 80059a4:	ffffdf7f 	.word	0xffffdf7f
 80059a8:	fffffeff 	.word	0xfffffeff

080059ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b086      	sub	sp, #24
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059b8:	2317      	movs	r3, #23
 80059ba:	18fb      	adds	r3, r7, r3
 80059bc:	2200      	movs	r2, #0
 80059be:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	223c      	movs	r2, #60	@ 0x3c
 80059c4:	5c9b      	ldrb	r3, [r3, r2]
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d101      	bne.n	80059ce <HAL_TIM_PWM_ConfigChannel+0x22>
 80059ca:	2302      	movs	r3, #2
 80059cc:	e0e5      	b.n	8005b9a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	223c      	movs	r2, #60	@ 0x3c
 80059d2:	2101      	movs	r1, #1
 80059d4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2b14      	cmp	r3, #20
 80059da:	d900      	bls.n	80059de <HAL_TIM_PWM_ConfigChannel+0x32>
 80059dc:	e0d1      	b.n	8005b82 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	009a      	lsls	r2, r3, #2
 80059e2:	4b70      	ldr	r3, [pc, #448]	@ (8005ba4 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80059e4:	18d3      	adds	r3, r2, r3
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	0011      	movs	r1, r2
 80059f2:	0018      	movs	r0, r3
 80059f4:	f000 f97e 	bl	8005cf4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	699a      	ldr	r2, [r3, #24]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2108      	movs	r1, #8
 8005a04:	430a      	orrs	r2, r1
 8005a06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	699a      	ldr	r2, [r3, #24]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	2104      	movs	r1, #4
 8005a14:	438a      	bics	r2, r1
 8005a16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	6999      	ldr	r1, [r3, #24]
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	691a      	ldr	r2, [r3, #16]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	430a      	orrs	r2, r1
 8005a28:	619a      	str	r2, [r3, #24]
      break;
 8005a2a:	e0af      	b.n	8005b8c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68ba      	ldr	r2, [r7, #8]
 8005a32:	0011      	movs	r1, r2
 8005a34:	0018      	movs	r0, r3
 8005a36:	f000 f9dd 	bl	8005df4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	699a      	ldr	r2, [r3, #24]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2180      	movs	r1, #128	@ 0x80
 8005a46:	0109      	lsls	r1, r1, #4
 8005a48:	430a      	orrs	r2, r1
 8005a4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	699a      	ldr	r2, [r3, #24]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4954      	ldr	r1, [pc, #336]	@ (8005ba8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005a58:	400a      	ands	r2, r1
 8005a5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	6999      	ldr	r1, [r3, #24]
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	021a      	lsls	r2, r3, #8
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	430a      	orrs	r2, r1
 8005a6e:	619a      	str	r2, [r3, #24]
      break;
 8005a70:	e08c      	b.n	8005b8c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68ba      	ldr	r2, [r7, #8]
 8005a78:	0011      	movs	r1, r2
 8005a7a:	0018      	movs	r0, r3
 8005a7c:	f000 fa38 	bl	8005ef0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	69da      	ldr	r2, [r3, #28]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	2108      	movs	r1, #8
 8005a8c:	430a      	orrs	r2, r1
 8005a8e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	69da      	ldr	r2, [r3, #28]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	2104      	movs	r1, #4
 8005a9c:	438a      	bics	r2, r1
 8005a9e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	69d9      	ldr	r1, [r3, #28]
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	691a      	ldr	r2, [r3, #16]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	61da      	str	r2, [r3, #28]
      break;
 8005ab2:	e06b      	b.n	8005b8c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68ba      	ldr	r2, [r7, #8]
 8005aba:	0011      	movs	r1, r2
 8005abc:	0018      	movs	r0, r3
 8005abe:	f000 fa99 	bl	8005ff4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	69da      	ldr	r2, [r3, #28]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	2180      	movs	r1, #128	@ 0x80
 8005ace:	0109      	lsls	r1, r1, #4
 8005ad0:	430a      	orrs	r2, r1
 8005ad2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	69da      	ldr	r2, [r3, #28]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4932      	ldr	r1, [pc, #200]	@ (8005ba8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005ae0:	400a      	ands	r2, r1
 8005ae2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	69d9      	ldr	r1, [r3, #28]
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	021a      	lsls	r2, r3, #8
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	430a      	orrs	r2, r1
 8005af6:	61da      	str	r2, [r3, #28]
      break;
 8005af8:	e048      	b.n	8005b8c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	68ba      	ldr	r2, [r7, #8]
 8005b00:	0011      	movs	r1, r2
 8005b02:	0018      	movs	r0, r3
 8005b04:	f000 fada 	bl	80060bc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	2108      	movs	r1, #8
 8005b14:	430a      	orrs	r2, r1
 8005b16:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	2104      	movs	r1, #4
 8005b24:	438a      	bics	r2, r1
 8005b26:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	691a      	ldr	r2, [r3, #16]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	430a      	orrs	r2, r1
 8005b38:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005b3a:	e027      	b.n	8005b8c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	68ba      	ldr	r2, [r7, #8]
 8005b42:	0011      	movs	r1, r2
 8005b44:	0018      	movs	r0, r3
 8005b46:	f000 fb13 	bl	8006170 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2180      	movs	r1, #128	@ 0x80
 8005b56:	0109      	lsls	r1, r1, #4
 8005b58:	430a      	orrs	r2, r1
 8005b5a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4910      	ldr	r1, [pc, #64]	@ (8005ba8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8005b68:	400a      	ands	r2, r1
 8005b6a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	021a      	lsls	r2, r3, #8
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	430a      	orrs	r2, r1
 8005b7e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005b80:	e004      	b.n	8005b8c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8005b82:	2317      	movs	r3, #23
 8005b84:	18fb      	adds	r3, r7, r3
 8005b86:	2201      	movs	r2, #1
 8005b88:	701a      	strb	r2, [r3, #0]
      break;
 8005b8a:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	223c      	movs	r2, #60	@ 0x3c
 8005b90:	2100      	movs	r1, #0
 8005b92:	5499      	strb	r1, [r3, r2]

  return status;
 8005b94:	2317      	movs	r3, #23
 8005b96:	18fb      	adds	r3, r7, r3
 8005b98:	781b      	ldrb	r3, [r3, #0]
}
 8005b9a:	0018      	movs	r0, r3
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	b006      	add	sp, #24
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	46c0      	nop			@ (mov r8, r8)
 8005ba4:	08006470 	.word	0x08006470
 8005ba8:	fffffbff 	.word	0xfffffbff

08005bac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bb4:	46c0      	nop			@ (mov r8, r8)
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	b002      	add	sp, #8
 8005bba:	bd80      	pop	{r7, pc}

08005bbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bc4:	46c0      	nop			@ (mov r8, r8)
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	b002      	add	sp, #8
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bd4:	46c0      	nop			@ (mov r8, r8)
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	b002      	add	sp, #8
 8005bda:	bd80      	pop	{r7, pc}

08005bdc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005be4:	46c0      	nop			@ (mov r8, r8)
 8005be6:	46bd      	mov	sp, r7
 8005be8:	b002      	add	sp, #8
 8005bea:	bd80      	pop	{r7, pc}

08005bec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4a37      	ldr	r2, [pc, #220]	@ (8005cdc <TIM_Base_SetConfig+0xf0>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d008      	beq.n	8005c16 <TIM_Base_SetConfig+0x2a>
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	2380      	movs	r3, #128	@ 0x80
 8005c08:	05db      	lsls	r3, r3, #23
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d003      	beq.n	8005c16 <TIM_Base_SetConfig+0x2a>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	4a33      	ldr	r2, [pc, #204]	@ (8005ce0 <TIM_Base_SetConfig+0xf4>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d108      	bne.n	8005c28 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2270      	movs	r2, #112	@ 0x70
 8005c1a:	4393      	bics	r3, r2
 8005c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	4a2c      	ldr	r2, [pc, #176]	@ (8005cdc <TIM_Base_SetConfig+0xf0>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d014      	beq.n	8005c5a <TIM_Base_SetConfig+0x6e>
 8005c30:	687a      	ldr	r2, [r7, #4]
 8005c32:	2380      	movs	r3, #128	@ 0x80
 8005c34:	05db      	lsls	r3, r3, #23
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d00f      	beq.n	8005c5a <TIM_Base_SetConfig+0x6e>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a28      	ldr	r2, [pc, #160]	@ (8005ce0 <TIM_Base_SetConfig+0xf4>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d00b      	beq.n	8005c5a <TIM_Base_SetConfig+0x6e>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a27      	ldr	r2, [pc, #156]	@ (8005ce4 <TIM_Base_SetConfig+0xf8>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d007      	beq.n	8005c5a <TIM_Base_SetConfig+0x6e>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a26      	ldr	r2, [pc, #152]	@ (8005ce8 <TIM_Base_SetConfig+0xfc>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d003      	beq.n	8005c5a <TIM_Base_SetConfig+0x6e>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a25      	ldr	r2, [pc, #148]	@ (8005cec <TIM_Base_SetConfig+0x100>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d108      	bne.n	8005c6c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	4a24      	ldr	r2, [pc, #144]	@ (8005cf0 <TIM_Base_SetConfig+0x104>)
 8005c5e:	4013      	ands	r3, r2
 8005c60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2280      	movs	r2, #128	@ 0x80
 8005c70:	4393      	bics	r3, r2
 8005c72:	001a      	movs	r2, r3
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	695b      	ldr	r3, [r3, #20]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	68fa      	ldr	r2, [r7, #12]
 8005c80:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	689a      	ldr	r2, [r3, #8]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a11      	ldr	r2, [pc, #68]	@ (8005cdc <TIM_Base_SetConfig+0xf0>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d007      	beq.n	8005caa <TIM_Base_SetConfig+0xbe>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a12      	ldr	r2, [pc, #72]	@ (8005ce8 <TIM_Base_SetConfig+0xfc>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d003      	beq.n	8005caa <TIM_Base_SetConfig+0xbe>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a11      	ldr	r2, [pc, #68]	@ (8005cec <TIM_Base_SetConfig+0x100>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d103      	bne.n	8005cb2 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	691a      	ldr	r2, [r3, #16]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d106      	bne.n	8005cd2 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	691b      	ldr	r3, [r3, #16]
 8005cc8:	2201      	movs	r2, #1
 8005cca:	4393      	bics	r3, r2
 8005ccc:	001a      	movs	r2, r3
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	611a      	str	r2, [r3, #16]
  }
}
 8005cd2:	46c0      	nop			@ (mov r8, r8)
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	b004      	add	sp, #16
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	46c0      	nop			@ (mov r8, r8)
 8005cdc:	40012c00 	.word	0x40012c00
 8005ce0:	40000400 	.word	0x40000400
 8005ce4:	40002000 	.word	0x40002000
 8005ce8:	40014400 	.word	0x40014400
 8005cec:	40014800 	.word	0x40014800
 8005cf0:	fffffcff 	.word	0xfffffcff

08005cf4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b086      	sub	sp, #24
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a1b      	ldr	r3, [r3, #32]
 8005d02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6a1b      	ldr	r3, [r3, #32]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	4393      	bics	r3, r2
 8005d0c:	001a      	movs	r2, r3
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	4a2e      	ldr	r2, [pc, #184]	@ (8005ddc <TIM_OC1_SetConfig+0xe8>)
 8005d22:	4013      	ands	r3, r2
 8005d24:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2203      	movs	r2, #3
 8005d2a:	4393      	bics	r3, r2
 8005d2c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68fa      	ldr	r2, [r7, #12]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	2202      	movs	r2, #2
 8005d3c:	4393      	bics	r3, r2
 8005d3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	697a      	ldr	r2, [r7, #20]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a24      	ldr	r2, [pc, #144]	@ (8005de0 <TIM_OC1_SetConfig+0xec>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d007      	beq.n	8005d62 <TIM_OC1_SetConfig+0x6e>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a23      	ldr	r2, [pc, #140]	@ (8005de4 <TIM_OC1_SetConfig+0xf0>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d003      	beq.n	8005d62 <TIM_OC1_SetConfig+0x6e>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a22      	ldr	r2, [pc, #136]	@ (8005de8 <TIM_OC1_SetConfig+0xf4>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d10c      	bne.n	8005d7c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	2208      	movs	r2, #8
 8005d66:	4393      	bics	r3, r2
 8005d68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	2204      	movs	r2, #4
 8005d78:	4393      	bics	r3, r2
 8005d7a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	4a18      	ldr	r2, [pc, #96]	@ (8005de0 <TIM_OC1_SetConfig+0xec>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d007      	beq.n	8005d94 <TIM_OC1_SetConfig+0xa0>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4a17      	ldr	r2, [pc, #92]	@ (8005de4 <TIM_OC1_SetConfig+0xf0>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d003      	beq.n	8005d94 <TIM_OC1_SetConfig+0xa0>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	4a16      	ldr	r2, [pc, #88]	@ (8005de8 <TIM_OC1_SetConfig+0xf4>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d111      	bne.n	8005db8 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	4a15      	ldr	r2, [pc, #84]	@ (8005dec <TIM_OC1_SetConfig+0xf8>)
 8005d98:	4013      	ands	r3, r2
 8005d9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	4a14      	ldr	r2, [pc, #80]	@ (8005df0 <TIM_OC1_SetConfig+0xfc>)
 8005da0:	4013      	ands	r3, r2
 8005da2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	695b      	ldr	r3, [r3, #20]
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	699b      	ldr	r3, [r3, #24]
 8005db2:	693a      	ldr	r2, [r7, #16]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	693a      	ldr	r2, [r7, #16]
 8005dbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	68fa      	ldr	r2, [r7, #12]
 8005dc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	685a      	ldr	r2, [r3, #4]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	697a      	ldr	r2, [r7, #20]
 8005dd0:	621a      	str	r2, [r3, #32]
}
 8005dd2:	46c0      	nop			@ (mov r8, r8)
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	b006      	add	sp, #24
 8005dd8:	bd80      	pop	{r7, pc}
 8005dda:	46c0      	nop			@ (mov r8, r8)
 8005ddc:	fffeff8f 	.word	0xfffeff8f
 8005de0:	40012c00 	.word	0x40012c00
 8005de4:	40014400 	.word	0x40014400
 8005de8:	40014800 	.word	0x40014800
 8005dec:	fffffeff 	.word	0xfffffeff
 8005df0:	fffffdff 	.word	0xfffffdff

08005df4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b086      	sub	sp, #24
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a1b      	ldr	r3, [r3, #32]
 8005e02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a1b      	ldr	r3, [r3, #32]
 8005e08:	2210      	movs	r2, #16
 8005e0a:	4393      	bics	r3, r2
 8005e0c:	001a      	movs	r2, r3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	699b      	ldr	r3, [r3, #24]
 8005e1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	4a2c      	ldr	r2, [pc, #176]	@ (8005ed4 <TIM_OC2_SetConfig+0xe0>)
 8005e22:	4013      	ands	r3, r2
 8005e24:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	4a2b      	ldr	r2, [pc, #172]	@ (8005ed8 <TIM_OC2_SetConfig+0xe4>)
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	021b      	lsls	r3, r3, #8
 8005e34:	68fa      	ldr	r2, [r7, #12]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	2220      	movs	r2, #32
 8005e3e:	4393      	bics	r3, r2
 8005e40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	011b      	lsls	r3, r3, #4
 8005e48:	697a      	ldr	r2, [r7, #20]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a22      	ldr	r2, [pc, #136]	@ (8005edc <TIM_OC2_SetConfig+0xe8>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d10d      	bne.n	8005e72 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	2280      	movs	r2, #128	@ 0x80
 8005e5a:	4393      	bics	r3, r2
 8005e5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	011b      	lsls	r3, r3, #4
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	2240      	movs	r2, #64	@ 0x40
 8005e6e:	4393      	bics	r3, r2
 8005e70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a19      	ldr	r2, [pc, #100]	@ (8005edc <TIM_OC2_SetConfig+0xe8>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d007      	beq.n	8005e8a <TIM_OC2_SetConfig+0x96>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a18      	ldr	r2, [pc, #96]	@ (8005ee0 <TIM_OC2_SetConfig+0xec>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d003      	beq.n	8005e8a <TIM_OC2_SetConfig+0x96>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a17      	ldr	r2, [pc, #92]	@ (8005ee4 <TIM_OC2_SetConfig+0xf0>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d113      	bne.n	8005eb2 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	4a16      	ldr	r2, [pc, #88]	@ (8005ee8 <TIM_OC2_SetConfig+0xf4>)
 8005e8e:	4013      	ands	r3, r2
 8005e90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e92:	693b      	ldr	r3, [r7, #16]
 8005e94:	4a15      	ldr	r2, [pc, #84]	@ (8005eec <TIM_OC2_SetConfig+0xf8>)
 8005e96:	4013      	ands	r3, r2
 8005e98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	695b      	ldr	r3, [r3, #20]
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	693a      	ldr	r2, [r7, #16]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	685a      	ldr	r2, [r3, #4]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	697a      	ldr	r2, [r7, #20]
 8005eca:	621a      	str	r2, [r3, #32]
}
 8005ecc:	46c0      	nop			@ (mov r8, r8)
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	b006      	add	sp, #24
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	feff8fff 	.word	0xfeff8fff
 8005ed8:	fffffcff 	.word	0xfffffcff
 8005edc:	40012c00 	.word	0x40012c00
 8005ee0:	40014400 	.word	0x40014400
 8005ee4:	40014800 	.word	0x40014800
 8005ee8:	fffffbff 	.word	0xfffffbff
 8005eec:	fffff7ff 	.word	0xfffff7ff

08005ef0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b086      	sub	sp, #24
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a1b      	ldr	r3, [r3, #32]
 8005efe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6a1b      	ldr	r3, [r3, #32]
 8005f04:	4a31      	ldr	r2, [pc, #196]	@ (8005fcc <TIM_OC3_SetConfig+0xdc>)
 8005f06:	401a      	ands	r2, r3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	69db      	ldr	r3, [r3, #28]
 8005f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	4a2d      	ldr	r2, [pc, #180]	@ (8005fd0 <TIM_OC3_SetConfig+0xe0>)
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2203      	movs	r2, #3
 8005f24:	4393      	bics	r3, r2
 8005f26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	4a27      	ldr	r2, [pc, #156]	@ (8005fd4 <TIM_OC3_SetConfig+0xe4>)
 8005f36:	4013      	ands	r3, r2
 8005f38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	021b      	lsls	r3, r3, #8
 8005f40:	697a      	ldr	r2, [r7, #20]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a23      	ldr	r2, [pc, #140]	@ (8005fd8 <TIM_OC3_SetConfig+0xe8>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d10d      	bne.n	8005f6a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	4a22      	ldr	r2, [pc, #136]	@ (8005fdc <TIM_OC3_SetConfig+0xec>)
 8005f52:	4013      	ands	r3, r2
 8005f54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	021b      	lsls	r3, r3, #8
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	4a1e      	ldr	r2, [pc, #120]	@ (8005fe0 <TIM_OC3_SetConfig+0xf0>)
 8005f66:	4013      	ands	r3, r2
 8005f68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a1a      	ldr	r2, [pc, #104]	@ (8005fd8 <TIM_OC3_SetConfig+0xe8>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d007      	beq.n	8005f82 <TIM_OC3_SetConfig+0x92>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a1b      	ldr	r2, [pc, #108]	@ (8005fe4 <TIM_OC3_SetConfig+0xf4>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d003      	beq.n	8005f82 <TIM_OC3_SetConfig+0x92>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a1a      	ldr	r2, [pc, #104]	@ (8005fe8 <TIM_OC3_SetConfig+0xf8>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d113      	bne.n	8005faa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	4a19      	ldr	r2, [pc, #100]	@ (8005fec <TIM_OC3_SetConfig+0xfc>)
 8005f86:	4013      	ands	r3, r2
 8005f88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	4a18      	ldr	r2, [pc, #96]	@ (8005ff0 <TIM_OC3_SetConfig+0x100>)
 8005f8e:	4013      	ands	r3, r2
 8005f90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	695b      	ldr	r3, [r3, #20]
 8005f96:	011b      	lsls	r3, r3, #4
 8005f98:	693a      	ldr	r2, [r7, #16]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	011b      	lsls	r3, r3, #4
 8005fa4:	693a      	ldr	r2, [r7, #16]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	693a      	ldr	r2, [r7, #16]
 8005fae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	685a      	ldr	r2, [r3, #4]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	621a      	str	r2, [r3, #32]
}
 8005fc4:	46c0      	nop			@ (mov r8, r8)
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	b006      	add	sp, #24
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	fffffeff 	.word	0xfffffeff
 8005fd0:	fffeff8f 	.word	0xfffeff8f
 8005fd4:	fffffdff 	.word	0xfffffdff
 8005fd8:	40012c00 	.word	0x40012c00
 8005fdc:	fffff7ff 	.word	0xfffff7ff
 8005fe0:	fffffbff 	.word	0xfffffbff
 8005fe4:	40014400 	.word	0x40014400
 8005fe8:	40014800 	.word	0x40014800
 8005fec:	ffffefff 	.word	0xffffefff
 8005ff0:	ffffdfff 	.word	0xffffdfff

08005ff4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b086      	sub	sp, #24
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a1b      	ldr	r3, [r3, #32]
 8006002:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a1b      	ldr	r3, [r3, #32]
 8006008:	4a24      	ldr	r2, [pc, #144]	@ (800609c <TIM_OC4_SetConfig+0xa8>)
 800600a:	401a      	ands	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	69db      	ldr	r3, [r3, #28]
 800601a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	4a20      	ldr	r2, [pc, #128]	@ (80060a0 <TIM_OC4_SetConfig+0xac>)
 8006020:	4013      	ands	r3, r2
 8006022:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	4a1f      	ldr	r2, [pc, #124]	@ (80060a4 <TIM_OC4_SetConfig+0xb0>)
 8006028:	4013      	ands	r3, r2
 800602a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	021b      	lsls	r3, r3, #8
 8006032:	68fa      	ldr	r2, [r7, #12]
 8006034:	4313      	orrs	r3, r2
 8006036:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	4a1b      	ldr	r2, [pc, #108]	@ (80060a8 <TIM_OC4_SetConfig+0xb4>)
 800603c:	4013      	ands	r3, r2
 800603e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	031b      	lsls	r3, r3, #12
 8006046:	693a      	ldr	r2, [r7, #16]
 8006048:	4313      	orrs	r3, r2
 800604a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a17      	ldr	r2, [pc, #92]	@ (80060ac <TIM_OC4_SetConfig+0xb8>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d007      	beq.n	8006064 <TIM_OC4_SetConfig+0x70>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a16      	ldr	r2, [pc, #88]	@ (80060b0 <TIM_OC4_SetConfig+0xbc>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d003      	beq.n	8006064 <TIM_OC4_SetConfig+0x70>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a15      	ldr	r2, [pc, #84]	@ (80060b4 <TIM_OC4_SetConfig+0xc0>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d109      	bne.n	8006078 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	4a14      	ldr	r2, [pc, #80]	@ (80060b8 <TIM_OC4_SetConfig+0xc4>)
 8006068:	4013      	ands	r3, r2
 800606a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	695b      	ldr	r3, [r3, #20]
 8006070:	019b      	lsls	r3, r3, #6
 8006072:	697a      	ldr	r2, [r7, #20]
 8006074:	4313      	orrs	r3, r2
 8006076:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	693a      	ldr	r2, [r7, #16]
 8006090:	621a      	str	r2, [r3, #32]
}
 8006092:	46c0      	nop			@ (mov r8, r8)
 8006094:	46bd      	mov	sp, r7
 8006096:	b006      	add	sp, #24
 8006098:	bd80      	pop	{r7, pc}
 800609a:	46c0      	nop			@ (mov r8, r8)
 800609c:	ffffefff 	.word	0xffffefff
 80060a0:	feff8fff 	.word	0xfeff8fff
 80060a4:	fffffcff 	.word	0xfffffcff
 80060a8:	ffffdfff 	.word	0xffffdfff
 80060ac:	40012c00 	.word	0x40012c00
 80060b0:	40014400 	.word	0x40014400
 80060b4:	40014800 	.word	0x40014800
 80060b8:	ffffbfff 	.word	0xffffbfff

080060bc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a1b      	ldr	r3, [r3, #32]
 80060d0:	4a21      	ldr	r2, [pc, #132]	@ (8006158 <TIM_OC5_SetConfig+0x9c>)
 80060d2:	401a      	ands	r2, r3
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	4a1d      	ldr	r2, [pc, #116]	@ (800615c <TIM_OC5_SetConfig+0xa0>)
 80060e8:	4013      	ands	r3, r2
 80060ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	4a19      	ldr	r2, [pc, #100]	@ (8006160 <TIM_OC5_SetConfig+0xa4>)
 80060fa:	4013      	ands	r3, r2
 80060fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	041b      	lsls	r3, r3, #16
 8006104:	693a      	ldr	r2, [r7, #16]
 8006106:	4313      	orrs	r3, r2
 8006108:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a15      	ldr	r2, [pc, #84]	@ (8006164 <TIM_OC5_SetConfig+0xa8>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d007      	beq.n	8006122 <TIM_OC5_SetConfig+0x66>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a14      	ldr	r2, [pc, #80]	@ (8006168 <TIM_OC5_SetConfig+0xac>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d003      	beq.n	8006122 <TIM_OC5_SetConfig+0x66>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a13      	ldr	r2, [pc, #76]	@ (800616c <TIM_OC5_SetConfig+0xb0>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d109      	bne.n	8006136 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	4a0c      	ldr	r2, [pc, #48]	@ (8006158 <TIM_OC5_SetConfig+0x9c>)
 8006126:	4013      	ands	r3, r2
 8006128:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	695b      	ldr	r3, [r3, #20]
 800612e:	021b      	lsls	r3, r3, #8
 8006130:	697a      	ldr	r2, [r7, #20]
 8006132:	4313      	orrs	r3, r2
 8006134:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	697a      	ldr	r2, [r7, #20]
 800613a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	693a      	ldr	r2, [r7, #16]
 800614e:	621a      	str	r2, [r3, #32]
}
 8006150:	46c0      	nop			@ (mov r8, r8)
 8006152:	46bd      	mov	sp, r7
 8006154:	b006      	add	sp, #24
 8006156:	bd80      	pop	{r7, pc}
 8006158:	fffeffff 	.word	0xfffeffff
 800615c:	fffeff8f 	.word	0xfffeff8f
 8006160:	fffdffff 	.word	0xfffdffff
 8006164:	40012c00 	.word	0x40012c00
 8006168:	40014400 	.word	0x40014400
 800616c:	40014800 	.word	0x40014800

08006170 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b086      	sub	sp, #24
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6a1b      	ldr	r3, [r3, #32]
 8006184:	4a22      	ldr	r2, [pc, #136]	@ (8006210 <TIM_OC6_SetConfig+0xa0>)
 8006186:	401a      	ands	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	4a1e      	ldr	r2, [pc, #120]	@ (8006214 <TIM_OC6_SetConfig+0xa4>)
 800619c:	4013      	ands	r3, r2
 800619e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	021b      	lsls	r3, r3, #8
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	4a1a      	ldr	r2, [pc, #104]	@ (8006218 <TIM_OC6_SetConfig+0xa8>)
 80061b0:	4013      	ands	r3, r2
 80061b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	051b      	lsls	r3, r3, #20
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	4313      	orrs	r3, r2
 80061be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a16      	ldr	r2, [pc, #88]	@ (800621c <TIM_OC6_SetConfig+0xac>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d007      	beq.n	80061d8 <TIM_OC6_SetConfig+0x68>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a15      	ldr	r2, [pc, #84]	@ (8006220 <TIM_OC6_SetConfig+0xb0>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d003      	beq.n	80061d8 <TIM_OC6_SetConfig+0x68>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a14      	ldr	r2, [pc, #80]	@ (8006224 <TIM_OC6_SetConfig+0xb4>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d109      	bne.n	80061ec <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	4a13      	ldr	r2, [pc, #76]	@ (8006228 <TIM_OC6_SetConfig+0xb8>)
 80061dc:	4013      	ands	r3, r2
 80061de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	029b      	lsls	r3, r3, #10
 80061e6:	697a      	ldr	r2, [r7, #20]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	697a      	ldr	r2, [r7, #20]
 80061f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	68fa      	ldr	r2, [r7, #12]
 80061f6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	685a      	ldr	r2, [r3, #4]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	693a      	ldr	r2, [r7, #16]
 8006204:	621a      	str	r2, [r3, #32]
}
 8006206:	46c0      	nop			@ (mov r8, r8)
 8006208:	46bd      	mov	sp, r7
 800620a:	b006      	add	sp, #24
 800620c:	bd80      	pop	{r7, pc}
 800620e:	46c0      	nop			@ (mov r8, r8)
 8006210:	ffefffff 	.word	0xffefffff
 8006214:	feff8fff 	.word	0xfeff8fff
 8006218:	ffdfffff 	.word	0xffdfffff
 800621c:	40012c00 	.word	0x40012c00
 8006220:	40014400 	.word	0x40014400
 8006224:	40014800 	.word	0x40014800
 8006228:	fffbffff 	.word	0xfffbffff

0800622c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b086      	sub	sp, #24
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	221f      	movs	r2, #31
 800623c:	4013      	ands	r3, r2
 800623e:	2201      	movs	r2, #1
 8006240:	409a      	lsls	r2, r3
 8006242:	0013      	movs	r3, r2
 8006244:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6a1b      	ldr	r3, [r3, #32]
 800624a:	697a      	ldr	r2, [r7, #20]
 800624c:	43d2      	mvns	r2, r2
 800624e:	401a      	ands	r2, r3
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a1a      	ldr	r2, [r3, #32]
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	211f      	movs	r1, #31
 800625c:	400b      	ands	r3, r1
 800625e:	6879      	ldr	r1, [r7, #4]
 8006260:	4099      	lsls	r1, r3
 8006262:	000b      	movs	r3, r1
 8006264:	431a      	orrs	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	621a      	str	r2, [r3, #32]
}
 800626a:	46c0      	nop			@ (mov r8, r8)
 800626c:	46bd      	mov	sp, r7
 800626e:	b006      	add	sp, #24
 8006270:	bd80      	pop	{r7, pc}
	...

08006274 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b084      	sub	sp, #16
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	223c      	movs	r2, #60	@ 0x3c
 8006282:	5c9b      	ldrb	r3, [r3, r2]
 8006284:	2b01      	cmp	r3, #1
 8006286:	d101      	bne.n	800628c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006288:	2302      	movs	r3, #2
 800628a:	e050      	b.n	800632e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	223c      	movs	r2, #60	@ 0x3c
 8006290:	2101      	movs	r1, #1
 8006292:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	223d      	movs	r2, #61	@ 0x3d
 8006298:	2102      	movs	r1, #2
 800629a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a21      	ldr	r2, [pc, #132]	@ (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d108      	bne.n	80062c8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	4a20      	ldr	r2, [pc, #128]	@ (800633c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80062ba:	4013      	ands	r3, r2
 80062bc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	68fa      	ldr	r2, [r7, #12]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2270      	movs	r2, #112	@ 0x70
 80062cc:	4393      	bics	r3, r2
 80062ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68fa      	ldr	r2, [r7, #12]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a14      	ldr	r2, [pc, #80]	@ (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d00a      	beq.n	8006302 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681a      	ldr	r2, [r3, #0]
 80062f0:	2380      	movs	r3, #128	@ 0x80
 80062f2:	05db      	lsls	r3, r3, #23
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d004      	beq.n	8006302 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a10      	ldr	r2, [pc, #64]	@ (8006340 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d10c      	bne.n	800631c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	2280      	movs	r2, #128	@ 0x80
 8006306:	4393      	bics	r3, r2
 8006308:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	68ba      	ldr	r2, [r7, #8]
 8006310:	4313      	orrs	r3, r2
 8006312:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68ba      	ldr	r2, [r7, #8]
 800631a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	223d      	movs	r2, #61	@ 0x3d
 8006320:	2101      	movs	r1, #1
 8006322:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	223c      	movs	r2, #60	@ 0x3c
 8006328:	2100      	movs	r1, #0
 800632a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800632c:	2300      	movs	r3, #0
}
 800632e:	0018      	movs	r0, r3
 8006330:	46bd      	mov	sp, r7
 8006332:	b004      	add	sp, #16
 8006334:	bd80      	pop	{r7, pc}
 8006336:	46c0      	nop			@ (mov r8, r8)
 8006338:	40012c00 	.word	0x40012c00
 800633c:	ff0fffff 	.word	0xff0fffff
 8006340:	40000400 	.word	0x40000400

08006344 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b082      	sub	sp, #8
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800634c:	46c0      	nop			@ (mov r8, r8)
 800634e:	46bd      	mov	sp, r7
 8006350:	b002      	add	sp, #8
 8006352:	bd80      	pop	{r7, pc}

08006354 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800635c:	46c0      	nop			@ (mov r8, r8)
 800635e:	46bd      	mov	sp, r7
 8006360:	b002      	add	sp, #8
 8006362:	bd80      	pop	{r7, pc}

08006364 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800636c:	46c0      	nop			@ (mov r8, r8)
 800636e:	46bd      	mov	sp, r7
 8006370:	b002      	add	sp, #8
 8006372:	bd80      	pop	{r7, pc}

08006374 <memset>:
 8006374:	0003      	movs	r3, r0
 8006376:	1882      	adds	r2, r0, r2
 8006378:	4293      	cmp	r3, r2
 800637a:	d100      	bne.n	800637e <memset+0xa>
 800637c:	4770      	bx	lr
 800637e:	7019      	strb	r1, [r3, #0]
 8006380:	3301      	adds	r3, #1
 8006382:	e7f9      	b.n	8006378 <memset+0x4>

08006384 <__libc_init_array>:
 8006384:	b570      	push	{r4, r5, r6, lr}
 8006386:	2600      	movs	r6, #0
 8006388:	4c0c      	ldr	r4, [pc, #48]	@ (80063bc <__libc_init_array+0x38>)
 800638a:	4d0d      	ldr	r5, [pc, #52]	@ (80063c0 <__libc_init_array+0x3c>)
 800638c:	1b64      	subs	r4, r4, r5
 800638e:	10a4      	asrs	r4, r4, #2
 8006390:	42a6      	cmp	r6, r4
 8006392:	d109      	bne.n	80063a8 <__libc_init_array+0x24>
 8006394:	2600      	movs	r6, #0
 8006396:	f000 f823 	bl	80063e0 <_init>
 800639a:	4c0a      	ldr	r4, [pc, #40]	@ (80063c4 <__libc_init_array+0x40>)
 800639c:	4d0a      	ldr	r5, [pc, #40]	@ (80063c8 <__libc_init_array+0x44>)
 800639e:	1b64      	subs	r4, r4, r5
 80063a0:	10a4      	asrs	r4, r4, #2
 80063a2:	42a6      	cmp	r6, r4
 80063a4:	d105      	bne.n	80063b2 <__libc_init_array+0x2e>
 80063a6:	bd70      	pop	{r4, r5, r6, pc}
 80063a8:	00b3      	lsls	r3, r6, #2
 80063aa:	58eb      	ldr	r3, [r5, r3]
 80063ac:	4798      	blx	r3
 80063ae:	3601      	adds	r6, #1
 80063b0:	e7ee      	b.n	8006390 <__libc_init_array+0xc>
 80063b2:	00b3      	lsls	r3, r6, #2
 80063b4:	58eb      	ldr	r3, [r5, r3]
 80063b6:	4798      	blx	r3
 80063b8:	3601      	adds	r6, #1
 80063ba:	e7f2      	b.n	80063a2 <__libc_init_array+0x1e>
 80063bc:	080064c4 	.word	0x080064c4
 80063c0:	080064c4 	.word	0x080064c4
 80063c4:	080064c8 	.word	0x080064c8
 80063c8:	080064c4 	.word	0x080064c4

080063cc <memcpy>:
 80063cc:	2300      	movs	r3, #0
 80063ce:	b510      	push	{r4, lr}
 80063d0:	429a      	cmp	r2, r3
 80063d2:	d100      	bne.n	80063d6 <memcpy+0xa>
 80063d4:	bd10      	pop	{r4, pc}
 80063d6:	5ccc      	ldrb	r4, [r1, r3]
 80063d8:	54c4      	strb	r4, [r0, r3]
 80063da:	3301      	adds	r3, #1
 80063dc:	e7f8      	b.n	80063d0 <memcpy+0x4>
	...

080063e0 <_init>:
 80063e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063e2:	46c0      	nop			@ (mov r8, r8)
 80063e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063e6:	bc08      	pop	{r3}
 80063e8:	469e      	mov	lr, r3
 80063ea:	4770      	bx	lr

080063ec <_fini>:
 80063ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ee:	46c0      	nop			@ (mov r8, r8)
 80063f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063f2:	bc08      	pop	{r3}
 80063f4:	469e      	mov	lr, r3
 80063f6:	4770      	bx	lr
