
;; Function vfp_propagate_nan (vfp_propagate_nan)[0:154]


;; Generating RTL for gimple basic block 2

;; D.5287 = vdn->exponent;

(insn 9 8 0 arch/arm/vfp/vfp.h:330 (set (reg:SI 135 [ D.5287 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 143 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

;; if (D.5287 == 2047)

(insn 10 9 11 arch/arm/vfp/vfp.h:330 (set (reg:SI 147)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfp.h:330 (set (reg:HI 146)
        (subreg:HI (reg:SI 147) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 12 11 13 arch/arm/vfp/vfp.h:330 (set (reg:SI 148)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5287 ]) 0))) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfp.h:330 (set (reg:SI 149)
        (sign_extend:SI (reg:HI 146))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (reg:SI 149))) -1 (nil))

(jump_insn 15 14 0 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 3

;; D.5286 = vdn->significand;

(insn 17 16 0 arch/arm/vfp/vfp.h:331 (set (reg:DI 136 [ D.5286 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 143 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

;; if (D.5286 == 0)

(insn 18 17 19 arch/arm/vfp/vfp.h:331 (set (reg:SI 150)
        (subreg:SI (reg:DI 136 [ D.5286 ]) 0)) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:331 (set (reg:SI 150)
        (ior:SI (reg:SI 150)
            (subreg:SI (reg:DI 136 [ D.5286 ]) 4))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 21 20 0 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 4

;; tn = 8;

(insn 23 22 0 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 138 [ tn ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 26 25 27 3 "" [0 uses])

(note 27 26 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5286 & 2305843009213693952 != 0)

(insn 28 27 29 arch/arm/vfp/vfp.h:333 (set (reg:DI 152)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:333 (set (reg:DI 151)
        (and:DI (reg:DI 136 [ D.5286 ])
            (reg:DI 152))) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:333 (set (reg:SI 153)
        (subreg:SI (reg:DI 151) 0)) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfp.h:333 (set (reg:SI 153)
        (ior:SI (reg:SI 153)
            (subreg:SI (reg:DI 151) 4))) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 33 32 0 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; tn = 48;

(insn 35 34 0 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 138 [ tn ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 38 37 39 5 "" [0 uses])

(note 39 38 0 NOTE_INSN_BASIC_BLOCK)

;; tn = 16;

(insn 40 39 0 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 138 [ tn ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 43 42 44 2 "" [0 uses])

(note 44 43 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5287 == 0)

(insn 45 44 46 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5287 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 0 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 9

;; tn = 1;

(insn 48 47 0 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 138 [ tn ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 51 50 52 6 "" [0 uses])

(note 52 51 0 NOTE_INSN_BASIC_BLOCK)

;; if (vdn->significand == 0)

(insn 53 52 54 arch/arm/vfp/vfp.h:338 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 54 53 55 arch/arm/vfp/vfp.h:338 (set (reg:SI 155)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 55 54 56 arch/arm/vfp/vfp.h:338 (set (reg:SI 154)
        (ior:SI (reg:SI 154)
            (reg:SI 155))) -1 (nil))

(insn 56 55 57 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 57 56 0 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; tn = 5;

(insn 59 58 0 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 138 [ tn ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 62 61 63 7 "" [0 uses])

(note 63 62 0 NOTE_INSN_BASIC_BLOCK)

;; tn = 3;

(insn 64 63 0 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 138 [ tn ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 65 64 66 4 "" [0 uses])

(note 66 65 0 NOTE_INSN_BASIC_BLOCK)

;; if (vdm != 0B)

(insn 67 66 68 arch/arm/vfp/vfpdouble.c:215 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 144 [ vdm ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 68 67 0 arch/arm/vfp/vfpdouble.c:215 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))

;; Generating RTL for gimple basic block 14

;; tm = 0;

(insn 70 69 0 arch/arm/vfp/vfpdouble.c:211 (set (reg/v:SI 137 [ tm ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 73 72 74 8 "" [0 uses])

(note 74 73 0 NOTE_INSN_BASIC_BLOCK)

;; D.5293 = vdm->exponent;

(insn 75 74 0 arch/arm/vfp/vfp.h:330 (set (reg:SI 133 [ D.5293 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 144 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

;; if (D.5293 == 2047)

(insn 76 75 77 arch/arm/vfp/vfp.h:330 (set (reg:SI 157)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 77 76 78 arch/arm/vfp/vfp.h:330 (set (reg:HI 156)
        (subreg:HI (reg:SI 157) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 78 77 79 arch/arm/vfp/vfp.h:330 (set (reg:SI 158)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5293 ]) 0))) -1 (nil))

(insn 79 78 80 arch/arm/vfp/vfp.h:330 (set (reg:SI 159)
        (sign_extend:SI (reg:HI 156))) -1 (nil))

(insn 80 79 81 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (reg:SI 159))) -1 (nil))

(jump_insn 81 80 0 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 16

;; D.5292 = vdm->significand;

(insn 83 82 0 arch/arm/vfp/vfp.h:331 (set (reg:DI 134 [ D.5292 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 144 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

;; if (D.5292 == 0)

(insn 84 83 85 arch/arm/vfp/vfp.h:331 (set (reg:SI 160)
        (subreg:SI (reg:DI 134 [ D.5292 ]) 0)) -1 (nil))

(insn 85 84 86 arch/arm/vfp/vfp.h:331 (set (reg:SI 160)
        (ior:SI (reg:SI 160)
            (subreg:SI (reg:DI 134 [ D.5292 ]) 4))) -1 (nil))

(insn 86 85 87 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 87 86 0 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 17

;; tm = 8;

(insn 89 88 0 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 92 91 93 11 "" [0 uses])

(note 93 92 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5292 & 2305843009213693952 != 0)

(insn 94 93 95 arch/arm/vfp/vfp.h:333 (set (reg:DI 162)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfp.h:333 (set (reg:DI 161)
        (and:DI (reg:DI 134 [ D.5292 ])
            (reg:DI 162))) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfp.h:333 (set (reg:SI 163)
        (subreg:SI (reg:DI 161) 0)) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfp.h:333 (set (reg:SI 163)
        (ior:SI (reg:SI 163)
            (subreg:SI (reg:DI 161) 4))) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 99 98 0 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 19

;; tm = 48;

(insn 101 100 0 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 137 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 104 103 105 12 "" [0 uses])

(note 105 104 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 106 105 0 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 137 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 109 108 110 10 "" [0 uses])

(note 110 109 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5293 == 0)

(insn 111 110 112 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5293 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 112 111 0 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 22

;; tm = 1;

(insn 114 113 0 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 117 116 118 13 "" [0 uses])

(note 118 117 0 NOTE_INSN_BASIC_BLOCK)

;; if (vdm->significand == 0)

(insn 119 118 120 arch/arm/vfp/vfp.h:338 (set (reg:SI 164)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 120 119 121 arch/arm/vfp/vfp.h:338 (set (reg:SI 165)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 121 120 122 arch/arm/vfp/vfp.h:338 (set (reg:SI 164)
        (ior:SI (reg:SI 164)
            (reg:SI 165))) -1 (nil))

(insn 122 121 123 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 123 122 0 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 24

;; tm = 5;

(insn 125 124 0 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 137 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 25

;; 

(code_label 128 127 129 14 "" [0 uses])

(note 129 128 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 130 129 0 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 137 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 26

;; 

(code_label 131 130 132 9 "" [0 uses])

(note 132 131 0 NOTE_INSN_BASIC_BLOCK)

;; if (fpscr & 33554432 != 0)

(insn 133 132 134 arch/arm/vfp/vfpdouble.c:218 (set (reg:SI 166)
        (and:SI (reg/v:SI 145 [ fpscr ])
            (const_int 33554432 [0x2000000]))) -1 (nil))

(insn 134 133 135 arch/arm/vfp/vfpdouble.c:218 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 135 134 0 arch/arm/vfp/vfpdouble.c:218 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 27

;; nan = &vfp_double_default_qnan;

(insn 137 136 138 arch/arm/vfp/vfpdouble.c:222 (set (reg/f:SI 167)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 138 137 0 arch/arm/vfp/vfpdouble.c:222 (set (reg/v/f:SI 139 [ nan ])
        (reg/f:SI 167)) -1 (nil))

;; Generating RTL for gimple basic block 28

;; 

(code_label 141 140 142 15 "" [0 uses])

(note 142 141 0 NOTE_INSN_BASIC_BLOCK)

;; if (tn == 48)

(insn 143 142 144 arch/arm/vfp/vfpdouble.c:229 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) -1 (nil))

(jump_insn 144 143 0 arch/arm/vfp/vfpdouble.c:229 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 29

;; if (tm != 48 & tn == 16 != 0)

(insn 146 145 147 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 147 146 148 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 148 147 149 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:QI 168)
        (subreg:QI (reg:SI 169) 0)) -1 (nil))

(insn 149 148 150 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 150 149 151 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 171)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 151 150 152 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:QI 170)
        (subreg:QI (reg:SI 171) 0)) -1 (nil))

(insn 152 151 153 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 172)
        (and:SI (subreg:SI (reg:QI 168) 0)
            (subreg:SI (reg:QI 170) 0))) -1 (nil))

(insn 153 152 154 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:QI 173)
        (subreg:QI (reg:SI 172) 0)) -1 (nil))

(insn 154 153 155 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 174)
        (zero_extend:SI (reg:QI 173))) -1 (nil))

(insn 155 154 156 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 156 155 0 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 30

;; nan = vdm;

(insn 158 157 0 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 144 [ vdm ])) -1 (nil))

;; Generating RTL for gimple basic block 31

;; 

(code_label 161 160 162 17 "" [0 uses])

(note 162 161 0 NOTE_INSN_BASIC_BLOCK)

;; nan = vdn;

(insn 163 162 0 arch/arm/vfp/vfpdouble.c:230 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 143 [ vdn ])) -1 (nil))

;; Generating RTL for gimple basic block 32

;; 

(code_label 164 163 165 18 "" [0 uses])

(note 165 164 0 NOTE_INSN_BASIC_BLOCK)

;; nan->significand = [bit_ior_expr] nan->significand | 2305843009213693952;

(insn 166 165 167 arch/arm/vfp/vfpdouble.c:236 (set (reg:DI 175)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 167 166 168 arch/arm/vfp/vfpdouble.c:236 (set (reg:DI 176)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 168 167 169 arch/arm/vfp/vfpdouble.c:236 (set (reg:DI 177)
        (ior:DI (reg:DI 175)
            (reg:DI 176))) -1 (nil))

(insn 169 168 0 arch/arm/vfp/vfpdouble.c:236 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 177)) -1 (nil))

;; Generating RTL for gimple basic block 33

;; 

(code_label 170 169 171 16 "" [0 uses])

(note 171 170 0 NOTE_INSN_BASIC_BLOCK)

;; *vdd = *nan;

(insn 172 171 173 arch/arm/vfp/vfpdouble.c:239 (set (reg:SI 178)
        (reg/v/f:SI 142 [ vdd ])) -1 (nil))

(insn 173 172 174 arch/arm/vfp/vfpdouble.c:239 (set (reg:SI 179)
        (reg/v/f:SI 139 [ nan ])) -1 (nil))

(insn 174 173 175 arch/arm/vfp/vfpdouble.c:239 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 179) [0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 179)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg:SI 179)
                        (const_int 8 [0x8])) [0 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg:SI 179)
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) -1 (nil))

(insn 175 174 0 arch/arm/vfp/vfpdouble.c:239 (parallel [
            (set (mem/s:SI (reg:SI 178) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 178)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg:SI 178)
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg:SI 178)
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) -1 (nil))

;; if (tm == 48 | tn == 48 != 0)

(insn 176 175 177 arch/arm/vfp/vfpdouble.c:244 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 177 176 178 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 181)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 178 177 179 arch/arm/vfp/vfpdouble.c:244 (set (reg:QI 180)
        (subreg:QI (reg:SI 181) 0)) -1 (nil))

(insn 179 178 180 arch/arm/vfp/vfpdouble.c:244 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 180 179 181 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 183)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 181 180 182 arch/arm/vfp/vfpdouble.c:244 (set (reg:QI 182)
        (subreg:QI (reg:SI 183) 0)) -1 (nil))

(insn 182 181 183 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 184)
        (ior:SI (subreg:SI (reg:QI 180) 0)
            (subreg:SI (reg:QI 182) 0))) -1 (nil))

(insn 183 182 184 arch/arm/vfp/vfpdouble.c:244 (set (reg:QI 185)
        (subreg:QI (reg:SI 184) 0)) -1 (nil))

(insn 184 183 185 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 186)
        (zero_extend:SI (reg:QI 185))) -1 (nil))

(insn 185 184 186 arch/arm/vfp/vfpdouble.c:244 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 186 185 0 arch/arm/vfp/vfpdouble.c:244 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
        (nil)))

;; Generating RTL for gimple basic block 34

;; D.4202 = 256;

(insn 188 187 0 arch/arm/vfp/vfpdouble.c:244 discrim 2 (set (reg:SI 140 [ D.4202 ])
        (const_int 256 [0x100])) -1 (nil))

;; Generating RTL for gimple basic block 35

;; 

(code_label 191 190 192 19 "" [0 uses])

(note 192 191 0 NOTE_INSN_BASIC_BLOCK)

;; D.4202 = 1;

(insn 193 192 0 arch/arm/vfp/vfpdouble.c:244 discrim 1 (set (reg:SI 140 [ D.4202 ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 36

;; 

(code_label 194 193 195 20 "" [0 uses])

(note 195 194 0 NOTE_INSN_BASIC_BLOCK)

;; return D.4202;

(insn 196 195 197 arch/arm/vfp/vfpdouble.c:245 (set (reg:SI 141 [ <result> ])
        (reg:SI 140 [ D.4202 ])) -1 (nil))

(jump_insn 197 196 198 arch/arm/vfp/vfpdouble.c:245 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 198 197 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:209 (set (reg/v/f:SI 142 [ vdd ])
        (reg:SI 0 r0 [ vdd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:209 (set (reg/v/f:SI 143 [ vdn ])
        (reg:SI 1 r1 [ vdn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:209 (set (reg/v/f:SI 144 [ vdm ])
        (reg:SI 2 r2 [ vdm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:209 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfp.h:330 (set (reg:SI 135 [ D.5287 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 143 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfp.h:330 (set (reg:SI 147)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfp.h:330 (set (reg:HI 146)
        (subreg:HI (reg:SI 147) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:330 (set (reg:SI 148)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5287 ]) 0))) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:330 (set (reg:SI 149)
        (sign_extend:SI (reg:HI 146))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (reg:SI 149))) -1 (nil))

(jump_insn 15 14 16 3 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 3 -> ( 4 9)

;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [28.0%]  (fallthru)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 arch/arm/vfp/vfp.h:331 (set (reg:DI 136 [ D.5286 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 143 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 18 17 19 4 arch/arm/vfp/vfp.h:331 (set (reg:SI 150)
        (subreg:SI (reg:DI 136 [ D.5286 ]) 0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfp.h:331 (set (reg:SI 150)
        (ior:SI (reg:SI 150)
            (subreg:SI (reg:DI 136 [ D.5286 ]) 4))) -1 (nil))

(insn 20 19 21 4 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 21 20 22 4 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 5 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 138 [ tn ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 24 23 25 5 arch/arm/vfp/vfp.h:332 (set (pc)
        (label_ref 65)) -1 (nil))
;; End of basic block 5 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 25 24 26)

;; Start of basic block ( 4) -> 6
;; Pred edge  4 [50.0%] 
(code_label 26 25 27 6 3 "" [1 uses])

(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 6 arch/arm/vfp/vfp.h:333 (set (reg:DI 152)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 29 28 30 6 arch/arm/vfp/vfp.h:333 (set (reg:DI 151)
        (and:DI (reg:DI 136 [ D.5286 ])
            (reg:DI 152))) -1 (nil))

(insn 30 29 31 6 arch/arm/vfp/vfp.h:333 (set (reg:SI 153)
        (subreg:SI (reg:DI 151) 0)) -1 (nil))

(insn 31 30 32 6 arch/arm/vfp/vfp.h:333 (set (reg:SI 153)
        (ior:SI (reg:SI 153)
            (subreg:SI (reg:DI 151) 4))) -1 (nil))

(insn 32 31 33 6 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 33 32 34 6 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 8 7)

;; Succ edge  8 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 7 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 138 [ tn ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 36 35 37 7 arch/arm/vfp/vfp.h:336 (set (pc)
        (label_ref 65)) -1 (nil))
;; End of basic block 7 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 37 36 38)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 38 37 39 8 5 "" [1 uses])

(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 8 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 138 [ tn ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 41 40 42 8 arch/arm/vfp/vfp.h:334 (set (pc)
        (label_ref 65)) -1 (nil))
;; End of basic block 8 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 42 41 43)

;; Start of basic block ( 3) -> 9
;; Pred edge  3 [72.0%] 
(code_label 43 42 44 9 2 "" [1 uses])

(note 44 43 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 9 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5287 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 47 9 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 11 10)

;; Succ edge  11 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 47 46 48 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 10 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 138 [ tn ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 49 48 50 10 arch/arm/vfp/vfp.h:329 (set (pc)
        (label_ref 65)) -1 (nil))
;; End of basic block 10 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 50 49 51)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [50.0%] 
(code_label 51 50 52 11 6 "" [1 uses])

(note 52 51 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 11 arch/arm/vfp/vfp.h:338 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 54 53 55 11 arch/arm/vfp/vfp.h:338 (set (reg:SI 155)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 55 54 56 11 arch/arm/vfp/vfp.h:338 (set (reg:SI 154)
        (ior:SI (reg:SI 154)
            (reg:SI 155))) -1 (nil))

(insn 56 55 57 11 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 57 56 58 11 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 58 57 59 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 12 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 138 [ tn ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 60 59 61 12 arch/arm/vfp/vfp.h:341 (set (pc)
        (label_ref 65)) -1 (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 61 60 62)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 62 61 63 13 7 "" [1 uses])

(note 63 62 64 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 13 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 138 [ tn ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 5 8 7 10 13 12) -> 14
;; Pred edge  5 [100.0%] 
;; Pred edge  8 [100.0%] 
;; Pred edge  7 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 65 64 66 14 4 "" [5 uses])

(note 66 65 67 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 14 arch/arm/vfp/vfpdouble.c:215 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 144 [ vdm ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 68 67 69 14 arch/arm/vfp/vfpdouble.c:215 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 73)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 14 -> ( 16 15)

;; Succ edge  16 [85.0%] 
;; Succ edge  15 [15.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [15.0%]  (fallthru)
(note 69 68 70 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 15 arch/arm/vfp/vfpdouble.c:211 (set (reg/v:SI 137 [ tm ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 71 70 72 15 arch/arm/vfp/vfpdouble.c:211 (set (pc)
        (label_ref 131)) -1 (nil))
;; End of basic block 15 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 72 71 73)

;; Start of basic block ( 14) -> 16
;; Pred edge  14 [85.0%] 
(code_label 73 72 74 16 8 "" [1 uses])

(note 74 73 75 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 16 arch/arm/vfp/vfp.h:330 (set (reg:SI 133 [ D.5293 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 144 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 76 75 77 16 arch/arm/vfp/vfp.h:330 (set (reg:SI 157)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 77 76 78 16 arch/arm/vfp/vfp.h:330 (set (reg:HI 156)
        (subreg:HI (reg:SI 157) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 78 77 79 16 arch/arm/vfp/vfp.h:330 (set (reg:SI 158)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5293 ]) 0))) -1 (nil))

(insn 79 78 80 16 arch/arm/vfp/vfp.h:330 (set (reg:SI 159)
        (sign_extend:SI (reg:HI 156))) -1 (nil))

(insn 80 79 81 16 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (reg:SI 159))) -1 (nil))

(jump_insn 81 80 82 16 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 16 -> ( 17 22)

;; Succ edge  17 [28.0%]  (fallthru)
;; Succ edge  22 [72.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [28.0%]  (fallthru)
(note 82 81 83 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 17 arch/arm/vfp/vfp.h:331 (set (reg:DI 134 [ D.5292 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 144 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 84 83 85 17 arch/arm/vfp/vfp.h:331 (set (reg:SI 160)
        (subreg:SI (reg:DI 134 [ D.5292 ]) 0)) -1 (nil))

(insn 85 84 86 17 arch/arm/vfp/vfp.h:331 (set (reg:SI 160)
        (ior:SI (reg:SI 160)
            (subreg:SI (reg:DI 134 [ D.5292 ]) 4))) -1 (nil))

(insn 86 85 87 17 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 87 86 88 17 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [50.0%]  (fallthru)
(note 88 87 89 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 18 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 90 89 91 18 arch/arm/vfp/vfp.h:332 (set (pc)
        (label_ref 131)) -1 (nil))
;; End of basic block 18 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 91 90 92)

;; Start of basic block ( 17) -> 19
;; Pred edge  17 [50.0%] 
(code_label 92 91 93 19 11 "" [1 uses])

(note 93 92 94 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 19 arch/arm/vfp/vfp.h:333 (set (reg:DI 162)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 95 94 96 19 arch/arm/vfp/vfp.h:333 (set (reg:DI 161)
        (and:DI (reg:DI 134 [ D.5292 ])
            (reg:DI 162))) -1 (nil))

(insn 96 95 97 19 arch/arm/vfp/vfp.h:333 (set (reg:SI 163)
        (subreg:SI (reg:DI 161) 0)) -1 (nil))

(insn 97 96 98 19 arch/arm/vfp/vfp.h:333 (set (reg:SI 163)
        (ior:SI (reg:SI 163)
            (subreg:SI (reg:DI 161) 4))) -1 (nil))

(insn 98 97 99 19 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 99 98 100 19 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 21 20)

;; Succ edge  21 [50.0%] 
;; Succ edge  20 [50.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 100 99 101 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 102 20 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 137 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 102 101 103 20 arch/arm/vfp/vfp.h:336 (set (pc)
        (label_ref 131)) -1 (nil))
;; End of basic block 20 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 103 102 104)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [50.0%] 
(code_label 104 103 105 21 12 "" [1 uses])

(note 105 104 106 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 21 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 137 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 107 106 108 21 arch/arm/vfp/vfp.h:334 (set (pc)
        (label_ref 131)) -1 (nil))
;; End of basic block 21 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 108 107 109)

;; Start of basic block ( 16) -> 22
;; Pred edge  16 [72.0%] 
(code_label 109 108 110 22 10 "" [1 uses])

(note 110 109 111 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 22 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5293 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 112 111 113 22 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 117)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 24 23)

;; Succ edge  24 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 113 112 114 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 115 23 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 115 114 116 23 arch/arm/vfp/vfp.h:329 (set (pc)
        (label_ref 131)) -1 (nil))
;; End of basic block 23 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 116 115 117)

;; Start of basic block ( 22) -> 24
;; Pred edge  22 [50.0%] 
(code_label 117 116 118 24 13 "" [1 uses])

(note 118 117 119 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 24 arch/arm/vfp/vfp.h:338 (set (reg:SI 164)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 120 119 121 24 arch/arm/vfp/vfp.h:338 (set (reg:SI 165)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 121 120 122 24 arch/arm/vfp/vfp.h:338 (set (reg:SI 164)
        (ior:SI (reg:SI 164)
            (reg:SI 165))) -1 (nil))

(insn 122 121 123 24 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 123 122 124 24 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 24 -> ( 26 25)

;; Succ edge  26 [50.0%] 
;; Succ edge  25 [50.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [50.0%]  (fallthru)
(note 124 123 125 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 25 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 137 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 126 125 127 25 arch/arm/vfp/vfp.h:341 (set (pc)
        (label_ref 131)) -1 (nil))
;; End of basic block 25 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 127 126 128)

;; Start of basic block ( 24) -> 26
;; Pred edge  24 [50.0%] 
(code_label 128 127 129 26 14 "" [1 uses])

(note 129 128 130 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 26 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 137 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 15 21 18 25 26 23 20) -> 27
;; Pred edge  15 [100.0%] 
;; Pred edge  21 [100.0%] 
;; Pred edge  18 [100.0%] 
;; Pred edge  25 [100.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%] 
;; Pred edge  20 [100.0%] 
(code_label 131 130 132 27 9 "" [6 uses])

(note 132 131 133 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 134 27 arch/arm/vfp/vfpdouble.c:218 (set (reg:SI 166)
        (and:SI (reg/v:SI 145 [ fpscr ])
            (const_int 33554432 [0x2000000]))) -1 (nil))

(insn 134 133 135 27 arch/arm/vfp/vfpdouble.c:218 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 166)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 135 134 136 27 arch/arm/vfp/vfpdouble.c:218 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 29)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  29 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 136 135 137 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 138 28 arch/arm/vfp/vfpdouble.c:222 (set (reg/f:SI 167)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 138 137 139 28 arch/arm/vfp/vfpdouble.c:222 (set (reg/v/f:SI 139 [ nan ])
        (reg/f:SI 167)) -1 (nil))

(jump_insn 139 138 140 28 arch/arm/vfp/vfpdouble.c:222 (set (pc)
        (label_ref 170)) -1 (nil))
;; End of basic block 28 -> ( 34)

;; Succ edge  34 [100.0%] 

(barrier 140 139 141)

;; Start of basic block ( 27) -> 29
;; Pred edge  27 [50.0%] 
(code_label 141 140 142 29 15 "" [1 uses])

(note 142 141 143 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 144 29 arch/arm/vfp/vfpdouble.c:229 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) -1 (nil))

(jump_insn 144 143 145 29 arch/arm/vfp/vfpdouble.c:229 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 161)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 29 -> ( 32 30)

;; Succ edge  32 [28.0%] 
;; Succ edge  30 [72.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [72.0%]  (fallthru)
(note 145 144 146 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 147 146 148 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 169)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 148 147 149 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:QI 168)
        (subreg:QI (reg:SI 169) 0)) -1 (nil))

(insn 149 148 150 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 150 149 151 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 171)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 151 150 152 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:QI 170)
        (subreg:QI (reg:SI 171) 0)) -1 (nil))

(insn 152 151 153 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 172)
        (and:SI (subreg:SI (reg:QI 168) 0)
            (subreg:SI (reg:QI 170) 0))) -1 (nil))

(insn 153 152 154 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:QI 173)
        (subreg:QI (reg:SI 172) 0)) -1 (nil))

(insn 154 153 155 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:SI 174)
        (zero_extend:SI (reg:QI 173))) -1 (nil))

(insn 155 154 156 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 156 155 157 30 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 161)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 30 -> ( 32 31)

;; Succ edge  32 [50.0%] 
;; Succ edge  31 [50.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [50.0%]  (fallthru)
(note 157 156 158 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 31 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 144 [ vdm ])) -1 (nil))

(jump_insn 159 158 160 31 arch/arm/vfp/vfpdouble.c:229 discrim 2 (set (pc)
        (label_ref 164)) -1 (nil))
;; End of basic block 31 -> ( 33)

;; Succ edge  33 [100.0%] 

(barrier 160 159 161)

;; Start of basic block ( 30 29) -> 32
;; Pred edge  30 [50.0%] 
;; Pred edge  29 [28.0%] 
(code_label 161 160 162 32 17 "" [2 uses])

(note 162 161 163 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 164 32 arch/arm/vfp/vfpdouble.c:230 (set (reg/v/f:SI 139 [ nan ])
        (reg/v/f:SI 143 [ vdn ])) -1 (nil))
;; End of basic block 32 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32 31) -> 33
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%] 
(code_label 164 163 165 33 18 "" [1 uses])

(note 165 164 166 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 33 arch/arm/vfp/vfpdouble.c:236 (set (reg:DI 175)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 167 166 168 33 arch/arm/vfp/vfpdouble.c:236 (set (reg:DI 176)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 168 167 169 33 arch/arm/vfp/vfpdouble.c:236 (set (reg:DI 177)
        (ior:DI (reg:DI 175)
            (reg:DI 176))) -1 (nil))

(insn 169 168 170 33 arch/arm/vfp/vfpdouble.c:236 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 139 [ nan ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 177)) -1 (nil))
;; End of basic block 33 -> ( 34)

;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 28 33) -> 34
;; Pred edge  28 [100.0%] 
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 170 169 171 34 16 "" [1 uses])

(note 171 170 172 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 34 arch/arm/vfp/vfpdouble.c:239 (set (reg:SI 178)
        (reg/v/f:SI 142 [ vdd ])) -1 (nil))

(insn 173 172 174 34 arch/arm/vfp/vfpdouble.c:239 (set (reg:SI 179)
        (reg/v/f:SI 139 [ nan ])) -1 (nil))

(insn 174 173 175 34 arch/arm/vfp/vfpdouble.c:239 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 179) [0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 179)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg:SI 179)
                        (const_int 8 [0x8])) [0 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg:SI 179)
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) -1 (nil))

(insn 175 174 176 34 arch/arm/vfp/vfpdouble.c:239 (parallel [
            (set (mem/s:SI (reg:SI 178) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 178)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg:SI 178)
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg:SI 178)
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) -1 (nil))

(insn 176 175 177 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 177 176 178 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 181)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 178 177 179 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:QI 180)
        (subreg:QI (reg:SI 181) 0)) -1 (nil))

(insn 179 178 180 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ tn ])
            (const_int 48 [0x30]))) -1 (nil))

(insn 180 179 181 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 183)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 181 180 182 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:QI 182)
        (subreg:QI (reg:SI 183) 0)) -1 (nil))

(insn 182 181 183 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 184)
        (ior:SI (subreg:SI (reg:QI 180) 0)
            (subreg:SI (reg:QI 182) 0))) -1 (nil))

(insn 183 182 184 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:QI 185)
        (subreg:QI (reg:SI 184) 0)) -1 (nil))

(insn 184 183 185 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:SI 186)
        (zero_extend:SI (reg:QI 185))) -1 (nil))

(insn 185 184 186 34 arch/arm/vfp/vfpdouble.c:244 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 186 185 187 34 arch/arm/vfp/vfpdouble.c:244 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
        (nil)))
;; End of basic block 34 -> ( 36 35)

;; Succ edge  36 [33.0%] 
;; Succ edge  35 [67.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [67.0%]  (fallthru)
(note 187 186 188 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 189 35 arch/arm/vfp/vfpdouble.c:244 discrim 2 (set (reg:SI 140 [ D.4202 ])
        (const_int 256 [0x100])) -1 (nil))

(jump_insn 189 188 190 35 arch/arm/vfp/vfpdouble.c:244 discrim 2 (set (pc)
        (label_ref 194)) -1 (nil))
;; End of basic block 35 -> ( 37)

;; Succ edge  37 [100.0%] 

(barrier 190 189 191)

;; Start of basic block ( 34) -> 36
;; Pred edge  34 [33.0%] 
(code_label 191 190 192 36 19 "" [1 uses])

(note 192 191 193 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 36 arch/arm/vfp/vfpdouble.c:244 discrim 1 (set (reg:SI 140 [ D.4202 ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 36 -> ( 37)

;; Succ edge  37 [100.0%]  (fallthru)

;; Start of basic block ( 36 35) -> 37
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  35 [100.0%] 
(code_label 194 193 195 37 20 "" [1 uses])

(note 195 194 196 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 37 arch/arm/vfp/vfpdouble.c:245 (set (reg:SI 141 [ <result> ])
        (reg:SI 140 [ D.4202 ])) -1 (nil))

(jump_insn 197 196 198 37 arch/arm/vfp/vfpdouble.c:245 (set (pc)
        (label_ref 199)) -1 (nil))
;; End of basic block 37 -> ( 39)

;; Succ edge  39 [100.0%] 

(barrier 198 197 207)

;; Start of basic block () -> 38
(note 207 198 201 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 201 207 202 38 arch/arm/vfp/vfpdouble.c:245 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 202 201 203 38 arch/arm/vfp/vfpdouble.c:245 (clobber (reg:SI 141 [ <result> ])) -1 (nil))

(jump_insn 203 202 204 38 arch/arm/vfp/vfpdouble.c:245 (set (pc)
        (label_ref 205)) -1 (nil))
;; End of basic block 38 -> ( 40)

;; Succ edge  40 [100.0%] 

(barrier 204 203 199)

;; Start of basic block ( 37) -> 39
;; Pred edge  37 [100.0%] 
(code_label 199 204 208 39 1 "" [1 uses])

(note 208 199 200 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 200 208 205 39 arch/arm/vfp/vfpdouble.c:245 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) -1 (nil))
;; End of basic block 39 -> ( 40)

;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 38 39) -> 40
;; Pred edge  38 [100.0%] 
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 205 200 209 40 21 "" [1 uses])

(note 209 205 206 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 206 209 0 40 arch/arm/vfp/vfpdouble.c:245 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 40 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_multiply (vfp_double_multiply)[0:173]


;; Generating RTL for gimple basic block 2

;; if (vdn->exponent < vdm->exponent)

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:801 (set (reg:SI 159)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 156 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpdouble.c:801 (set (reg:SI 160)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 157 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpdouble.c:801 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (reg:SI 160))) -1 (nil))

(jump_insn 12 11 0 arch/arm/vfp/vfpdouble.c:801 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; vdn.258 = vdn;

(insn 14 13 0 arch/arm/vfp/vfpdouble.c:801 (set (reg/v/f:SI 133 [ vdn.258 ])
        (reg/v/f:SI 156 [ vdn ])) -1 (nil))

;; vdn = vdm;

(insn 15 14 0 arch/arm/vfp/vfpdouble.c:803 (set (reg/v/f:SI 156 [ vdn ])
        (reg/v/f:SI 157 [ vdm ])) -1 (nil))

;; vdm = vdn.258;

(insn 16 15 0 arch/arm/vfp/vfpdouble.c:804 (set (reg/v/f:SI 157 [ vdm ])
        (reg/v/f:SI 133 [ vdn.258 ])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 17 16 18 26 "" [0 uses])

(note 18 17 0 NOTE_INSN_BASIC_BLOCK)

;; vdd->sign = [bit_xor_expr] vdm->sign ^ vdn->sign;

(insn 19 18 20 arch/arm/vfp/vfpdouble.c:808 (set (reg:SI 162)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 157 [ vdm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfpdouble.c:808 (set (reg:HI 161)
        (subreg:HI (reg:SI 162) 0)) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfpdouble.c:808 (set (reg:SI 164)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 156 [ vdn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 22 21 23 arch/arm/vfp/vfpdouble.c:808 (set (reg:HI 163)
        (subreg:HI (reg:SI 164) 0)) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfpdouble.c:808 (set (reg:SI 165)
        (xor:SI (subreg:SI (reg:HI 161) 0)
            (subreg:SI (reg:HI 163) 0))) -1 (nil))

(insn 24 23 0 arch/arm/vfp/vfpdouble.c:808 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 165) 0)) -1 (nil))

;; temp.244 = vdn->exponent;

(insn 25 24 0 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 142 [ temp.244 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 156 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

;; if (temp.244 == 2047)

(insn 26 25 27 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 167)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfpdouble.c:813 (set (reg:HI 166)
        (subreg:HI (reg:SI 167) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 28 27 29 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 142 [ temp.244 ]) 0))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 169)
        (sign_extend:SI (reg:HI 166))) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfpdouble.c:813 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (reg:SI 169))) -1 (nil))

(jump_insn 31 30 0 arch/arm/vfp/vfpdouble.c:813 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (vdn->significand != 0)

(insn 33 32 34 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 170)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 171)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 170)
        (ior:SI (reg:SI 170)
            (reg:SI 171))) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfpdouble.c:814 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 37 36 0 arch/arm/vfp/vfpdouble.c:814 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2071 [0x817])
        (nil)))

;; Generating RTL for gimple basic block 6

;; temp.245 = vdm->exponent;

(insn 39 38 0 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 141 [ temp.245 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 157 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

;; if (temp.245 == 2047)

(insn 40 39 41 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 173)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 41 40 42 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:HI 172)
        (subreg:HI (reg:SI 173) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 42 41 43 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 174)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 141 [ temp.245 ]) 0))) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 175)
        (sign_extend:SI (reg:HI 172))) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (reg:SI 175))) -1 (nil))

(jump_insn 45 44 0 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 7

;; if (vdm->significand != 0)

(insn 47 46 48 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 176)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 48 47 49 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 177)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 49 48 50 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 176)
        (ior:SI (reg:SI 176)
            (reg:SI 177))) -1 (nil))

(insn 50 49 51 arch/arm/vfp/vfpdouble.c:814 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 51 50 0 arch/arm/vfp/vfpdouble.c:814 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 8

;; 

(code_label 52 51 53 28 "" [0 uses])

(note 53 52 0 NOTE_INSN_BASIC_BLOCK)

;; D.4793 = vfp_propagate_nan (vdd, vdn, vdm, fpscr); [tail call]

(insn 54 53 55 8 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 0 r0)
        (reg/v/f:SI 155 [ vdd ])) -1 (nil))

(insn 55 54 56 8 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 1 r1)
        (reg/v/f:SI 156 [ vdn ])) -1 (nil))

(insn 56 55 57 8 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 2 r2)
        (reg/v/f:SI 157 [ vdm ])) -1 (nil))

(insn 57 56 58 8 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 3 r3)
        (reg/v:SI 158 [ fpscr ])) -1 (nil))

(call_insn/j 58 57 59 8 arch/arm/vfp/vfpdouble.c:815 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 59 58 0)

;; Generating RTL for gimple basic block 9

;; 

(code_label 61 59 62 29 "" [0 uses])

(note 62 61 0 NOTE_INSN_BASIC_BLOCK)

;; if ((u64) temp.245 | vdm->significand == 0)

(insn 63 62 64 arch/arm/vfp/vfpdouble.c:816 (clobber (reg:DI 178)) -1 (nil))

(insn 64 63 65 arch/arm/vfp/vfpdouble.c:816 (set (reg:SI 179)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 141 [ temp.245 ]) 0))) -1 (nil))

(insn 65 64 66 arch/arm/vfp/vfpdouble.c:816 (set (reg:DI 178)
        (sign_extend:DI (reg:SI 179))) -1 (nil))

(insn 66 65 67 arch/arm/vfp/vfpdouble.c:816 (set (reg:DI 181)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 67 66 68 arch/arm/vfp/vfpdouble.c:816 (set (reg:DI 180)
        (ior:DI (reg:DI 178)
            (reg:DI 181))) -1 (nil))

(insn 68 67 69 arch/arm/vfp/vfpdouble.c:816 (set (reg:SI 182)
        (subreg:SI (reg:DI 180) 0)) -1 (nil))

(insn 69 68 70 arch/arm/vfp/vfpdouble.c:816 (set (reg:SI 182)
        (ior:SI (reg:SI 182)
            (subreg:SI (reg:DI 180) 4))) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfpdouble.c:816 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 71 70 0 arch/arm/vfp/vfpdouble.c:816 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 10

;; *vdd = vfp_double_default_qnan;

(insn 73 72 74 arch/arm/vfp/vfpdouble.c:817 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 74 73 75 arch/arm/vfp/vfpdouble.c:817 (set (reg:SI 184)
        (reg/v/f:SI 155 [ vdd ])) -1 (nil))

(insn 75 74 76 arch/arm/vfp/vfpdouble.c:817 (set (reg:SI 185)
        (reg/f:SI 183)) -1 (nil))

(insn 76 75 77 arch/arm/vfp/vfpdouble.c:817 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg:SI 185) [0 vfp_double_default_qnan+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg:SI 185)
                        (const_int 4 [0x4])) [0 vfp_double_default_qnan+4 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s/c:SI (plus:SI (reg:SI 185)
                        (const_int 8 [0x8])) [0 vfp_double_default_qnan+8 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s/c:SI (plus:SI (reg:SI 185)
                        (const_int 12 [0xc])) [0 vfp_double_default_qnan+12 S4 A32]))
        ]) -1 (nil))

(insn 77 76 0 arch/arm/vfp/vfpdouble.c:817 (parallel [
            (set (mem/s:SI (reg:SI 184) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) -1 (nil))

;; D.4793 = 1;

(insn 78 77 0 arch/arm/vfp/vfpdouble.c:818 (set (reg:SI 153 [ D.4793 ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 81 80 82 30 "" [0 uses])

(note 82 81 0 NOTE_INSN_BASIC_BLOCK)

;; vdd->exponent = 2047;

(insn 83 82 84 arch/arm/vfp/vfpdouble.c:820 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 84 83 85 arch/arm/vfp/vfpdouble.c:820 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 85 84 0 arch/arm/vfp/vfpdouble.c:820 (set (mem/s/j:HI (reg/v/f:SI 155 [ vdd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 186)) -1 (nil))

;; vdd->significand = 0;

(insn 86 85 87 arch/arm/vfp/vfpdouble.c:821 (set (reg:DI 188)
        (const_int 0 [0x0])) -1 (nil))

(insn 87 86 0 arch/arm/vfp/vfpdouble.c:821 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 188)) -1 (nil))

;; D.4793 = 0;

(insn 88 87 0 arch/arm/vfp/vfpdouble.c:822 (set (reg:SI 153 [ D.4793 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 91 90 92 27 "" [0 uses])

(note 92 91 0 NOTE_INSN_BASIC_BLOCK)

;; temp.247 = vdm->exponent;

(insn 93 92 0 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 140 [ temp.247 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 157 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

;; if ((u64) temp.247 | vdm->significand == 0)

(insn 94 93 95 arch/arm/vfp/vfpdouble.c:829 (clobber (reg:DI 189)) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 190)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 140 [ temp.247 ]) 0))) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfpdouble.c:829 (set (reg:DI 189)
        (sign_extend:DI (reg:SI 190))) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfpdouble.c:829 (set (reg:DI 192)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfpdouble.c:829 (set (reg:DI 191)
        (ior:DI (reg:DI 189)
            (reg:DI 192))) -1 (nil))

(insn 99 98 100 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 193)
        (subreg:SI (reg:DI 191) 0)) -1 (nil))

(insn 100 99 101 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 193)
        (ior:SI (reg:SI 193)
            (subreg:SI (reg:DI 191) 4))) -1 (nil))

(insn 101 100 102 arch/arm/vfp/vfpdouble.c:829 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 102 101 0 arch/arm/vfp/vfpdouble.c:829 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 13

;; vdd->exponent = 0;

(insn 104 103 105 arch/arm/vfp/vfpdouble.c:830 (set (reg:SI 195)
        (const_int 0 [0x0])) -1 (nil))

(insn 105 104 106 arch/arm/vfp/vfpdouble.c:830 (set (reg:HI 194)
        (subreg:HI (reg:SI 195) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 106 105 0 arch/arm/vfp/vfpdouble.c:830 (set (mem/s/j:HI (reg/v/f:SI 155 [ vdd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 194)) -1 (nil))

;; vdd->significand = 0;

(insn 107 106 108 arch/arm/vfp/vfpdouble.c:831 (set (reg:DI 196)
        (const_int 0 [0x0])) -1 (nil))

(insn 108 107 0 arch/arm/vfp/vfpdouble.c:831 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 196)) -1 (nil))

;; D.4793 = 0;

(insn 109 108 0 arch/arm/vfp/vfpdouble.c:832 (set (reg:SI 153 [ D.4793 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 112 111 113 32 "" [0 uses])

(note 113 112 0 NOTE_INSN_BASIC_BLOCK)

;; vdd->exponent = (s16) (s16) (((short unsigned int) temp.244 + (short unsigned int) temp.247) + 64515);

(insn 114 113 115 arch/arm/vfp/vfpdouble.c:840 (set (reg:HI 197)
        (subreg/u:HI (reg:SI 142 [ temp.244 ]) 0)) -1 (nil))

(insn 115 114 116 arch/arm/vfp/vfpdouble.c:840 (set (reg:HI 198)
        (subreg/u:HI (reg:SI 140 [ temp.247 ]) 0)) -1 (nil))

(insn 116 115 117 arch/arm/vfp/vfpdouble.c:840 (set (reg:SI 199)
        (plus:SI (subreg:SI (reg:HI 197) 0)
            (subreg:SI (reg:HI 198) 0))) -1 (nil))

(insn 117 116 118 arch/arm/vfp/vfpdouble.c:840 (set (reg:HI 200)
        (subreg:HI (reg:SI 199) 0)) -1 (nil))

(insn 118 117 119 arch/arm/vfp/vfpdouble.c:840 (set (reg:SI 202)
        (plus:SI (subreg:SI (reg:HI 200) 0)
            (const_int -1020 [0xfffffffffffffc04]))) -1 (nil))

(insn 119 118 120 arch/arm/vfp/vfpdouble.c:840 (set (reg:SI 201)
        (plus:SI (reg:SI 202)
            (const_int -1 [0xffffffffffffffff]))) -1 (expr_list:REG_EQUAL (plus:SI (subreg:SI (reg:HI 200) 0)
            (const_int -1021 [0xfffffffffffffc03]))
        (nil)))

(insn 120 119 0 arch/arm/vfp/vfpdouble.c:840 (set (mem/s/j:HI (reg/v/f:SI 155 [ vdd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 201) 0)) -1 (nil))

;; temp.251 = vdn->significand;

(insn 121 120 0 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 139 [ temp.251 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

;; temp.252 = vdm->significand;

(insn 122 121 0 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 138 [ temp.252 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

;; D.5340 = (long long unsigned int) (u32) temp.251;

(insn 123 122 124 arch/arm/vfp/vfp.h:80 (set (reg:SI 203)
        (subreg:SI (reg:DI 139 [ temp.251 ]) 0)) -1 (nil))

(insn 124 123 0 arch/arm/vfp/vfp.h:80 (set (reg:DI 152 [ D.5340 ])
        (zero_extend:DI (reg:SI 203))) -1 (nil))

;; D.5341 = (long long unsigned int) (u32) temp.252;

(insn 125 124 126 arch/arm/vfp/vfp.h:80 (set (reg:SI 204)
        (subreg:SI (reg:DI 138 [ temp.252 ]) 0)) -1 (nil))

(insn 126 125 0 arch/arm/vfp/vfp.h:80 (set (reg:DI 151 [ D.5341 ])
        (zero_extend:DI (reg:SI 204))) -1 (nil))

;; rl = D.5341 * D.5340;

(insn 127 126 128 arch/arm/vfp/vfp.h:80 (set (reg:SI 205)
        (mult:SI (subreg:SI (reg:DI 152 [ D.5340 ]) 0)
            (subreg:SI (reg:DI 151 [ D.5341 ]) 4))) -1 (nil))

(insn 128 127 129 arch/arm/vfp/vfp.h:80 (set (reg:SI 206)
        (mult:SI (subreg:SI (reg:DI 151 [ D.5341 ]) 0)
            (subreg:SI (reg:DI 152 [ D.5340 ]) 4))) -1 (nil))

(insn 129 128 130 arch/arm/vfp/vfp.h:80 (set (reg:SI 205)
        (plus:SI (reg:SI 205)
            (reg:SI 206))) -1 (nil))

(insn 130 129 131 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 143 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 151 [ D.5341 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 152 [ D.5340 ]) 0)))) -1 (nil))

(insn 131 130 132 arch/arm/vfp/vfp.h:80 (set (reg:SI 205)
        (plus:SI (reg:SI 205)
            (subreg:SI (reg/v:DI 143 [ rl ]) 4))) -1 (nil))

(insn 132 131 133 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 143 [ rl ]) 4)
        (reg:SI 205)) -1 (nil))

(insn 133 132 0 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 143 [ rl ])
        (reg/v:DI 143 [ rl ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 151 [ D.5341 ])
            (reg:DI 152 [ D.5340 ]))
        (nil)))

;; D.5343 = (long long unsigned int) (u32) (temp.251 >> 32);

(insn 134 133 135 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 208) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ temp.251 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 135 134 136 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 208) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 136 135 137 arch/arm/vfp/vfp.h:83 (set (reg:SI 209)
        (subreg:SI (reg:DI 208) 0)) -1 (nil))

(insn 137 136 0 arch/arm/vfp/vfp.h:83 (set (reg:DI 150 [ D.5343 ])
        (zero_extend:DI (reg:SI 209))) -1 (nil))

;; rma = D.5343 * D.5341;

(insn 138 137 139 arch/arm/vfp/vfp.h:83 (set (reg:SI 210)
        (mult:SI (subreg:SI (reg:DI 151 [ D.5341 ]) 0)
            (subreg:SI (reg:DI 150 [ D.5343 ]) 4))) -1 (nil))

(insn 139 138 140 arch/arm/vfp/vfp.h:83 (set (reg:SI 211)
        (mult:SI (subreg:SI (reg:DI 150 [ D.5343 ]) 0)
            (subreg:SI (reg:DI 151 [ D.5341 ]) 4))) -1 (nil))

(insn 140 139 141 arch/arm/vfp/vfp.h:83 (set (reg:SI 210)
        (plus:SI (reg:SI 210)
            (reg:SI 211))) -1 (nil))

(insn 141 140 142 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 145 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 150 [ D.5343 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 151 [ D.5341 ]) 0)))) -1 (nil))

(insn 142 141 143 arch/arm/vfp/vfp.h:83 (set (reg:SI 210)
        (plus:SI (reg:SI 210)
            (subreg:SI (reg/v:DI 145 [ rma ]) 4))) -1 (nil))

(insn 143 142 144 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 145 [ rma ]) 4)
        (reg:SI 210)) -1 (nil))

(insn 144 143 0 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 145 [ rma ])
        (reg/v:DI 145 [ rma ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 150 [ D.5343 ])
            (reg:DI 151 [ D.5341 ]))
        (nil)))

;; D.5345 = (long long unsigned int) (u32) (temp.252 >> 32);

(insn 145 144 146 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 213) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 138 [ temp.252 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 146 145 147 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 213) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 147 146 148 arch/arm/vfp/vfp.h:86 (set (reg:SI 214)
        (subreg:SI (reg:DI 213) 0)) -1 (nil))

(insn 148 147 0 arch/arm/vfp/vfp.h:86 (set (reg:DI 149 [ D.5345 ])
        (zero_extend:DI (reg:SI 214))) -1 (nil))

;; rmb = D.5345 * D.5340;

(insn 149 148 150 arch/arm/vfp/vfp.h:86 (set (reg:SI 215)
        (mult:SI (subreg:SI (reg:DI 152 [ D.5340 ]) 0)
            (subreg:SI (reg:DI 149 [ D.5345 ]) 4))) -1 (nil))

(insn 150 149 151 arch/arm/vfp/vfp.h:86 (set (reg:SI 216)
        (mult:SI (subreg:SI (reg:DI 149 [ D.5345 ]) 0)
            (subreg:SI (reg:DI 152 [ D.5340 ]) 4))) -1 (nil))

(insn 151 150 152 arch/arm/vfp/vfp.h:86 (set (reg:SI 215)
        (plus:SI (reg:SI 215)
            (reg:SI 216))) -1 (nil))

(insn 152 151 153 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 144 [ rmb ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 149 [ D.5345 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 152 [ D.5340 ]) 0)))) -1 (nil))

(insn 153 152 154 arch/arm/vfp/vfp.h:86 (set (reg:SI 215)
        (plus:SI (reg:SI 215)
            (subreg:SI (reg/v:DI 144 [ rmb ]) 4))) -1 (nil))

(insn 154 153 155 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg/v:DI 144 [ rmb ]) 4)
        (reg:SI 215)) -1 (nil))

(insn 155 154 0 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 144 [ rmb ])
        (reg/v:DI 144 [ rmb ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 149 [ D.5345 ])
            (reg:DI 152 [ D.5340 ]))
        (nil)))

;; rma.253 = rmb + rma;

(insn 156 155 0 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 137 [ rma.253 ])
                (plus:DI (reg/v:DI 144 [ rmb ])
                    (reg/v:DI 145 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; rh = D.5345 * D.5343;

(insn 157 156 158 arch/arm/vfp/vfp.h:89 (set (reg:SI 217)
        (mult:SI (subreg:SI (reg:DI 150 [ D.5343 ]) 0)
            (subreg:SI (reg:DI 149 [ D.5345 ]) 4))) -1 (nil))

(insn 158 157 159 arch/arm/vfp/vfp.h:89 (set (reg:SI 218)
        (mult:SI (subreg:SI (reg:DI 149 [ D.5345 ]) 0)
            (subreg:SI (reg:DI 150 [ D.5343 ]) 4))) -1 (nil))

(insn 159 158 160 arch/arm/vfp/vfp.h:89 (set (reg:SI 217)
        (plus:SI (reg:SI 217)
            (reg:SI 218))) -1 (nil))

(insn 160 159 161 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 146 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 149 [ D.5345 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 150 [ D.5343 ]) 0)))) -1 (nil))

(insn 161 160 162 arch/arm/vfp/vfp.h:89 (set (reg:SI 217)
        (plus:SI (reg:SI 217)
            (subreg:SI (reg/v:DI 146 [ rh ]) 4))) -1 (nil))

(insn 162 161 163 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 146 [ rh ]) 4)
        (reg:SI 217)) -1 (nil))

(insn 163 162 0 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 146 [ rh ])
        (reg/v:DI 146 [ rh ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 149 [ D.5345 ])
            (reg:DI 150 [ D.5343 ]))
        (nil)))
Failed to add probability note

;; if (rma.253 < rmb)

(insn 164 163 165 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 4))) -1 (nil))

(jump_insn 165 164 166 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 166 165 167 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 4))) -1 (nil))

(jump_insn 167 166 168 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 174)
            (pc))) -1 (nil))

(insn 168 167 169 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 0))) -1 (nil))

(jump_insn 169 168 170 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 170 169 171 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 0))) -1 (nil))

(jump_insn 171 170 172 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 174)
            (pc))) -1 (nil))

(jump_insn 172 171 173 arch/arm/vfp/vfp.h:90 (set (pc)
        (label_ref 174)) -1 (nil))

(barrier 173 172 174)

(code_label 174 173 0 34 "" [0 uses])

;; Generating RTL for gimple basic block 15

;; iftmp.83 = 0;

(insn 176 175 0 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 148 [ iftmp.83 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 179 178 180 33 "" [0 uses])

(note 180 179 0 NOTE_INSN_BASIC_BLOCK)

;; iftmp.83 = 4294967296;

(insn 181 180 0 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 148 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 182 181 183 35 "" [0 uses])

(note 183 182 0 NOTE_INSN_BASIC_BLOCK)

;; rma.255 = rma.253 << 32;

(insn 184 183 185 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.255 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 137 [ rma.253 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 185 184 0 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.255 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

;; rl.256 = rma.255 + rl;

(insn 186 185 0 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 134 [ rl.256 ])
                (plus:DI (reg/v:DI 135 [ rma.255 ])
                    (reg/v:DI 143 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; D.5348 = (rma.253 >> 32) + rh;

(insn 187 186 188 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 220) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 137 [ rma.253 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 188 187 189 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 220) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 189 188 0 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 147 [ D.5348 ])
                (plus:DI (reg:DI 220)
                    (reg/v:DI 146 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; rh.254 = D.5348 + (rl.256 < rma.255);

(insn 190 189 191 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 221)
        (const_int 0 [0x0])) -1 (nil))

(insn 191 190 192 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 4))) -1 (nil))

(jump_insn 192 191 193 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) -1 (nil))

(insn 193 192 194 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 4))) -1 (nil))

(jump_insn 194 193 195 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) -1 (nil))

(insn 195 194 196 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 0))) -1 (nil))

(jump_insn 196 195 197 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) -1 (nil))

(insn 197 196 198 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 0))) -1 (nil))

(jump_insn 198 197 199 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) -1 (nil))

(jump_insn 199 198 200 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (label_ref 203)) -1 (nil))

(barrier 200 199 201)

(code_label 201 200 202 37 "" [0 uses])

(insn 202 201 203 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 221)
        (const_int 1 [0x1])) -1 (nil))

(code_label 203 202 204 36 "" [0 uses])

(insn 204 203 0 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 136 [ rh.254 ])
                (plus:DI (reg:DI 147 [ D.5348 ])
                    (reg:DI 221)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; vdd->significand = [bit_ior_expr] rh.254 + iftmp.83 | rl.256 != 0;

(insn 205 204 206 arch/arm/vfp/vfpdouble.c:841 (parallel [
            (set (reg:DI 222)
                (plus:DI (reg/v:DI 136 [ rh.254 ])
                    (reg:DI 148 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 206 205 207 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 223)
        (const_int 0 [0x0])) -1 (nil))

(insn 207 206 208 arch/arm/vfp/vfpdouble.c:841 (set (reg:SI 224)
        (subreg:SI (reg/v:DI 134 [ rl.256 ]) 0)) -1 (nil))

(insn 208 207 209 arch/arm/vfp/vfpdouble.c:841 (set (reg:SI 224)
        (ior:SI (reg:SI 224)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 4))) -1 (nil))

(insn 209 208 210 arch/arm/vfp/vfpdouble.c:841 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 210 209 211 arch/arm/vfp/vfpdouble.c:841 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 212)
            (pc))) -1 (nil))

(insn 211 210 212 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 223)
        (const_int 1 [0x1])) -1 (nil))

(code_label 212 211 213 38 "" [0 uses])

(insn 213 212 214 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 225)
        (ior:DI (reg:DI 222)
            (reg:DI 223))) -1 (nil))

(insn 214 213 0 arch/arm/vfp/vfpdouble.c:841 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 225)) -1 (nil))

;; D.4793 = 0;

(insn 215 214 0 arch/arm/vfp/vfpdouble.c:844 (set (reg:SI 153 [ D.4793 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 216 215 217 31 "" [0 uses])

(note 217 216 0 NOTE_INSN_BASIC_BLOCK)

;; return D.4793;

(insn 218 217 219 arch/arm/vfp/vfpdouble.c:845 (set (reg:SI 154 [ <result> ])
        (reg:SI 153 [ D.4793 ])) -1 (nil))

(jump_insn 219 218 220 arch/arm/vfp/vfpdouble.c:845 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 220 219 0)
Purged non-fallthru edges from bb 25
Predictions for insn 165 bb 14
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 167 bb 21
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 169 bb 22
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 171 bb 23
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 192 bb 17
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 194 bb 26
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 196 bb 27
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 198 bb 28
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 210 bb 31
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:792 (set (reg/v/f:SI 155 [ vdd ])
        (reg:SI 0 r0 [ vdd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:792 (set (reg/v/f:SI 156 [ vdn ])
        (reg:SI 1 r1 [ vdn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:792 (set (reg/v/f:SI 157 [ vdm ])
        (reg:SI 2 r2 [ vdm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:792 (set (reg/v:SI 158 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:801 (set (reg:SI 159)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 156 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:801 (set (reg:SI 160)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 157 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:801 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 159)
            (reg:SI 160))) -1 (nil))

(jump_insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:801 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 4 arch/arm/vfp/vfpdouble.c:801 (set (reg/v/f:SI 133 [ vdn.258 ])
        (reg/v/f:SI 156 [ vdn ])) -1 (nil))

(insn 15 14 16 4 arch/arm/vfp/vfpdouble.c:803 (set (reg/v/f:SI 156 [ vdn ])
        (reg/v/f:SI 157 [ vdm ])) -1 (nil))

(insn 16 15 17 4 arch/arm/vfp/vfpdouble.c:804 (set (reg/v/f:SI 157 [ vdm ])
        (reg/v/f:SI 133 [ vdn.258 ])) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 17 16 18 5 26 "" [1 uses])

(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 5 arch/arm/vfp/vfpdouble.c:808 (set (reg:SI 162)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 157 [ vdm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 20 19 21 5 arch/arm/vfp/vfpdouble.c:808 (set (reg:HI 161)
        (subreg:HI (reg:SI 162) 0)) -1 (nil))

(insn 21 20 22 5 arch/arm/vfp/vfpdouble.c:808 (set (reg:SI 164)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 156 [ vdn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 22 21 23 5 arch/arm/vfp/vfpdouble.c:808 (set (reg:HI 163)
        (subreg:HI (reg:SI 164) 0)) -1 (nil))

(insn 23 22 24 5 arch/arm/vfp/vfpdouble.c:808 (set (reg:SI 165)
        (xor:SI (subreg:SI (reg:HI 161) 0)
            (subreg:SI (reg:HI 163) 0))) -1 (nil))

(insn 24 23 25 5 arch/arm/vfp/vfpdouble.c:808 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 165) 0)) -1 (nil))

(insn 25 24 26 5 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 142 [ temp.244 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 156 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 26 25 27 5 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 167)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 27 26 28 5 arch/arm/vfp/vfpdouble.c:813 (set (reg:HI 166)
        (subreg:HI (reg:SI 167) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 28 27 29 5 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 142 [ temp.244 ]) 0))) -1 (nil))

(insn 29 28 30 5 arch/arm/vfp/vfpdouble.c:813 (set (reg:SI 169)
        (sign_extend:SI (reg:HI 166))) -1 (nil))

(insn 30 29 31 5 arch/arm/vfp/vfpdouble.c:813 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (reg:SI 169))) -1 (nil))

(jump_insn 31 30 32 5 arch/arm/vfp/vfpdouble.c:813 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 5 -> ( 6 13)

;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [28.0%]  (fallthru)
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 6 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 170)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 34 33 35 6 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 171)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 35 34 36 6 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 170)
        (ior:SI (reg:SI 170)
            (reg:SI 171))) -1 (nil))

(insn 36 35 37 6 arch/arm/vfp/vfpdouble.c:814 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 37 36 38 6 arch/arm/vfp/vfpdouble.c:814 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2071 [0x817])
        (nil)))
;; End of basic block 6 -> ( 9 7)

;; Succ edge  9 [20.7%] 
;; Succ edge  7 [79.3%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [79.3%]  (fallthru)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 141 [ temp.245 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 157 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 40 39 41 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 173)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 41 40 42 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:HI 172)
        (subreg:HI (reg:SI 173) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 42 41 43 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 174)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 141 [ temp.245 ]) 0))) -1 (nil))

(insn 43 42 44 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:SI 175)
        (sign_extend:SI (reg:HI 172))) -1 (nil))

(insn 44 43 45 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (reg:SI 175))) -1 (nil))

(jump_insn 45 44 46 7 arch/arm/vfp/vfpdouble.c:814 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 61)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 7 -> ( 8 10)

;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  10 [72.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [28.0%]  (fallthru)
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 8 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 176)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 48 47 49 8 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 177)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 49 48 50 8 arch/arm/vfp/vfpdouble.c:814 (set (reg:SI 176)
        (ior:SI (reg:SI 176)
            (reg:SI 177))) -1 (nil))

(insn 50 49 51 8 arch/arm/vfp/vfpdouble.c:814 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 51 50 52 8 arch/arm/vfp/vfpdouble.c:814 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 61)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [39.0%]  (fallthru)
;; Succ edge  10 [61.0%] 

;; Start of basic block ( 6 8) -> 9
;; Pred edge  6 [20.7%] 
;; Pred edge  8 [39.0%]  (fallthru)
(code_label 52 51 53 9 28 "" [1 uses])

(note 53 52 54 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 9 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 0 r0)
        (reg/v/f:SI 155 [ vdd ])) -1 (nil))

(insn 55 54 56 9 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 1 r1)
        (reg/v/f:SI 156 [ vdn ])) -1 (nil))

(insn 56 55 57 9 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 2 r2)
        (reg/v/f:SI 157 [ vdm ])) -1 (nil))

(insn 57 56 58 9 arch/arm/vfp/vfpdouble.c:815 (set (reg:SI 3 r3)
        (reg/v:SI 158 [ fpscr ])) -1 (nil))

(call_insn/j 58 57 59 9 arch/arm/vfp/vfpdouble.c:815 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 59 58 61)

;; Start of basic block ( 7 8) -> 10
;; Pred edge  7 [72.0%] 
;; Pred edge  8 [61.0%] 
(code_label 61 59 62 10 29 "" [2 uses])

(note 62 61 63 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 10 arch/arm/vfp/vfpdouble.c:816 (clobber (reg:DI 178)) -1 (nil))

(insn 64 63 65 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:SI 179)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 141 [ temp.245 ]) 0))) -1 (nil))

(insn 65 64 66 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:DI 178)
        (sign_extend:DI (reg:SI 179))) -1 (nil))

(insn 66 65 67 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:DI 181)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 67 66 68 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:DI 180)
        (ior:DI (reg:DI 178)
            (reg:DI 181))) -1 (nil))

(insn 68 67 69 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:SI 182)
        (subreg:SI (reg:DI 180) 0)) -1 (nil))

(insn 69 68 70 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:SI 182)
        (ior:SI (reg:SI 182)
            (subreg:SI (reg:DI 180) 4))) -1 (nil))

(insn 70 69 71 10 arch/arm/vfp/vfpdouble.c:816 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 71 70 72 10 arch/arm/vfp/vfpdouble.c:816 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 11 12)

;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 72 71 73 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 11 arch/arm/vfp/vfpdouble.c:817 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 74 73 75 11 arch/arm/vfp/vfpdouble.c:817 (set (reg:SI 184)
        (reg/v/f:SI 155 [ vdd ])) -1 (nil))

(insn 75 74 76 11 arch/arm/vfp/vfpdouble.c:817 (set (reg:SI 185)
        (reg/f:SI 183)) -1 (nil))

(insn 76 75 77 11 arch/arm/vfp/vfpdouble.c:817 (parallel [
            (set (reg:SI 0 r0)
                (mem/s/c:SI (reg:SI 185) [0 vfp_double_default_qnan+0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s/c:SI (plus:SI (reg:SI 185)
                        (const_int 4 [0x4])) [0 vfp_double_default_qnan+4 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s/c:SI (plus:SI (reg:SI 185)
                        (const_int 8 [0x8])) [0 vfp_double_default_qnan+8 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s/c:SI (plus:SI (reg:SI 185)
                        (const_int 12 [0xc])) [0 vfp_double_default_qnan+12 S4 A32]))
        ]) -1 (nil))

(insn 77 76 78 11 arch/arm/vfp/vfpdouble.c:817 (parallel [
            (set (mem/s:SI (reg:SI 184) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) -1 (nil))

(insn 78 77 79 11 arch/arm/vfp/vfpdouble.c:818 (set (reg:SI 153 [ D.4793 ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 79 78 80 11 arch/arm/vfp/vfpdouble.c:818 (set (pc)
        (label_ref 216)) -1 (nil))
;; End of basic block 11 -> ( 32)

;; Succ edge  32 [100.0%] 

(barrier 80 79 81)

;; Start of basic block ( 10) -> 12
;; Pred edge  10 [50.0%] 
(code_label 81 80 82 12 30 "" [1 uses])

(note 82 81 83 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 12 arch/arm/vfp/vfpdouble.c:820 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 84 83 85 12 arch/arm/vfp/vfpdouble.c:820 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 85 84 86 12 arch/arm/vfp/vfpdouble.c:820 (set (mem/s/j:HI (reg/v/f:SI 155 [ vdd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 186)) -1 (nil))

(insn 86 85 87 12 arch/arm/vfp/vfpdouble.c:821 (set (reg:DI 188)
        (const_int 0 [0x0])) -1 (nil))

(insn 87 86 88 12 arch/arm/vfp/vfpdouble.c:821 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 188)) -1 (nil))

(insn 88 87 89 12 arch/arm/vfp/vfpdouble.c:822 (set (reg:SI 153 [ D.4793 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 89 88 90 12 arch/arm/vfp/vfpdouble.c:822 (set (pc)
        (label_ref 216)) -1 (nil))
;; End of basic block 12 -> ( 32)

;; Succ edge  32 [100.0%] 

(barrier 90 89 91)

;; Start of basic block ( 5) -> 13
;; Pred edge  5 [72.0%] 
(code_label 91 90 92 13 27 "" [1 uses])

(note 92 91 93 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 140 [ temp.247 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 157 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 94 93 95 13 arch/arm/vfp/vfpdouble.c:829 (clobber (reg:DI 189)) -1 (nil))

(insn 95 94 96 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 190)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 140 [ temp.247 ]) 0))) -1 (nil))

(insn 96 95 97 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:DI 189)
        (sign_extend:DI (reg:SI 190))) -1 (nil))

(insn 97 96 98 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:DI 192)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 98 97 99 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:DI 191)
        (ior:DI (reg:DI 189)
            (reg:DI 192))) -1 (nil))

(insn 99 98 100 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 193)
        (subreg:SI (reg:DI 191) 0)) -1 (nil))

(insn 100 99 101 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:SI 193)
        (ior:SI (reg:SI 193)
            (subreg:SI (reg:DI 191) 4))) -1 (nil))

(insn 101 100 102 13 arch/arm/vfp/vfpdouble.c:829 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 102 101 103 13 arch/arm/vfp/vfpdouble.c:829 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 112)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 13 -> ( 14 15)

;; Succ edge  14 [39.0%]  (fallthru)
;; Succ edge  15 [61.0%] 

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [39.0%]  (fallthru)
(note 103 102 104 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 14 arch/arm/vfp/vfpdouble.c:830 (set (reg:SI 195)
        (const_int 0 [0x0])) -1 (nil))

(insn 105 104 106 14 arch/arm/vfp/vfpdouble.c:830 (set (reg:HI 194)
        (subreg:HI (reg:SI 195) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 106 105 107 14 arch/arm/vfp/vfpdouble.c:830 (set (mem/s/j:HI (reg/v/f:SI 155 [ vdd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 194)) -1 (nil))

(insn 107 106 108 14 arch/arm/vfp/vfpdouble.c:831 (set (reg:DI 196)
        (const_int 0 [0x0])) -1 (nil))

(insn 108 107 109 14 arch/arm/vfp/vfpdouble.c:831 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 196)) -1 (nil))

(insn 109 108 110 14 arch/arm/vfp/vfpdouble.c:832 (set (reg:SI 153 [ D.4793 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 110 109 111 14 arch/arm/vfp/vfpdouble.c:832 (set (pc)
        (label_ref 216)) -1 (nil))
;; End of basic block 14 -> ( 32)

;; Succ edge  32 [100.0%] 

(barrier 111 110 112)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [61.0%] 
(code_label 112 111 113 15 32 "" [1 uses])

(note 113 112 114 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 115 15 arch/arm/vfp/vfpdouble.c:840 (set (reg:HI 197)
        (subreg/u:HI (reg:SI 142 [ temp.244 ]) 0)) -1 (nil))

(insn 115 114 116 15 arch/arm/vfp/vfpdouble.c:840 (set (reg:HI 198)
        (subreg/u:HI (reg:SI 140 [ temp.247 ]) 0)) -1 (nil))

(insn 116 115 117 15 arch/arm/vfp/vfpdouble.c:840 (set (reg:SI 199)
        (plus:SI (subreg:SI (reg:HI 197) 0)
            (subreg:SI (reg:HI 198) 0))) -1 (nil))

(insn 117 116 118 15 arch/arm/vfp/vfpdouble.c:840 (set (reg:HI 200)
        (subreg:HI (reg:SI 199) 0)) -1 (nil))

(insn 118 117 119 15 arch/arm/vfp/vfpdouble.c:840 (set (reg:SI 202)
        (plus:SI (subreg:SI (reg:HI 200) 0)
            (const_int -1020 [0xfffffffffffffc04]))) -1 (nil))

(insn 119 118 120 15 arch/arm/vfp/vfpdouble.c:840 (set (reg:SI 201)
        (plus:SI (reg:SI 202)
            (const_int -1 [0xffffffffffffffff]))) -1 (expr_list:REG_EQUAL (plus:SI (subreg:SI (reg:HI 200) 0)
            (const_int -1021 [0xfffffffffffffc03]))
        (nil)))

(insn 120 119 121 15 arch/arm/vfp/vfpdouble.c:840 (set (mem/s/j:HI (reg/v/f:SI 155 [ vdd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 201) 0)) -1 (nil))

(insn 121 120 122 15 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 139 [ temp.251 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 156 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 122 121 123 15 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 138 [ temp.252 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 157 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 123 122 124 15 arch/arm/vfp/vfp.h:80 (set (reg:SI 203)
        (subreg:SI (reg:DI 139 [ temp.251 ]) 0)) -1 (nil))

(insn 124 123 125 15 arch/arm/vfp/vfp.h:80 (set (reg:DI 152 [ D.5340 ])
        (zero_extend:DI (reg:SI 203))) -1 (nil))

(insn 125 124 126 15 arch/arm/vfp/vfp.h:80 (set (reg:SI 204)
        (subreg:SI (reg:DI 138 [ temp.252 ]) 0)) -1 (nil))

(insn 126 125 127 15 arch/arm/vfp/vfp.h:80 (set (reg:DI 151 [ D.5341 ])
        (zero_extend:DI (reg:SI 204))) -1 (nil))

(insn 127 126 128 15 arch/arm/vfp/vfp.h:80 (set (reg:SI 205)
        (mult:SI (subreg:SI (reg:DI 152 [ D.5340 ]) 0)
            (subreg:SI (reg:DI 151 [ D.5341 ]) 4))) -1 (nil))

(insn 128 127 129 15 arch/arm/vfp/vfp.h:80 (set (reg:SI 206)
        (mult:SI (subreg:SI (reg:DI 151 [ D.5341 ]) 0)
            (subreg:SI (reg:DI 152 [ D.5340 ]) 4))) -1 (nil))

(insn 129 128 130 15 arch/arm/vfp/vfp.h:80 (set (reg:SI 205)
        (plus:SI (reg:SI 205)
            (reg:SI 206))) -1 (nil))

(insn 130 129 131 15 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 143 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 151 [ D.5341 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 152 [ D.5340 ]) 0)))) -1 (nil))

(insn 131 130 132 15 arch/arm/vfp/vfp.h:80 (set (reg:SI 205)
        (plus:SI (reg:SI 205)
            (subreg:SI (reg/v:DI 143 [ rl ]) 4))) -1 (nil))

(insn 132 131 133 15 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 143 [ rl ]) 4)
        (reg:SI 205)) -1 (nil))

(insn 133 132 134 15 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 143 [ rl ])
        (reg/v:DI 143 [ rl ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 151 [ D.5341 ])
            (reg:DI 152 [ D.5340 ]))
        (nil)))

(insn 134 133 135 15 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 208) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ temp.251 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 135 134 136 15 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 208) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 136 135 137 15 arch/arm/vfp/vfp.h:83 (set (reg:SI 209)
        (subreg:SI (reg:DI 208) 0)) -1 (nil))

(insn 137 136 138 15 arch/arm/vfp/vfp.h:83 (set (reg:DI 150 [ D.5343 ])
        (zero_extend:DI (reg:SI 209))) -1 (nil))

(insn 138 137 139 15 arch/arm/vfp/vfp.h:83 (set (reg:SI 210)
        (mult:SI (subreg:SI (reg:DI 151 [ D.5341 ]) 0)
            (subreg:SI (reg:DI 150 [ D.5343 ]) 4))) -1 (nil))

(insn 139 138 140 15 arch/arm/vfp/vfp.h:83 (set (reg:SI 211)
        (mult:SI (subreg:SI (reg:DI 150 [ D.5343 ]) 0)
            (subreg:SI (reg:DI 151 [ D.5341 ]) 4))) -1 (nil))

(insn 140 139 141 15 arch/arm/vfp/vfp.h:83 (set (reg:SI 210)
        (plus:SI (reg:SI 210)
            (reg:SI 211))) -1 (nil))

(insn 141 140 142 15 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 145 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 150 [ D.5343 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 151 [ D.5341 ]) 0)))) -1 (nil))

(insn 142 141 143 15 arch/arm/vfp/vfp.h:83 (set (reg:SI 210)
        (plus:SI (reg:SI 210)
            (subreg:SI (reg/v:DI 145 [ rma ]) 4))) -1 (nil))

(insn 143 142 144 15 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 145 [ rma ]) 4)
        (reg:SI 210)) -1 (nil))

(insn 144 143 145 15 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 145 [ rma ])
        (reg/v:DI 145 [ rma ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 150 [ D.5343 ])
            (reg:DI 151 [ D.5341 ]))
        (nil)))

(insn 145 144 146 15 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 213) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 138 [ temp.252 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 146 145 147 15 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 213) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 147 146 148 15 arch/arm/vfp/vfp.h:86 (set (reg:SI 214)
        (subreg:SI (reg:DI 213) 0)) -1 (nil))

(insn 148 147 149 15 arch/arm/vfp/vfp.h:86 (set (reg:DI 149 [ D.5345 ])
        (zero_extend:DI (reg:SI 214))) -1 (nil))

(insn 149 148 150 15 arch/arm/vfp/vfp.h:86 (set (reg:SI 215)
        (mult:SI (subreg:SI (reg:DI 152 [ D.5340 ]) 0)
            (subreg:SI (reg:DI 149 [ D.5345 ]) 4))) -1 (nil))

(insn 150 149 151 15 arch/arm/vfp/vfp.h:86 (set (reg:SI 216)
        (mult:SI (subreg:SI (reg:DI 149 [ D.5345 ]) 0)
            (subreg:SI (reg:DI 152 [ D.5340 ]) 4))) -1 (nil))

(insn 151 150 152 15 arch/arm/vfp/vfp.h:86 (set (reg:SI 215)
        (plus:SI (reg:SI 215)
            (reg:SI 216))) -1 (nil))

(insn 152 151 153 15 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 144 [ rmb ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 149 [ D.5345 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 152 [ D.5340 ]) 0)))) -1 (nil))

(insn 153 152 154 15 arch/arm/vfp/vfp.h:86 (set (reg:SI 215)
        (plus:SI (reg:SI 215)
            (subreg:SI (reg/v:DI 144 [ rmb ]) 4))) -1 (nil))

(insn 154 153 155 15 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg/v:DI 144 [ rmb ]) 4)
        (reg:SI 215)) -1 (nil))

(insn 155 154 156 15 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 144 [ rmb ])
        (reg/v:DI 144 [ rmb ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 149 [ D.5345 ])
            (reg:DI 152 [ D.5340 ]))
        (nil)))

(insn 156 155 157 15 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 137 [ rma.253 ])
                (plus:DI (reg/v:DI 144 [ rmb ])
                    (reg/v:DI 145 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 157 156 158 15 arch/arm/vfp/vfp.h:89 (set (reg:SI 217)
        (mult:SI (subreg:SI (reg:DI 150 [ D.5343 ]) 0)
            (subreg:SI (reg:DI 149 [ D.5345 ]) 4))) -1 (nil))

(insn 158 157 159 15 arch/arm/vfp/vfp.h:89 (set (reg:SI 218)
        (mult:SI (subreg:SI (reg:DI 149 [ D.5345 ]) 0)
            (subreg:SI (reg:DI 150 [ D.5343 ]) 4))) -1 (nil))

(insn 159 158 160 15 arch/arm/vfp/vfp.h:89 (set (reg:SI 217)
        (plus:SI (reg:SI 217)
            (reg:SI 218))) -1 (nil))

(insn 160 159 161 15 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 146 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 149 [ D.5345 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 150 [ D.5343 ]) 0)))) -1 (nil))

(insn 161 160 162 15 arch/arm/vfp/vfp.h:89 (set (reg:SI 217)
        (plus:SI (reg:SI 217)
            (subreg:SI (reg/v:DI 146 [ rh ]) 4))) -1 (nil))

(insn 162 161 163 15 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 146 [ rh ]) 4)
        (reg:SI 217)) -1 (nil))

(insn 163 162 164 15 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 146 [ rh ])
        (reg/v:DI 146 [ rh ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 149 [ D.5345 ])
            (reg:DI 150 [ D.5343 ]))
        (nil)))

(insn 164 163 165 15 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 4))) -1 (nil))

(jump_insn 165 164 230 15 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 22 16)

;; Succ edge  22 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 230 165 166 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 166 230 167 16 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 4))) -1 (nil))

(jump_insn 167 166 231 16 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 174)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 16 -> ( 20 17)

;; Succ edge  20 [71.0%] 
;; Succ edge  17 [29.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [29.0%]  (fallthru)
(note 231 167 168 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 168 231 169 17 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 0))) -1 (nil))

(jump_insn 169 168 232 17 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 22 18)

;; Succ edge  22 [50.0%] 
;; Succ edge  18 [50.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [50.0%]  (fallthru)
(note 232 169 170 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 170 232 171 18 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.253 ]) 0))) -1 (nil))

(jump_insn 171 170 233 18 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 174)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 18 -> ( 20 19)

;; Succ edge  20 [71.0%] 
;; Succ edge  19 [29.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [29.0%]  (fallthru)
(note 233 171 172 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(jump_insn 172 233 173 19 arch/arm/vfp/vfp.h:90 (set (pc)
        (label_ref 174)) -1 (nil))
;; End of basic block 19 -> ( 20)

;; Succ edge  20 [100.0%] 

(barrier 173 172 174)

;; Start of basic block ( 16 18 19) -> 20
;; Pred edge  16 [71.0%] 
;; Pred edge  18 [71.0%] 
;; Pred edge  19 [100.0%] 
(code_label 174 173 234 20 34 "" [3 uses])

(note 234 174 175 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 20 -> ( 21)

;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [100.0%]  (fallthru)
(note 175 234 176 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 176 175 177 21 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 148 [ iftmp.83 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 177 176 178 21 arch/arm/vfp/vfp.h:90 discrim 2 (set (pc)
        (label_ref 182)) -1 (nil))
;; End of basic block 21 -> ( 23)

;; Succ edge  23 [100.0%] 

(barrier 178 177 179)

;; Start of basic block ( 15 17) -> 22
;; Pred edge  15 [50.0%] 
;; Pred edge  17 [50.0%] 
(code_label 179 178 180 22 33 "" [2 uses])

(note 180 179 181 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 22 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 148 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) -1 (nil))
;; End of basic block 22 -> ( 23)

;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 22 21) -> 23
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%] 
(code_label 182 181 183 23 35 "" [1 uses])

(note 183 182 184 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 185 23 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.255 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 137 [ rma.253 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 185 184 186 23 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.255 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 186 185 187 23 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 134 [ rl.256 ])
                (plus:DI (reg/v:DI 135 [ rma.255 ])
                    (reg/v:DI 143 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 187 186 188 23 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 220) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 137 [ rma.253 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 188 187 189 23 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 220) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 189 188 190 23 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 147 [ D.5348 ])
                (plus:DI (reg:DI 220)
                    (reg/v:DI 146 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 190 189 191 23 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 221)
        (const_int 0 [0x0])) -1 (nil))

(insn 191 190 192 23 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 4))) -1 (nil))

(jump_insn 192 191 235 23 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 23 -> ( 28 24)

;; Succ edge  28 [50.0%] 
;; Succ edge  24 [50.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [50.0%]  (fallthru)
(note 235 192 193 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 193 235 194 24 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 4))) -1 (nil))

(jump_insn 194 193 236 24 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 24 -> ( 29 25)

;; Succ edge  29 [71.0%] 
;; Succ edge  25 [29.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [29.0%]  (fallthru)
(note 236 194 195 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 195 236 196 25 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 0))) -1 (nil))

(jump_insn 196 195 237 25 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 25 -> ( 28 26)

;; Succ edge  28 [50.0%] 
;; Succ edge  26 [50.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; Pred edge  25 [50.0%]  (fallthru)
(note 237 196 197 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 197 237 198 26 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.255 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 0))) -1 (nil))

(jump_insn 198 197 238 26 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 203)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 26 -> ( 29 27)

;; Succ edge  29 [71.0%] 
;; Succ edge  27 [29.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [29.0%]  (fallthru)
(note 238 198 199 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(jump_insn 199 238 200 27 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (label_ref 203)) -1 (nil))
;; End of basic block 27 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 200 199 201)

;; Start of basic block ( 23 25) -> 28
;; Pred edge  23 [50.0%] 
;; Pred edge  25 [50.0%] 
(code_label 201 200 239 28 37 "" [2 uses])

(note 239 201 202 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 202 239 203 28 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 221)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 28 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 24 26 27 28) -> 29
;; Pred edge  24 [71.0%] 
;; Pred edge  26 [71.0%] 
;; Pred edge  27 [100.0%] 
;; Pred edge  28 [100.0%]  (fallthru)
(code_label 203 202 240 29 36 "" [3 uses])

(note 240 203 204 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 204 240 205 29 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 136 [ rh.254 ])
                (plus:DI (reg:DI 147 [ D.5348 ])
                    (reg:DI 221)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 205 204 206 29 arch/arm/vfp/vfpdouble.c:841 (parallel [
            (set (reg:DI 222)
                (plus:DI (reg/v:DI 136 [ rh.254 ])
                    (reg:DI 148 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 206 205 207 29 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 223)
        (const_int 0 [0x0])) -1 (nil))

(insn 207 206 208 29 arch/arm/vfp/vfpdouble.c:841 (set (reg:SI 224)
        (subreg:SI (reg/v:DI 134 [ rl.256 ]) 0)) -1 (nil))

(insn 208 207 209 29 arch/arm/vfp/vfpdouble.c:841 (set (reg:SI 224)
        (ior:SI (reg:SI 224)
            (subreg:SI (reg/v:DI 134 [ rl.256 ]) 4))) -1 (nil))

(insn 209 208 210 29 arch/arm/vfp/vfpdouble.c:841 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 210 209 241 29 arch/arm/vfp/vfpdouble.c:841 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 212)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 29 -> ( 31 30)

;; Succ edge  31 [50.0%] 
;; Succ edge  30 [50.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [50.0%]  (fallthru)
(note 241 210 211 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 211 241 212 30 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 223)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 30 -> ( 31)

;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 29 30) -> 31
;; Pred edge  29 [50.0%] 
;; Pred edge  30 [100.0%]  (fallthru)
(code_label 212 211 242 31 38 "" [1 uses])

(note 242 212 213 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 213 242 214 31 arch/arm/vfp/vfpdouble.c:841 (set (reg:DI 225)
        (ior:DI (reg:DI 222)
            (reg:DI 223))) -1 (nil))

(insn 214 213 215 31 arch/arm/vfp/vfpdouble.c:841 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 155 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 225)) -1 (nil))

(insn 215 214 216 31 arch/arm/vfp/vfpdouble.c:844 (set (reg:SI 153 [ D.4793 ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 31 -> ( 32)

;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 31 11 12 14) -> 32
;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  14 [100.0%] 
(code_label 216 215 217 32 31 "" [3 uses])

(note 217 216 218 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 218 217 219 32 arch/arm/vfp/vfpdouble.c:845 (set (reg:SI 154 [ <result> ])
        (reg:SI 153 [ D.4793 ])) -1 (nil))

(jump_insn 219 218 220 32 arch/arm/vfp/vfpdouble.c:845 (set (pc)
        (label_ref 221)) -1 (nil))
;; End of basic block 32 -> ( 34)

;; Succ edge  34 [100.0%] 

(barrier 220 219 229)

;; Start of basic block () -> 33
(note 229 220 223 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 223 229 224 33 arch/arm/vfp/vfpdouble.c:845 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 224 223 225 33 arch/arm/vfp/vfpdouble.c:845 (clobber (reg:SI 154 [ <result> ])) -1 (nil))

(jump_insn 225 224 226 33 arch/arm/vfp/vfpdouble.c:845 (set (pc)
        (label_ref 227)) -1 (nil))
;; End of basic block 33 -> ( 35)

;; Succ edge  35 [100.0%] 

(barrier 226 225 221)

;; Start of basic block ( 32) -> 34
;; Pred edge  32 [100.0%] 
(code_label 221 226 243 34 25 "" [1 uses])

(note 243 221 222 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 222 243 227 34 arch/arm/vfp/vfpdouble.c:845 (set (reg/i:SI 0 r0)
        (reg:SI 154 [ <result> ])) -1 (nil))
;; End of basic block 34 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 33 34) -> 35
;; Pred edge  33 [100.0%] 
;; Pred edge  34 [100.0%]  (fallthru)
(code_label 227 222 244 35 39 "" [1 uses])

(note 244 227 228 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 228 244 0 35 arch/arm/vfp/vfpdouble.c:845 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 35 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_cpdo (vfp_double_cpdo)[0:184]


;; Generating RTL for gimple basic block 2

;; op = inst & 11534400;

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:1127 (set (reg:SI 157)
        (const_int 11534400 [0xb00040])) -1 (nil))

(insn 10 9 0 arch/arm/vfp/vfpdouble.c:1127 (set (reg/v:SI 145 [ op ])
        (and:SI (reg/v:SI 155 [ inst ])
            (reg:SI 157))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 155 [ inst ])
            (const_int 11534400 [0xb00040]))
        (nil)))

;; D.5133 = inst & 983040;

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 153 [ D.5133 ])
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 983040 [0xf0000]))) -1 (nil))

;; D.5135 = inst & 128;

(insn 12 11 0 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 152 [ D.5135 ])
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 128 [0x80]))) -1 (nil))

;; if (fpscr & 3145728 == 3145728)

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:1135 (set (reg:SI 158)
        (and:SI (reg/v:SI 156 [ fpscr ])
            (const_int 3145728 [0x300000]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpdouble.c:1135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 3145728 [0x300000]))) -1 (nil))

(jump_insn 15 14 0 arch/arm/vfp/vfpdouble.c:1135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 3

;; vecstride = 1;

(insn 17 16 0 arch/arm/vfp/vfpdouble.c:1135 discrim 2 (set (reg/v:SI 138 [ vecstride ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 20 19 21 44 "" [0 uses])

(note 21 20 0 NOTE_INSN_BASIC_BLOCK)

;; vecstride = 2;

(insn 22 21 0 arch/arm/vfp/vfpdouble.c:1135 discrim 1 (set (reg/v:SI 138 [ vecstride ])
        (const_int 2 [0x2])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 23 22 24 45 "" [0 uses])

(note 24 23 0 NOTE_INSN_BASIC_BLOCK)

;; if (op == 11534400)

(insn 25 24 26 arch/arm/vfp/vfpdouble.c:1137 (set (reg:SI 159)
        (const_int 11534400 [0xb00040])) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfpdouble.c:1137 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ op ])
            (reg:SI 159))) -1 (nil))

(jump_insn 27 26 0 arch/arm/vfp/vfpdouble.c:1137 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 6

;; fop = &fops_ext + (D.5135 >> 7 | D.5133 >> 15) * 8;

(insn 29 28 30 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 161)
        (plus:SI (reg/f:SI 160)
            (const_int 16 [0x10]))) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 162)
        (lshiftrt:SI (reg:SI 152 [ D.5135 ])
            (const_int 7 [0x7]))) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 153 [ D.5133 ])
            (const_int 15 [0xf]))) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 164)
        (ior:SI (reg:SI 162)
            (reg:SI 163))) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 165)
        (ashift:SI (reg:SI 164)
            (const_int 3 [0x3]))) -1 (nil))

(insn 35 34 0 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg/v/f:SI 137 [ fop ])
        (plus:SI (reg:SI 161)
            (reg:SI 165))) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 38 37 39 46 "" [0 uses])

(note 39 38 0 NOTE_INSN_BASIC_BLOCK)

;; fop = &fops + ((op & 64) >> 4 | (op & 11534336) >> 20) * 8;

(insn 40 39 41 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 41 40 42 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 167)
        (plus:SI (reg/f:SI 166)
            (const_int 272 [0x110]))) -1 (nil))

(insn 42 41 43 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 168)
        (and:SI (reg/v:SI 145 [ op ])
            (const_int 64 [0x40]))) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 169)
        (lshiftrt:SI (reg:SI 168)
            (const_int 4 [0x4]))) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 170)
        (and:SI (reg/v:SI 145 [ op ])
            (const_int 11534336 [0xb00000]))) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 20 [0x14]))) -1 (nil))

(insn 46 45 47 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 172)
        (ior:SI (reg:SI 169)
            (reg:SI 171))) -1 (nil))

(insn 47 46 48 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 173)
        (ashift:SI (reg:SI 172)
            (const_int 3 [0x3]))) -1 (nil))

(insn 48 47 0 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg/v/f:SI 137 [ fop ])
        (plus:SI (reg:SI 167)
            (reg:SI 173))) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 49 48 50 47 "" [0 uses])

(note 50 49 0 NOTE_INSN_BASIC_BLOCK)

;; D.5156 = fop->flags;

(insn 51 50 0 arch/arm/vfp/vfpdouble.c:1143 (set (reg:SI 151 [ D.5156 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ fop ])
                (const_int 4 [0x4])) [0 <variable>.flags+0 S4 A32])) -1 (nil))

;; if (D.5156 & 2 != 0)

(insn 52 51 53 arch/arm/vfp/vfpdouble.c:1143 (set (reg:SI 174)
        (and:SI (reg:SI 151 [ D.5156 ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 53 52 54 arch/arm/vfp/vfpdouble.c:1143 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 0 arch/arm/vfp/vfpdouble.c:1143 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 9

;; dest = (inst & 4194304) >> 22 | (inst & 61440) >> 11;

(insn 56 55 57 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 175)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 176)
        (lshiftrt:SI (reg:SI 175)
            (const_int 22 [0x16]))) -1 (nil))

(insn 58 57 59 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 177)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 61440 [0xf000]))) -1 (nil))

(insn 59 58 60 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 178)
        (lshiftrt:SI (reg:SI 177)
            (const_int 11 [0xb]))) -1 (nil))

(insn 60 59 0 arch/arm/vfp/vfpdouble.c:1144 (set (reg/v:SI 143 [ dest ])
        (ior:SI (reg:SI 176)
            (reg:SI 178))) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 63 62 64 48 "" [0 uses])

(note 64 63 0 NOTE_INSN_BASIC_BLOCK)

;; dest = (inst & 4194304) >> 18 | (inst & 61440) >> 12;

(insn 65 64 66 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 179)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 66 65 67 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 180)
        (lshiftrt:SI (reg:SI 179)
            (const_int 18 [0x12]))) -1 (nil))

(insn 67 66 68 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 181)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 61440 [0xf000]))) -1 (nil))

(insn 68 67 69 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 182)
        (lshiftrt:SI (reg:SI 181)
            (const_int 12 [0xc]))) -1 (nil))

(insn 69 68 0 arch/arm/vfp/vfpdouble.c:1146 (set (reg/v:SI 143 [ dest ])
        (ior:SI (reg:SI 180)
            (reg:SI 182))) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 70 69 71 49 "" [0 uses])

(note 71 70 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5156 & 4 != 0)

(insn 72 71 73 arch/arm/vfp/vfpdouble.c:1151 (set (reg:SI 183)
        (and:SI (reg:SI 151 [ D.5156 ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 73 72 74 arch/arm/vfp/vfpdouble.c:1151 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 74 73 0 arch/arm/vfp/vfpdouble.c:1151 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 12

;; dm = (inst & 32) >> 5 | (inst & 15) << 1;

(insn 76 75 77 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 184)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 77 76 78 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 185)
        (lshiftrt:SI (reg:SI 184)
            (const_int 5 [0x5]))) -1 (nil))

(insn 78 77 79 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 186)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 15 [0xf]))) -1 (nil))

(insn 79 78 80 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 187)
        (ashift:SI (reg:SI 186)
            (const_int 1 [0x1]))) -1 (nil))

(insn 80 79 0 arch/arm/vfp/vfpdouble.c:1152 (set (reg/v:SI 141 [ dm ])
        (ior:SI (reg:SI 185)
            (reg:SI 187))) -1 (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 83 82 84 50 "" [0 uses])

(note 84 83 0 NOTE_INSN_BASIC_BLOCK)

;; dm = (inst & 32) >> 1 | inst & 15;

(insn 85 84 86 arch/arm/vfp/vfpdouble.c:1154 (set (reg:SI 188)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 86 85 87 arch/arm/vfp/vfpdouble.c:1154 (set (reg:SI 189)
        (lshiftrt:SI (reg:SI 188)
            (const_int 1 [0x1]))) -1 (nil))

(insn 87 86 88 arch/arm/vfp/vfpdouble.c:1154 (set (reg:SI 190)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 15 [0xf]))) -1 (nil))

(insn 88 87 0 arch/arm/vfp/vfpdouble.c:1154 (set (reg/v:SI 141 [ dm ])
        (ior:SI (reg:SI 189)
            (reg:SI 190))) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 89 88 90 51 "" [0 uses])

(note 90 89 0 NOTE_INSN_BASIC_BLOCK)

;; if ((int) D.5156 & 1 != 0)

(insn 91 90 92 arch/arm/vfp/vfpdouble.c:1160 (set (reg:SI 191)
        (and:SI (reg:SI 151 [ D.5156 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfpdouble.c:1160 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 93 92 0 arch/arm/vfp/vfpdouble.c:1160 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 15

;; if (dest & 12 == 0)

(insn 95 94 96 arch/arm/vfp/vfpdouble.c:1160 discrim 2 (set (reg:SI 192)
        (and:SI (reg/v:SI 143 [ dest ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfpdouble.c:1160 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 97 96 0 arch/arm/vfp/vfpdouble.c:1160 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 16

;; veclen = fpscr & 458752;

(insn 99 98 0 arch/arm/vfp/vfpdouble.c:1163 (set (reg/v:SI 139 [ veclen ])
        (and:SI (reg/v:SI 156 [ fpscr ])
            (const_int 458752 [0x70000]))) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 102 101 103 52 "" [0 uses])

(note 103 102 0 NOTE_INSN_BASIC_BLOCK)

;; veclen = 0;

(insn 104 103 0 arch/arm/vfp/vfpdouble.c:1161 (set (reg/v:SI 139 [ veclen ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 105 104 106 53 "" [0 uses])

(note 106 105 0 NOTE_INSN_BASIC_BLOCK)

;; if (fop->fn == 0B)

(insn 107 106 108 arch/arm/vfp/vfpdouble.c:1168 (set (reg:SI 193)
        (mem/s/f/j:SI (reg/v/f:SI 137 [ fop ]) [0 <variable>.fn+0 S4 A32])) -1 (nil))

(insn 108 107 109 arch/arm/vfp/vfpdouble.c:1168 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 109 108 0 arch/arm/vfp/vfpdouble.c:1168 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))

;; Generating RTL for gimple basic block 19

;; exceptions = 4294967295;

(insn 111 110 0 arch/arm/vfp/vfpdouble.c:1203 (set (reg/v:SI 144 [ exceptions ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 114 113 115 54 "" [0 uses])

(note 115 114 0 NOTE_INSN_BASIC_BLOCK)

;; dn = D.5135 >> 3 | D.5133 >> 16;

(insn 116 115 117 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 194)
        (lshiftrt:SI (reg:SI 152 [ D.5135 ])
            (const_int 3 [0x3]))) -1 (nil))

(insn 117 116 118 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 195)
        (lshiftrt:SI (reg:SI 153 [ D.5133 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 118 117 0 arch/arm/vfp/vfpdouble.c:1130 (set (reg/v:SI 142 [ dn ])
        (ior:SI (reg:SI 194)
            (reg:SI 195))) -1 (nil))

;; vecitr = 0;

(insn 119 118 0 arch/arm/vfp/vfpdouble.c:1130 (set (reg/v:SI 140 [ vecitr ])
        (const_int 0 [0x0])) -1 (nil))

;; exceptions = 0;

(insn 120 119 0 arch/arm/vfp/vfpdouble.c:1130 (set (reg/v:SI 144 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 21

;; except = fop->fn ((int) dest, (int) dn, (int) dm, fpscr);

(insn 122 121 123 arch/arm/vfp/vfpdouble.c:1185 (set (reg/f:SI 196)
        (mem/s/f/j:SI (reg/v/f:SI 137 [ fop ]) [0 <variable>.fn+0 S4 A32])) -1 (nil))

(insn 123 122 124 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dest ])) -1 (nil))

(insn 124 123 125 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 1 r1)
        (reg/v:SI 142 [ dn ])) -1 (nil))

(insn 125 124 126 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ dm ])) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 3 r3)
        (reg/v:SI 156 [ fpscr ])) -1 (nil))

(call_insn 127 126 128 arch/arm/vfp/vfpdouble.c:1185 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 196) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 128 127 0 arch/arm/vfp/vfpdouble.c:1185 (set (reg/v:SI 136 [ except ])
        (reg:SI 0 r0)) -1 (nil))

;; exceptions = exceptions | except;

(insn 129 128 0 arch/arm/vfp/vfpdouble.c:1189 (set (reg/v:SI 144 [ exceptions ])
        (ior:SI (reg/v:SI 144 [ exceptions ])
            (reg/v:SI 136 [ except ]))) -1 (nil))

;; temp.297 = dest & 12;

(insn 130 129 0 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 135 [ temp.297 ])
        (and:SI (reg/v:SI 143 [ dest ])
            (const_int 12 [0xc]))) -1 (nil))

;; D.5203 = (dest & 3) + vecstride & 3;

(insn 131 130 132 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 197)
        (and:SI (reg/v:SI 143 [ dest ])
            (const_int 3 [0x3]))) -1 (nil))

(insn 132 131 133 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 198)
        (plus:SI (reg:SI 197)
            (reg/v:SI 138 [ vecstride ]))) -1 (nil))

(insn 133 132 0 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 150 [ D.5203 ])
        (and:SI (reg:SI 198)
            (const_int 3 [0x3]))) -1 (nil))

;; dest = D.5203 + temp.297;

(insn 134 133 0 arch/arm/vfp/vfpdouble.c:1195 (set (reg/v:SI 143 [ dest ])
        (plus:SI (reg:SI 150 [ D.5203 ])
            (reg:SI 135 [ temp.297 ]))) -1 (nil))

;; D.5204 = dn & 12;

(insn 135 134 0 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 149 [ D.5204 ])
        (and:SI (reg/v:SI 142 [ dn ])
            (const_int 12 [0xc]))) -1 (nil))

;; D.5207 = (dn & 3) + vecstride & 3;

(insn 136 135 137 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 199)
        (and:SI (reg/v:SI 142 [ dn ])
            (const_int 3 [0x3]))) -1 (nil))

(insn 137 136 138 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 200)
        (plus:SI (reg:SI 199)
            (reg/v:SI 138 [ vecstride ]))) -1 (nil))

(insn 138 137 0 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 148 [ D.5207 ])
        (and:SI (reg:SI 200)
            (const_int 3 [0x3]))) -1 (nil))

;; dn = D.5207 + D.5204;

(insn 139 138 0 arch/arm/vfp/vfpdouble.c:1196 (set (reg/v:SI 142 [ dn ])
        (plus:SI (reg:SI 148 [ D.5207 ])
            (reg:SI 149 [ D.5204 ]))) -1 (nil))

;; D.5208 = dm & 12;

(insn 140 139 0 arch/arm/vfp/vfpdouble.c:1197 (set (reg:SI 147 [ D.5208 ])
        (and:SI (reg/v:SI 141 [ dm ])
            (const_int 12 [0xc]))) -1 (nil))

;; if (D.5208 != 0)

(insn 141 140 142 arch/arm/vfp/vfpdouble.c:1197 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.5208 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 142 141 0 arch/arm/vfp/vfpdouble.c:1197 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 22

;; D.5213 = (dm & 3) + vecstride & 3;

(insn 144 143 145 arch/arm/vfp/vfpdouble.c:1198 (set (reg:SI 201)
        (and:SI (reg/v:SI 141 [ dm ])
            (const_int 3 [0x3]))) -1 (nil))

(insn 145 144 146 arch/arm/vfp/vfpdouble.c:1198 (set (reg:SI 202)
        (plus:SI (reg:SI 201)
            (reg/v:SI 138 [ vecstride ]))) -1 (nil))

(insn 146 145 0 arch/arm/vfp/vfpdouble.c:1198 (set (reg:SI 146 [ D.5213 ])
        (and:SI (reg:SI 202)
            (const_int 3 [0x3]))) -1 (nil))

;; dm = D.5213 + D.5208;

(insn 147 146 0 arch/arm/vfp/vfpdouble.c:1198 (set (reg/v:SI 141 [ dm ])
        (plus:SI (reg:SI 146 [ D.5213 ])
            (reg:SI 147 [ D.5208 ]))) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 148 147 149 56 "" [0 uses])

(note 149 148 0 NOTE_INSN_BASIC_BLOCK)

;; vecitr = vecitr + 65536;

(insn 150 149 0 arch/arm/vfp/vfpdouble.c:1171 (set (reg/v:SI 140 [ vecitr ])
        (plus:SI (reg/v:SI 140 [ vecitr ])
            (const_int 65536 [0x10000]))) -1 (nil))

;; if (vecitr <= veclen)

(insn 152 150 153 arch/arm/vfp/vfpdouble.c:1171 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ vecitr ])
            (reg/v:SI 139 [ veclen ]))) -1 (nil))

(jump_insn 153 152 0 arch/arm/vfp/vfpdouble.c:1171 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9011 [0x2333])
        (nil)))

;; Generating RTL for gimple basic block 24

;; 

(code_label 154 153 155 55 "" [0 uses])

(note 155 154 0 NOTE_INSN_BASIC_BLOCK)

;; return exceptions;

(insn 156 155 157 arch/arm/vfp/vfpdouble.c:1204 (set (reg:SI 154 [ <result> ])
        (reg/v:SI 144 [ exceptions ])) -1 (nil))

(jump_insn 157 156 158 arch/arm/vfp/vfpdouble.c:1204 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 158 157 0)


;;
;; Full RTL generated for this function:
;;
(note 3 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 3 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 7 5 2 arch/arm/vfp/vfpdouble.c:1126 (set (reg/v:SI 155 [ inst ])
        (reg:SI 0 r0 [ inst ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:1126 (set (reg/v:SI 156 [ fpscr ])
        (reg:SI 1 r1 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:1127 (set (reg:SI 157)
        (const_int 11534400 [0xb00040])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:1127 (set (reg/v:SI 145 [ op ])
        (and:SI (reg/v:SI 155 [ inst ])
            (reg:SI 157))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 155 [ inst ])
            (const_int 11534400 [0xb00040]))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 153 [ D.5133 ])
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 983040 [0xf0000]))) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 152 [ D.5135 ])
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:1135 (set (reg:SI 158)
        (and:SI (reg/v:SI 156 [ fpscr ])
            (const_int 3145728 [0x300000]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:1135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 3145728 [0x300000]))) -1 (nil))

(jump_insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:1135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [28.0%] 
;; Succ edge  4 [72.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [72.0%]  (fallthru)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 arch/arm/vfp/vfpdouble.c:1135 discrim 2 (set (reg/v:SI 138 [ vecstride ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 18 17 19 4 arch/arm/vfp/vfpdouble.c:1135 discrim 2 (set (pc)
        (label_ref 23)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 19 18 20)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [28.0%] 
(code_label 20 19 21 5 44 "" [1 uses])

(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 5 arch/arm/vfp/vfpdouble.c:1135 discrim 1 (set (reg/v:SI 138 [ vecstride ])
        (const_int 2 [0x2])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 23 22 24 6 45 "" [1 uses])

(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 6 arch/arm/vfp/vfpdouble.c:1137 (set (reg:SI 159)
        (const_int 11534400 [0xb00040])) -1 (nil))

(insn 26 25 27 6 arch/arm/vfp/vfpdouble.c:1137 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ op ])
            (reg:SI 159))) -1 (nil))

(jump_insn 27 26 28 6 arch/arm/vfp/vfpdouble.c:1137 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  8 [72.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [28.0%]  (fallthru)
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 30 29 31 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 161)
        (plus:SI (reg/f:SI 160)
            (const_int 16 [0x10]))) -1 (nil))

(insn 31 30 32 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 162)
        (lshiftrt:SI (reg:SI 152 [ D.5135 ])
            (const_int 7 [0x7]))) -1 (nil))

(insn 32 31 33 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 163)
        (lshiftrt:SI (reg:SI 153 [ D.5133 ])
            (const_int 15 [0xf]))) -1 (nil))

(insn 33 32 34 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 164)
        (ior:SI (reg:SI 162)
            (reg:SI 163))) -1 (nil))

(insn 34 33 35 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg:SI 165)
        (ashift:SI (reg:SI 164)
            (const_int 3 [0x3]))) -1 (nil))

(insn 35 34 36 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (reg/v/f:SI 137 [ fop ])
        (plus:SI (reg:SI 161)
            (reg:SI 165))) -1 (nil))

(jump_insn 36 35 37 7 arch/arm/vfp/vfpdouble.c:1137 discrim 1 (set (pc)
        (label_ref 49)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 37 36 38)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [72.0%] 
(code_label 38 37 39 8 46 "" [1 uses])

(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 41 40 42 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 167)
        (plus:SI (reg/f:SI 166)
            (const_int 272 [0x110]))) -1 (nil))

(insn 42 41 43 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 168)
        (and:SI (reg/v:SI 145 [ op ])
            (const_int 64 [0x40]))) -1 (nil))

(insn 43 42 44 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 169)
        (lshiftrt:SI (reg:SI 168)
            (const_int 4 [0x4]))) -1 (nil))

(insn 44 43 45 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 170)
        (and:SI (reg/v:SI 145 [ op ])
            (const_int 11534336 [0xb00000]))) -1 (nil))

(insn 45 44 46 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 171)
        (lshiftrt:SI (reg:SI 170)
            (const_int 20 [0x14]))) -1 (nil))

(insn 46 45 47 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 172)
        (ior:SI (reg:SI 169)
            (reg:SI 171))) -1 (nil))

(insn 47 46 48 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg:SI 173)
        (ashift:SI (reg:SI 172)
            (const_int 3 [0x3]))) -1 (nil))

(insn 48 47 49 8 arch/arm/vfp/vfpdouble.c:1137 discrim 2 (set (reg/v/f:SI 137 [ fop ])
        (plus:SI (reg:SI 167)
            (reg:SI 173))) -1 (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 49 48 50 9 47 "" [1 uses])

(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 9 arch/arm/vfp/vfpdouble.c:1143 (set (reg:SI 151 [ D.5156 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ fop ])
                (const_int 4 [0x4])) [0 <variable>.flags+0 S4 A32])) -1 (nil))

(insn 52 51 53 9 arch/arm/vfp/vfpdouble.c:1143 (set (reg:SI 174)
        (and:SI (reg:SI 151 [ D.5156 ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 53 52 54 9 arch/arm/vfp/vfpdouble.c:1143 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 55 9 arch/arm/vfp/vfpdouble.c:1143 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 10 11)

;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 55 54 56 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 10 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 175)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 57 56 58 10 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 176)
        (lshiftrt:SI (reg:SI 175)
            (const_int 22 [0x16]))) -1 (nil))

(insn 58 57 59 10 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 177)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 61440 [0xf000]))) -1 (nil))

(insn 59 58 60 10 arch/arm/vfp/vfpdouble.c:1144 (set (reg:SI 178)
        (lshiftrt:SI (reg:SI 177)
            (const_int 11 [0xb]))) -1 (nil))

(insn 60 59 61 10 arch/arm/vfp/vfpdouble.c:1144 (set (reg/v:SI 143 [ dest ])
        (ior:SI (reg:SI 176)
            (reg:SI 178))) -1 (nil))

(jump_insn 61 60 62 10 arch/arm/vfp/vfpdouble.c:1144 (set (pc)
        (label_ref 70)) -1 (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 62 61 63)

;; Start of basic block ( 9) -> 11
;; Pred edge  9 [50.0%] 
(code_label 63 62 64 11 48 "" [1 uses])

(note 64 63 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 11 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 179)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 66 65 67 11 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 180)
        (lshiftrt:SI (reg:SI 179)
            (const_int 18 [0x12]))) -1 (nil))

(insn 67 66 68 11 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 181)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 61440 [0xf000]))) -1 (nil))

(insn 68 67 69 11 arch/arm/vfp/vfpdouble.c:1146 (set (reg:SI 182)
        (lshiftrt:SI (reg:SI 181)
            (const_int 12 [0xc]))) -1 (nil))

(insn 69 68 70 11 arch/arm/vfp/vfpdouble.c:1146 (set (reg/v:SI 143 [ dest ])
        (ior:SI (reg:SI 180)
            (reg:SI 182))) -1 (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [100.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 70 69 71 12 49 "" [1 uses])

(note 71 70 72 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 12 arch/arm/vfp/vfpdouble.c:1151 (set (reg:SI 183)
        (and:SI (reg:SI 151 [ D.5156 ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 73 72 74 12 arch/arm/vfp/vfpdouble.c:1151 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 74 73 75 12 arch/arm/vfp/vfpdouble.c:1151 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 13 14)

;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  14 [50.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [50.0%]  (fallthru)
(note 75 74 76 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 13 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 184)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 77 76 78 13 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 185)
        (lshiftrt:SI (reg:SI 184)
            (const_int 5 [0x5]))) -1 (nil))

(insn 78 77 79 13 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 186)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 15 [0xf]))) -1 (nil))

(insn 79 78 80 13 arch/arm/vfp/vfpdouble.c:1152 (set (reg:SI 187)
        (ashift:SI (reg:SI 186)
            (const_int 1 [0x1]))) -1 (nil))

(insn 80 79 81 13 arch/arm/vfp/vfpdouble.c:1152 (set (reg/v:SI 141 [ dm ])
        (ior:SI (reg:SI 185)
            (reg:SI 187))) -1 (nil))

(jump_insn 81 80 82 13 arch/arm/vfp/vfpdouble.c:1152 (set (pc)
        (label_ref 89)) -1 (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 82 81 83)

;; Start of basic block ( 12) -> 14
;; Pred edge  12 [50.0%] 
(code_label 83 82 84 14 50 "" [1 uses])

(note 84 83 85 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 14 arch/arm/vfp/vfpdouble.c:1154 (set (reg:SI 188)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 32 [0x20]))) -1 (nil))

(insn 86 85 87 14 arch/arm/vfp/vfpdouble.c:1154 (set (reg:SI 189)
        (lshiftrt:SI (reg:SI 188)
            (const_int 1 [0x1]))) -1 (nil))

(insn 87 86 88 14 arch/arm/vfp/vfpdouble.c:1154 (set (reg:SI 190)
        (and:SI (reg/v:SI 155 [ inst ])
            (const_int 15 [0xf]))) -1 (nil))

(insn 88 87 89 14 arch/arm/vfp/vfpdouble.c:1154 (set (reg/v:SI 141 [ dm ])
        (ior:SI (reg:SI 189)
            (reg:SI 190))) -1 (nil))
;; End of basic block 14 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 13 14) -> 15
;; Pred edge  13 [100.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 89 88 90 15 51 "" [1 uses])

(note 90 89 91 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 15 arch/arm/vfp/vfpdouble.c:1160 (set (reg:SI 191)
        (and:SI (reg:SI 151 [ D.5156 ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 92 91 93 15 arch/arm/vfp/vfpdouble.c:1160 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 191)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 93 92 94 15 arch/arm/vfp/vfpdouble.c:1160 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 18 16)

;; Succ edge  18 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 94 93 95 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 16 arch/arm/vfp/vfpdouble.c:1160 discrim 2 (set (reg:SI 192)
        (and:SI (reg/v:SI 143 [ dest ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 96 95 97 16 arch/arm/vfp/vfpdouble.c:1160 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 97 96 98 16 arch/arm/vfp/vfpdouble.c:1160 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 18 17)

;; Succ edge  18 [50.0%] 
;; Succ edge  17 [50.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 98 97 99 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 17 arch/arm/vfp/vfpdouble.c:1163 (set (reg/v:SI 139 [ veclen ])
        (and:SI (reg/v:SI 156 [ fpscr ])
            (const_int 458752 [0x70000]))) -1 (nil))

(jump_insn 100 99 101 17 arch/arm/vfp/vfpdouble.c:1163 (set (pc)
        (label_ref 105)) -1 (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%] 

(barrier 101 100 102)

;; Start of basic block ( 16 15) -> 18
;; Pred edge  16 [50.0%] 
;; Pred edge  15 [50.0%] 
(code_label 102 101 103 18 52 "" [2 uses])

(note 103 102 104 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 18 arch/arm/vfp/vfpdouble.c:1161 (set (reg/v:SI 139 [ veclen ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 18 17) -> 19
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%] 
(code_label 105 104 106 19 53 "" [1 uses])

(note 106 105 107 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 19 arch/arm/vfp/vfpdouble.c:1168 (set (reg:SI 193)
        (mem/s/f/j:SI (reg/v/f:SI 137 [ fop ]) [0 <variable>.fn+0 S4 A32])) -1 (nil))

(insn 108 107 109 19 arch/arm/vfp/vfpdouble.c:1168 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 109 108 110 19 arch/arm/vfp/vfpdouble.c:1168 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 114)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [10.1%]  (fallthru)
;; Succ edge  21 [89.9%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [10.1%]  (fallthru)
(note 110 109 111 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 20 arch/arm/vfp/vfpdouble.c:1203 (set (reg/v:SI 144 [ exceptions ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 112 111 113 20 arch/arm/vfp/vfpdouble.c:1203 (set (pc)
        (label_ref 154)) -1 (nil))
;; End of basic block 20 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 113 112 114)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [89.9%] 
(code_label 114 113 115 21 54 "" [1 uses])

(note 115 114 116 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 21 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 194)
        (lshiftrt:SI (reg:SI 152 [ D.5135 ])
            (const_int 3 [0x3]))) -1 (nil))

(insn 117 116 118 21 arch/arm/vfp/vfpdouble.c:1130 (set (reg:SI 195)
        (lshiftrt:SI (reg:SI 153 [ D.5133 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 118 117 119 21 arch/arm/vfp/vfpdouble.c:1130 (set (reg/v:SI 142 [ dn ])
        (ior:SI (reg:SI 194)
            (reg:SI 195))) -1 (nil))

(insn 119 118 120 21 arch/arm/vfp/vfpdouble.c:1130 (set (reg/v:SI 140 [ vecitr ])
        (const_int 0 [0x0])) -1 (nil))

(insn 120 119 151 21 arch/arm/vfp/vfpdouble.c:1130 (set (reg/v:SI 144 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 24) -> 22
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  24 [90.1%]  (dfs_back)
(code_label 151 120 121 22 57 "" [1 uses])

(note 121 151 122 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 22 arch/arm/vfp/vfpdouble.c:1185 (set (reg/f:SI 196)
        (mem/s/f/j:SI (reg/v/f:SI 137 [ fop ]) [0 <variable>.fn+0 S4 A32])) -1 (nil))

(insn 123 122 124 22 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dest ])) -1 (nil))

(insn 124 123 125 22 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 1 r1)
        (reg/v:SI 142 [ dn ])) -1 (nil))

(insn 125 124 126 22 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ dm ])) -1 (nil))

(insn 126 125 127 22 arch/arm/vfp/vfpdouble.c:1185 (set (reg:SI 3 r3)
        (reg/v:SI 156 [ fpscr ])) -1 (nil))

(call_insn 127 126 128 22 arch/arm/vfp/vfpdouble.c:1185 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 196) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 128 127 129 22 arch/arm/vfp/vfpdouble.c:1185 (set (reg/v:SI 136 [ except ])
        (reg:SI 0 r0)) -1 (nil))

(insn 129 128 130 22 arch/arm/vfp/vfpdouble.c:1189 (set (reg/v:SI 144 [ exceptions ])
        (ior:SI (reg/v:SI 144 [ exceptions ])
            (reg/v:SI 136 [ except ]))) -1 (nil))

(insn 130 129 131 22 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 135 [ temp.297 ])
        (and:SI (reg/v:SI 143 [ dest ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 131 130 132 22 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 197)
        (and:SI (reg/v:SI 143 [ dest ])
            (const_int 3 [0x3]))) -1 (nil))

(insn 132 131 133 22 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 198)
        (plus:SI (reg:SI 197)
            (reg/v:SI 138 [ vecstride ]))) -1 (nil))

(insn 133 132 134 22 arch/arm/vfp/vfpdouble.c:1195 (set (reg:SI 150 [ D.5203 ])
        (and:SI (reg:SI 198)
            (const_int 3 [0x3]))) -1 (nil))

(insn 134 133 135 22 arch/arm/vfp/vfpdouble.c:1195 (set (reg/v:SI 143 [ dest ])
        (plus:SI (reg:SI 150 [ D.5203 ])
            (reg:SI 135 [ temp.297 ]))) -1 (nil))

(insn 135 134 136 22 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 149 [ D.5204 ])
        (and:SI (reg/v:SI 142 [ dn ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 136 135 137 22 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 199)
        (and:SI (reg/v:SI 142 [ dn ])
            (const_int 3 [0x3]))) -1 (nil))

(insn 137 136 138 22 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 200)
        (plus:SI (reg:SI 199)
            (reg/v:SI 138 [ vecstride ]))) -1 (nil))

(insn 138 137 139 22 arch/arm/vfp/vfpdouble.c:1196 (set (reg:SI 148 [ D.5207 ])
        (and:SI (reg:SI 200)
            (const_int 3 [0x3]))) -1 (nil))

(insn 139 138 140 22 arch/arm/vfp/vfpdouble.c:1196 (set (reg/v:SI 142 [ dn ])
        (plus:SI (reg:SI 148 [ D.5207 ])
            (reg:SI 149 [ D.5204 ]))) -1 (nil))

(insn 140 139 141 22 arch/arm/vfp/vfpdouble.c:1197 (set (reg:SI 147 [ D.5208 ])
        (and:SI (reg/v:SI 141 [ dm ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 141 140 142 22 arch/arm/vfp/vfpdouble.c:1197 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.5208 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 142 141 143 22 arch/arm/vfp/vfpdouble.c:1197 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 148)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 23 24)

;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 143 142 144 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 23 arch/arm/vfp/vfpdouble.c:1198 (set (reg:SI 201)
        (and:SI (reg/v:SI 141 [ dm ])
            (const_int 3 [0x3]))) -1 (nil))

(insn 145 144 146 23 arch/arm/vfp/vfpdouble.c:1198 (set (reg:SI 202)
        (plus:SI (reg:SI 201)
            (reg/v:SI 138 [ vecstride ]))) -1 (nil))

(insn 146 145 147 23 arch/arm/vfp/vfpdouble.c:1198 (set (reg:SI 146 [ D.5213 ])
        (and:SI (reg:SI 202)
            (const_int 3 [0x3]))) -1 (nil))

(insn 147 146 148 23 arch/arm/vfp/vfpdouble.c:1198 (set (reg/v:SI 141 [ dm ])
        (plus:SI (reg:SI 146 [ D.5213 ])
            (reg:SI 147 [ D.5208 ]))) -1 (nil))
;; End of basic block 23 -> ( 24)

;; Succ edge  24 [100.0%]  (fallthru)

;; Start of basic block ( 22 23) -> 24
;; Pred edge  22 [50.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 148 147 149 24 56 "" [1 uses])

(note 149 148 150 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 150 149 152 24 arch/arm/vfp/vfpdouble.c:1171 (set (reg/v:SI 140 [ vecitr ])
        (plus:SI (reg/v:SI 140 [ vecitr ])
            (const_int 65536 [0x10000]))) -1 (nil))

(insn 152 150 153 24 arch/arm/vfp/vfpdouble.c:1171 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ vecitr ])
            (reg/v:SI 139 [ veclen ]))) -1 (nil))

(jump_insn 153 152 154 24 arch/arm/vfp/vfpdouble.c:1171 discrim 1 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9011 [0x2333])
        (nil)))
;; End of basic block 24 -> ( 22 25)

;; Succ edge  22 [90.1%]  (dfs_back)
;; Succ edge  25 [9.9%]  (fallthru)

;; Start of basic block ( 24 20) -> 25
;; Pred edge  24 [9.9%]  (fallthru)
;; Pred edge  20 [100.0%] 
(code_label 154 153 155 25 55 "" [1 uses])

(note 155 154 156 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 156 155 157 25 arch/arm/vfp/vfpdouble.c:1204 (set (reg:SI 154 [ <result> ])
        (reg/v:SI 144 [ exceptions ])) -1 (nil))

(jump_insn 157 156 158 25 arch/arm/vfp/vfpdouble.c:1204 (set (pc)
        (label_ref 159)) -1 (nil))
;; End of basic block 25 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 158 157 167)

;; Start of basic block () -> 26
(note 167 158 161 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 161 167 162 26 arch/arm/vfp/vfpdouble.c:1204 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 162 161 163 26 arch/arm/vfp/vfpdouble.c:1204 (clobber (reg:SI 154 [ <result> ])) -1 (nil))

(jump_insn 163 162 164 26 arch/arm/vfp/vfpdouble.c:1204 (set (pc)
        (label_ref 165)) -1 (nil))
;; End of basic block 26 -> ( 28)

;; Succ edge  28 [100.0%] 

(barrier 164 163 159)

;; Start of basic block ( 25) -> 27
;; Pred edge  25 [100.0%] 
(code_label 159 164 168 27 43 "" [1 uses])

(note 168 159 160 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 160 168 165 27 arch/arm/vfp/vfpdouble.c:1204 (set (reg/i:SI 0 r0)
        (reg:SI 154 [ <result> ])) -1 (nil))
;; End of basic block 27 -> ( 28)

;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 26 27) -> 28
;; Pred edge  26 [100.0%] 
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 165 160 169 28 58 "" [1 uses])

(note 169 165 166 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 166 169 0 28 arch/arm/vfp/vfpdouble.c:1204 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 28 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_compare (vfp_compare)[0:159]


;; Generating RTL for gimple basic block 2

;; D.4340 = vfp_get_double ((unsigned int) dm);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:363 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dm ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:363 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:363 (set (reg:DI 138 [ D.4340 ])
        (reg:DI 0 r0)) -1 (nil))

;; m = (s64) D.4340;

(insn 12 11 0 arch/arm/vfp/vfpdouble.c:363 (set (reg/v:DI 134 [ m ])
        (reg:DI 138 [ D.4340 ])) -1 (nil))
Failed to add probability note

;; if (m >> 52 & 2047 == 2047)

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:364 (set (subreg:SI (reg:DI 145) 0)
        (ashiftrt:SI (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpdouble.c:364 (set (subreg:SI (reg:DI 145) 4)
        (ashiftrt:SI (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpdouble.c:364 (set (reg:DI 147)
        (const_int 2047 [0x7ff])) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpdouble.c:364 (set (reg:DI 146)
        (and:DI (reg:DI 145)
            (reg:DI 147))) -1 (nil))

(insn 17 16 18 arch/arm/vfp/vfpdouble.c:364 (set (reg:SI 148)
        (const_int 2047 [0x7ff])) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfpdouble.c:364 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 146) 0)
            (reg:SI 148))) -1 (nil))

(jump_insn 19 18 20 arch/arm/vfp/vfpdouble.c:364 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfpdouble.c:364 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 146) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 21 20 0 arch/arm/vfp/vfpdouble.c:364 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

;; Generating RTL for gimple basic block 3

;; if (D.4340 & 4503599627370495 != 0)

(insn 23 22 24 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:DI 150)
        (const_int 4503599627370495 [0xfffffffffffff])) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:DI 149)
        (and:DI (reg:DI 138 [ D.4340 ])
            (reg:DI 150))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:SI 151)
        (subreg:SI (reg:DI 149) 0)) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:SI 151)
        (ior:SI (reg:SI 151)
            (subreg:SI (reg:DI 149) 4))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 28 27 0 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 4

;; if (signal_on_qnan != 0)

(insn 30 29 31 arch/arm/vfp/vfpdouble.c:366 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ signal_on_qnan ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 31 30 0 arch/arm/vfp/vfpdouble.c:366 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (D.4340 & 2251799813685248 == 0)

(insn 33 32 34 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:DI 153)
        (const_int 2251799813685248 [0x8000000000000])) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:DI 152)
        (and:DI (reg:DI 138 [ D.4340 ])
            (reg:DI 153))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:SI 154)
        (subreg:SI (reg:DI 152) 0)) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:SI 154)
        (ior:SI (reg:SI 154)
            (subreg:SI (reg:DI 152) 4))) -1 (nil))

(insn 37 36 38 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 38 37 0 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; ret = 805306368;

(insn 40 39 0 arch/arm/vfp/vfpdouble.c:365 (set (reg/v:SI 133 [ ret ])
        (const_int 805306368 [0x30000000])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 43 42 44 64 "" [0 uses])

(note 44 43 0 NOTE_INSN_BASIC_BLOCK)

;; ret = 0;

(insn 45 44 0 arch/arm/vfp/vfpdouble.c:361 (set (reg/v:SI 133 [ ret ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 48 47 49 65 "" [0 uses])

(note 49 48 0 NOTE_INSN_BASIC_BLOCK)

;; ret = 805306369;

(insn 50 49 0 arch/arm/vfp/vfpdouble.c:370 (set (reg/v:SI 133 [ ret ])
        (const_int 805306369 [0x30000001])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 51 50 52 66 "" [0 uses])

(note 52 51 0 NOTE_INSN_BASIC_BLOCK)

;; D.4354 = vfp_get_double ((unsigned int) dd);

(insn 53 52 54 arch/arm/vfp/vfpdouble.c:373 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ dd ])) -1 (nil))

(call_insn 54 53 55 arch/arm/vfp/vfpdouble.c:373 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 55 54 0 arch/arm/vfp/vfpdouble.c:373 (set (reg:DI 137 [ D.4354 ])
        (reg:DI 0 r0)) -1 (nil))

;; d = (s64) D.4354;

(insn 56 55 0 arch/arm/vfp/vfpdouble.c:373 (set (reg/v:DI 135 [ d ])
        (reg:DI 137 [ D.4354 ])) -1 (nil))
Failed to add probability note

;; if (d >> 52 & 2047 == 2047)

(insn 57 56 58 arch/arm/vfp/vfpdouble.c:374 (set (subreg:SI (reg:DI 156) 0)
        (ashiftrt:SI (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 58 57 59 arch/arm/vfp/vfpdouble.c:374 (set (subreg:SI (reg:DI 156) 4)
        (ashiftrt:SI (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 59 58 60 arch/arm/vfp/vfpdouble.c:374 (set (reg:DI 158)
        (const_int 2047 [0x7ff])) -1 (nil))

(insn 60 59 61 arch/arm/vfp/vfpdouble.c:374 (set (reg:DI 157)
        (and:DI (reg:DI 156)
            (reg:DI 158))) -1 (nil))

(insn 61 60 62 arch/arm/vfp/vfpdouble.c:374 (set (reg:SI 159)
        (const_int 2047 [0x7ff])) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfpdouble.c:374 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 157) 0)
            (reg:SI 159))) -1 (nil))

(jump_insn 63 62 64 arch/arm/vfp/vfpdouble.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 64 63 65 arch/arm/vfp/vfpdouble.c:374 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 157) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 65 64 0 arch/arm/vfp/vfpdouble.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

;; Generating RTL for gimple basic block 10

;; if (D.4354 & 4503599627370495 != 0)

(insn 67 66 68 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:DI 161)
        (const_int 4503599627370495 [0xfffffffffffff])) -1 (nil))

(insn 68 67 69 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:DI 160)
        (and:DI (reg:DI 137 [ D.4354 ])
            (reg:DI 161))) -1 (nil))

(insn 69 68 70 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:SI 162)
        (subreg:SI (reg:DI 160) 0)) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:SI 162)
        (ior:SI (reg:SI 162)
            (subreg:SI (reg:DI 160) 4))) -1 (nil))

(insn 71 70 72 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 72 71 0 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; ret = ret | 805306368;

(insn 74 73 0 arch/arm/vfp/vfpdouble.c:375 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 805306368 [0x30000000]))) -1 (nil))

;; if (signal_on_qnan != 0)

(insn 75 74 76 arch/arm/vfp/vfpdouble.c:376 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ signal_on_qnan ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 0 arch/arm/vfp/vfpdouble.c:376 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 12

;; if (D.4354 & 2251799813685248 == 0)

(insn 78 77 79 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:DI 164)
        (const_int 2251799813685248 [0x8000000000000])) -1 (nil))

(insn 79 78 80 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:DI 163)
        (and:DI (reg:DI 137 [ D.4354 ])
            (reg:DI 164))) -1 (nil))

(insn 80 79 81 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:SI 165)
        (subreg:SI (reg:DI 163) 0)) -1 (nil))

(insn 81 80 82 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:SI 165)
        (ior:SI (reg:SI 165)
            (subreg:SI (reg:DI 163) 4))) -1 (nil))

(insn 82 81 83 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 83 82 0 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; 

(code_label 84 83 85 68 "" [0 uses])

(note 85 84 0 NOTE_INSN_BASIC_BLOCK)

;; ret = ret | 1;

(insn 86 85 0 arch/arm/vfp/vfpdouble.c:380 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 89 88 90 67 "" [0 uses])

(note 90 89 0 NOTE_INSN_BASIC_BLOCK)

;; if (ret == 0)

(insn 91 90 92 arch/arm/vfp/vfpdouble.c:383 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 92 91 0 arch/arm/vfp/vfpdouble.c:383 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2907 [0xb5b])
        (nil)))

;; Generating RTL for gimple basic block 15
Failed to add probability note

;; if (d == m)

(insn 94 93 95 arch/arm/vfp/vfpdouble.c:384 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (subreg:SI (reg/v:DI 134 [ m ]) 0))) -1 (nil))

(jump_insn 95 94 96 arch/arm/vfp/vfpdouble.c:384 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 100)
            (pc))) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfpdouble.c:384 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (subreg:SI (reg/v:DI 134 [ m ]) 4))) -1 (nil))

(jump_insn 97 96 98 arch/arm/vfp/vfpdouble.c:384 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 100)
            (pc))) -1 (nil))

(jump_insn 98 97 99 arch/arm/vfp/vfpdouble.c:384 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 99 98 100)

(code_label 100 99 0 71 "" [0 uses])

;; Generating RTL for gimple basic block 16

;; if ((long long unsigned int) (d | m) & 9223372036854775807 == 0)

(insn 102 101 103 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:DI 166)
        (ior:DI (reg/v:DI 135 [ d ])
            (reg/v:DI 134 [ m ]))) -1 (nil))

(insn 103 102 104 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:DI 168)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) -1 (nil))

(insn 104 103 105 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:DI 167)
        (and:DI (reg:DI 166)
            (reg:DI 168))) -1 (nil))

(insn 105 104 106 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:SI 169)
        (subreg:SI (reg:DI 167) 0)) -1 (nil))

(insn 106 105 107 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:SI 169)
        (ior:SI (reg:SI 169)
            (subreg:SI (reg:DI 167) 4))) -1 (nil))

(insn 107 106 108 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 108 107 0 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 17
Failed to add probability note

;; if (d ^ m < 0)

(insn 110 109 111 arch/arm/vfp/vfpdouble.c:389 (set (reg:DI 170)
        (xor:DI (reg/v:DI 135 [ d ])
            (reg/v:DI 134 [ m ]))) -1 (nil))

(insn 111 110 112 arch/arm/vfp/vfpdouble.c:389 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 170) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 112 111 113 arch/arm/vfp/vfpdouble.c:389 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) -1 (nil))

(insn 113 112 114 arch/arm/vfp/vfpdouble.c:389 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 170) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 114 113 115 arch/arm/vfp/vfpdouble.c:389 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 115 114 116 arch/arm/vfp/vfpdouble.c:389 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 170) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 116 115 117 arch/arm/vfp/vfpdouble.c:389 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(jump_insn 117 116 118 arch/arm/vfp/vfpdouble.c:389 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 118 117 119)

(code_label 119 118 0 73 "" [0 uses])

;; Generating RTL for gimple basic block 18
Failed to add probability note

;; if (d < 0)

(insn 121 120 122 18 arch/arm/vfp/vfpdouble.c:393 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 122 121 123 18 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 123 122 124 18 arch/arm/vfp/vfpdouble.c:393 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 124 123 125 18 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 129)
            (pc))) -1 (nil))

(insn 125 124 126 18 arch/arm/vfp/vfpdouble.c:393 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 126 125 127 18 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 129)
            (pc))) -1 (nil))

(jump_insn 127 126 128 18 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (label_ref 129)) -1 (nil))

(barrier 128 127 129)

(code_label 129 128 132 18 75 "" [0 uses])

(note 132 129 130 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(jump_insn 130 132 131 26 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 131 130 0)

;; Generating RTL for gimple basic block 19

;; 

(code_label 133 131 134 72 "" [0 uses])

(note 134 133 0 NOTE_INSN_BASIC_BLOCK)

;; D.4383 = d < 0;

(insn 135 134 136 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 172)
        (const_int 0 [0x0])) -1 (nil))

(insn 136 135 137 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 171)
        (subreg:QI (reg:SI 172) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 137 136 138 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 138 137 139 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) -1 (nil))

(insn 139 138 140 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 140 139 141 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 148)
            (pc))) -1 (nil))

(insn 141 140 142 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 142 141 143 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 148)
            (pc))) -1 (nil))

(jump_insn 143 142 144 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (label_ref 148)) -1 (nil))

(barrier 144 143 145)

(code_label 145 144 146 78 "" [0 uses])

(insn 146 145 147 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 173)
        (const_int 1 [0x1])) -1 (nil))

(insn 147 146 148 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 171)
        (subreg:QI (reg:SI 173) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(code_label 148 147 149 77 "" [0 uses])

(insn 149 148 0 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 136 [ D.4383 ])
        (zero_extend:SI (reg:QI 171))) -1 (nil))
Failed to add probability note

;; if (d < m ^ D.4383 != 0)

(insn 150 149 151 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 175)
        (const_int 0 [0x0])) -1 (nil))

(insn 151 150 152 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 174)
        (subreg:QI (reg:SI 175) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 152 151 153 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (subreg:SI (reg/v:DI 135 [ d ]) 4))) -1 (nil))

(jump_insn 153 152 154 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) -1 (nil))

(insn 154 153 155 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (subreg:SI (reg/v:DI 135 [ d ]) 4))) -1 (nil))

(jump_insn 155 154 156 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 165)
            (pc))) -1 (nil))

(insn 156 155 157 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 0)
            (subreg:SI (reg/v:DI 135 [ d ]) 0))) -1 (nil))

(jump_insn 157 156 158 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) -1 (nil))

(insn 158 157 159 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 0)
            (subreg:SI (reg/v:DI 135 [ d ]) 0))) -1 (nil))

(jump_insn 159 158 160 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 165)
            (pc))) -1 (nil))

(jump_insn 160 159 161 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (label_ref 165)) -1 (nil))

(barrier 161 160 162)

(code_label 162 161 163 80 "" [0 uses])

(insn 163 162 164 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 176)
        (const_int 1 [0x1])) -1 (nil))

(insn 164 163 165 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 174)
        (subreg:QI (reg:SI 176) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(code_label 165 164 166 79 "" [0 uses])

(insn 166 165 167 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 177)
        (xor:SI (reg:SI 136 [ D.4383 ])
            (subreg:SI (reg:QI 174) 0))) -1 (nil))

(insn 167 166 168 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 178)
        (subreg:QI (reg:SI 177) 0)) -1 (nil))

(insn 168 167 169 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 179)
        (zero_extend:SI (reg:QI 178))) -1 (nil))

(insn 169 168 170 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 170 169 0 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

;; Generating RTL for gimple basic block 20
Failed to add probability note

;; if (d > m ^ D.4383 != 0)

(insn 172 171 173 20 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 181)
        (const_int 0 [0x0])) -1 (nil))

(insn 173 172 174 20 arch/arm/vfp/vfpdouble.c:408 (set (reg:QI 180)
        (subreg:QI (reg:SI 181) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 174 173 175 20 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (subreg:SI (reg/v:DI 134 [ m ]) 4))) -1 (nil))

(jump_insn 175 174 176 20 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) -1 (nil))

(insn 176 175 177 20 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (subreg:SI (reg/v:DI 134 [ m ]) 4))) -1 (nil))

(jump_insn 177 176 178 20 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) -1 (nil))

(insn 178 177 179 20 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (subreg:SI (reg/v:DI 134 [ m ]) 0))) -1 (nil))

(jump_insn 179 178 180 20 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) -1 (nil))

(insn 180 179 181 20 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (subreg:SI (reg/v:DI 134 [ m ]) 0))) -1 (nil))

(jump_insn 181 180 182 20 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) -1 (nil))

(jump_insn 182 181 183 20 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (label_ref 187)) -1 (nil))

(barrier 183 182 184)

(code_label 184 183 185 20 82 "" [0 uses])

(insn 185 184 186 20 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 182)
        (const_int 1 [0x1])) -1 (nil))

(insn 186 185 187 20 arch/arm/vfp/vfpdouble.c:408 (set (reg:QI 180)
        (subreg:QI (reg:SI 182) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(code_label 187 186 188 20 81 "" [0 uses])

(insn 188 187 189 20 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 183)
        (xor:SI (reg:SI 136 [ D.4383 ])
            (subreg:SI (reg:QI 180) 0))) -1 (nil))

(insn 189 188 190 20 arch/arm/vfp/vfpdouble.c:408 (set (reg:QI 184)
        (subreg:QI (reg:SI 183) 0)) -1 (nil))

(insn 190 189 191 20 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 185)
        (zero_extend:SI (reg:QI 184))) -1 (nil))

(insn 191 190 192 20 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 192 191 195 20 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(note 195 192 193 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(jump_insn 193 195 194 27 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 194 193 0)

;; Generating RTL for gimple basic block 21

;; 

(code_label 196 194 197 70 "" [0 uses])

(note 197 196 0 NOTE_INSN_BASIC_BLOCK)

;; ret = 1610612736;

(insn 198 197 0 arch/arm/vfp/vfpdouble.c:388 (set (reg/v:SI 133 [ ret ])
        (const_int 1610612736 [0x60000000])) -1 (nil))

;; Generating RTL for gimple basic block 22

;; 

(code_label 201 200 202 76 "" [0 uses])

(note 202 201 0 NOTE_INSN_BASIC_BLOCK)

;; ret = 536870912;

(insn 203 202 0 arch/arm/vfp/vfpdouble.c:402 (set (reg/v:SI 133 [ ret ])
        (const_int 536870912 [0x20000000])) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 206 205 207 74 "" [0 uses])

(note 207 206 0 NOTE_INSN_BASIC_BLOCK)

;; ret = 2147483648;

(insn 208 207 0 arch/arm/vfp/vfpdouble.c:407 (set (reg/v:SI 133 [ ret ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 24

;; 

(code_label 209 208 210 69 "" [0 uses])

(note 210 209 0 NOTE_INSN_BASIC_BLOCK)

;; return ret;

(insn 211 210 212 arch/arm/vfp/vfpdouble.c:417 (set (reg:SI 139 [ <result> ])
        (reg/v:SI 133 [ ret ])) -1 (nil))

(jump_insn 212 211 213 arch/arm/vfp/vfpdouble.c:417 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 213 212 0)
Purged non-fallthru edges from bb 33
Purged non-fallthru edges from bb 37
Purged non-fallthru edges from bb 41
Predictions for insn 19 bb 2
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 21 bb 29
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 63 bb 9
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 65 bb 30
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 95 bb 15
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 97 bb 31
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 112 bb 17
  DS theory heuristics: 21.0%
  first match heuristics (ignored): 21.0%
  combined heuristics: 21.0%
  opcode values positive heuristics: 21.0%
Predictions for insn 114 bb 34
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 116 bb 35
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 122 bb 18
  DS theory heuristics: 21.0%
  first match heuristics (ignored): 21.0%
  combined heuristics: 21.0%
  opcode values positive heuristics: 21.0%
Predictions for insn 124 bb 38
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 126 bb 39
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 138 bb 19
  DS theory heuristics: 21.0%
  first match heuristics (ignored): 21.0%
  combined heuristics: 21.0%
  opcode values positive heuristics: 21.0%
Predictions for insn 140 bb 42
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 142 bb 43
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 153 bb 46
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 155 bb 47
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 157 bb 48
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 159 bb 49
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 170 bb 52
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 175 bb 20
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 177 bb 53
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 179 bb 54
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 181 bb 55
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 192 bb 58
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:359 (set (reg/v:SI 140 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:359 (set (reg/v:SI 141 [ signal_on_qnan ])
        (reg:SI 1 r1 [ signal_on_qnan ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:359 (set (reg/v:SI 142 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:359 (set (reg/v:SI 143 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:363 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dm ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:363 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:363 (set (reg:DI 138 [ D.4340 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:363 (set (reg/v:DI 134 [ m ])
        (reg:DI 138 [ D.4340 ])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:364 (set (subreg:SI (reg:DI 145) 0)
        (ashiftrt:SI (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:364 (set (subreg:SI (reg:DI 145) 4)
        (ashiftrt:SI (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:364 (set (reg:DI 147)
        (const_int 2047 [0x7ff])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:364 (set (reg:DI 146)
        (and:DI (reg:DI 145)
            (reg:DI 147))) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfpdouble.c:364 (set (reg:SI 148)
        (const_int 2047 [0x7ff])) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfpdouble.c:364 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 146) 0)
            (reg:SI 148))) -1 (nil))

(jump_insn 19 18 223 3 arch/arm/vfp/vfpdouble.c:364 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 3 -> ( 9 4)

;; Succ edge  9 [71.0%] 
;; Succ edge  4 [29.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [29.0%]  (fallthru)
(note 223 19 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 223 21 4 arch/arm/vfp/vfpdouble.c:364 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 146) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 21 20 22 4 arch/arm/vfp/vfpdouble.c:364 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 9)

;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 5 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:DI 150)
        (const_int 4503599627370495 [0xfffffffffffff])) -1 (nil))

(insn 24 23 25 5 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:DI 149)
        (and:DI (reg:DI 138 [ D.4340 ])
            (reg:DI 150))) -1 (nil))

(insn 25 24 26 5 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:SI 151)
        (subreg:SI (reg:DI 149) 0)) -1 (nil))

(insn 26 25 27 5 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:SI 151)
        (ior:SI (reg:SI 151)
            (subreg:SI (reg:DI 149) 4))) -1 (nil))

(insn 27 26 28 5 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 28 27 29 5 arch/arm/vfp/vfpdouble.c:364 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 9)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 6 arch/arm/vfp/vfpdouble.c:366 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ signal_on_qnan ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 31 30 32 6 arch/arm/vfp/vfpdouble.c:366 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 10 7)

;; Succ edge  10 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 32 31 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 7 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:DI 153)
        (const_int 2251799813685248 [0x8000000000000])) -1 (nil))

(insn 34 33 35 7 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:DI 152)
        (and:DI (reg:DI 138 [ D.4340 ])
            (reg:DI 153))) -1 (nil))

(insn 35 34 36 7 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:SI 154)
        (subreg:SI (reg:DI 152) 0)) -1 (nil))

(insn 36 35 37 7 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:SI 154)
        (ior:SI (reg:SI 154)
            (subreg:SI (reg:DI 152) 4))) -1 (nil))

(insn 37 36 38 7 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 38 37 39 7 arch/arm/vfp/vfpdouble.c:366 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 7 -> ( 10 8)

;; Succ edge  10 [50.0%] 
;; Succ edge  8 [50.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [50.0%]  (fallthru)
(note 39 38 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 8 arch/arm/vfp/vfpdouble.c:365 (set (reg/v:SI 133 [ ret ])
        (const_int 805306368 [0x30000000])) -1 (nil))

(jump_insn 41 40 42 8 arch/arm/vfp/vfpdouble.c:365 (set (pc)
        (label_ref 51)) -1 (nil))
;; End of basic block 8 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 42 41 43)

;; Start of basic block ( 4 5 3) -> 9
;; Pred edge  4 [50.0%] 
;; Pred edge  5 [50.0%] 
;; Pred edge  3 [71.0%] 
(code_label 43 42 44 9 64 "" [3 uses])

(note 44 43 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 9 arch/arm/vfp/vfpdouble.c:361 (set (reg/v:SI 133 [ ret ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 46 45 47 9 arch/arm/vfp/vfpdouble.c:361 (set (pc)
        (label_ref 51)) -1 (nil))
;; End of basic block 9 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 47 46 48)

;; Start of basic block ( 7 6) -> 10
;; Pred edge  7 [50.0%] 
;; Pred edge  6 [50.0%] 
(code_label 48 47 49 10 65 "" [2 uses])

(note 49 48 50 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 10 arch/arm/vfp/vfpdouble.c:370 (set (reg/v:SI 133 [ ret ])
        (const_int 805306369 [0x30000001])) -1 (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9 8) -> 11
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
;; Pred edge  8 [100.0%] 
(code_label 51 50 52 11 66 "" [2 uses])

(note 52 51 53 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 11 arch/arm/vfp/vfpdouble.c:373 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ dd ])) -1 (nil))

(call_insn 54 53 55 11 arch/arm/vfp/vfpdouble.c:373 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 55 54 56 11 arch/arm/vfp/vfpdouble.c:373 (set (reg:DI 137 [ D.4354 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 56 55 57 11 arch/arm/vfp/vfpdouble.c:373 (set (reg/v:DI 135 [ d ])
        (reg:DI 137 [ D.4354 ])) -1 (nil))

(insn 57 56 58 11 arch/arm/vfp/vfpdouble.c:374 (set (subreg:SI (reg:DI 156) 0)
        (ashiftrt:SI (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 58 57 59 11 arch/arm/vfp/vfpdouble.c:374 (set (subreg:SI (reg:DI 156) 4)
        (ashiftrt:SI (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 59 58 60 11 arch/arm/vfp/vfpdouble.c:374 (set (reg:DI 158)
        (const_int 2047 [0x7ff])) -1 (nil))

(insn 60 59 61 11 arch/arm/vfp/vfpdouble.c:374 (set (reg:DI 157)
        (and:DI (reg:DI 156)
            (reg:DI 158))) -1 (nil))

(insn 61 60 62 11 arch/arm/vfp/vfpdouble.c:374 (set (reg:SI 159)
        (const_int 2047 [0x7ff])) -1 (nil))

(insn 62 61 63 11 arch/arm/vfp/vfpdouble.c:374 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 157) 0)
            (reg:SI 159))) -1 (nil))

(jump_insn 63 62 224 11 arch/arm/vfp/vfpdouble.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 11 -> ( 17 12)

;; Succ edge  17 [71.0%] 
;; Succ edge  12 [29.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [29.0%]  (fallthru)
(note 224 63 64 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 64 224 65 12 arch/arm/vfp/vfpdouble.c:374 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 157) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 65 64 66 12 arch/arm/vfp/vfpdouble.c:374 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 12 -> ( 13 17)

;; Succ edge  13 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [50.0%]  (fallthru)
(note 66 65 67 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 13 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:DI 161)
        (const_int 4503599627370495 [0xfffffffffffff])) -1 (nil))

(insn 68 67 69 13 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:DI 160)
        (and:DI (reg:DI 137 [ D.4354 ])
            (reg:DI 161))) -1 (nil))

(insn 69 68 70 13 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:SI 162)
        (subreg:SI (reg:DI 160) 0)) -1 (nil))

(insn 70 69 71 13 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:SI 162)
        (ior:SI (reg:SI 162)
            (subreg:SI (reg:DI 160) 4))) -1 (nil))

(insn 71 70 72 13 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 72 71 73 13 arch/arm/vfp/vfpdouble.c:374 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 89)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 14 17)

;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 73 72 74 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 14 arch/arm/vfp/vfpdouble.c:375 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 805306368 [0x30000000]))) -1 (nil))

(insn 75 74 76 14 arch/arm/vfp/vfpdouble.c:376 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ signal_on_qnan ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 77 14 arch/arm/vfp/vfpdouble.c:376 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 84)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 16 15)

;; Succ edge  16 [50.0%] 
;; Succ edge  15 [50.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [50.0%]  (fallthru)
(note 77 76 78 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 15 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:DI 164)
        (const_int 2251799813685248 [0x8000000000000])) -1 (nil))

(insn 79 78 80 15 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:DI 163)
        (and:DI (reg:DI 137 [ D.4354 ])
            (reg:DI 164))) -1 (nil))

(insn 80 79 81 15 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:SI 165)
        (subreg:SI (reg:DI 163) 0)) -1 (nil))

(insn 81 80 82 15 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:SI 165)
        (ior:SI (reg:SI 165)
            (subreg:SI (reg:DI 163) 4))) -1 (nil))

(insn 82 81 83 15 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 83 82 84 15 arch/arm/vfp/vfpdouble.c:376 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 209)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 16 57)

;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  57 [50.0%] 

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [50.0%] 
;; Pred edge  15 [50.0%]  (fallthru)
(code_label 84 83 85 16 68 "" [1 uses])

(note 85 84 86 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 16 arch/arm/vfp/vfpdouble.c:380 (set (reg/v:SI 133 [ ret ])
        (ior:SI (reg/v:SI 133 [ ret ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 87 86 88 16 arch/arm/vfp/vfpdouble.c:380 (set (pc)
        (label_ref 209)) -1 (nil))
;; End of basic block 16 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 88 87 89)

;; Start of basic block ( 12 13 11) -> 17
;; Pred edge  12 [50.0%] 
;; Pred edge  13 [50.0%] 
;; Pred edge  11 [71.0%] 
(code_label 89 88 90 17 67 "" [3 uses])

(note 90 89 91 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 17 arch/arm/vfp/vfpdouble.c:383 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ ret ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 92 91 93 17 arch/arm/vfp/vfpdouble.c:383 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 209)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2907 [0xb5b])
        (nil)))
;; End of basic block 17 -> ( 18 57)

;; Succ edge  18 [70.9%]  (fallthru)
;; Succ edge  57 [29.1%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [70.9%]  (fallthru)
(note 93 92 94 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 18 arch/arm/vfp/vfpdouble.c:384 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (subreg:SI (reg/v:DI 134 [ m ]) 0))) -1 (nil))

(jump_insn 95 94 225 18 arch/arm/vfp/vfpdouble.c:384 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 100)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 18 -> ( 21 19)

;; Succ edge  21 [71.0%] 
;; Succ edge  19 [29.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [29.0%]  (fallthru)
(note 225 95 96 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 96 225 97 19 arch/arm/vfp/vfpdouble.c:384 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (subreg:SI (reg/v:DI 134 [ m ]) 4))) -1 (nil))

(jump_insn 97 96 226 19 arch/arm/vfp/vfpdouble.c:384 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 100)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 19 -> ( 21 20)

;; Succ edge  21 [71.0%] 
;; Succ edge  20 [29.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [29.0%]  (fallthru)
(note 226 97 98 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(jump_insn 98 226 99 20 arch/arm/vfp/vfpdouble.c:384 (set (pc)
        (label_ref 196)) -1 (nil))
;; End of basic block 20 -> ( 54)

;; Succ edge  54 [100.0%] 

(barrier 99 98 100)

;; Start of basic block ( 18 19) -> 21
;; Pred edge  18 [71.0%] 
;; Pred edge  19 [71.0%] 
(code_label 100 99 227 21 71 "" [2 uses])

(note 227 100 101 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; Pred edge  21 [100.0%]  (fallthru)
(note 101 227 102 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 103 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:DI 166)
        (ior:DI (reg/v:DI 135 [ d ])
            (reg/v:DI 134 [ m ]))) -1 (nil))

(insn 103 102 104 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:DI 168)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) -1 (nil))

(insn 104 103 105 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:DI 167)
        (and:DI (reg:DI 166)
            (reg:DI 168))) -1 (nil))

(insn 105 104 106 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:SI 169)
        (subreg:SI (reg:DI 167) 0)) -1 (nil))

(insn 106 105 107 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:SI 169)
        (ior:SI (reg:SI 169)
            (subreg:SI (reg:DI 167) 4))) -1 (nil))

(insn 107 106 108 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 108 107 109 22 arch/arm/vfp/vfpdouble.c:384 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 196)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 22 -> ( 54 23)

;; Succ edge  54 [39.0%] 
;; Succ edge  23 [61.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [61.0%]  (fallthru)
(note 109 108 110 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 23 arch/arm/vfp/vfpdouble.c:389 (set (reg:DI 170)
        (xor:DI (reg/v:DI 135 [ d ])
            (reg/v:DI 134 [ m ]))) -1 (nil))

(insn 111 110 112 23 arch/arm/vfp/vfpdouble.c:389 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 170) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 112 111 228 23 arch/arm/vfp/vfpdouble.c:389 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 23 -> ( 27 24)

;; Succ edge  27 [21.0%] 
;; Succ edge  24 [79.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [79.0%]  (fallthru)
(note 228 112 113 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 113 228 114 24 arch/arm/vfp/vfpdouble.c:389 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 170) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 114 113 229 24 arch/arm/vfp/vfpdouble.c:389 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 133)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 24 -> ( 34 25)

;; Succ edge  34 [50.0%] 
;; Succ edge  25 [50.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [50.0%]  (fallthru)
(note 229 114 115 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 115 229 116 25 arch/arm/vfp/vfpdouble.c:389 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 170) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 116 115 230 25 arch/arm/vfp/vfpdouble.c:389 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 133)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 25 -> ( 34 26)

;; Succ edge  34 [50.0%] 
;; Succ edge  26 [50.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; Pred edge  25 [50.0%]  (fallthru)
(note 230 116 117 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(jump_insn 117 230 118 26 arch/arm/vfp/vfpdouble.c:389 (set (pc)
        (label_ref 133)) -1 (nil))
;; End of basic block 26 -> ( 34)

;; Succ edge  34 [100.0%] 

(barrier 118 117 119)

;; Start of basic block ( 23) -> 27
;; Pred edge  23 [21.0%] 
(code_label 119 118 231 27 73 "" [1 uses])

(note 231 119 120 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 27 -> ( 28)

;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [100.0%]  (fallthru)
(note 120 231 121 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 28 arch/arm/vfp/vfpdouble.c:393 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 122 121 232 28 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 28 -> ( 56 29)

;; Succ edge  56 [21.0%] 
;; Succ edge  29 [79.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [79.0%]  (fallthru)
(note 232 122 123 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 123 232 124 29 arch/arm/vfp/vfpdouble.c:393 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 124 123 233 29 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 129)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 29 -> ( 32 30)

;; Succ edge  32 [50.0%] 
;; Succ edge  30 [50.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [50.0%]  (fallthru)
(note 233 124 125 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 125 233 126 30 arch/arm/vfp/vfpdouble.c:393 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 126 125 234 30 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 129)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 30 -> ( 32 31)

;; Succ edge  32 [50.0%] 
;; Succ edge  31 [50.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [50.0%]  (fallthru)
(note 234 126 127 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(jump_insn 127 234 128 31 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (label_ref 129)) -1 (nil))
;; End of basic block 31 -> ( 32)

;; Succ edge  32 [100.0%] 

(barrier 128 127 129)

;; Start of basic block ( 29 30 31) -> 32
;; Pred edge  29 [50.0%] 
;; Pred edge  30 [50.0%] 
;; Pred edge  31 [100.0%] 
(code_label 129 128 235 32 75 "" [3 uses])

(note 235 129 132 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 32 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [100.0%]  (fallthru)
(note 132 235 130 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(jump_insn 130 132 131 33 arch/arm/vfp/vfpdouble.c:393 (set (pc)
        (label_ref 201)) -1 (nil))
;; End of basic block 33 -> ( 55)

;; Succ edge  55 [100.0%] 

(barrier 131 130 133)

;; Start of basic block ( 24 25 26) -> 34
;; Pred edge  24 [50.0%] 
;; Pred edge  25 [50.0%] 
;; Pred edge  26 [100.0%] 
(code_label 133 131 134 34 72 "" [3 uses])

(note 134 133 135 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 135 134 136 34 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 172)
        (const_int 0 [0x0])) -1 (nil))

(insn 136 135 137 34 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 171)
        (subreg:QI (reg:SI 172) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 137 136 138 34 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 138 137 236 34 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 34 -> ( 38 35)

;; Succ edge  38 [21.0%] 
;; Succ edge  35 [79.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [79.0%]  (fallthru)
(note 236 138 139 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 139 236 140 35 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 140 139 237 35 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 148)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 39 36)

;; Succ edge  39 [50.0%] 
;; Succ edge  36 [50.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 237 140 141 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 141 237 142 36 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 142 141 238 36 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 148)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 36 -> ( 39 37)

;; Succ edge  39 [50.0%] 
;; Succ edge  37 [50.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [50.0%]  (fallthru)
(note 238 142 143 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(jump_insn 143 238 144 37 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (label_ref 148)) -1 (nil))
;; End of basic block 37 -> ( 39)

;; Succ edge  39 [100.0%] 

(barrier 144 143 145)

;; Start of basic block ( 34) -> 38
;; Pred edge  34 [21.0%] 
(code_label 145 144 239 38 78 "" [1 uses])

(note 239 145 146 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 146 239 147 38 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 173)
        (const_int 1 [0x1])) -1 (nil))

(insn 147 146 148 38 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 171)
        (subreg:QI (reg:SI 173) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 38 -> ( 39)

;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 35 36 37 38) -> 39
;; Pred edge  35 [50.0%] 
;; Pred edge  36 [50.0%] 
;; Pred edge  37 [100.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
(code_label 148 147 240 39 77 "" [3 uses])

(note 240 148 149 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 149 240 150 39 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 136 [ D.4383 ])
        (zero_extend:SI (reg:QI 171))) -1 (nil))

(insn 150 149 151 39 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 175)
        (const_int 0 [0x0])) -1 (nil))

(insn 151 150 152 39 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 174)
        (subreg:QI (reg:SI 175) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 152 151 153 39 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (subreg:SI (reg/v:DI 135 [ d ]) 4))) -1 (nil))

(jump_insn 153 152 241 39 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 39 -> ( 44 40)

;; Succ edge  44 [50.0%] 
;; Succ edge  40 [50.0%]  (fallthru)

;; Start of basic block ( 39) -> 40
;; Pred edge  39 [50.0%]  (fallthru)
(note 241 153 154 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 154 241 155 40 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 4)
            (subreg:SI (reg/v:DI 135 [ d ]) 4))) -1 (nil))

(jump_insn 155 154 242 40 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 165)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 40 -> ( 45 41)

;; Succ edge  45 [71.0%] 
;; Succ edge  41 [29.0%]  (fallthru)

;; Start of basic block ( 40) -> 41
;; Pred edge  40 [29.0%]  (fallthru)
(note 242 155 156 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 156 242 157 41 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 0)
            (subreg:SI (reg/v:DI 135 [ d ]) 0))) -1 (nil))

(jump_insn 157 156 243 41 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 41 -> ( 44 42)

;; Succ edge  44 [50.0%] 
;; Succ edge  42 [50.0%]  (fallthru)

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [50.0%]  (fallthru)
(note 243 157 158 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 158 243 159 42 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ m ]) 0)
            (subreg:SI (reg/v:DI 135 [ d ]) 0))) -1 (nil))

(jump_insn 159 158 244 42 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 165)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 42 -> ( 45 43)

;; Succ edge  45 [71.0%] 
;; Succ edge  43 [29.0%]  (fallthru)

;; Start of basic block ( 42) -> 43
;; Pred edge  42 [29.0%]  (fallthru)
(note 244 159 160 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(jump_insn 160 244 161 43 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (label_ref 165)) -1 (nil))
;; End of basic block 43 -> ( 45)

;; Succ edge  45 [100.0%] 

(barrier 161 160 162)

;; Start of basic block ( 39 41) -> 44
;; Pred edge  39 [50.0%] 
;; Pred edge  41 [50.0%] 
(code_label 162 161 245 44 80 "" [2 uses])

(note 245 162 163 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 163 245 164 44 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 176)
        (const_int 1 [0x1])) -1 (nil))

(insn 164 163 165 44 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 174)
        (subreg:QI (reg:SI 176) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 44 -> ( 45)

;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 40 42 43 44) -> 45
;; Pred edge  40 [71.0%] 
;; Pred edge  42 [71.0%] 
;; Pred edge  43 [100.0%] 
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 165 164 246 45 79 "" [3 uses])

(note 246 165 166 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 166 246 167 45 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 177)
        (xor:SI (reg:SI 136 [ D.4383 ])
            (subreg:SI (reg:QI 174) 0))) -1 (nil))

(insn 167 166 168 45 arch/arm/vfp/vfpdouble.c:403 (set (reg:QI 178)
        (subreg:QI (reg:SI 177) 0)) -1 (nil))

(insn 168 167 169 45 arch/arm/vfp/vfpdouble.c:403 (set (reg:SI 179)
        (zero_extend:SI (reg:QI 178))) -1 (nil))

(insn 169 168 170 45 arch/arm/vfp/vfpdouble.c:403 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 170 169 171 45 arch/arm/vfp/vfpdouble.c:403 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 45 -> ( 56 46)

;; Succ edge  56 [50.0%] 
;; Succ edge  46 [50.0%]  (fallthru)

;; Start of basic block ( 45) -> 46
;; Pred edge  45 [50.0%]  (fallthru)
(note 171 170 172 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 46 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 181)
        (const_int 0 [0x0])) -1 (nil))

(insn 173 172 174 46 arch/arm/vfp/vfpdouble.c:408 (set (reg:QI 180)
        (subreg:QI (reg:SI 181) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 174 173 175 46 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (subreg:SI (reg/v:DI 134 [ m ]) 4))) -1 (nil))

(jump_insn 175 174 247 46 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 46 -> ( 51 47)

;; Succ edge  51 [50.0%] 
;; Succ edge  47 [50.0%]  (fallthru)

;; Start of basic block ( 46) -> 47
;; Pred edge  46 [50.0%]  (fallthru)
(note 247 175 176 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 176 247 177 47 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 4)
            (subreg:SI (reg/v:DI 134 [ m ]) 4))) -1 (nil))

(jump_insn 177 176 248 47 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 47 -> ( 52 48)

;; Succ edge  52 [71.0%] 
;; Succ edge  48 [29.0%]  (fallthru)

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [29.0%]  (fallthru)
(note 248 177 178 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 178 248 179 48 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (subreg:SI (reg/v:DI 134 [ m ]) 0))) -1 (nil))

(jump_insn 179 178 249 48 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 48 -> ( 51 49)

;; Succ edge  51 [50.0%] 
;; Succ edge  49 [50.0%]  (fallthru)

;; Start of basic block ( 48) -> 49
;; Pred edge  48 [50.0%]  (fallthru)
(note 249 179 180 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 180 249 181 49 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ d ]) 0)
            (subreg:SI (reg/v:DI 134 [ m ]) 0))) -1 (nil))

(jump_insn 181 180 250 49 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 49 -> ( 52 50)

;; Succ edge  52 [71.0%] 
;; Succ edge  50 [29.0%]  (fallthru)

;; Start of basic block ( 49) -> 50
;; Pred edge  49 [29.0%]  (fallthru)
(note 250 181 182 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(jump_insn 182 250 183 50 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (label_ref 187)) -1 (nil))
;; End of basic block 50 -> ( 52)

;; Succ edge  52 [100.0%] 

(barrier 183 182 184)

;; Start of basic block ( 46 48) -> 51
;; Pred edge  46 [50.0%] 
;; Pred edge  48 [50.0%] 
(code_label 184 183 251 51 82 "" [2 uses])

(note 251 184 185 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 185 251 186 51 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 182)
        (const_int 1 [0x1])) -1 (nil))

(insn 186 185 187 51 arch/arm/vfp/vfpdouble.c:408 (set (reg:QI 180)
        (subreg:QI (reg:SI 182) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 51 -> ( 52)

;; Succ edge  52 [100.0%]  (fallthru)

;; Start of basic block ( 47 49 50 51) -> 52
;; Pred edge  47 [71.0%] 
;; Pred edge  49 [71.0%] 
;; Pred edge  50 [100.0%] 
;; Pred edge  51 [100.0%]  (fallthru)
(code_label 187 186 252 52 81 "" [3 uses])

(note 252 187 188 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 188 252 189 52 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 183)
        (xor:SI (reg:SI 136 [ D.4383 ])
            (subreg:SI (reg:QI 180) 0))) -1 (nil))

(insn 189 188 190 52 arch/arm/vfp/vfpdouble.c:408 (set (reg:QI 184)
        (subreg:QI (reg:SI 183) 0)) -1 (nil))

(insn 190 189 191 52 arch/arm/vfp/vfpdouble.c:408 (set (reg:SI 185)
        (zero_extend:SI (reg:QI 184))) -1 (nil))

(insn 191 190 192 52 arch/arm/vfp/vfpdouble.c:408 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 192 191 195 52 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 52 -> ( 55 53)

;; Succ edge  55 [50.0%] 
;; Succ edge  53 [50.0%]  (fallthru)

;; Start of basic block ( 52) -> 53
;; Pred edge  52 [50.0%]  (fallthru)
(note 195 192 193 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(jump_insn 193 195 194 53 arch/arm/vfp/vfpdouble.c:408 (set (pc)
        (label_ref 209)) -1 (nil))
;; End of basic block 53 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 194 193 196)

;; Start of basic block ( 22 20) -> 54
;; Pred edge  22 [39.0%] 
;; Pred edge  20 [100.0%] 
(code_label 196 194 197 54 70 "" [2 uses])

(note 197 196 198 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 199 54 arch/arm/vfp/vfpdouble.c:388 (set (reg/v:SI 133 [ ret ])
        (const_int 1610612736 [0x60000000])) -1 (nil))

(jump_insn 199 198 200 54 arch/arm/vfp/vfpdouble.c:388 (set (pc)
        (label_ref 209)) -1 (nil))
;; End of basic block 54 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 200 199 201)

;; Start of basic block ( 52 33) -> 55
;; Pred edge  52 [50.0%] 
;; Pred edge  33 [100.0%] 
(code_label 201 200 202 55 76 "" [2 uses])

(note 202 201 203 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 203 202 204 55 arch/arm/vfp/vfpdouble.c:402 (set (reg/v:SI 133 [ ret ])
        (const_int 536870912 [0x20000000])) -1 (nil))

(jump_insn 204 203 205 55 arch/arm/vfp/vfpdouble.c:402 (set (pc)
        (label_ref 209)) -1 (nil))
;; End of basic block 55 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 205 204 206)

;; Start of basic block ( 45 28) -> 56
;; Pred edge  45 [50.0%] 
;; Pred edge  28 [21.0%] 
(code_label 206 205 207 56 74 "" [2 uses])

(note 207 206 208 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 56 arch/arm/vfp/vfpdouble.c:407 (set (reg/v:SI 133 [ ret ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))
;; End of basic block 56 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 56 55 17 54 15 16 53) -> 57
;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  55 [100.0%] 
;; Pred edge  17 [29.1%] 
;; Pred edge  54 [100.0%] 
;; Pred edge  15 [50.0%] 
;; Pred edge  16 [100.0%] 
;; Pred edge  53 [100.0%] 
(code_label 209 208 210 57 69 "" [6 uses])

(note 210 209 211 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 57 arch/arm/vfp/vfpdouble.c:417 (set (reg:SI 139 [ <result> ])
        (reg/v:SI 133 [ ret ])) -1 (nil))

(jump_insn 212 211 213 57 arch/arm/vfp/vfpdouble.c:417 (set (pc)
        (label_ref 214)) -1 (nil))
;; End of basic block 57 -> ( 59)

;; Succ edge  59 [100.0%] 

(barrier 213 212 222)

;; Start of basic block () -> 58
(note 222 213 216 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 216 222 217 58 arch/arm/vfp/vfpdouble.c:417 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 217 216 218 58 arch/arm/vfp/vfpdouble.c:417 (clobber (reg:SI 139 [ <result> ])) -1 (nil))

(jump_insn 218 217 219 58 arch/arm/vfp/vfpdouble.c:417 (set (pc)
        (label_ref 220)) -1 (nil))
;; End of basic block 58 -> ( 60)

;; Succ edge  60 [100.0%] 

(barrier 219 218 214)

;; Start of basic block ( 57) -> 59
;; Pred edge  57 [100.0%] 
(code_label 214 219 253 59 63 "" [1 uses])

(note 253 214 215 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 215 253 220 59 arch/arm/vfp/vfpdouble.c:417 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ <result> ])) -1 (nil))
;; End of basic block 59 -> ( 60)

;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 58 59) -> 60
;; Pred edge  58 [100.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 220 215 254 60 83 "" [1 uses])

(note 254 220 221 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 221 254 0 60 arch/arm/vfp/vfpdouble.c:417 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 60 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fcmpez (vfp_double_fcmpez)[0:163]


;; Generating RTL for gimple basic block 2

;; D.4424 = vfp_compare (dd, 1, 32, fpscr); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 2 r2)
        (const_int 32 [0x20])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 2 arch/arm/vfp/vfpdouble.c:436 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:435 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:435 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:435 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:435 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 2 r2)
        (const_int 32 [0x20])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:436 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 3 arch/arm/vfp/vfpdouble.c:436 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 24)

;; Start of basic block () -> 4
(note 24 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpdouble.c:437 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpdouble.c:437 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpdouble.c:437 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block () -> 5
(code_label 16 21 25 5 91 "" [0 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpdouble.c:437 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 92 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpdouble.c:437 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fcmpz (vfp_double_fcmpz)[0:162]


;; Generating RTL for gimple basic block 2

;; D.4416 = vfp_compare (dd, 0, 32, fpscr); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 2 r2)
        (const_int 32 [0x20])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 2 arch/arm/vfp/vfpdouble.c:431 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:430 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:430 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:430 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:430 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 2 r2)
        (const_int 32 [0x20])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:431 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 3 arch/arm/vfp/vfpdouble.c:431 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 24)

;; Start of basic block () -> 4
(note 24 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpdouble.c:432 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpdouble.c:432 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpdouble.c:432 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block () -> 5
(code_label 16 21 25 5 93 "" [0 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpdouble.c:432 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 94 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpdouble.c:432 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fcmpe (vfp_double_fcmpe)[0:161]


;; Generating RTL for gimple basic block 2

;; D.4408 = vfp_compare (dd, 1, dm, fpscr); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 2 arch/arm/vfp/vfpdouble.c:426 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:425 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:425 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:425 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:425 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:426 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 3 arch/arm/vfp/vfpdouble.c:426 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 24)

;; Start of basic block () -> 4
(note 24 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpdouble.c:427 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpdouble.c:427 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpdouble.c:427 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block () -> 5
(code_label 16 21 25 5 95 "" [0 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpdouble.c:427 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 96 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpdouble.c:427 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fcmp (vfp_double_fcmp)[0:160]


;; Generating RTL for gimple basic block 2

;; D.4400 = vfp_compare (dd, 0, dm, fpscr); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 2 arch/arm/vfp/vfpdouble.c:421 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:420 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:420 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:420 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:420 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:421 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn/j 13 12 14 3 arch/arm/vfp/vfpdouble.c:421 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_compare") [flags 0x3] <function_decl 0x10ad5380 vfp_compare>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 24)

;; Start of basic block () -> 4
(note 24 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpdouble.c:422 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpdouble.c:422 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpdouble.c:422 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block () -> 5
(code_label 16 21 25 5 97 "" [0 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpdouble.c:422 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 98 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpdouble.c:422 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fneg (vfp_double_fneg)[0:157]


;; Generating RTL for gimple basic block 2

;; D.4238 = vfp_get_double ((unsigned int) dm);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:264 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:264 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 133 [ D.4238 ])
        (reg:DI 0 r0)) -1 (nil))

;; vfp_put_double (D.4238 ^ 0x08000000000000000, (unsigned int) dd);

(insn 12 11 13 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 140)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 139)
        (xor:DI (reg:DI 133 [ D.4238 ])
            (reg:DI 140))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 0 r0)
        (reg:DI 139)) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpdouble.c:264 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(call_insn 16 15 0 arch/arm/vfp/vfpdouble.c:264 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

;; return 0;

(insn 17 16 18 arch/arm/vfp/vfpdouble.c:266 (set (reg:SI 134 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 18 17 19 arch/arm/vfp/vfpdouble.c:266 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 19 18 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:263 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:263 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:263 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:263 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:264 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:264 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 133 [ D.4238 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 140)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 139)
        (xor:DI (reg:DI 133 [ D.4238 ])
            (reg:DI 140))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:264 (set (reg:DI 0 r0)
        (reg:DI 139)) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:264 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(call_insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:264 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 17 16 18 3 arch/arm/vfp/vfpdouble.c:266 (set (reg:SI 134 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 18 17 19 3 arch/arm/vfp/vfpdouble.c:266 (set (pc)
        (label_ref 20)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 19 18 28)

;; Start of basic block () -> 4
(note 28 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 28 23 4 arch/arm/vfp/vfpdouble.c:266 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 23 22 24 4 arch/arm/vfp/vfpdouble.c:266 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 24 23 25 4 arch/arm/vfp/vfpdouble.c:266 (set (pc)
        (label_ref 26)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 25 24 20)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 20 25 29 5 99 "" [1 uses])

(note 29 20 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 29 26 5 arch/arm/vfp/vfpdouble.c:266 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 26 21 30 6 100 "" [1 uses])

(note 30 26 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 27 30 0 6 arch/arm/vfp/vfpdouble.c:266 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fabs (vfp_double_fabs)[0:155]


;; Generating RTL for gimple basic block 2

;; D.4217 = vfp_get_double ((unsigned int) dm);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:252 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:252 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 133 [ D.4217 ])
        (reg:DI 0 r0)) -1 (nil))

;; vfp_put_double (D.4217 & 9223372036854775807, (unsigned int) dd);

(insn 12 11 13 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 140)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 139)
        (and:DI (reg:DI 133 [ D.4217 ])
            (reg:DI 140))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 0 r0)
        (reg:DI 139)) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpdouble.c:252 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(call_insn 16 15 0 arch/arm/vfp/vfpdouble.c:252 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

;; return 0;

(insn 17 16 18 arch/arm/vfp/vfpdouble.c:254 (set (reg:SI 134 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 18 17 19 arch/arm/vfp/vfpdouble.c:254 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 19 18 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:251 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:251 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:251 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:251 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:252 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:252 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 133 [ D.4217 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 140)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 139)
        (and:DI (reg:DI 133 [ D.4217 ])
            (reg:DI 140))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:252 (set (reg:DI 0 r0)
        (reg:DI 139)) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:252 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(call_insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:252 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 17 16 18 3 arch/arm/vfp/vfpdouble.c:254 (set (reg:SI 134 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 18 17 19 3 arch/arm/vfp/vfpdouble.c:254 (set (pc)
        (label_ref 20)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 19 18 28)

;; Start of basic block () -> 4
(note 28 19 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 28 23 4 arch/arm/vfp/vfpdouble.c:254 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 23 22 24 4 arch/arm/vfp/vfpdouble.c:254 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 24 23 25 4 arch/arm/vfp/vfpdouble.c:254 (set (pc)
        (label_ref 26)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 25 24 20)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 20 25 29 5 101 "" [1 uses])

(note 29 20 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 29 26 5 arch/arm/vfp/vfpdouble.c:254 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 26 21 30 6 102 "" [1 uses])

(note 30 26 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 27 30 0 6 arch/arm/vfp/vfpdouble.c:254 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fcpy (vfp_double_fcpy)[0:156]


;; Generating RTL for gimple basic block 2

;; D.4228 = vfp_get_double ((unsigned int) dm);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:258 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:258 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:258 (set (reg:DI 133 [ D.4228 ])
        (reg:DI 0 r0)) -1 (nil))

;; vfp_put_double (D.4228, (unsigned int) dd);

(insn 12 11 13 arch/arm/vfp/vfpdouble.c:258 (set (reg:DI 0 r0)
        (reg:DI 133 [ D.4228 ])) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:258 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(call_insn 14 13 0 arch/arm/vfp/vfpdouble.c:258 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

;; return 0;

(insn 15 14 16 arch/arm/vfp/vfpdouble.c:260 (set (reg:SI 134 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 16 15 17 arch/arm/vfp/vfpdouble.c:260 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 17 16 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:257 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:257 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:257 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:257 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:258 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:258 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:258 (set (reg:DI 133 [ D.4228 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:258 (set (reg:DI 0 r0)
        (reg:DI 133 [ D.4228 ])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:258 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(call_insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:258 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:260 (set (reg:SI 134 [ <result> ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:260 (set (pc)
        (label_ref 18)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 17 16 26)

;; Start of basic block () -> 4
(note 26 17 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 26 21 4 arch/arm/vfp/vfpdouble.c:260 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 21 20 22 4 arch/arm/vfp/vfpdouble.c:260 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 22 21 23 4 arch/arm/vfp/vfpdouble.c:260 (set (pc)
        (label_ref 24)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 23 22 18)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 18 23 27 5 103 "" [1 uses])

(note 27 18 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 19 27 24 5 arch/arm/vfp/vfpdouble.c:260 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 24 19 28 6 104 "" [1 uses])

(note 28 24 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 25 28 0 6 arch/arm/vfp/vfpdouble.c:260 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_normalise_denormal (vfp_double_normalise_denormal)[0:152]


;; Generating RTL for gimple basic block 2

;; D.4073 = vd->significand;

(insn 6 5 0 arch/arm/vfp/vfpdouble.c:56 (set (reg:DI 136 [ D.4073 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

;; __asm__("clz	%0, %1" : "=r" ret : "r" (int) (D.4073 >> 32));

(insn 7 6 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (subreg:SI (reg:DI 139) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 136 [ D.4073 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 8 7 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (subreg:SI (reg:DI 139) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 9 8 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 134 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg:DI 139) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

;; bits = 31 - (32 - ret);

(insn 10 9 11 arch/arm/vfp/vfpdouble.c:56 (set (reg:SI 140)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 134 [ ret ]))) -1 (nil))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:56 (set (reg/v:SI 135 [ bits ])
        (minus:SI (const_int 31 [0x1f])
            (reg:SI 140))) -1 (nil))

;; if (bits == 31)

(insn 12 11 13 arch/arm/vfp/vfpdouble.c:57 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ bits ])
            (const_int 31 [0x1f]))) -1 (nil))

(jump_insn 13 12 0 arch/arm/vfp/vfpdouble.c:57 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 3

;; __asm__("clz	%0, %1" : "=r" ret : "r" (int) D.4073);

(insn 15 14 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 133 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg:DI 136 [ D.4073 ]) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

;; bits = 63 - (32 - ret);

(insn 16 15 17 arch/arm/vfp/vfpdouble.c:58 (set (reg:SI 141)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 133 [ ret ]))) -1 (nil))

(insn 17 16 0 arch/arm/vfp/vfpdouble.c:58 (set (reg/v:SI 135 [ bits ])
        (minus:SI (const_int 63 [0x3f])
            (reg:SI 141))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 18 17 19 106 "" [0 uses])

(note 19 18 0 NOTE_INSN_BASIC_BLOCK)

;; if (bits != 0)

(insn 20 19 21 arch/arm/vfp/vfpdouble.c:62 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ bits ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 21 20 0 arch/arm/vfp/vfpdouble.c:62 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 5

;; vd->exponent = (s16) (s16) (((short unsigned int) vd->exponent + 1) - (short unsigned int) bits);

(insn 23 22 24 arch/arm/vfp/vfpdouble.c:63 (set (reg:SI 143)
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 137 [ vd ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfpdouble.c:63 (set (reg:HI 142)
        (subreg:HI (reg:SI 143) 0)) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfpdouble.c:63 (set (reg:SI 144)
        (plus:SI (subreg:SI (reg:HI 142) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfpdouble.c:63 (set (reg:HI 145)
        (subreg:HI (reg:SI 144) 0)) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfpdouble.c:63 (set (reg:HI 146)
        (subreg:HI (reg/v:SI 135 [ bits ]) 0)) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfpdouble.c:63 (set (reg:SI 147)
        (minus:SI (subreg:SI (reg:HI 145) 0)
            (subreg:SI (reg:HI 146) 0))) -1 (nil))

(insn 29 28 0 arch/arm/vfp/vfpdouble.c:63 (set (mem/s/j:HI (reg/v/f:SI 137 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 147) 0)) -1 (nil))

;; vd->significand = [lshift_expr] vd->significand << bits;

(insn 33 29 34 arch/arm/vfp/vfpdouble.c:64 (set (reg:DI 0 r0)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfpdouble.c:64 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ bits ])) -1 (nil))

(call_insn/u 35 34 36 arch/arm/vfp/vfpdouble.c:64 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 36 35 37 arch/arm/vfp/vfpdouble.c:64 (set (reg:DI 154)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                    (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
            (reg/v:SI 135 [ bits ]))
        (nil)))

(insn 37 36 0 arch/arm/vfp/vfpdouble.c:64 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 154)) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 38 37 39 107 "" [0 uses])

(note 39 38 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/vfp/vfpdouble.c:55 (set (reg/v/f:SI 137 [ vd ])
        (reg:SI 0 r0 [ vd ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/vfp/vfpdouble.c:56 (set (reg:DI 136 [ D.4073 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 7 6 8 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (subreg:SI (reg:DI 139) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 136 [ D.4073 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 8 7 9 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (subreg:SI (reg:DI 139) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 9 8 10 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 134 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg:DI 139) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:56 (set (reg:SI 140)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 134 [ ret ]))) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:56 (set (reg/v:SI 135 [ bits ])
        (minus:SI (const_int 31 [0x1f])
            (reg:SI 140))) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:57 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ bits ])
            (const_int 31 [0x1f]))) -1 (nil))

(jump_insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:57 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  5 [72.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [28.0%]  (fallthru)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 133 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg:DI 136 [ D.4073 ]) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 16 15 17 4 arch/arm/vfp/vfpdouble.c:58 (set (reg:SI 141)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 133 [ ret ]))) -1 (nil))

(insn 17 16 18 4 arch/arm/vfp/vfpdouble.c:58 (set (reg/v:SI 135 [ bits ])
        (minus:SI (const_int 63 [0x3f])
            (reg:SI 141))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [72.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 18 17 19 5 106 "" [1 uses])

(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 5 arch/arm/vfp/vfpdouble.c:62 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 135 [ bits ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 21 20 22 5 arch/arm/vfp/vfpdouble.c:62 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [61.0%]  (fallthru)
;; Succ edge  7 [39.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [61.0%]  (fallthru)
(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 6 arch/arm/vfp/vfpdouble.c:63 (set (reg:SI 143)
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 137 [ vd ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 24 23 25 6 arch/arm/vfp/vfpdouble.c:63 (set (reg:HI 142)
        (subreg:HI (reg:SI 143) 0)) -1 (nil))

(insn 25 24 26 6 arch/arm/vfp/vfpdouble.c:63 (set (reg:SI 144)
        (plus:SI (subreg:SI (reg:HI 142) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 26 25 27 6 arch/arm/vfp/vfpdouble.c:63 (set (reg:HI 145)
        (subreg:HI (reg:SI 144) 0)) -1 (nil))

(insn 27 26 28 6 arch/arm/vfp/vfpdouble.c:63 (set (reg:HI 146)
        (subreg:HI (reg/v:SI 135 [ bits ]) 0)) -1 (nil))

(insn 28 27 29 6 arch/arm/vfp/vfpdouble.c:63 (set (reg:SI 147)
        (minus:SI (subreg:SI (reg:HI 145) 0)
            (subreg:SI (reg:HI 146) 0))) -1 (nil))

(insn 29 28 33 6 arch/arm/vfp/vfpdouble.c:63 (set (mem/s/j:HI (reg/v/f:SI 137 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg:SI 147) 0)) -1 (nil))

(insn 33 29 34 6 arch/arm/vfp/vfpdouble.c:64 (set (reg:DI 0 r0)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 34 33 35 6 arch/arm/vfp/vfpdouble.c:64 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ bits ])) -1 (nil))

(call_insn/u 35 34 36 6 arch/arm/vfp/vfpdouble.c:64 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 36 35 37 6 arch/arm/vfp/vfpdouble.c:64 (set (reg:DI 154)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                    (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
            (reg/v:SI 135 [ bits ]))
        (nil)))

(insn 37 36 38 6 arch/arm/vfp/vfpdouble.c:64 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 137 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 154)) -1 (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; Pred edge  5 [39.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 38 37 39 7 107 "" [1 uses])

(note 39 38 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [100.0%]  (fallthru)
(note 44 39 41 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn 41 44 42 8 arch/arm/vfp/vfpdouble.c:68 (set (pc)
        (label_ref 43)) -1 (nil))
;; End of basic block 8 -> ( 10)

;; Succ edge  10 [100.0%] 

(barrier 42 41 40)

;; Start of basic block () -> 9
(code_label 40 42 45 9 105 "" [0 uses])

(note 45 40 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [100.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 43 45 46 10 108 "" [1 uses])

(note 46 43 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 10 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_normaliseround (vfp_double_normaliseround)[0:153]


;; Generating RTL for gimple basic block 2

;; D.4105 = vd->exponent;

(insn 10 9 0 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 148 [ D.4105 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

;; if (D.4105 == 2047)

(insn 11 10 12 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 156)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 12 11 13 arch/arm/vfp/vfpdouble.c:81 (set (reg:HI 155)
        (subreg:HI (reg:SI 156) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 157)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 148 [ D.4105 ]) 0))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 158)
        (sign_extend:SI (reg:HI 155))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpdouble.c:81 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (reg:SI 158))) -1 (nil))

(jump_insn 16 15 0 arch/arm/vfp/vfpdouble.c:81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 3
Failed to add probability note

;; if (exceptions != 0 | vd->significand == 0 != 0)

(insn 18 17 19 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 153 [ exceptions ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:SI 160)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:QI 159)
        (subreg:QI (reg:SI 160) 0)) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:SI 162)
        (const_int 0 [0x0])) -1 (nil))

(insn 22 21 23 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:QI 161)
        (subreg:QI (reg:SI 162) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 23 22 24 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 163)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 164)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 163)
        (ior:SI (reg:SI 163)
            (reg:SI 164))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfpdouble.c:81 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 28 arch/arm/vfp/vfpdouble.c:81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 165)
        (const_int 1 [0x1])) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfpdouble.c:81 (set (reg:QI 161)
        (subreg:QI (reg:SI 165) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(code_label 30 29 31 112 "" [0 uses])

(insn 31 30 32 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 166)
        (ior:SI (subreg:SI (reg:QI 159) 0)
            (subreg:SI (reg:QI 161) 0))) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfpdouble.c:81 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfpdouble.c:81 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 35 34 0 arch/arm/vfp/vfpdouble.c:81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 36 35 37 110 "" [0 uses])

(note 37 36 0 NOTE_INSN_BASIC_BLOCK)

;; significand = vd->significand;

(insn 38 37 0 arch/arm/vfp/vfpdouble.c:87 (set (reg/v:DI 143 [ significand ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

;; if (significand == 0)

(insn 39 38 40 arch/arm/vfp/vfpdouble.c:87 (set (reg:SI 169)
        (subreg:SI (reg/v:DI 143 [ significand ]) 0)) -1 (nil))

(insn 40 39 41 arch/arm/vfp/vfpdouble.c:87 (set (reg:SI 169)
        (ior:SI (reg:SI 169)
            (subreg:SI (reg/v:DI 143 [ significand ]) 4))) -1 (nil))

(insn 41 40 42 arch/arm/vfp/vfpdouble.c:87 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 42 41 0 arch/arm/vfp/vfpdouble.c:87 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 5

;; vd->exponent = 0;

(insn 44 43 45 arch/arm/vfp/vfpdouble.c:88 (set (reg:SI 171)
        (const_int 0 [0x0])) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfpdouble.c:88 (set (reg:HI 170)
        (subreg:HI (reg:SI 171) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 46 45 0 arch/arm/vfp/vfpdouble.c:88 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 170)) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 49 48 50 113 "" [0 uses])

(note 50 49 0 NOTE_INSN_BASIC_BLOCK)

;; exponent = (int) D.4105;

(insn 51 50 0 arch/arm/vfp/vfpdouble.c:92 (set (reg/v:SI 141 [ exponent ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 148 [ D.4105 ]) 0))) -1 (nil))

;; __asm__("clz	%0, %1" : "=r" ret : "r" (int) (significand >> 32));

(insn 52 51 53 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (subreg:SI (reg:DI 173) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 143 [ significand ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 53 52 54 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (subreg:SI (reg:DI 173) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 54 53 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 137 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg:DI 173) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

;; shift = 32 - (32 - ret);

(insn 55 54 56 arch/arm/vfp/vfpdouble.c:95 (set (reg:SI 174)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 137 [ ret ]))) -1 (nil))

(insn 56 55 0 arch/arm/vfp/vfpdouble.c:95 (set (reg/v:SI 140 [ shift ])
        (minus:SI (const_int 32 [0x20])
            (reg:SI 174))) -1 (nil))

;; if (shift == 32)

(insn 57 56 58 arch/arm/vfp/vfpdouble.c:96 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ shift ])
            (const_int 32 [0x20]))) -1 (nil))

(jump_insn 58 57 0 arch/arm/vfp/vfpdouble.c:96 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 7

;; __asm__("clz	%0, %1" : "=r" ret : "r" (int) significand);

(insn 60 59 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 136 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg/v:DI 143 [ significand ]) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

;; shift = 64 - (32 - ret);

(insn 61 60 62 arch/arm/vfp/vfpdouble.c:97 (set (reg:SI 175)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 136 [ ret ]))) -1 (nil))

(insn 62 61 0 arch/arm/vfp/vfpdouble.c:97 (set (reg/v:SI 140 [ shift ])
        (minus:SI (const_int 64 [0x40])
            (reg:SI 175))) -1 (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 63 62 64 114 "" [0 uses])

(note 64 63 0 NOTE_INSN_BASIC_BLOCK)

;; if (shift != 0)

(insn 65 64 66 arch/arm/vfp/vfpdouble.c:98 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ shift ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 66 65 0 arch/arm/vfp/vfpdouble.c:98 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 9

;; exponent = exponent - shift;

(insn 68 67 0 arch/arm/vfp/vfpdouble.c:99 (set (reg/v:SI 141 [ exponent ])
        (minus:SI (reg/v:SI 141 [ exponent ])
            (reg/v:SI 140 [ shift ]))) -1 (nil))

;; significand = significand << shift;

(insn 69 68 70 arch/arm/vfp/vfpdouble.c:100 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfpdouble.c:100 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ shift ])) -1 (nil))

(call_insn/u 71 70 72 arch/arm/vfp/vfpdouble.c:100 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 72 71 73 arch/arm/vfp/vfpdouble.c:100 (set (reg:DI 176)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 143 [ significand ])
            (reg/v:SI 140 [ shift ]))
        (nil)))

(insn 73 72 0 arch/arm/vfp/vfpdouble.c:100 (set (reg/v:DI 143 [ significand ])
        (reg:DI 176)) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 74 73 75 115 "" [0 uses])

(note 75 74 0 NOTE_INSN_BASIC_BLOCK)

;; if (exponent < 0)

(insn 76 75 77 arch/arm/vfp/vfpdouble.c:113 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ exponent ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 77 76 0 arch/arm/vfp/vfpdouble.c:113 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; underflow = 0;

(insn 79 78 0 arch/arm/vfp/vfpdouble.c:113 (set (reg/v:SI 139 [ underflow ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 82 81 83 116 "" [0 uses])

(note 83 82 0 NOTE_INSN_BASIC_BLOCK)

;; D.4126 = -exponent;

(insn 84 83 0 arch/arm/vfp/vfpdouble.c:114 (set (reg:SI 147 [ D.4126 ])
        (neg:SI (reg/v:SI 141 [ exponent ]))) -1 (nil))

;; D.4127 = (unsigned int) D.4126;

(insn 85 84 0 arch/arm/vfp/vfpdouble.c:114 (set (reg:SI 146 [ D.4127 ])
        (reg:SI 147 [ D.4126 ])) -1 (nil))

;; if (D.4127 != 0)

(insn 86 85 87 arch/arm/vfp/vfp.h:25 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ D.4127 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 87 86 0 arch/arm/vfp/vfp.h:25 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; if (D.4127 <= 63)

(insn 89 88 90 arch/arm/vfp/vfp.h:26 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ D.4127 ])
            (const_int 63 [0x3f]))) -1 (nil))

(jump_insn 90 89 0 arch/arm/vfp/vfp.h:26 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 14

;; D.5449 = significand >> D.4126;

(insn 92 91 93 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) -1 (nil))

(insn 93 92 94 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 147 [ D.4126 ])) -1 (nil))

(call_insn/u 94 93 95 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 95 94 96 arch/arm/vfp/vfp.h:27 (set (reg:DI 177)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (reg/v:DI 143 [ significand ])
            (reg:SI 147 [ D.4126 ]))
        (nil)))

(insn 96 95 0 arch/arm/vfp/vfp.h:27 (set (reg:DI 134 [ D.5449 ])
        (reg:DI 177)) -1 (nil))

;; D.5445 = significand << (int) (64 - D.4127) != 0;

(insn 97 96 98 arch/arm/vfp/vfp.h:27 (set (reg:SI 178)
        (minus:SI (const_int 64 [0x40])
            (reg:SI 146 [ D.4127 ]))) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) -1 (nil))

(insn 99 98 100 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 178)) -1 (nil))

(call_insn/u 100 99 101 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 101 100 102 arch/arm/vfp/vfp.h:27 (set (reg:DI 179)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 143 [ significand ])
            (reg:SI 178))
        (nil)))

(insn 102 101 103 arch/arm/vfp/vfp.h:27 (set (reg:DI 180)
        (reg:DI 179)) -1 (nil))

(insn 103 102 104 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg:DI 180)) -1 (nil))

(insn 104 103 105 arch/arm/vfp/vfp.h:27 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn/u 105 104 106 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 106 105 107 arch/arm/vfp/vfp.h:27 (set (reg:SI 181)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 107 106 108 arch/arm/vfp/vfp.h:27 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 108 107 109 arch/arm/vfp/vfp.h:27 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (nil))

(insn 109 108 110 arch/arm/vfp/vfp.h:27 (set (reg:DI 180)
        (const_int 1 [0x1])) -1 (nil))

(code_label 110 109 111 120 "" [0 uses])

(insn 111 110 0 arch/arm/vfp/vfp.h:27 (set (reg:DI 135 [ D.5445 ])
        (reg:DI 180)) -1 (nil))

;; significand = D.5445 | D.5449;

(insn 112 111 0 arch/arm/vfp/vfp.h:27 (set (reg/v:DI 143 [ significand ])
        (ior:DI (reg:DI 135 [ D.5445 ])
            (reg:DI 134 [ D.5449 ]))) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 115 114 116 119 "" [0 uses])

(note 116 115 0 NOTE_INSN_BASIC_BLOCK)

;; significand = significand != 0;

(insn 117 116 118 arch/arm/vfp/vfp.h:29 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) -1 (nil))

(insn 118 117 119 arch/arm/vfp/vfp.h:29 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn/u 119 118 120 arch/arm/vfp/vfp.h:29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 120 119 121 arch/arm/vfp/vfp.h:29 (set (reg:SI 182)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 121 120 122 arch/arm/vfp/vfp.h:29 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 122 121 123 arch/arm/vfp/vfp.h:29 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 124)
            (pc))) -1 (nil))

(insn 123 122 124 arch/arm/vfp/vfp.h:29 (set (reg/v:DI 143 [ significand ])
        (const_int 1 [0x1])) -1 (nil))

(code_label 124 123 0 121 "" [0 uses])

;; Generating RTL for gimple basic block 16

;; 

(code_label 125 124 126 118 "" [0 uses])

(note 126 125 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 2047 == 0)

(insn 127 126 128 arch/arm/vfp/vfpdouble.c:121 (set (reg:DI 184)
        (const_int 2047 [0x7ff])) -1 (nil))

(insn 128 127 129 arch/arm/vfp/vfpdouble.c:121 (set (reg:DI 183)
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 184))) -1 (nil))

(insn 129 128 130 arch/arm/vfp/vfpdouble.c:121 (set (reg:SI 185)
        (subreg:SI (reg:DI 183) 0)) -1 (nil))

(insn 130 129 131 arch/arm/vfp/vfpdouble.c:121 (set (reg:SI 185)
        (ior:SI (reg:SI 185)
            (subreg:SI (reg:DI 183) 4))) -1 (nil))

(insn 131 130 132 arch/arm/vfp/vfpdouble.c:121 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 132 131 0 arch/arm/vfp/vfpdouble.c:121 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 17

;; underflow = 0;

(insn 134 133 0 arch/arm/vfp/vfpdouble.c:122 (set (reg/v:SI 139 [ underflow ])
        (const_int 0 [0x0])) -1 (nil))

;; exponent = 0;

(insn 135 134 0 arch/arm/vfp/vfpdouble.c:115 (set (reg/v:SI 141 [ exponent ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 138 137 139 122 "" [0 uses])

(note 139 138 0 NOTE_INSN_BASIC_BLOCK)

;; underflow = 1;

(insn 140 139 0 arch/arm/vfp/vfpdouble.c:115 (set (reg/v:SI 139 [ underflow ])
        (const_int 1 [0x1])) -1 (nil))

;; exponent = 0;

(insn 141 140 0 arch/arm/vfp/vfpdouble.c:115 (set (reg/v:SI 141 [ exponent ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 19

;; 

(code_label 142 141 143 117 "" [0 uses])

(note 143 142 0 NOTE_INSN_BASIC_BLOCK)

;; rmode = fpscr & 12582912;

(insn 144 143 0 arch/arm/vfp/vfpdouble.c:129 (set (reg/v:SI 138 [ rmode ])
        (and:SI (reg/v:SI 152 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

;; if (rmode == 0)

(insn 145 144 146 arch/arm/vfp/vfpdouble.c:131 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rmode ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 146 145 0 arch/arm/vfp/vfpdouble.c:131 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 20

;; if (significand & 2048 == 0)

(insn 148 147 149 arch/arm/vfp/vfpdouble.c:133 (set (reg:DI 187)
        (const_int 2048 [0x800])) -1 (nil))

(insn 149 148 150 arch/arm/vfp/vfpdouble.c:133 (set (reg:DI 186)
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 187))) -1 (nil))

(insn 150 149 151 arch/arm/vfp/vfpdouble.c:133 (set (reg:SI 188)
        (subreg:SI (reg:DI 186) 0)) -1 (nil))

(insn 151 150 152 arch/arm/vfp/vfpdouble.c:133 (set (reg:SI 188)
        (ior:SI (reg:SI 188)
            (subreg:SI (reg:DI 186) 4))) -1 (nil))

(insn 152 151 153 arch/arm/vfp/vfpdouble.c:133 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 153 152 0 arch/arm/vfp/vfpdouble.c:133 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 21

;; incr = 1023;

(insn 155 154 0 arch/arm/vfp/vfpdouble.c:134 (set (reg/v:DI 142 [ incr ])
        (const_int 1023 [0x3ff])) -1 (nil))

;; Generating RTL for gimple basic block 22

;; 

(code_label 158 157 159 124 "" [0 uses])

(note 159 158 0 NOTE_INSN_BASIC_BLOCK)

;; incr = 1024;

(insn 160 159 0 arch/arm/vfp/vfpdouble.c:132 (set (reg/v:DI 142 [ incr ])
        (const_int 1024 [0x400])) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 163 162 164 123 "" [0 uses])

(note 164 163 0 NOTE_INSN_BASIC_BLOCK)

;; if (rmode == 12582912)

(insn 165 164 166 arch/arm/vfp/vfpdouble.c:135 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rmode ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(jump_insn 166 165 0 arch/arm/vfp/vfpdouble.c:135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 24

;; if (rmode == 4194304 ^ vd->sign != 0 != 0)

(insn 168 167 169 arch/arm/vfp/vfpdouble.c:137 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 169 168 170 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 190)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 170 169 171 arch/arm/vfp/vfpdouble.c:137 (set (reg:QI 189)
        (subreg:QI (reg:SI 190) 0)) -1 (nil))

(insn 171 170 172 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 192)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 172 171 173 arch/arm/vfp/vfpdouble.c:137 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(insn 173 172 174 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 174 173 175 arch/arm/vfp/vfpdouble.c:137 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) -1 (nil))

(insn 175 174 176 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 194)
        (xor:SI (subreg:SI (reg:QI 189) 0)
            (subreg:SI (reg:QI 191) 0))) -1 (nil))

(insn 176 175 177 arch/arm/vfp/vfpdouble.c:137 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) -1 (nil))

(insn 177 176 178 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) -1 (nil))

(insn 178 177 179 arch/arm/vfp/vfpdouble.c:137 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 179 178 0 arch/arm/vfp/vfpdouble.c:137 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 25

;; incr = 2047;

(insn 181 180 0 arch/arm/vfp/vfpdouble.c:138 (set (reg/v:DI 142 [ incr ])
        (const_int 2047 [0x7ff])) -1 (nil))

;; Generating RTL for gimple basic block 26

;; 

(code_label 184 183 185 126 "" [0 uses])

(note 185 184 0 NOTE_INSN_BASIC_BLOCK)

;; incr = 0;

(insn 186 185 0 arch/arm/vfp/vfpdouble.c:136 (set (reg/v:DI 142 [ incr ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 27

;; 

(code_label 187 186 188 125 "" [0 uses])

(note 188 187 0 NOTE_INSN_BASIC_BLOCK)
Failed to add probability note

;; if (incr + significand < significand)

(insn 189 188 190 arch/arm/vfp/vfpdouble.c:145 (parallel [
            (set (reg:DI 197)
                (plus:DI (reg/v:DI 142 [ incr ])
                    (reg/v:DI 143 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 190 189 191 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 4)
            (subreg:SI (reg:DI 197) 4))) -1 (nil))

(jump_insn 191 190 192 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) -1 (nil))

(insn 192 191 193 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 4)
            (subreg:SI (reg:DI 197) 4))) -1 (nil))

(jump_insn 193 192 194 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 194 193 195 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 0)
            (subreg:SI (reg:DI 197) 0))) -1 (nil))

(jump_insn 195 194 196 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) -1 (nil))

(insn 196 195 197 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 0)
            (subreg:SI (reg:DI 197) 0))) -1 (nil))

(jump_insn 197 196 198 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(jump_insn 198 197 199 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 199 198 200)

(code_label 200 199 0 128 "" [0 uses])

;; Generating RTL for gimple basic block 28

;; exponent = exponent + 1;

(insn 202 201 0 arch/arm/vfp/vfpdouble.c:146 (set (reg/v:SI 141 [ exponent ])
        (plus:SI (reg/v:SI 141 [ exponent ])
            (const_int 1 [0x1]))) -1 (nil))

;; D.4150 = significand >> 1;

(insn 203 202 0 arch/arm/vfp/vfpdouble.c:147 (parallel [
            (set (reg:DI 145 [ D.4150 ])
                (lshiftrt:DI (reg/v:DI 143 [ significand ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; D.4151 = significand & 1;

(insn 204 203 205 arch/arm/vfp/vfpdouble.c:147 (set (reg:DI 198)
        (const_int 1 [0x1])) -1 (nil))

(insn 205 204 0 arch/arm/vfp/vfpdouble.c:147 (set (reg:DI 144 [ D.4151 ])
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 198))) -1 (nil))

;; significand = D.4151 | D.4150;

(insn 206 205 0 arch/arm/vfp/vfpdouble.c:147 (set (reg/v:DI 143 [ significand ])
        (ior:DI (reg:DI 144 [ D.4151 ])
            (reg:DI 145 [ D.4150 ]))) -1 (nil))

;; incr = incr >> 1;

(insn 207 206 0 arch/arm/vfp/vfpdouble.c:148 (parallel [
            (set (reg/v:DI 142 [ incr ])
                (lshiftrt:DI (reg/v:DI 142 [ incr ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 29

;; 

(code_label 208 207 209 127 "" [0 uses])

(note 209 208 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 2047 != 0)

(insn 210 209 211 arch/arm/vfp/vfpdouble.c:160 (set (reg:DI 200)
        (const_int 2047 [0x7ff])) -1 (nil))

(insn 211 210 212 arch/arm/vfp/vfpdouble.c:160 (set (reg:DI 199)
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 200))) -1 (nil))

(insn 212 211 213 arch/arm/vfp/vfpdouble.c:160 (set (reg:SI 201)
        (subreg:SI (reg:DI 199) 0)) -1 (nil))

(insn 213 212 214 arch/arm/vfp/vfpdouble.c:160 (set (reg:SI 201)
        (ior:SI (reg:SI 201)
            (subreg:SI (reg:DI 199) 4))) -1 (nil))

(insn 214 213 215 arch/arm/vfp/vfpdouble.c:160 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 215 214 0 arch/arm/vfp/vfpdouble.c:160 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 30

;; exceptions = exceptions | 16;

(insn 217 216 0 arch/arm/vfp/vfpdouble.c:161 (set (reg/v:SI 153 [ exceptions ])
        (ior:SI (reg/v:SI 153 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

;; Generating RTL for gimple basic block 31

;; 

(code_label 218 217 219 129 "" [0 uses])

(note 219 218 0 NOTE_INSN_BASIC_BLOCK)

;; if (exponent > 2045)

(insn 220 219 221 arch/arm/vfp/vfpdouble.c:171 (set (reg:SI 202)
        (const_int 2045 [0x7fd])) -1 (nil))

(insn 221 220 222 arch/arm/vfp/vfpdouble.c:171 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ exponent ])
            (reg:SI 202))) -1 (nil))

(jump_insn 222 221 0 arch/arm/vfp/vfpdouble.c:171 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 32

;; exceptions = exceptions | 20;

(insn 224 223 0 arch/arm/vfp/vfpdouble.c:172 (set (reg/v:SI 153 [ exceptions ])
        (ior:SI (reg/v:SI 153 [ exceptions ])
            (const_int 20 [0x14]))) -1 (nil))

;; if (incr == 0)

(insn 225 224 226 arch/arm/vfp/vfpdouble.c:173 (set (reg:SI 203)
        (subreg:SI (reg/v:DI 142 [ incr ]) 0)) -1 (nil))

(insn 226 225 227 arch/arm/vfp/vfpdouble.c:173 (set (reg:SI 203)
        (ior:SI (reg:SI 203)
            (subreg:SI (reg/v:DI 142 [ incr ]) 4))) -1 (nil))

(insn 227 226 228 arch/arm/vfp/vfpdouble.c:173 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 228 227 0 arch/arm/vfp/vfpdouble.c:173 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 33

;; vd->exponent = 2045;

(insn 230 229 231 arch/arm/vfp/vfpdouble.c:174 (set (reg:SI 205)
        (const_int 2045 [0x7fd])) -1 (nil))

(insn 231 230 232 arch/arm/vfp/vfpdouble.c:174 (set (reg:HI 204)
        (subreg:HI (reg:SI 205) 0)) -1 (expr_list:REG_EQUAL (const_int 2045 [0x7fd])
        (nil)))

(insn 232 231 0 arch/arm/vfp/vfpdouble.c:174 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 204)) -1 (nil))

;; vd->significand = 9223372036854775807;

(insn 233 232 234 arch/arm/vfp/vfpdouble.c:175 (set (reg:DI 206)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) -1 (nil))

(insn 234 233 0 arch/arm/vfp/vfpdouble.c:175 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 206)) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 237 236 238 131 "" [0 uses])

(note 238 237 0 NOTE_INSN_BASIC_BLOCK)

;; vd->exponent = 2047;

(insn 239 238 240 arch/arm/vfp/vfpdouble.c:177 (set (reg:SI 208)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 240 239 241 arch/arm/vfp/vfpdouble.c:177 (set (reg:HI 207)
        (subreg:HI (reg:SI 208) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 241 240 0 arch/arm/vfp/vfpdouble.c:177 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 207)) -1 (nil))

;; vd->significand = 0;

(insn 242 241 243 arch/arm/vfp/vfpdouble.c:178 (set (reg:DI 209)
        (const_int 0 [0x0])) -1 (nil))

(insn 243 242 0 arch/arm/vfp/vfpdouble.c:178 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 209)) -1 (nil))

;; Generating RTL for gimple basic block 35

;; 

(code_label 246 245 247 130 "" [0 uses])

(note 247 246 0 NOTE_INSN_BASIC_BLOCK)

;; significand.542 = incr + significand;

(insn 248 247 0 arch/arm/vfp/vfpdouble.c:166 (parallel [
            (set (reg/v:DI 133 [ significand.542 ])
                (plus:DI (reg/v:DI 142 [ incr ])
                    (reg/v:DI 143 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; if (significand.542 >> 11 == 0)

(insn 249 248 250 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 212)
        (ashift:SI (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int 21 [0x15]))) -1 (nil))

(insn 250 249 251 arch/arm/vfp/vfpdouble.c:181 (set (subreg:SI (reg:DI 211) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 133 [ significand.542 ]) 0)
            (const_int 11 [0xb]))) -1 (nil))

(insn 251 250 252 arch/arm/vfp/vfpdouble.c:181 (set (subreg:SI (reg:DI 211) 0)
        (ior:SI (reg:SI 212)
            (subreg:SI (reg:DI 211) 0))) -1 (nil))

(insn 252 251 253 arch/arm/vfp/vfpdouble.c:181 (set (subreg:SI (reg:DI 211) 4)
        (lshiftrt:SI (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int 11 [0xb]))) -1 (nil))

(insn 253 252 254 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 213)
        (subreg:SI (reg:DI 211) 0)) -1 (nil))

(insn 254 253 255 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 213)
        (ior:SI (reg:SI 213)
            (subreg:SI (reg:DI 211) 4))) -1 (nil))

(insn 255 254 256 arch/arm/vfp/vfpdouble.c:181 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 256 255 0 arch/arm/vfp/vfpdouble.c:181 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 36

;; exponent = 0;

(insn 258 257 0 arch/arm/vfp/vfpdouble.c:182 (set (reg/v:SI 141 [ exponent ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 37

;; 

(code_label 259 258 260 132 "" [0 uses])

(note 260 259 0 NOTE_INSN_BASIC_BLOCK)
Failed to add probability note

;; if (exponent != 0 | significand.542 > 0x08000000000000000 != 0)

(insn 261 260 262 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ exponent ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 262 261 263 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 215)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 263 262 264 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 214)
        (subreg:QI (reg:SI 215) 0)) -1 (nil))

(insn 264 263 265 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 217)
        (const_int 0 [0x0])) -1 (nil))

(insn 265 264 266 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 216)
        (subreg:QI (reg:SI 217) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 266 265 267 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(jump_insn 267 266 268 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 276)
            (pc))) -1 (nil))

(insn 268 267 269 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(jump_insn 269 268 270 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 279)
            (pc))) -1 (nil))

(insn 270 269 271 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 271 270 272 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 276)
            (pc))) -1 (nil))

(insn 272 271 273 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 273 272 274 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 279)
            (pc))) -1 (nil))

(jump_insn 274 273 275 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (label_ref 279)) -1 (nil))

(barrier 275 274 276)

(code_label 276 275 277 135 "" [0 uses])

(insn 277 276 278 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 218)
        (const_int 1 [0x1])) -1 (nil))

(insn 278 277 279 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 216)
        (subreg:QI (reg:SI 218) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(code_label 279 278 280 134 "" [0 uses])

(insn 280 279 281 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 219)
        (ior:SI (subreg:SI (reg:QI 214) 0)
            (subreg:SI (reg:QI 216) 0))) -1 (nil))

(insn 281 280 282 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 220)
        (subreg:QI (reg:SI 219) 0)) -1 (nil))

(insn 282 281 283 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 221)
        (zero_extend:SI (reg:QI 220))) -1 (nil))

(insn 283 282 284 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 221)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 284 283 0 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

;; Generating RTL for gimple basic block 38

;; if (underflow != 0)

(insn 286 285 287 arch/arm/vfp/vfpdouble.c:185 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ underflow ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 287 286 0 arch/arm/vfp/vfpdouble.c:185 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))

;; Generating RTL for gimple basic block 39

;; exceptions = exceptions | 8;

(insn 289 288 0 arch/arm/vfp/vfpdouble.c:186 (set (reg/v:SI 153 [ exceptions ])
        (ior:SI (reg/v:SI 153 [ exceptions ])
            (const_int 8 [0x8]))) -1 (nil))

;; Generating RTL for gimple basic block 40

;; 

(code_label 290 289 291 133 "" [0 uses])

(note 291 290 0 NOTE_INSN_BASIC_BLOCK)

;; vd->exponent = (s16) (s16) exponent;

(insn 292 291 0 arch/arm/vfp/vfpdouble.c:187 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg/v:SI 141 [ exponent ]) 0)) -1 (nil))

;; vd->significand = [rshift_expr] significand.542 >> 1;

(insn 293 292 294 arch/arm/vfp/vfpdouble.c:188 (parallel [
            (set (reg:DI 222)
                (lshiftrt:DI (reg/v:DI 133 [ significand.542 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 294 293 0 arch/arm/vfp/vfpdouble.c:188 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 222)) -1 (nil))

;; Generating RTL for gimple basic block 41

;; pack:

(code_label 295 294 296 111 ("pack") [0 uses])

(note 296 295 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_double ((((long long unsigned int) vd->sign << 48) + ((long long unsigned int) vd->exponent << 52)) + (vd->significand >> 10), (unsigned int) dd);

(insn 297 296 298 arch/arm/vfp/vfpdouble.c:197 (clobber (reg:DI 223)) -1 (nil))

(insn 298 297 299 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 224)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 299 298 300 arch/arm/vfp/vfpdouble.c:197 (set (reg:DI 223)
        (zero_extend:DI (reg:SI 224))) -1 (nil))

(insn 300 299 301 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 226) 4)
        (ashift:SI (subreg:SI (reg:DI 223) 0)
            (const_int 16 [0x10]))) -1 (nil))

(insn 301 300 302 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 226) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 302 301 303 arch/arm/vfp/vfpdouble.c:197 (clobber (reg:DI 227)) -1 (nil))

(insn 303 302 304 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 228)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 304 303 305 arch/arm/vfp/vfpdouble.c:197 (set (reg:DI 227)
        (sign_extend:DI (reg:SI 228))) -1 (nil))

(insn 305 304 306 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 230) 4)
        (ashift:SI (subreg:SI (reg:DI 227) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 306 305 307 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 230) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 307 306 309 arch/arm/vfp/vfpdouble.c:197 (parallel [
            (set (reg:DI 231)
                (plus:DI (reg:DI 226)
                    (reg:DI 230)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 309 307 310 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 236)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 310 309 311 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 235)
        (ashift:SI (reg:SI 236)
            (const_int 22 [0x16]))) -1 (nil))

(insn 311 310 312 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 237)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 312 311 313 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 234) 0)
        (lshiftrt:SI (reg:SI 237)
            (const_int 10 [0xa]))) -1 (nil))

(insn 313 312 314 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 234) 0)
        (ior:SI (reg:SI 235)
            (subreg:SI (reg:DI 234) 0))) -1 (nil))

(insn 314 313 315 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 238)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 315 314 316 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 234) 4)
        (lshiftrt:SI (reg:SI 238)
            (const_int 10 [0xa]))) -1 (nil))

(insn 316 315 317 arch/arm/vfp/vfpdouble.c:197 (parallel [
            (set (reg:DI 239)
                (plus:DI (reg:DI 231)
                    (reg:DI 234)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 317 316 318 arch/arm/vfp/vfpdouble.c:197 (set (reg:DI 0 r0)
        (reg:DI 239)) -1 (nil))

(insn 318 317 319 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 2 r2)
        (reg/v:SI 150 [ dd ])) -1 (nil))

(call_insn 319 318 0 arch/arm/vfp/vfpdouble.c:197 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

;; return exceptions;

(insn 320 319 321 arch/arm/vfp/vfpdouble.c:200 (set (reg:SI 149 [ <result> ])
        (reg/v:SI 153 [ exceptions ])) -1 (nil))

(jump_insn 321 320 322 arch/arm/vfp/vfpdouble.c:200 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 322 321 0)
Purged non-fallthru edges from bb 54
Predictions for insn 27 bb 3
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 35 bb 45
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 108 bb 14
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 122 bb 15
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 191 bb 27
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 193 bb 50
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 195 bb 51
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 197 bb 52
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 267 bb 37
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 269 bb 55
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 271 bb 56
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 273 bb 57
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 284 bb 60
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v:SI 150 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v/f:SI 151 [ vd ])
        (reg:SI 1 r1 [ vd ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v:SI 152 [ fpscr ])
        (reg:SI 2 r2 [ fpscr ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v:SI 153 [ exceptions ])
        (reg:SI 3 r3 [ exceptions ])) -1 (nil))

(insn 6 5 7 2 arch/arm/vfp/vfpdouble.c:71 (set (reg/v/f:SI 154 [ func ])
        (mem/f/c/i:SI (reg/f:SI 128 virtual-incoming-args) [0 func+0 S4 A32])) -1 (expr_list:REG_EQUIV (mem/f/c/i:SI (reg/f:SI 128 virtual-incoming-args) [0 func+0 S4 A32])
        (nil)))

(note 7 6 9 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 9 7 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 148 [ D.4105 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 156)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:81 (set (reg:HI 155)
        (subreg:HI (reg:SI 156) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 157)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 148 [ D.4105 ]) 0))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 158)
        (sign_extend:SI (reg:HI 155))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:81 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (reg:SI 158))) -1 (nil))

(jump_insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 3 -> ( 4 7)

;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [28.0%]  (fallthru)
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 4 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 153 [ exceptions ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:SI 160)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 20 19 21 4 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:QI 159)
        (subreg:QI (reg:SI 160) 0)) -1 (nil))

(insn 21 20 22 4 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:SI 162)
        (const_int 0 [0x0])) -1 (nil))

(insn 22 21 23 4 arch/arm/vfp/vfpdouble.c:81 discrim 1 (set (reg:QI 161)
        (subreg:QI (reg:SI 162) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 23 22 24 4 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 163)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 24 23 25 4 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 164)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 25 24 26 4 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 163)
        (ior:SI (reg:SI 163)
            (reg:SI 164))) -1 (nil))

(insn 26 25 27 4 arch/arm/vfp/vfpdouble.c:81 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 332 4 arch/arm/vfp/vfpdouble.c:81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 6 5)

;; Succ edge  6 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 332 27 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 332 29 5 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 165)
        (const_int 1 [0x1])) -1 (nil))

(insn 29 28 30 5 arch/arm/vfp/vfpdouble.c:81 (set (reg:QI 161)
        (subreg:QI (reg:SI 165) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 30 29 333 6 112 "" [1 uses])

(note 333 30 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 31 333 32 6 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 166)
        (ior:SI (subreg:SI (reg:QI 159) 0)
            (subreg:SI (reg:QI 161) 0))) -1 (nil))

(insn 32 31 33 6 arch/arm/vfp/vfpdouble.c:81 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 33 32 34 6 arch/arm/vfp/vfpdouble.c:81 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) -1 (nil))

(insn 34 33 35 6 arch/arm/vfp/vfpdouble.c:81 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 35 34 36 6 arch/arm/vfp/vfpdouble.c:81 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 295)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 59 7)

;; Succ edge  59 [50.0%] 
;; Succ edge  7 [50.0%]  (fallthru)

;; Start of basic block ( 3 6) -> 7
;; Pred edge  3 [72.0%] 
;; Pred edge  6 [50.0%]  (fallthru)
(code_label 36 35 37 7 110 "" [1 uses])

(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 7 arch/arm/vfp/vfpdouble.c:87 (set (reg/v:DI 143 [ significand ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 39 38 40 7 arch/arm/vfp/vfpdouble.c:87 (set (reg:SI 169)
        (subreg:SI (reg/v:DI 143 [ significand ]) 0)) -1 (nil))

(insn 40 39 41 7 arch/arm/vfp/vfpdouble.c:87 (set (reg:SI 169)
        (ior:SI (reg:SI 169)
            (subreg:SI (reg/v:DI 143 [ significand ]) 4))) -1 (nil))

(insn 41 40 42 7 arch/arm/vfp/vfpdouble.c:87 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 42 41 43 7 arch/arm/vfp/vfpdouble.c:87 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [39.0%]  (fallthru)
;; Succ edge  9 [61.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [39.0%]  (fallthru)
(note 43 42 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 8 arch/arm/vfp/vfpdouble.c:88 (set (reg:SI 171)
        (const_int 0 [0x0])) -1 (nil))

(insn 45 44 46 8 arch/arm/vfp/vfpdouble.c:88 (set (reg:HI 170)
        (subreg:HI (reg:SI 171) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 46 45 47 8 arch/arm/vfp/vfpdouble.c:88 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 170)) -1 (nil))

(jump_insn 47 46 48 8 arch/arm/vfp/vfpdouble.c:89 (set (pc)
        (label_ref 295)) -1 (nil))
;; End of basic block 8 -> ( 59)

;; Succ edge  59 [100.0%] 

(barrier 48 47 49)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [61.0%] 
(code_label 49 48 50 9 113 "" [1 uses])

(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 9 arch/arm/vfp/vfpdouble.c:92 (set (reg/v:SI 141 [ exponent ])
        (sign_extend:SI (subreg/s/u:HI (reg:SI 148 [ D.4105 ]) 0))) -1 (nil))

(insn 52 51 53 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (subreg:SI (reg:DI 173) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 143 [ significand ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 53 52 54 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (subreg:SI (reg:DI 173) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 54 53 55 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 137 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg:DI 173) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 55 54 56 9 arch/arm/vfp/vfpdouble.c:95 (set (reg:SI 174)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 137 [ ret ]))) -1 (nil))

(insn 56 55 57 9 arch/arm/vfp/vfpdouble.c:95 (set (reg/v:SI 140 [ shift ])
        (minus:SI (const_int 32 [0x20])
            (reg:SI 174))) -1 (nil))

(insn 57 56 58 9 arch/arm/vfp/vfpdouble.c:96 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ shift ])
            (const_int 32 [0x20]))) -1 (nil))

(jump_insn 58 57 59 9 arch/arm/vfp/vfpdouble.c:96 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 9 -> ( 10 11)

;; Succ edge  10 [28.0%]  (fallthru)
;; Succ edge  11 [72.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [28.0%]  (fallthru)
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/bitops.h:268 (set (reg/v:SI 136 [ ret ])
        (asm_operands:SI ("clz	%0, %1") ("=r") 0 [
                (subreg:SI (reg/v:DI 143 [ significand ]) 0)
            ]
             [
                (asm_input:SI ("r") 0)
            ] 1139895)) -1 (nil))

(insn 61 60 62 10 arch/arm/vfp/vfpdouble.c:97 (set (reg:SI 175)
        (minus:SI (const_int 32 [0x20])
            (reg/v:SI 136 [ ret ]))) -1 (nil))

(insn 62 61 63 10 arch/arm/vfp/vfpdouble.c:97 (set (reg/v:SI 140 [ shift ])
        (minus:SI (const_int 64 [0x40])
            (reg:SI 175))) -1 (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; Pred edge  9 [72.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 63 62 64 11 114 "" [1 uses])

(note 64 63 65 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 11 arch/arm/vfp/vfpdouble.c:98 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ shift ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 66 65 67 11 arch/arm/vfp/vfpdouble.c:98 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 67 66 68 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 12 arch/arm/vfp/vfpdouble.c:99 (set (reg/v:SI 141 [ exponent ])
        (minus:SI (reg/v:SI 141 [ exponent ])
            (reg/v:SI 140 [ shift ]))) -1 (nil))

(insn 69 68 70 12 arch/arm/vfp/vfpdouble.c:100 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) -1 (nil))

(insn 70 69 71 12 arch/arm/vfp/vfpdouble.c:100 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ shift ])) -1 (nil))

(call_insn/u 71 70 72 12 arch/arm/vfp/vfpdouble.c:100 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 72 71 73 12 arch/arm/vfp/vfpdouble.c:100 (set (reg:DI 176)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 143 [ significand ])
            (reg/v:SI 140 [ shift ]))
        (nil)))

(insn 73 72 74 12 arch/arm/vfp/vfpdouble.c:100 (set (reg/v:DI 143 [ significand ])
        (reg:DI 176)) -1 (nil))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 13
;; Pred edge  11 [50.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 74 73 75 13 115 "" [1 uses])

(note 75 74 76 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 13 arch/arm/vfp/vfpdouble.c:113 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ exponent ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 77 76 78 13 arch/arm/vfp/vfpdouble.c:113 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 82)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 78 77 79 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 14 arch/arm/vfp/vfpdouble.c:113 (set (reg/v:SI 139 [ underflow ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 80 79 81 14 arch/arm/vfp/vfpdouble.c:113 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 14 -> ( 26)

;; Succ edge  26 [100.0%] 

(barrier 81 80 82)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 82 81 83 15 116 "" [1 uses])

(note 83 82 84 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 15 arch/arm/vfp/vfpdouble.c:114 (set (reg:SI 147 [ D.4126 ])
        (neg:SI (reg/v:SI 141 [ exponent ]))) -1 (nil))

(insn 85 84 86 15 arch/arm/vfp/vfpdouble.c:114 (set (reg:SI 146 [ D.4127 ])
        (reg:SI 147 [ D.4126 ])) -1 (nil))

(insn 86 85 87 15 arch/arm/vfp/vfp.h:25 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ D.4127 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 87 86 88 15 arch/arm/vfp/vfp.h:25 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 16 23)

;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  23 [50.0%] 

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 88 87 89 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 16 arch/arm/vfp/vfp.h:26 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ D.4127 ])
            (const_int 63 [0x3f]))) -1 (nil))

(jump_insn 90 89 91 16 arch/arm/vfp/vfp.h:26 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 115)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 17 20)

;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 91 90 92 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) -1 (nil))

(insn 93 92 94 17 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 147 [ D.4126 ])) -1 (nil))

(call_insn/u 94 93 95 17 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 95 94 96 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 177)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (reg/v:DI 143 [ significand ])
            (reg:SI 147 [ D.4126 ]))
        (nil)))

(insn 96 95 97 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 134 [ D.5449 ])
        (reg:DI 177)) -1 (nil))

(insn 97 96 98 17 arch/arm/vfp/vfp.h:27 (set (reg:SI 178)
        (minus:SI (const_int 64 [0x40])
            (reg:SI 146 [ D.4127 ]))) -1 (nil))

(insn 98 97 99 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) -1 (nil))

(insn 99 98 100 17 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 178)) -1 (nil))

(call_insn/u 100 99 101 17 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 101 100 102 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 179)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 143 [ significand ])
            (reg:SI 178))
        (nil)))

(insn 102 101 103 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 180)
        (reg:DI 179)) -1 (nil))

(insn 103 102 104 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg:DI 180)) -1 (nil))

(insn 104 103 105 17 arch/arm/vfp/vfp.h:27 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn/u 105 104 106 17 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 106 105 107 17 arch/arm/vfp/vfp.h:27 (set (reg:SI 181)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 107 106 108 17 arch/arm/vfp/vfp.h:27 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 108 107 334 17 arch/arm/vfp/vfp.h:27 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 17 -> ( 19 18)

;; Succ edge  19 [29.0%] 
;; Succ edge  18 [71.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [71.0%]  (fallthru)
(note 334 108 109 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 109 334 110 18 arch/arm/vfp/vfp.h:27 (set (reg:DI 180)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [29.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 110 109 335 19 120 "" [1 uses])

(note 335 110 111 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 111 335 112 19 arch/arm/vfp/vfp.h:27 (set (reg:DI 135 [ D.5445 ])
        (reg:DI 180)) -1 (nil))

(insn 112 111 113 19 arch/arm/vfp/vfp.h:27 (set (reg/v:DI 143 [ significand ])
        (ior:DI (reg:DI 135 [ D.5445 ])
            (reg:DI 134 [ D.5449 ]))) -1 (nil))

(jump_insn 113 112 114 19 arch/arm/vfp/vfp.h:27 (set (pc)
        (label_ref 125)) -1 (nil))
;; End of basic block 19 -> ( 23)

;; Succ edge  23 [100.0%] 

(barrier 114 113 115)

;; Start of basic block ( 16) -> 20
;; Pred edge  16 [50.0%] 
(code_label 115 114 116 20 119 "" [1 uses])

(note 116 115 117 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 20 arch/arm/vfp/vfp.h:29 (set (reg:DI 0 r0)
        (reg/v:DI 143 [ significand ])) -1 (nil))

(insn 118 117 119 20 arch/arm/vfp/vfp.h:29 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn/u 119 118 120 20 arch/arm/vfp/vfp.h:29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 120 119 121 20 arch/arm/vfp/vfp.h:29 (set (reg:SI 182)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 121 120 122 20 arch/arm/vfp/vfp.h:29 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 122 121 336 20 arch/arm/vfp/vfp.h:29 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 124)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 20 -> ( 22 21)

;; Succ edge  22 [29.0%] 
;; Succ edge  21 [71.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [71.0%]  (fallthru)
(note 336 122 123 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 123 336 124 21 arch/arm/vfp/vfp.h:29 (set (reg/v:DI 143 [ significand ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 22
;; Pred edge  20 [29.0%] 
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 124 123 337 22 121 "" [1 uses])

(note 337 124 125 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 22 -> ( 23)

;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 15 19 22) -> 23
;; Pred edge  15 [50.0%] 
;; Pred edge  19 [100.0%] 
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 125 337 126 23 118 "" [2 uses])

(note 126 125 127 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 23 arch/arm/vfp/vfpdouble.c:121 (set (reg:DI 184)
        (const_int 2047 [0x7ff])) -1 (nil))

(insn 128 127 129 23 arch/arm/vfp/vfpdouble.c:121 (set (reg:DI 183)
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 184))) -1 (nil))

(insn 129 128 130 23 arch/arm/vfp/vfpdouble.c:121 (set (reg:SI 185)
        (subreg:SI (reg:DI 183) 0)) -1 (nil))

(insn 130 129 131 23 arch/arm/vfp/vfpdouble.c:121 (set (reg:SI 185)
        (ior:SI (reg:SI 185)
            (subreg:SI (reg:DI 183) 4))) -1 (nil))

(insn 131 130 132 23 arch/arm/vfp/vfpdouble.c:121 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 132 131 133 23 arch/arm/vfp/vfpdouble.c:121 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 23 -> ( 24 25)

;; Succ edge  24 [50.0%]  (fallthru)
;; Succ edge  25 [50.0%] 

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [50.0%]  (fallthru)
(note 133 132 134 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 24 arch/arm/vfp/vfpdouble.c:122 (set (reg/v:SI 139 [ underflow ])
        (const_int 0 [0x0])) -1 (nil))

(insn 135 134 136 24 arch/arm/vfp/vfpdouble.c:115 (set (reg/v:SI 141 [ exponent ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 136 135 137 24 arch/arm/vfp/vfpdouble.c:115 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 24 -> ( 26)

;; Succ edge  26 [100.0%] 

(barrier 137 136 138)

;; Start of basic block ( 23) -> 25
;; Pred edge  23 [50.0%] 
(code_label 138 137 139 25 122 "" [1 uses])

(note 139 138 140 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 25 arch/arm/vfp/vfpdouble.c:115 (set (reg/v:SI 139 [ underflow ])
        (const_int 1 [0x1])) -1 (nil))

(insn 141 140 142 25 arch/arm/vfp/vfpdouble.c:115 (set (reg/v:SI 141 [ exponent ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 25 -> ( 26)

;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 14 25 24) -> 26
;; Pred edge  14 [100.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%] 
(code_label 142 141 143 26 117 "" [2 uses])

(note 143 142 144 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 26 arch/arm/vfp/vfpdouble.c:129 (set (reg/v:SI 138 [ rmode ])
        (and:SI (reg/v:SI 152 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(insn 145 144 146 26 arch/arm/vfp/vfpdouble.c:131 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rmode ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 146 145 147 26 arch/arm/vfp/vfpdouble.c:131 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 163)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 26 -> ( 27 30)

;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [50.0%]  (fallthru)
(note 147 146 148 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 27 arch/arm/vfp/vfpdouble.c:133 (set (reg:DI 187)
        (const_int 2048 [0x800])) -1 (nil))

(insn 149 148 150 27 arch/arm/vfp/vfpdouble.c:133 (set (reg:DI 186)
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 187))) -1 (nil))

(insn 150 149 151 27 arch/arm/vfp/vfpdouble.c:133 (set (reg:SI 188)
        (subreg:SI (reg:DI 186) 0)) -1 (nil))

(insn 151 150 152 27 arch/arm/vfp/vfpdouble.c:133 (set (reg:SI 188)
        (ior:SI (reg:SI 188)
            (subreg:SI (reg:DI 186) 4))) -1 (nil))

(insn 152 151 153 27 arch/arm/vfp/vfpdouble.c:133 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 153 152 154 27 arch/arm/vfp/vfpdouble.c:133 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 158)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 29)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  29 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 154 153 155 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 156 28 arch/arm/vfp/vfpdouble.c:134 (set (reg/v:DI 142 [ incr ])
        (const_int 1023 [0x3ff])) -1 (nil))

(jump_insn 156 155 157 28 arch/arm/vfp/vfpdouble.c:134 (set (pc)
        (label_ref 187)) -1 (nil))
;; End of basic block 28 -> ( 34)

;; Succ edge  34 [100.0%] 

(barrier 157 156 158)

;; Start of basic block ( 27) -> 29
;; Pred edge  27 [50.0%] 
(code_label 158 157 159 29 124 "" [1 uses])

(note 159 158 160 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 160 159 161 29 arch/arm/vfp/vfpdouble.c:132 (set (reg/v:DI 142 [ incr ])
        (const_int 1024 [0x400])) -1 (nil))

(jump_insn 161 160 162 29 arch/arm/vfp/vfpdouble.c:132 (set (pc)
        (label_ref 187)) -1 (nil))
;; End of basic block 29 -> ( 34)

;; Succ edge  34 [100.0%] 

(barrier 162 161 163)

;; Start of basic block ( 26) -> 30
;; Pred edge  26 [50.0%] 
(code_label 163 162 164 30 123 "" [1 uses])

(note 164 163 165 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 165 164 166 30 arch/arm/vfp/vfpdouble.c:135 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rmode ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(jump_insn 166 165 167 30 arch/arm/vfp/vfpdouble.c:135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 30 -> ( 33 31)

;; Succ edge  33 [28.0%] 
;; Succ edge  31 [72.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [72.0%]  (fallthru)
(note 167 166 168 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 168 167 169 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 169 168 170 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 190)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 170 169 171 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:QI 189)
        (subreg:QI (reg:SI 190) 0)) -1 (nil))

(insn 171 170 172 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 192)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 172 171 173 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(insn 173 172 174 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 174 173 175 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) -1 (nil))

(insn 175 174 176 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 194)
        (xor:SI (subreg:SI (reg:QI 189) 0)
            (subreg:SI (reg:QI 191) 0))) -1 (nil))

(insn 176 175 177 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) -1 (nil))

(insn 177 176 178 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) -1 (nil))

(insn 178 177 179 31 arch/arm/vfp/vfpdouble.c:137 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 179 178 180 31 arch/arm/vfp/vfpdouble.c:137 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 184)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 31 -> ( 32 33)

;; Succ edge  32 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [50.0%]  (fallthru)
(note 180 179 181 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 32 arch/arm/vfp/vfpdouble.c:138 (set (reg/v:DI 142 [ incr ])
        (const_int 2047 [0x7ff])) -1 (nil))

(jump_insn 182 181 183 32 arch/arm/vfp/vfpdouble.c:138 (set (pc)
        (label_ref 187)) -1 (nil))
;; End of basic block 32 -> ( 34)

;; Succ edge  34 [100.0%] 

(barrier 183 182 184)

;; Start of basic block ( 31 30) -> 33
;; Pred edge  31 [50.0%] 
;; Pred edge  30 [28.0%] 
(code_label 184 183 185 33 126 "" [2 uses])

(note 185 184 186 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 186 185 187 33 arch/arm/vfp/vfpdouble.c:136 (set (reg/v:DI 142 [ incr ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 33 -> ( 34)

;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 33 28 29 32) -> 34
;; Pred edge  33 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%] 
;; Pred edge  29 [100.0%] 
;; Pred edge  32 [100.0%] 
(code_label 187 186 188 34 125 "" [3 uses])

(note 188 187 189 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 34 arch/arm/vfp/vfpdouble.c:145 (parallel [
            (set (reg:DI 197)
                (plus:DI (reg/v:DI 142 [ incr ])
                    (reg/v:DI 143 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 190 189 191 34 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 4)
            (subreg:SI (reg:DI 197) 4))) -1 (nil))

(jump_insn 191 190 338 34 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 34 -> ( 39 35)

;; Succ edge  39 [50.0%] 
;; Succ edge  35 [50.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [50.0%]  (fallthru)
(note 338 191 192 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 192 338 193 35 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 4)
            (subreg:SI (reg:DI 197) 4))) -1 (nil))

(jump_insn 193 192 339 35 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 35 -> ( 41 36)

;; Succ edge  41 [71.0%] 
;; Succ edge  36 [29.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [29.0%]  (fallthru)
(note 339 193 194 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 194 339 195 36 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 0)
            (subreg:SI (reg:DI 197) 0))) -1 (nil))

(jump_insn 195 194 340 36 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 200)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 36 -> ( 39 37)

;; Succ edge  39 [50.0%] 
;; Succ edge  37 [50.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [50.0%]  (fallthru)
(note 340 195 196 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 196 340 197 37 arch/arm/vfp/vfpdouble.c:145 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 143 [ significand ]) 0)
            (subreg:SI (reg:DI 197) 0))) -1 (nil))

(jump_insn 197 196 341 37 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 37 -> ( 41 38)

;; Succ edge  41 [71.0%] 
;; Succ edge  38 [29.0%]  (fallthru)

;; Start of basic block ( 37) -> 38
;; Pred edge  37 [29.0%]  (fallthru)
(note 341 197 198 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(jump_insn 198 341 199 38 arch/arm/vfp/vfpdouble.c:145 (set (pc)
        (label_ref 208)) -1 (nil))
;; End of basic block 38 -> ( 41)

;; Succ edge  41 [100.0%] 

(barrier 199 198 200)

;; Start of basic block ( 34 36) -> 39
;; Pred edge  34 [50.0%] 
;; Pred edge  36 [50.0%] 
(code_label 200 199 342 39 128 "" [2 uses])

(note 342 200 201 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 39 -> ( 40)

;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 39) -> 40
;; Pred edge  39 [100.0%]  (fallthru)
(note 201 342 202 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 40 arch/arm/vfp/vfpdouble.c:146 (set (reg/v:SI 141 [ exponent ])
        (plus:SI (reg/v:SI 141 [ exponent ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 203 202 204 40 arch/arm/vfp/vfpdouble.c:147 (parallel [
            (set (reg:DI 145 [ D.4150 ])
                (lshiftrt:DI (reg/v:DI 143 [ significand ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 204 203 205 40 arch/arm/vfp/vfpdouble.c:147 (set (reg:DI 198)
        (const_int 1 [0x1])) -1 (nil))

(insn 205 204 206 40 arch/arm/vfp/vfpdouble.c:147 (set (reg:DI 144 [ D.4151 ])
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 198))) -1 (nil))

(insn 206 205 207 40 arch/arm/vfp/vfpdouble.c:147 (set (reg/v:DI 143 [ significand ])
        (ior:DI (reg:DI 144 [ D.4151 ])
            (reg:DI 145 [ D.4150 ]))) -1 (nil))

(insn 207 206 208 40 arch/arm/vfp/vfpdouble.c:148 (parallel [
            (set (reg/v:DI 142 [ incr ])
                (lshiftrt:DI (reg/v:DI 142 [ incr ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))
;; End of basic block 40 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 40 35 37 38) -> 41
;; Pred edge  40 [100.0%]  (fallthru)
;; Pred edge  35 [71.0%] 
;; Pred edge  37 [71.0%] 
;; Pred edge  38 [100.0%] 
(code_label 208 207 209 41 127 "" [3 uses])

(note 209 208 210 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 41 arch/arm/vfp/vfpdouble.c:160 (set (reg:DI 200)
        (const_int 2047 [0x7ff])) -1 (nil))

(insn 211 210 212 41 arch/arm/vfp/vfpdouble.c:160 (set (reg:DI 199)
        (and:DI (reg/v:DI 143 [ significand ])
            (reg:DI 200))) -1 (nil))

(insn 212 211 213 41 arch/arm/vfp/vfpdouble.c:160 (set (reg:SI 201)
        (subreg:SI (reg:DI 199) 0)) -1 (nil))

(insn 213 212 214 41 arch/arm/vfp/vfpdouble.c:160 (set (reg:SI 201)
        (ior:SI (reg:SI 201)
            (subreg:SI (reg:DI 199) 4))) -1 (nil))

(insn 214 213 215 41 arch/arm/vfp/vfpdouble.c:160 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 215 214 216 41 arch/arm/vfp/vfpdouble.c:160 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 218)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 41 -> ( 42 43)

;; Succ edge  42 [50.0%]  (fallthru)
;; Succ edge  43 [50.0%] 

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [50.0%]  (fallthru)
(note 216 215 217 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 217 216 218 42 arch/arm/vfp/vfpdouble.c:161 (set (reg/v:SI 153 [ exceptions ])
        (ior:SI (reg/v:SI 153 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))
;; End of basic block 42 -> ( 43)

;; Succ edge  43 [100.0%]  (fallthru)

;; Start of basic block ( 41 42) -> 43
;; Pred edge  41 [50.0%] 
;; Pred edge  42 [100.0%]  (fallthru)
(code_label 218 217 219 43 129 "" [1 uses])

(note 219 218 220 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 220 219 221 43 arch/arm/vfp/vfpdouble.c:171 (set (reg:SI 202)
        (const_int 2045 [0x7fd])) -1 (nil))

(insn 221 220 222 43 arch/arm/vfp/vfpdouble.c:171 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ exponent ])
            (reg:SI 202))) -1 (nil))

(jump_insn 222 221 223 43 arch/arm/vfp/vfpdouble.c:171 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 246)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 43 -> ( 44 47)

;; Succ edge  44 [50.0%]  (fallthru)
;; Succ edge  47 [50.0%] 

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [50.0%]  (fallthru)
(note 223 222 224 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 224 223 225 44 arch/arm/vfp/vfpdouble.c:172 (set (reg/v:SI 153 [ exceptions ])
        (ior:SI (reg/v:SI 153 [ exceptions ])
            (const_int 20 [0x14]))) -1 (nil))

(insn 225 224 226 44 arch/arm/vfp/vfpdouble.c:173 (set (reg:SI 203)
        (subreg:SI (reg/v:DI 142 [ incr ]) 0)) -1 (nil))

(insn 226 225 227 44 arch/arm/vfp/vfpdouble.c:173 (set (reg:SI 203)
        (ior:SI (reg:SI 203)
            (subreg:SI (reg/v:DI 142 [ incr ]) 4))) -1 (nil))

(insn 227 226 228 44 arch/arm/vfp/vfpdouble.c:173 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 228 227 229 44 arch/arm/vfp/vfpdouble.c:173 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 237)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 44 -> ( 45 46)

;; Succ edge  45 [50.0%]  (fallthru)
;; Succ edge  46 [50.0%] 

;; Start of basic block ( 44) -> 45
;; Pred edge  44 [50.0%]  (fallthru)
(note 229 228 230 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 230 229 231 45 arch/arm/vfp/vfpdouble.c:174 (set (reg:SI 205)
        (const_int 2045 [0x7fd])) -1 (nil))

(insn 231 230 232 45 arch/arm/vfp/vfpdouble.c:174 (set (reg:HI 204)
        (subreg:HI (reg:SI 205) 0)) -1 (expr_list:REG_EQUAL (const_int 2045 [0x7fd])
        (nil)))

(insn 232 231 233 45 arch/arm/vfp/vfpdouble.c:174 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 204)) -1 (nil))

(insn 233 232 234 45 arch/arm/vfp/vfpdouble.c:175 (set (reg:DI 206)
        (const_int 9223372036854775807 [0x7fffffffffffffff])) -1 (nil))

(insn 234 233 235 45 arch/arm/vfp/vfpdouble.c:175 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 206)) -1 (nil))

(jump_insn 235 234 236 45 arch/arm/vfp/vfpdouble.c:175 (set (pc)
        (label_ref 295)) -1 (nil))
;; End of basic block 45 -> ( 59)

;; Succ edge  59 [100.0%] 

(barrier 236 235 237)

;; Start of basic block ( 44) -> 46
;; Pred edge  44 [50.0%] 
(code_label 237 236 238 46 131 "" [1 uses])

(note 238 237 239 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 239 238 240 46 arch/arm/vfp/vfpdouble.c:177 (set (reg:SI 208)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 240 239 241 46 arch/arm/vfp/vfpdouble.c:177 (set (reg:HI 207)
        (subreg:HI (reg:SI 208) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 241 240 242 46 arch/arm/vfp/vfpdouble.c:177 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (reg:HI 207)) -1 (nil))

(insn 242 241 243 46 arch/arm/vfp/vfpdouble.c:178 (set (reg:DI 209)
        (const_int 0 [0x0])) -1 (nil))

(insn 243 242 244 46 arch/arm/vfp/vfpdouble.c:178 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 209)) -1 (nil))

(jump_insn 244 243 245 46 arch/arm/vfp/vfpdouble.c:178 (set (pc)
        (label_ref 295)) -1 (nil))
;; End of basic block 46 -> ( 59)

;; Succ edge  59 [100.0%] 

(barrier 245 244 246)

;; Start of basic block ( 43) -> 47
;; Pred edge  43 [50.0%] 
(code_label 246 245 247 47 130 "" [1 uses])

(note 247 246 248 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 248 247 249 47 arch/arm/vfp/vfpdouble.c:166 (parallel [
            (set (reg/v:DI 133 [ significand.542 ])
                (plus:DI (reg/v:DI 142 [ incr ])
                    (reg/v:DI 143 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 249 248 250 47 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 212)
        (ashift:SI (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int 21 [0x15]))) -1 (nil))

(insn 250 249 251 47 arch/arm/vfp/vfpdouble.c:181 (set (subreg:SI (reg:DI 211) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 133 [ significand.542 ]) 0)
            (const_int 11 [0xb]))) -1 (nil))

(insn 251 250 252 47 arch/arm/vfp/vfpdouble.c:181 (set (subreg:SI (reg:DI 211) 0)
        (ior:SI (reg:SI 212)
            (subreg:SI (reg:DI 211) 0))) -1 (nil))

(insn 252 251 253 47 arch/arm/vfp/vfpdouble.c:181 (set (subreg:SI (reg:DI 211) 4)
        (lshiftrt:SI (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int 11 [0xb]))) -1 (nil))

(insn 253 252 254 47 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 213)
        (subreg:SI (reg:DI 211) 0)) -1 (nil))

(insn 254 253 255 47 arch/arm/vfp/vfpdouble.c:181 (set (reg:SI 213)
        (ior:SI (reg:SI 213)
            (subreg:SI (reg:DI 211) 4))) -1 (nil))

(insn 255 254 256 47 arch/arm/vfp/vfpdouble.c:181 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 256 255 257 47 arch/arm/vfp/vfpdouble.c:181 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 259)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 47 -> ( 48 49)

;; Succ edge  48 [50.0%]  (fallthru)
;; Succ edge  49 [50.0%] 

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [50.0%]  (fallthru)
(note 257 256 258 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 258 257 259 48 arch/arm/vfp/vfpdouble.c:182 (set (reg/v:SI 141 [ exponent ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 48 -> ( 49)

;; Succ edge  49 [100.0%]  (fallthru)

;; Start of basic block ( 47 48) -> 49
;; Pred edge  47 [50.0%] 
;; Pred edge  48 [100.0%]  (fallthru)
(code_label 259 258 260 49 132 "" [1 uses])

(note 260 259 261 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 261 260 262 49 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ exponent ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 262 261 263 49 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 215)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 263 262 264 49 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 214)
        (subreg:QI (reg:SI 215) 0)) -1 (nil))

(insn 264 263 265 49 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 217)
        (const_int 0 [0x0])) -1 (nil))

(insn 265 264 266 49 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 216)
        (subreg:QI (reg:SI 217) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 266 265 267 49 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(jump_insn 267 266 343 49 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 276)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 49 -> ( 54 50)

;; Succ edge  54 [50.0%] 
;; Succ edge  50 [50.0%]  (fallthru)

;; Start of basic block ( 49) -> 50
;; Pred edge  49 [50.0%]  (fallthru)
(note 343 267 268 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 268 343 269 50 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 4)
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(jump_insn 269 268 344 50 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 279)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 50 -> ( 55 51)

;; Succ edge  55 [71.0%] 
;; Succ edge  51 [29.0%]  (fallthru)

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [29.0%]  (fallthru)
(note 344 269 270 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 270 344 271 51 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 271 270 345 51 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 276)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 51 -> ( 54 52)

;; Succ edge  54 [50.0%] 
;; Succ edge  52 [50.0%]  (fallthru)

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [50.0%]  (fallthru)
(note 345 271 272 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 272 345 273 52 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 133 [ significand.542 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 273 272 346 52 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 279)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 52 -> ( 55 53)

;; Succ edge  55 [50.0%] 
;; Succ edge  53 [50.0%]  (fallthru)

;; Start of basic block ( 52) -> 53
;; Pred edge  52 [50.0%]  (fallthru)
(note 346 273 274 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(jump_insn 274 346 275 53 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (label_ref 279)) -1 (nil))
;; End of basic block 53 -> ( 55)

;; Succ edge  55 [100.0%] 

(barrier 275 274 276)

;; Start of basic block ( 49 51) -> 54
;; Pred edge  49 [50.0%] 
;; Pred edge  51 [50.0%] 
(code_label 276 275 347 54 135 "" [2 uses])

(note 347 276 277 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 277 347 278 54 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 218)
        (const_int 1 [0x1])) -1 (nil))

(insn 278 277 279 54 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 216)
        (subreg:QI (reg:SI 218) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 54 -> ( 55)

;; Succ edge  55 [100.0%]  (fallthru)

;; Start of basic block ( 50 52 53 54) -> 55
;; Pred edge  50 [71.0%] 
;; Pred edge  52 [50.0%] 
;; Pred edge  53 [100.0%] 
;; Pred edge  54 [100.0%]  (fallthru)
(code_label 279 278 348 55 134 "" [3 uses])

(note 348 279 280 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 280 348 281 55 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 219)
        (ior:SI (subreg:SI (reg:QI 214) 0)
            (subreg:SI (reg:QI 216) 0))) -1 (nil))

(insn 281 280 282 55 arch/arm/vfp/vfpdouble.c:183 (set (reg:QI 220)
        (subreg:QI (reg:SI 219) 0)) -1 (nil))

(insn 282 281 283 55 arch/arm/vfp/vfpdouble.c:183 (set (reg:SI 221)
        (zero_extend:SI (reg:QI 220))) -1 (nil))

(insn 283 282 284 55 arch/arm/vfp/vfpdouble.c:183 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 221)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 284 283 285 55 arch/arm/vfp/vfpdouble.c:183 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 290)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 55 -> ( 58 56)

;; Succ edge  58 [50.0%] 
;; Succ edge  56 [50.0%]  (fallthru)

;; Start of basic block ( 55) -> 56
;; Pred edge  55 [50.0%]  (fallthru)
(note 285 284 286 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 286 285 287 56 arch/arm/vfp/vfpdouble.c:185 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ underflow ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 287 286 288 56 arch/arm/vfp/vfpdouble.c:185 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 290)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 56 -> ( 57 58)

;; Succ edge  57 [100.0%]  (fallthru)
;; Succ edge  58 [0.0%] 

;; Start of basic block ( 56) -> 57
;; Pred edge  56 [100.0%]  (fallthru)
(note 288 287 289 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 289 288 290 57 arch/arm/vfp/vfpdouble.c:186 (set (reg/v:SI 153 [ exceptions ])
        (ior:SI (reg/v:SI 153 [ exceptions ])
            (const_int 8 [0x8]))) -1 (nil))
;; End of basic block 57 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru)

;; Start of basic block ( 56 57 55) -> 58
;; Pred edge  56 [0.0%] 
;; Pred edge  57 [100.0%]  (fallthru)
;; Pred edge  55 [50.0%] 
(code_label 290 289 291 58 133 "" [2 uses])

(note 291 290 292 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 292 291 293 58 arch/arm/vfp/vfpdouble.c:187 (set (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64])
        (subreg:HI (reg/v:SI 141 [ exponent ]) 0)) -1 (nil))

(insn 293 292 294 58 arch/arm/vfp/vfpdouble.c:188 (parallel [
            (set (reg:DI 222)
                (lshiftrt:DI (reg/v:DI 133 [ significand.542 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 294 293 295 58 arch/arm/vfp/vfpdouble.c:188 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg:DI 222)) -1 (nil))
;; End of basic block 58 -> ( 59)

;; Succ edge  59 [100.0%]  (fallthru)

;; Start of basic block ( 6 8 46 58 45) -> 59
;; Pred edge  6 [50.0%] 
;; Pred edge  8 [100.0%] 
;; Pred edge  46 [100.0%] 
;; Pred edge  58 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%] 
(code_label 295 294 296 59 111 ("pack") [4 uses])

(note 296 295 297 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 297 296 298 59 arch/arm/vfp/vfpdouble.c:197 (clobber (reg:DI 223)) -1 (nil))

(insn 298 297 299 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 224)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 299 298 300 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:DI 223)
        (zero_extend:DI (reg:SI 224))) -1 (nil))

(insn 300 299 301 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 226) 4)
        (ashift:SI (subreg:SI (reg:DI 223) 0)
            (const_int 16 [0x10]))) -1 (nil))

(insn 301 300 302 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 226) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 302 301 303 59 arch/arm/vfp/vfpdouble.c:197 (clobber (reg:DI 227)) -1 (nil))

(insn 303 302 304 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 228)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vd ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 304 303 305 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:DI 227)
        (sign_extend:DI (reg:SI 228))) -1 (nil))

(insn 305 304 306 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 230) 4)
        (ashift:SI (subreg:SI (reg:DI 227) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 306 305 307 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 230) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 307 306 309 59 arch/arm/vfp/vfpdouble.c:197 (parallel [
            (set (reg:DI 231)
                (plus:DI (reg:DI 226)
                    (reg:DI 230)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 309 307 310 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 236)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 310 309 311 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 235)
        (ashift:SI (reg:SI 236)
            (const_int 22 [0x16]))) -1 (nil))

(insn 311 310 312 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 237)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 312 311 313 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 234) 0)
        (lshiftrt:SI (reg:SI 237)
            (const_int 10 [0xa]))) -1 (nil))

(insn 313 312 314 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 234) 0)
        (ior:SI (reg:SI 235)
            (subreg:SI (reg:DI 234) 0))) -1 (nil))

(insn 314 313 315 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 238)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vd ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 315 314 316 59 arch/arm/vfp/vfpdouble.c:197 (set (subreg:SI (reg:DI 234) 4)
        (lshiftrt:SI (reg:SI 238)
            (const_int 10 [0xa]))) -1 (nil))

(insn 316 315 317 59 arch/arm/vfp/vfpdouble.c:197 (parallel [
            (set (reg:DI 239)
                (plus:DI (reg:DI 231)
                    (reg:DI 234)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 317 316 318 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:DI 0 r0)
        (reg:DI 239)) -1 (nil))

(insn 318 317 319 59 arch/arm/vfp/vfpdouble.c:197 (set (reg:SI 2 r2)
        (reg/v:SI 150 [ dd ])) -1 (nil))

(call_insn 319 318 320 59 arch/arm/vfp/vfpdouble.c:197 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 320 319 321 59 arch/arm/vfp/vfpdouble.c:200 (set (reg:SI 149 [ <result> ])
        (reg/v:SI 153 [ exceptions ])) -1 (nil))

(jump_insn 321 320 322 59 arch/arm/vfp/vfpdouble.c:200 (set (pc)
        (label_ref 323)) -1 (nil))
;; End of basic block 59 -> ( 61)

;; Succ edge  61 [100.0%] 

(barrier 322 321 331)

;; Start of basic block () -> 60
(note 331 322 325 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 325 331 326 60 arch/arm/vfp/vfpdouble.c:200 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 326 325 327 60 arch/arm/vfp/vfpdouble.c:200 (clobber (reg:SI 149 [ <result> ])) -1 (nil))

(jump_insn 327 326 328 60 arch/arm/vfp/vfpdouble.c:200 (set (pc)
        (label_ref 329)) -1 (nil))
;; End of basic block 60 -> ( 62)

;; Succ edge  62 [100.0%] 

(barrier 328 327 323)

;; Start of basic block ( 59) -> 61
;; Pred edge  59 [100.0%] 
(code_label 323 328 349 61 109 "" [1 uses])

(note 349 323 324 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 324 349 329 61 arch/arm/vfp/vfpdouble.c:200 (set (reg/i:SI 0 r0)
        (reg:SI 149 [ <result> ])) -1 (nil))
;; End of basic block 61 -> ( 62)

;; Succ edge  62 [100.0%]  (fallthru)

;; Start of basic block ( 60 61) -> 62
;; Pred edge  60 [100.0%] 
;; Pred edge  61 [100.0%]  (fallthru)
(code_label 329 324 350 62 136 "" [1 uses])

(note 350 329 330 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 330 350 0 62 arch/arm/vfp/vfpdouble.c:200 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 62 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fnmul (vfp_double_fnmul)[0:180]

Partition 0: size 16 align 8
	vdd, offset 0
Partition 1: size 16 align 8
	vdn, offset 0
Partition 2: size 16 align 8
	vdm, offset 0

;; Generating RTL for gimple basic block 2

;; D.4931 = vfp_get_double ((unsigned int) dn);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:941 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:941 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:941 (set (reg:DI 140 [ D.4931 ])
        (reg:DI 0 r0)) -1 (nil))

;; vdn.sign = (u16) (u16) ((D.4931 & 0x08000000000000000) >> 48);

(insn 12 11 13 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4931 ])
            (reg:DI 147))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 149) 0)) -1 (nil))

;; D.5485 = (s16) ((s64) D.4931 >> 52) & 2047;

(insn 17 16 18 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (nil))

(insn 21 20 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.5485 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdn.exponent = D.5485;

(insn 22 21 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.5485 ]) 0)) -1 (nil))

;; significand = (D.4931 << 12) >> 2;

(insn 23 22 24 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) -1 (nil))

(insn 30 29 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5485 != 2047 & D.5485 != 0 != 0)

(insn 31 30 32 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5485 ]) 0))) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 37 36 38 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 38 37 39 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5485 ]) 0))) -1 (nil))

(insn 39 38 40 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(insn 40 39 41 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 42 41 43 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 4611686018427387904;

(insn 48 47 49 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 49 48 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 50 49 51 141 "" [0 uses])

(note 51 50 0 NOTE_INSN_BASIC_BLOCK)

;; vdn.significand = significand;

(insn 52 51 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) -1 (nil))

;; if (D.5485 == 0)

(insn 53 52 54 arch/arm/vfp/vfpdouble.c:942 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5485 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 0 arch/arm/vfp/vfpdouble.c:942 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand != 0)

(insn 56 55 57 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (reg:SI 171)
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (reg:SI 171)
        (ior:SI (reg:SI 171)
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) -1 (nil))

(insn 58 57 59 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 59 58 0 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 6

;; vfp_double_normalise_denormal (&vdn);

(insn 61 60 62 arch/arm/vfp/vfpdouble.c:943 (set (reg:SI 172)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfpdouble.c:943 (set (reg:SI 0 r0)
        (reg:SI 172)) -1 (nil))

(call_insn 63 62 0 arch/arm/vfp/vfpdouble.c:943 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 7

;; 

(code_label 64 63 65 142 "" [0 uses])

(note 65 64 0 NOTE_INSN_BASIC_BLOCK)

;; D.4940 = vfp_get_double ((unsigned int) dm);

(insn 66 65 67 arch/arm/vfp/vfpdouble.c:945 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) -1 (nil))

(call_insn 67 66 68 arch/arm/vfp/vfpdouble.c:945 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 0 arch/arm/vfp/vfpdouble.c:945 (set (reg:DI 139 [ D.4940 ])
        (reg:DI 0 r0)) -1 (nil))

;; vdm.sign = (u16) (u16) ((D.4940 & 0x08000000000000000) >> 48);

(insn 69 68 70 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.4940 ])
            (reg:DI 174))) -1 (nil))

(insn 71 70 72 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 73 72 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 176) 0)) -1 (nil))

;; D.5500 = (s16) ((s64) D.4940 >> 52) & 2047;

(insn 74 73 75 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 75 74 76 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 76 75 77 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:DI 178) 0))) -1 (nil))

(insn 77 76 78 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) -1 (nil))

(insn 78 77 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.5500 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 179)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdm.exponent = D.5500;

(insn 79 78 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.5500 ]) 0)) -1 (nil))

;; significand = (D.4940 << 12) >> 2;

(insn 80 79 81 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 81 80 82 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 82 81 83 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ior:SI (reg:SI 183)
            (subreg:SI (reg:DI 182) 4))) -1 (nil))

(insn 83 82 84 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 84 83 85 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (subreg:SI (reg:DI 182) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 85 84 86 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 86 85 87 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) -1 (nil))

(insn 87 86 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5500 != 2047 & D.5500 != 0 != 0)

(insn 88 87 89 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 89 88 90 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 90 89 91 arch/arm/vfp/vfp.h:309 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5500 ]) 0))) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) -1 (nil))

(insn 93 92 94 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 94 93 95 arch/arm/vfp/vfp.h:309 (set (reg:QI 185)
        (subreg:QI (reg:SI 190) 0)) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfp.h:309 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5500 ]) 0))) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfp.h:309 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) -1 (nil))

(insn 99 98 100 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (subreg:SI (reg:QI 185) 0)
            (subreg:SI (reg:QI 191) 0))) -1 (nil))

(insn 100 99 101 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) -1 (nil))

(insn 101 100 102 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) -1 (nil))

(insn 102 101 103 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; significand = significand | 4611686018427387904;

(insn 105 104 106 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 106 105 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 107 106 108 143 "" [0 uses])

(note 108 107 0 NOTE_INSN_BASIC_BLOCK)

;; vdm.significand = significand;

(insn 109 108 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) -1 (nil))

;; if (D.5500 == 0)

(insn 110 109 111 arch/arm/vfp/vfpdouble.c:946 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5500 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 111 110 0 arch/arm/vfp/vfpdouble.c:946 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 10

;; if (significand != 0)

(insn 113 112 114 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (reg:SI 198)
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) -1 (nil))

(insn 114 113 115 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (reg:SI 198)
        (ior:SI (reg:SI 198)
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) -1 (nil))

(insn 115 114 116 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 116 115 0 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 11

;; vfp_double_normalise_denormal (&vdm);

(insn 118 117 119 arch/arm/vfp/vfpdouble.c:947 (set (reg:SI 199)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 119 118 120 arch/arm/vfp/vfpdouble.c:947 (set (reg:SI 0 r0)
        (reg:SI 199)) -1 (nil))

(call_insn 120 119 0 arch/arm/vfp/vfpdouble.c:947 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 12

;; 

(code_label 121 120 122 144 "" [0 uses])

(note 122 121 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_double_multiply (&vdd, &vdn, &vdm, fpscr);

(insn 123 122 124 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 200)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 124 123 125 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 201)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 125 124 126 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 202)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 0 r0)
        (reg:SI 200)) -1 (nil))

(insn 127 126 128 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 1 r1)
        (reg:SI 201)) -1 (nil))

(insn 128 127 129 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 2 r2)
        (reg:SI 202)) -1 (nil))

(insn 129 128 130 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(call_insn 130 129 131 arch/arm/vfp/vfpdouble.c:949 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply") [flags 0x3] <function_decl 0x10b08180 vfp_double_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 130 0 arch/arm/vfp/vfpdouble.c:949 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; vdd.sign = [bit_xor_expr] vdd.sign ^ 32768;

(insn 132 131 133 arch/arm/vfp/vfpdouble.c:950 (set (reg:SI 204)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16]))) -1 (nil))

(insn 133 132 134 arch/arm/vfp/vfpdouble.c:950 (set (reg:HI 203)
        (subreg:HI (reg:SI 204) 0)) -1 (nil))

(insn 134 133 135 arch/arm/vfp/vfpdouble.c:950 (set (reg:SI 206)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 135 134 136 arch/arm/vfp/vfpdouble.c:950 (set (reg:SI 205)
        (xor:SI (subreg:SI (reg:HI 203) 0)
            (reg:SI 206))) -1 (nil))

(insn 136 135 0 arch/arm/vfp/vfpdouble.c:950 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16])
        (subreg:HI (reg:SI 205) 0)) -1 (nil))

;; D.4951 = vfp_double_normaliseround (dd, &vdd, fpscr, exceptions, &"fnmul"[0]);

(insn 137 136 138 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 207)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 138 137 139 arch/arm/vfp/vfpdouble.c:952 (set (reg/f:SI 208)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d43b60>)) -1 (nil))

(insn 139 138 140 arch/arm/vfp/vfpdouble.c:952 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 208)) -1 (nil))

(insn 140 139 141 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) -1 (nil))

(insn 141 140 142 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 1 r1)
        (reg:SI 207)) -1 (nil))

(insn 142 141 143 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(insn 143 142 144 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) -1 (nil))

(call_insn 144 143 145 arch/arm/vfp/vfpdouble.c:952 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 145 144 0 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 138 [ D.4951 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.4951;

(insn 146 145 147 arch/arm/vfp/vfpdouble.c:953 (set (reg:SI 141 [ <result> ])
        (reg:SI 138 [ D.4951 ])) -1 (nil))

(jump_insn 147 146 148 arch/arm/vfp/vfpdouble.c:953 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 148 147 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:937 (set (reg/v:SI 142 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:937 (set (reg/v:SI 143 [ dn ])
        (reg:SI 1 r1 [ dn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:937 (set (reg/v:SI 144 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:937 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:941 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:941 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:941 (set (reg:DI 140 [ D.4931 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4931 ])
            (reg:DI 147))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 149) 0)) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.5485 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.5485 ]) 0)) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4931 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5485 ]) 0))) -1 (nil))

(insn 34 33 35 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) -1 (nil))

(insn 35 34 36 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) -1 (nil))

(insn 36 35 37 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 37 36 38 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 38 37 39 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5485 ]) 0))) -1 (nil))

(insn 39 38 40 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(insn 40 39 41 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 42 41 43 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) -1 (nil))

(insn 43 42 44 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 44 43 45 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) -1 (nil))

(insn 45 44 46 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 47 3 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 50 49 51 5 141 "" [1 uses])

(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) -1 (nil))

(insn 53 52 54 5 arch/arm/vfp/vfpdouble.c:942 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5485 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 55 5 arch/arm/vfp/vfpdouble.c:942 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 6 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (reg:SI 171)
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) -1 (nil))

(insn 57 56 58 6 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (reg:SI 171)
        (ior:SI (reg:SI 171)
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) -1 (nil))

(insn 58 57 59 6 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 59 58 60 6 arch/arm/vfp/vfpdouble.c:942 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 7 arch/arm/vfp/vfpdouble.c:943 (set (reg:SI 172)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 62 61 63 7 arch/arm/vfp/vfpdouble.c:943 (set (reg:SI 0 r0)
        (reg:SI 172)) -1 (nil))

(call_insn 63 62 64 7 arch/arm/vfp/vfpdouble.c:943 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7) -> 8
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 64 63 65 8 142 "" [2 uses])

(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 8 arch/arm/vfp/vfpdouble.c:945 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) -1 (nil))

(call_insn 67 66 68 8 arch/arm/vfp/vfpdouble.c:945 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 8 arch/arm/vfp/vfpdouble.c:945 (set (reg:DI 139 [ D.4940 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 70 69 71 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.4940 ])
            (reg:DI 174))) -1 (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 176) 0)) -1 (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 75 74 76 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 76 75 77 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:DI 178) 0))) -1 (nil))

(insn 77 76 78 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) -1 (nil))

(insn 78 77 79 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.5500 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 179)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 79 78 80 8 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.5500 ]) 0)) -1 (nil))

(insn 80 79 81 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 81 80 82 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 82 81 83 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ior:SI (reg:SI 183)
            (subreg:SI (reg:DI 182) 4))) -1 (nil))

(insn 83 82 84 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4940 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 84 83 85 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (subreg:SI (reg:DI 182) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 85 84 86 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 86 85 87 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) -1 (nil))

(insn 87 86 88 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 88 87 89 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 89 88 90 8 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 90 89 91 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5500 ]) 0))) -1 (nil))

(insn 91 90 92 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) -1 (nil))

(insn 92 91 93 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) -1 (nil))

(insn 93 92 94 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 94 93 95 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 185)
        (subreg:QI (reg:SI 190) 0)) -1 (nil))

(insn 95 94 96 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5500 ]) 0))) -1 (nil))

(insn 96 95 97 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(insn 97 96 98 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 98 97 99 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) -1 (nil))

(insn 99 98 100 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (subreg:SI (reg:QI 185) 0)
            (subreg:SI (reg:QI 191) 0))) -1 (nil))

(insn 100 99 101 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) -1 (nil))

(insn 101 100 102 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) -1 (nil))

(insn 102 101 103 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 104 8 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 104 103 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 9 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 106 105 107 9 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 107 106 108 10 143 "" [1 uses])

(note 108 107 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 10 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) -1 (nil))

(insn 110 109 111 10 arch/arm/vfp/vfpdouble.c:946 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5500 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 111 110 112 10 arch/arm/vfp/vfpdouble.c:946 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  13 [39.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [61.0%]  (fallthru)
(note 112 111 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 11 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (reg:SI 198)
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) -1 (nil))

(insn 114 113 115 11 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (reg:SI 198)
        (ior:SI (reg:SI 198)
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) -1 (nil))

(insn 115 114 116 11 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 116 115 117 11 arch/arm/vfp/vfpdouble.c:946 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [39.0%]  (fallthru)
(note 117 116 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 12 arch/arm/vfp/vfpdouble.c:947 (set (reg:SI 199)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 119 118 120 12 arch/arm/vfp/vfpdouble.c:947 (set (reg:SI 0 r0)
        (reg:SI 199)) -1 (nil))

(call_insn 120 119 121 12 arch/arm/vfp/vfpdouble.c:947 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [39.0%] 
;; Pred edge  11 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 121 120 122 13 144 "" [2 uses])

(note 122 121 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 200)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 124 123 125 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 201)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 125 124 126 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 202)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 126 125 127 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 0 r0)
        (reg:SI 200)) -1 (nil))

(insn 127 126 128 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 1 r1)
        (reg:SI 201)) -1 (nil))

(insn 128 127 129 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 2 r2)
        (reg:SI 202)) -1 (nil))

(insn 129 128 130 13 arch/arm/vfp/vfpdouble.c:949 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(call_insn 130 129 131 13 arch/arm/vfp/vfpdouble.c:949 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply") [flags 0x3] <function_decl 0x10b08180 vfp_double_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 130 132 13 arch/arm/vfp/vfpdouble.c:949 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(insn 132 131 133 13 arch/arm/vfp/vfpdouble.c:950 (set (reg:SI 204)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16]))) -1 (nil))

(insn 133 132 134 13 arch/arm/vfp/vfpdouble.c:950 (set (reg:HI 203)
        (subreg:HI (reg:SI 204) 0)) -1 (nil))

(insn 134 133 135 13 arch/arm/vfp/vfpdouble.c:950 (set (reg:SI 206)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 135 134 136 13 arch/arm/vfp/vfpdouble.c:950 (set (reg:SI 205)
        (xor:SI (subreg:SI (reg:HI 203) 0)
            (reg:SI 206))) -1 (nil))

(insn 136 135 137 13 arch/arm/vfp/vfpdouble.c:950 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16])
        (subreg:HI (reg:SI 205) 0)) -1 (nil))

(insn 137 136 138 13 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 207)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 138 137 139 13 arch/arm/vfp/vfpdouble.c:952 (set (reg/f:SI 208)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10d43b60>)) -1 (nil))

(insn 139 138 140 13 arch/arm/vfp/vfpdouble.c:952 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 208)) -1 (nil))

(insn 140 139 141 13 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) -1 (nil))

(insn 141 140 142 13 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 1 r1)
        (reg:SI 207)) -1 (nil))

(insn 142 141 143 13 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(insn 143 142 144 13 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) -1 (nil))

(call_insn 144 143 145 13 arch/arm/vfp/vfpdouble.c:952 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 145 144 146 13 arch/arm/vfp/vfpdouble.c:952 (set (reg:SI 138 [ D.4951 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 146 145 147 13 arch/arm/vfp/vfpdouble.c:953 (set (reg:SI 141 [ <result> ])
        (reg:SI 138 [ D.4951 ])) -1 (nil))

(jump_insn 147 146 148 13 arch/arm/vfp/vfpdouble.c:953 (set (pc)
        (label_ref 149)) -1 (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 148 147 157)

;; Start of basic block () -> 14
(note 157 148 151 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 151 157 152 14 arch/arm/vfp/vfpdouble.c:953 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 152 151 153 14 arch/arm/vfp/vfpdouble.c:953 (clobber (reg:SI 141 [ <result> ])) -1 (nil))

(jump_insn 153 152 154 14 arch/arm/vfp/vfpdouble.c:953 (set (pc)
        (label_ref 155)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 154 153 149)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [100.0%] 
(code_label 149 154 158 15 140 "" [1 uses])

(note 158 149 150 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 150 158 155 15 arch/arm/vfp/vfpdouble.c:953 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 155 150 159 16 145 "" [1 uses])

(note 159 155 156 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 156 159 0 16 arch/arm/vfp/vfpdouble.c:953 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fmul (vfp_double_fmul)[0:179]

Partition 0: size 16 align 8
	vdd, offset 0
Partition 1: size 16 align 8
	vdn, offset 0
Partition 2: size 16 align 8
	vdm, offset 0

;; Generating RTL for gimple basic block 2

;; D.4900 = vfp_get_double ((unsigned int) dn);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:921 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:921 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:921 (set (reg:DI 140 [ D.4900 ])
        (reg:DI 0 r0)) -1 (nil))

;; vdn.sign = (u16) (u16) ((D.4900 & 0x08000000000000000) >> 48);

(insn 12 11 13 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4900 ])
            (reg:DI 147))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 149) 0)) -1 (nil))

;; D.5515 = (s16) ((s64) D.4900 >> 52) & 2047;

(insn 17 16 18 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (nil))

(insn 21 20 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.5515 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdn.exponent = D.5515;

(insn 22 21 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.5515 ]) 0)) -1 (nil))

;; significand = (D.4900 << 12) >> 2;

(insn 23 22 24 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) -1 (nil))

(insn 30 29 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5515 != 2047 & D.5515 != 0 != 0)

(insn 31 30 32 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5515 ]) 0))) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 37 36 38 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 38 37 39 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5515 ]) 0))) -1 (nil))

(insn 39 38 40 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(insn 40 39 41 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 42 41 43 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 4611686018427387904;

(insn 48 47 49 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 49 48 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 50 49 51 149 "" [0 uses])

(note 51 50 0 NOTE_INSN_BASIC_BLOCK)

;; vdn.significand = significand;

(insn 52 51 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) -1 (nil))

;; if (D.5515 == 0)

(insn 53 52 54 arch/arm/vfp/vfpdouble.c:922 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5515 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 0 arch/arm/vfp/vfpdouble.c:922 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand != 0)

(insn 56 55 57 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (reg:SI 171)
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (reg:SI 171)
        (ior:SI (reg:SI 171)
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) -1 (nil))

(insn 58 57 59 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 59 58 0 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 6

;; vfp_double_normalise_denormal (&vdn);

(insn 61 60 62 arch/arm/vfp/vfpdouble.c:923 (set (reg:SI 172)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfpdouble.c:923 (set (reg:SI 0 r0)
        (reg:SI 172)) -1 (nil))

(call_insn 63 62 0 arch/arm/vfp/vfpdouble.c:923 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 7

;; 

(code_label 64 63 65 150 "" [0 uses])

(note 65 64 0 NOTE_INSN_BASIC_BLOCK)

;; D.4909 = vfp_get_double ((unsigned int) dm);

(insn 66 65 67 arch/arm/vfp/vfpdouble.c:925 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) -1 (nil))

(call_insn 67 66 68 arch/arm/vfp/vfpdouble.c:925 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 0 arch/arm/vfp/vfpdouble.c:925 (set (reg:DI 139 [ D.4909 ])
        (reg:DI 0 r0)) -1 (nil))

;; vdm.sign = (u16) (u16) ((D.4909 & 0x08000000000000000) >> 48);

(insn 69 68 70 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.4909 ])
            (reg:DI 174))) -1 (nil))

(insn 71 70 72 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 73 72 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 176) 0)) -1 (nil))

;; D.5530 = (s16) ((s64) D.4909 >> 52) & 2047;

(insn 74 73 75 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 75 74 76 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 76 75 77 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:DI 178) 0))) -1 (nil))

(insn 77 76 78 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) -1 (nil))

(insn 78 77 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.5530 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 179)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdm.exponent = D.5530;

(insn 79 78 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.5530 ]) 0)) -1 (nil))

;; significand = (D.4909 << 12) >> 2;

(insn 80 79 81 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 81 80 82 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 82 81 83 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ior:SI (reg:SI 183)
            (subreg:SI (reg:DI 182) 4))) -1 (nil))

(insn 83 82 84 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 84 83 85 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (subreg:SI (reg:DI 182) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 85 84 86 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 86 85 87 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) -1 (nil))

(insn 87 86 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5530 != 2047 & D.5530 != 0 != 0)

(insn 88 87 89 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 89 88 90 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 90 89 91 arch/arm/vfp/vfp.h:309 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5530 ]) 0))) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) -1 (nil))

(insn 93 92 94 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 94 93 95 arch/arm/vfp/vfp.h:309 (set (reg:QI 185)
        (subreg:QI (reg:SI 190) 0)) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfp.h:309 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5530 ]) 0))) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfp.h:309 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) -1 (nil))

(insn 99 98 100 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (subreg:SI (reg:QI 185) 0)
            (subreg:SI (reg:QI 191) 0))) -1 (nil))

(insn 100 99 101 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) -1 (nil))

(insn 101 100 102 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) -1 (nil))

(insn 102 101 103 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; significand = significand | 4611686018427387904;

(insn 105 104 106 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 106 105 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 107 106 108 151 "" [0 uses])

(note 108 107 0 NOTE_INSN_BASIC_BLOCK)

;; vdm.significand = significand;

(insn 109 108 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) -1 (nil))

;; if (D.5530 == 0)

(insn 110 109 111 arch/arm/vfp/vfpdouble.c:926 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5530 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 111 110 0 arch/arm/vfp/vfpdouble.c:926 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 10

;; if (significand != 0)

(insn 113 112 114 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (reg:SI 198)
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) -1 (nil))

(insn 114 113 115 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (reg:SI 198)
        (ior:SI (reg:SI 198)
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) -1 (nil))

(insn 115 114 116 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 116 115 0 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 11

;; vfp_double_normalise_denormal (&vdm);

(insn 118 117 119 arch/arm/vfp/vfpdouble.c:927 (set (reg:SI 199)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 119 118 120 arch/arm/vfp/vfpdouble.c:927 (set (reg:SI 0 r0)
        (reg:SI 199)) -1 (nil))

(call_insn 120 119 0 arch/arm/vfp/vfpdouble.c:927 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 12

;; 

(code_label 121 120 122 152 "" [0 uses])

(note 122 121 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_double_multiply (&vdd, &vdn, &vdm, fpscr);

(insn 123 122 124 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 200)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 124 123 125 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 201)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 125 124 126 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 202)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 0 r0)
        (reg:SI 200)) -1 (nil))

(insn 127 126 128 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 1 r1)
        (reg:SI 201)) -1 (nil))

(insn 128 127 129 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 2 r2)
        (reg:SI 202)) -1 (nil))

(insn 129 128 130 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(call_insn 130 129 131 arch/arm/vfp/vfpdouble.c:929 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply") [flags 0x3] <function_decl 0x10b08180 vfp_double_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 130 0 arch/arm/vfp/vfpdouble.c:929 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; D.4918 = vfp_double_normaliseround (dd, &vdd, fpscr, exceptions, &"fmul"[0]);

(insn 132 131 133 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 203)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 133 132 134 arch/arm/vfp/vfpdouble.c:930 (set (reg/f:SI 204)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d50fc0>)) -1 (nil))

(insn 134 133 135 arch/arm/vfp/vfpdouble.c:930 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 204)) -1 (nil))

(insn 135 134 136 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) -1 (nil))

(insn 136 135 137 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 1 r1)
        (reg:SI 203)) -1 (nil))

(insn 137 136 138 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(insn 138 137 139 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) -1 (nil))

(call_insn 139 138 140 arch/arm/vfp/vfpdouble.c:930 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 140 139 0 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 138 [ D.4918 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.4918;

(insn 141 140 142 arch/arm/vfp/vfpdouble.c:931 (set (reg:SI 141 [ <result> ])
        (reg:SI 138 [ D.4918 ])) -1 (nil))

(jump_insn 142 141 143 arch/arm/vfp/vfpdouble.c:931 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 143 142 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:917 (set (reg/v:SI 142 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:917 (set (reg/v:SI 143 [ dn ])
        (reg:SI 1 r1 [ dn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:917 (set (reg/v:SI 144 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:917 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:921 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:921 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:921 (set (reg:DI 140 [ D.4900 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4900 ])
            (reg:DI 147))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 149) 0)) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.5515 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.5515 ]) 0)) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4900 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5515 ]) 0))) -1 (nil))

(insn 34 33 35 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) -1 (nil))

(insn 35 34 36 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) -1 (nil))

(insn 36 35 37 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 37 36 38 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 38 37 39 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5515 ]) 0))) -1 (nil))

(insn 39 38 40 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(insn 40 39 41 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 42 41 43 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) -1 (nil))

(insn 43 42 44 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 44 43 45 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) -1 (nil))

(insn 45 44 46 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 47 3 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 50 49 51 5 149 "" [1 uses])

(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) -1 (nil))

(insn 53 52 54 5 arch/arm/vfp/vfpdouble.c:922 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5515 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 55 5 arch/arm/vfp/vfpdouble.c:922 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 6 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (reg:SI 171)
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) -1 (nil))

(insn 57 56 58 6 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (reg:SI 171)
        (ior:SI (reg:SI 171)
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) -1 (nil))

(insn 58 57 59 6 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 59 58 60 6 arch/arm/vfp/vfpdouble.c:922 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 7 arch/arm/vfp/vfpdouble.c:923 (set (reg:SI 172)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 62 61 63 7 arch/arm/vfp/vfpdouble.c:923 (set (reg:SI 0 r0)
        (reg:SI 172)) -1 (nil))

(call_insn 63 62 64 7 arch/arm/vfp/vfpdouble.c:923 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7) -> 8
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 64 63 65 8 150 "" [2 uses])

(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 8 arch/arm/vfp/vfpdouble.c:925 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) -1 (nil))

(call_insn 67 66 68 8 arch/arm/vfp/vfpdouble.c:925 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 8 arch/arm/vfp/vfpdouble.c:925 (set (reg:DI 139 [ D.4909 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 70 69 71 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.4909 ])
            (reg:DI 174))) -1 (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 176) 0)) -1 (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 75 74 76 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 76 75 77 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:DI 178) 0))) -1 (nil))

(insn 77 76 78 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) -1 (nil))

(insn 78 77 79 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.5530 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 179)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 79 78 80 8 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.5530 ]) 0)) -1 (nil))

(insn 80 79 81 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 81 80 82 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 82 81 83 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ior:SI (reg:SI 183)
            (subreg:SI (reg:DI 182) 4))) -1 (nil))

(insn 83 82 84 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4909 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 84 83 85 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (subreg:SI (reg:DI 182) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 85 84 86 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 86 85 87 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) -1 (nil))

(insn 87 86 88 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 88 87 89 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 89 88 90 8 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 90 89 91 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5530 ]) 0))) -1 (nil))

(insn 91 90 92 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) -1 (nil))

(insn 92 91 93 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) -1 (nil))

(insn 93 92 94 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 94 93 95 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 185)
        (subreg:QI (reg:SI 190) 0)) -1 (nil))

(insn 95 94 96 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5530 ]) 0))) -1 (nil))

(insn 96 95 97 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(insn 97 96 98 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 98 97 99 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) -1 (nil))

(insn 99 98 100 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (subreg:SI (reg:QI 185) 0)
            (subreg:SI (reg:QI 191) 0))) -1 (nil))

(insn 100 99 101 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) -1 (nil))

(insn 101 100 102 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) -1 (nil))

(insn 102 101 103 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 104 8 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 104 103 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 9 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 106 105 107 9 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 107 106 108 10 151 "" [1 uses])

(note 108 107 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 10 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) -1 (nil))

(insn 110 109 111 10 arch/arm/vfp/vfpdouble.c:926 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5530 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 111 110 112 10 arch/arm/vfp/vfpdouble.c:926 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  13 [39.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [61.0%]  (fallthru)
(note 112 111 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 11 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (reg:SI 198)
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) -1 (nil))

(insn 114 113 115 11 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (reg:SI 198)
        (ior:SI (reg:SI 198)
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) -1 (nil))

(insn 115 114 116 11 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 116 115 117 11 arch/arm/vfp/vfpdouble.c:926 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [39.0%]  (fallthru)
(note 117 116 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 12 arch/arm/vfp/vfpdouble.c:927 (set (reg:SI 199)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 119 118 120 12 arch/arm/vfp/vfpdouble.c:927 (set (reg:SI 0 r0)
        (reg:SI 199)) -1 (nil))

(call_insn 120 119 121 12 arch/arm/vfp/vfpdouble.c:927 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [39.0%] 
;; Pred edge  11 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 121 120 122 13 152 "" [2 uses])

(note 122 121 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 200)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 124 123 125 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 201)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 125 124 126 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 202)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 126 125 127 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 0 r0)
        (reg:SI 200)) -1 (nil))

(insn 127 126 128 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 1 r1)
        (reg:SI 201)) -1 (nil))

(insn 128 127 129 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 2 r2)
        (reg:SI 202)) -1 (nil))

(insn 129 128 130 13 arch/arm/vfp/vfpdouble.c:929 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(call_insn 130 129 131 13 arch/arm/vfp/vfpdouble.c:929 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply") [flags 0x3] <function_decl 0x10b08180 vfp_double_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 130 132 13 arch/arm/vfp/vfpdouble.c:929 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(insn 132 131 133 13 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 203)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 133 132 134 13 arch/arm/vfp/vfpdouble.c:930 (set (reg/f:SI 204)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x10d50fc0>)) -1 (nil))

(insn 134 133 135 13 arch/arm/vfp/vfpdouble.c:930 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 204)) -1 (nil))

(insn 135 134 136 13 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) -1 (nil))

(insn 136 135 137 13 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 1 r1)
        (reg:SI 203)) -1 (nil))

(insn 137 136 138 13 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(insn 138 137 139 13 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) -1 (nil))

(call_insn 139 138 140 13 arch/arm/vfp/vfpdouble.c:930 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 140 139 141 13 arch/arm/vfp/vfpdouble.c:930 (set (reg:SI 138 [ D.4918 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 141 140 142 13 arch/arm/vfp/vfpdouble.c:931 (set (reg:SI 141 [ <result> ])
        (reg:SI 138 [ D.4918 ])) -1 (nil))

(jump_insn 142 141 143 13 arch/arm/vfp/vfpdouble.c:931 (set (pc)
        (label_ref 144)) -1 (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 143 142 152)

;; Start of basic block () -> 14
(note 152 143 146 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 146 152 147 14 arch/arm/vfp/vfpdouble.c:931 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 147 146 148 14 arch/arm/vfp/vfpdouble.c:931 (clobber (reg:SI 141 [ <result> ])) -1 (nil))

(jump_insn 148 147 149 14 arch/arm/vfp/vfpdouble.c:931 (set (pc)
        (label_ref 150)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 149 148 144)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [100.0%] 
(code_label 144 149 153 15 148 "" [1 uses])

(note 153 144 145 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 145 153 150 15 arch/arm/vfp/vfpdouble.c:931 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 150 145 154 16 153 "" [1 uses])

(note 154 150 151 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 151 154 0 16 arch/arm/vfp/vfpdouble.c:931 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fdiv (vfp_double_fdiv)[0:183]

Partition 0: size 16 align 8
	vdd, offset 0
Partition 1: size 16 align 8
	vdn, offset 0
Partition 2: size 16 align 8
	vdm, offset 0

;; Generating RTL for gimple basic block 2

;; D.5044 = vfp_get_double ((unsigned int) dn);

(insn 10 9 11 arch/arm/vfp/vfpdouble.c:1011 (set (reg:SI 0 r0)
        (reg/v:SI 193 [ dn ])) -1 (nil))

(call_insn 11 10 12 arch/arm/vfp/vfpdouble.c:1011 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 12 11 0 arch/arm/vfp/vfpdouble.c:1011 (set (reg:DI 190 [ D.5044 ])
        (reg:DI 0 r0)) -1 (nil))

;; vdn.sign = (u16) (u16) ((D.5044 & 0x08000000000000000) >> 48);

(insn 13 12 14 arch/arm/vfp/vfp.h:304 (set (reg:DI 197)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:304 (set (reg:DI 196)
        (and:DI (reg:DI 190 [ D.5044 ])
            (reg:DI 197))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 199) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 196) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 199) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 17 16 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 199) 0)) -1 (nil))

;; D.5579 = (s16) ((s64) D.5044 >> 52) & 2047;

(insn 18 17 19 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 201) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 201) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:305 (set (reg:SI 202)
        (zero_extend:SI (subreg:HI (reg:DI 201) 0))) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfp.h:305 (set (reg:SI 203)
        (ashift:SI (reg:SI 202)
            (const_int 21 [0x15]))) -1 (nil))

(insn 22 21 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 179 [ D.5579 ])
        (lshiftrt:SI (reg:SI 203)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 202)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdn.exponent = D.5579;

(insn 23 22 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 179 [ D.5579 ]) 0)) -1 (nil))

;; significand = (D.5044 << 12) >> 2;

(insn 24 23 25 arch/arm/vfp/vfp.h:308 (set (reg:SI 206)
        (lshiftrt:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 205) 4)
        (ashift:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 205) 4)
        (ior:SI (reg:SI 206)
            (subreg:SI (reg:DI 205) 4))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 205) 0)
        (ashift:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:308 (set (reg:SI 207)
        (ashift:SI (subreg:SI (reg:DI 205) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 180 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 205) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 180 [ significand ]) 0)
        (ior:SI (reg:SI 207)
            (subreg:SI (reg/v:DI 180 [ significand ]) 0))) -1 (nil))

(insn 31 30 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 180 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 205) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5579 != 2047 & D.5579 != 0 != 0)

(insn 32 31 33 arch/arm/vfp/vfp.h:309 (set (reg:SI 210)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfp.h:309 (set (reg:HI 209)
        (subreg:HI (reg:SI 210) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 34 33 35 arch/arm/vfp/vfp.h:309 (set (reg:SI 211)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 179 [ D.5579 ]) 0))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfp.h:309 (set (reg:SI 212)
        (sign_extend:SI (reg:HI 209))) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211)
            (reg:SI 212))) -1 (nil))

(insn 37 36 38 arch/arm/vfp/vfp.h:309 (set (reg:SI 213)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 38 37 39 arch/arm/vfp/vfp.h:309 (set (reg:QI 208)
        (subreg:QI (reg:SI 213) 0)) -1 (nil))

(insn 39 38 40 arch/arm/vfp/vfp.h:309 (set (reg:SI 215)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 179 [ D.5579 ]) 0))) -1 (nil))

(insn 40 39 41 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 arch/arm/vfp/vfp.h:309 (set (reg:SI 216)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 42 41 43 arch/arm/vfp/vfp.h:309 (set (reg:QI 214)
        (subreg:QI (reg:SI 216) 0)) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfp.h:309 (set (reg:SI 217)
        (and:SI (subreg:SI (reg:QI 208) 0)
            (subreg:SI (reg:QI 214) 0))) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfp.h:309 (set (reg:QI 218)
        (subreg:QI (reg:SI 217) 0)) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfp.h:309 (set (reg:SI 219)
        (zero_extend:SI (reg:QI 218))) -1 (nil))

(insn 46 45 47 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 47 46 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 4611686018427387904;

(insn 49 48 50 arch/arm/vfp/vfp.h:310 (set (reg:DI 220)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 50 49 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 180 [ significand ])
        (ior:DI (reg/v:DI 180 [ significand ])
            (reg:DI 220))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 51 50 52 157 "" [0 uses])

(note 52 51 0 NOTE_INSN_BASIC_BLOCK)

;; vdn.significand = significand;

(insn 53 52 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 180 [ significand ])) -1 (nil))

;; D.5047 = vfp_get_double ((unsigned int) dm);

(insn 54 53 55 arch/arm/vfp/vfpdouble.c:1012 (set (reg:SI 0 r0)
        (reg/v:SI 194 [ dm ])) -1 (nil))

(call_insn 55 54 56 arch/arm/vfp/vfpdouble.c:1012 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 56 55 0 arch/arm/vfp/vfpdouble.c:1012 (set (reg:DI 189 [ D.5047 ])
        (reg:DI 0 r0)) -1 (nil))

;; D.5597 = (u16) ((D.5047 & 0x08000000000000000) >> 48);

(insn 57 56 58 arch/arm/vfp/vfp.h:304 (set (reg:DI 222)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 58 57 59 arch/arm/vfp/vfp.h:304 (set (reg:DI 221)
        (and:DI (reg:DI 189 [ D.5047 ])
            (reg:DI 222))) -1 (nil))

(insn 59 58 60 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 224) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 221) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 60 59 61 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 224) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 61 60 0 arch/arm/vfp/vfp.h:304 (set (reg:SI 176 [ D.5597 ])
        (zero_extend:SI (subreg:HI (reg:DI 224) 0))) -1 (nil))

;; vdm.sign = D.5597;

(insn 62 61 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 176 [ D.5597 ]) 0)) -1 (nil))

;; D.5594 = (s16) ((s64) D.5047 >> 52) & 2047;

(insn 63 62 64 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 226) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 64 63 65 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 226) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 65 64 66 arch/arm/vfp/vfp.h:305 (set (reg:SI 227)
        (zero_extend:SI (subreg:HI (reg:DI 226) 0))) -1 (nil))

(insn 66 65 67 arch/arm/vfp/vfp.h:305 (set (reg:SI 228)
        (ashift:SI (reg:SI 227)
            (const_int 21 [0x15]))) -1 (nil))

(insn 67 66 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 177 [ D.5594 ])
        (lshiftrt:SI (reg:SI 228)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 227)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdm.exponent = D.5594;

(insn 68 67 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0)) -1 (nil))

;; significand = (D.5047 << 12) >> 2;

(insn 69 68 70 arch/arm/vfp/vfp.h:308 (set (reg:SI 231)
        (lshiftrt:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 230) 4)
        (ashift:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 71 70 72 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 230) 4)
        (ior:SI (reg:SI 231)
            (subreg:SI (reg:DI 230) 4))) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 230) 0)
        (ashift:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 73 72 74 arch/arm/vfp/vfp.h:308 (set (reg:SI 232)
        (ashift:SI (subreg:SI (reg:DI 230) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 74 73 75 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 178 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 230) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 75 74 76 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 178 [ significand ]) 0)
        (ior:SI (reg:SI 232)
            (subreg:SI (reg/v:DI 178 [ significand ]) 0))) -1 (nil))

(insn 76 75 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 178 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 230) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5594 != 2047 & D.5594 != 0 != 0)

(insn 77 76 78 arch/arm/vfp/vfp.h:309 (set (reg:SI 235)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 78 77 79 arch/arm/vfp/vfp.h:309 (set (reg:HI 234)
        (subreg:HI (reg:SI 235) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 79 78 80 arch/arm/vfp/vfp.h:309 (set (reg:SI 236)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0))) -1 (nil))

(insn 80 79 81 arch/arm/vfp/vfp.h:309 (set (reg:SI 237)
        (sign_extend:SI (reg:HI 234))) -1 (nil))

(insn 81 80 82 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 236)
            (reg:SI 237))) -1 (nil))

(insn 82 81 83 arch/arm/vfp/vfp.h:309 (set (reg:SI 238)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 83 82 84 arch/arm/vfp/vfp.h:309 (set (reg:QI 233)
        (subreg:QI (reg:SI 238) 0)) -1 (nil))

(insn 84 83 85 arch/arm/vfp/vfp.h:309 (set (reg:SI 240)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0))) -1 (nil))

(insn 85 84 86 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0x0]))) -1 (nil))

(insn 86 85 87 arch/arm/vfp/vfp.h:309 (set (reg:SI 241)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 87 86 88 arch/arm/vfp/vfp.h:309 (set (reg:QI 239)
        (subreg:QI (reg:SI 241) 0)) -1 (nil))

(insn 88 87 89 arch/arm/vfp/vfp.h:309 (set (reg:SI 242)
        (and:SI (subreg:SI (reg:QI 233) 0)
            (subreg:SI (reg:QI 239) 0))) -1 (nil))

(insn 89 88 90 arch/arm/vfp/vfp.h:309 (set (reg:QI 243)
        (subreg:QI (reg:SI 242) 0)) -1 (nil))

(insn 90 89 91 arch/arm/vfp/vfp.h:309 (set (reg:SI 244)
        (zero_extend:SI (reg:QI 243))) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 244)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 92 91 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; significand = significand | 4611686018427387904;

(insn 94 93 95 arch/arm/vfp/vfp.h:310 (set (reg:DI 245)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 95 94 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 178 [ significand ])
        (ior:DI (reg/v:DI 178 [ significand ])
            (reg:DI 245))) -1 (nil))

;; Generating RTL for gimple basic block 6

;; 

(code_label 96 95 97 158 "" [0 uses])

(note 97 96 0 NOTE_INSN_BASIC_BLOCK)

;; vdm.significand = significand;

(insn 98 97 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 178 [ significand ])) -1 (nil))

;; vdd.sign = [bit_xor_expr] D.5597 ^ vdn.sign;

(insn 99 98 100 arch/arm/vfp/vfpdouble.c:1014 (set (reg:SI 247)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16]))) -1 (nil))

(insn 100 99 101 arch/arm/vfp/vfpdouble.c:1014 (set (reg:HI 246)
        (subreg:HI (reg:SI 247) 0)) -1 (nil))

(insn 101 100 102 arch/arm/vfp/vfpdouble.c:1014 (set (reg:SI 248)
        (xor:SI (reg:SI 176 [ D.5597 ])
            (subreg:SI (reg:HI 246) 0))) -1 (nil))

(insn 102 101 0 arch/arm/vfp/vfpdouble.c:1014 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16])
        (subreg:HI (reg:SI 248) 0)) -1 (nil))

;; D.5606 = vdn.exponent;

(insn 103 102 0 arch/arm/vfp/vfp.h:330 (set (reg:SI 174 [ D.5606 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64]))) -1 (nil))

;; if (D.5606 == 2047)

(insn 104 103 105 arch/arm/vfp/vfp.h:330 (set (reg:SI 250)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 105 104 106 arch/arm/vfp/vfp.h:330 (set (reg:HI 249)
        (subreg:HI (reg:SI 250) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 106 105 107 arch/arm/vfp/vfp.h:330 (set (reg:SI 251)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 174 [ D.5606 ]) 0))) -1 (nil))

(insn 107 106 108 arch/arm/vfp/vfp.h:330 (set (reg:SI 252)
        (sign_extend:SI (reg:HI 249))) -1 (nil))

(insn 108 107 109 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 251)
            (reg:SI 252))) -1 (nil))

(jump_insn 109 108 0 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 7

;; D.5605 = vdn.significand;

(insn 111 110 0 arch/arm/vfp/vfp.h:331 (set (reg:DI 175 [ D.5605 ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])) -1 (nil))

;; if (D.5605 == 0)

(insn 112 111 113 arch/arm/vfp/vfp.h:331 (set (reg:SI 253)
        (subreg:SI (reg:DI 175 [ D.5605 ]) 0)) -1 (nil))

(insn 113 112 114 arch/arm/vfp/vfp.h:331 (set (reg:SI 253)
        (ior:SI (reg:SI 253)
            (subreg:SI (reg:DI 175 [ D.5605 ]) 4))) -1 (nil))

(insn 114 113 115 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 253)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 115 114 0 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; tn = 8;

(insn 117 116 0 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 183 [ tn ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 120 119 121 160 "" [0 uses])

(note 121 120 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5605 & 2305843009213693952 != 0)

(insn 122 121 123 arch/arm/vfp/vfp.h:333 (set (reg:DI 255)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 123 122 124 arch/arm/vfp/vfp.h:333 (set (reg:DI 254)
        (and:DI (reg:DI 175 [ D.5605 ])
            (reg:DI 255))) -1 (nil))

(insn 124 123 125 arch/arm/vfp/vfp.h:333 (set (reg:SI 256)
        (subreg:SI (reg:DI 254) 0)) -1 (nil))

(insn 125 124 126 arch/arm/vfp/vfp.h:333 (set (reg:SI 256)
        (ior:SI (reg:SI 256)
            (subreg:SI (reg:DI 254) 4))) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 256)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 127 126 0 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 10

;; tn = 48;

(insn 129 128 0 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 183 [ tn ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 132 131 133 162 "" [0 uses])

(note 133 132 0 NOTE_INSN_BASIC_BLOCK)

;; tn = 16;

(insn 134 133 0 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 183 [ tn ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 137 136 138 159 "" [0 uses])

(note 138 137 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5606 == 0)

(insn 139 138 140 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174 [ D.5606 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 140 139 0 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; tn = 1;

(insn 142 141 0 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 183 [ tn ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 145 144 146 163 "" [0 uses])

(note 146 145 0 NOTE_INSN_BASIC_BLOCK)

;; if (vdn.significand == 0)

(insn 147 146 148 arch/arm/vfp/vfp.h:338 (set (reg:SI 257)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S4 A64])) -1 (nil))

(insn 148 147 149 arch/arm/vfp/vfp.h:338 (set (reg:SI 258)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vdn.significand+4 S4 A32])) -1 (nil))

(insn 149 148 150 arch/arm/vfp/vfp.h:338 (set (reg:SI 257)
        (ior:SI (reg:SI 257)
            (reg:SI 258))) -1 (nil))

(insn 150 149 151 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 257)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 151 150 0 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 15

;; tn = 5;

(insn 153 152 0 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 183 [ tn ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 156 155 157 164 "" [0 uses])

(note 157 156 0 NOTE_INSN_BASIC_BLOCK)

;; tn = 3;

(insn 158 157 0 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 183 [ tn ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 159 158 160 161 "" [0 uses])

(note 160 159 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5594 == 2047)

(insn 161 160 162 arch/arm/vfp/vfp.h:330 (set (reg:SI 260)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 162 161 163 arch/arm/vfp/vfp.h:330 (set (reg:HI 259)
        (subreg:HI (reg:SI 260) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 163 162 164 arch/arm/vfp/vfp.h:330 (set (reg:SI 261)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0))) -1 (nil))

(insn 164 163 165 arch/arm/vfp/vfp.h:330 (set (reg:SI 262)
        (sign_extend:SI (reg:HI 259))) -1 (nil))

(insn 165 164 166 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 261)
            (reg:SI 262))) -1 (nil))

(jump_insn 166 165 0 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 18

;; if (significand == 0)

(insn 168 167 169 arch/arm/vfp/vfp.h:331 (set (reg:SI 263)
        (subreg:SI (reg/v:DI 178 [ significand ]) 0)) -1 (nil))

(insn 169 168 170 arch/arm/vfp/vfp.h:331 (set (reg:SI 263)
        (ior:SI (reg:SI 263)
            (subreg:SI (reg/v:DI 178 [ significand ]) 4))) -1 (nil))

(insn 170 169 171 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 263)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 171 170 0 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 19

;; tm = 8;

(insn 173 172 0 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 184 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 176 175 177 166 "" [0 uses])

(note 177 176 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 2305843009213693952 != 0)

(insn 178 177 179 arch/arm/vfp/vfp.h:333 (set (reg:DI 265)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 179 178 180 arch/arm/vfp/vfp.h:333 (set (reg:DI 264)
        (and:DI (reg/v:DI 178 [ significand ])
            (reg:DI 265))) -1 (nil))

(insn 180 179 181 arch/arm/vfp/vfp.h:333 (set (reg:SI 266)
        (subreg:SI (reg:DI 264) 0)) -1 (nil))

(insn 181 180 182 arch/arm/vfp/vfp.h:333 (set (reg:SI 266)
        (ior:SI (reg:SI 266)
            (subreg:SI (reg:DI 264) 4))) -1 (nil))

(insn 182 181 183 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 266)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 183 182 0 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 21

;; tm = 48;

(insn 185 184 0 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 184 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 22

;; 

(code_label 188 187 189 168 "" [0 uses])

(note 189 188 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 190 189 0 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 184 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 193 192 194 165 "" [0 uses])

(note 194 193 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5594 == 0)

(insn 195 194 196 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177 [ D.5594 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 196 195 0 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 24

;; tm = 1;

(insn 198 197 0 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 184 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 25

;; 

(code_label 201 200 202 169 "" [0 uses])

(note 202 201 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand == 0)

(insn 203 202 204 arch/arm/vfp/vfp.h:338 (set (reg:SI 267)
        (subreg:SI (reg/v:DI 178 [ significand ]) 0)) -1 (nil))

(insn 204 203 205 arch/arm/vfp/vfp.h:338 (set (reg:SI 267)
        (ior:SI (reg:SI 267)
            (subreg:SI (reg/v:DI 178 [ significand ]) 4))) -1 (nil))

(insn 205 204 206 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 206 205 0 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 26

;; tm = 5;

(insn 208 207 0 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 184 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 27

;; 

(code_label 211 210 212 170 "" [0 uses])

(note 212 211 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 213 212 0 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 184 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 28

;; 

(code_label 214 213 215 167 "" [0 uses])

(note 215 214 0 NOTE_INSN_BASIC_BLOCK)

;; if (tn & 16 != 0)

(insn 216 215 217 arch/arm/vfp/vfpdouble.c:1022 (set (reg:SI 268)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 217 216 218 arch/arm/vfp/vfpdouble.c:1022 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 268)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 218 217 0 arch/arm/vfp/vfpdouble.c:1022 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 29

;; if (tm & 16 != 0)

(insn 220 219 221 arch/arm/vfp/vfpdouble.c:1028 (set (reg:SI 269)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 221 220 222 arch/arm/vfp/vfpdouble.c:1028 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 269)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 222 221 0 arch/arm/vfp/vfpdouble.c:1028 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 30

;; if ((tn & 10) & tm != 0)

(insn 224 223 225 arch/arm/vfp/vfpdouble.c:1035 (set (reg:SI 270)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 10 [0xa]))) -1 (nil))

(insn 225 224 226 arch/arm/vfp/vfpdouble.c:1035 (set (reg:SI 271)
        (and:SI (reg:SI 270)
            (reg/v:SI 184 [ tm ]))) -1 (nil))

(insn 226 225 227 arch/arm/vfp/vfpdouble.c:1035 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 271)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 227 226 0 arch/arm/vfp/vfpdouble.c:1035 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 31

;; if (tn & 8 != 0)

(insn 229 228 230 arch/arm/vfp/vfpdouble.c:1041 (set (reg:SI 272)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 230 229 231 arch/arm/vfp/vfpdouble.c:1041 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 272)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 231 230 0 arch/arm/vfp/vfpdouble.c:1041 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 32

;; if (tm & 2 != 0)

(insn 233 232 234 arch/arm/vfp/vfpdouble.c:1047 (set (reg:SI 273)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 234 233 235 arch/arm/vfp/vfpdouble.c:1047 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 235 234 0 arch/arm/vfp/vfpdouble.c:1047 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 33

;; exceptions = 2;

(insn 237 236 0 arch/arm/vfp/vfpdouble.c:1099 (set (reg/v:SI 185 [ exceptions ])
        (const_int 2 [0x2])) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 240 239 241 175 "" [0 uses])

(note 241 240 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 8 != 0)

(insn 242 241 243 arch/arm/vfp/vfpdouble.c:1053 (set (reg:SI 274)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 243 242 244 arch/arm/vfp/vfpdouble.c:1053 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 274)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 244 243 0 arch/arm/vfp/vfpdouble.c:1053 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 35

;; if (tn & 2 != 0)

(insn 246 245 247 arch/arm/vfp/vfpdouble.c:1053 discrim 1 (set (reg:SI 275)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 247 246 248 arch/arm/vfp/vfpdouble.c:1053 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 275)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 248 247 0 arch/arm/vfp/vfpdouble.c:1053 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 36

;; if (tn & 4 != 0)

(insn 250 249 251 arch/arm/vfp/vfpdouble.c:1056 (set (reg:SI 276)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 251 250 252 arch/arm/vfp/vfpdouble.c:1056 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 276)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 252 251 0 arch/arm/vfp/vfpdouble.c:1056 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 37

;; vfp_double_normalise_denormal (&vdn);

(insn 254 253 255 arch/arm/vfp/vfpdouble.c:1057 (set (reg:SI 277)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 255 254 256 arch/arm/vfp/vfpdouble.c:1057 (set (reg:SI 0 r0)
        (reg:SI 277)) -1 (nil))

(call_insn 256 255 0 arch/arm/vfp/vfpdouble.c:1057 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 38

;; 

(code_label 257 256 258 178 "" [0 uses])

(note 258 257 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 4 != 0)

(insn 259 258 260 arch/arm/vfp/vfpdouble.c:1058 (set (reg:SI 278)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 260 259 261 arch/arm/vfp/vfpdouble.c:1058 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 278)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 261 260 0 arch/arm/vfp/vfpdouble.c:1058 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 39

;; vfp_double_normalise_denormal (&vdm);

(insn 263 262 264 arch/arm/vfp/vfpdouble.c:1059 (set (reg:SI 279)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 264 263 265 arch/arm/vfp/vfpdouble.c:1059 (set (reg:SI 0 r0)
        (reg:SI 279)) -1 (nil))

(call_insn 265 264 0 arch/arm/vfp/vfpdouble.c:1059 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 40

;; 

(code_label 266 265 267 179 "" [0 uses])

(note 267 266 0 NOTE_INSN_BASIC_BLOCK)

;; D.5081 = (s16) (((short unsigned int) vdn.exponent + 1022) - (short unsigned int) vdm.exponent);

(insn 268 267 269 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 281)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64]))) -1 (nil))

(insn 269 268 270 arch/arm/vfp/vfpdouble.c:1064 (set (reg:HI 280)
        (subreg:HI (reg:SI 281) 0)) -1 (nil))

(insn 270 269 271 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 283)
        (plus:SI (subreg:SI (reg:HI 280) 0)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 271 270 272 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 282)
        (plus:SI (reg:SI 283)
            (const_int 2 [0x2]))) -1 (expr_list:REG_EQUAL (plus:SI (subreg:SI (reg:HI 280) 0)
            (const_int 1022 [0x3fe]))
        (nil)))

(insn 272 271 273 arch/arm/vfp/vfpdouble.c:1064 (set (reg:HI 284)
        (subreg:HI (reg:SI 282) 0)) -1 (nil))

(insn 273 272 274 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 286)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64]))) -1 (nil))

(insn 274 273 275 arch/arm/vfp/vfpdouble.c:1064 (set (reg:HI 285)
        (subreg:HI (reg:SI 286) 0)) -1 (nil))

(insn 275 274 276 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 287)
        (minus:SI (subreg:SI (reg:HI 284) 0)
            (subreg:SI (reg:HI 285) 0))) -1 (nil))

(insn 276 275 0 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 188 [ D.5081 ])
        (zero_extend:SI (subreg:HI (reg:SI 287) 0))) -1 (nil))

;; vdd.exponent = D.5081;

(insn 277 276 0 arch/arm/vfp/vfpdouble.c:1064 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 188 [ D.5081 ]) 0)) -1 (nil))

;; D.5083 = vdm.significand << 1;

(insn 278 277 279 arch/arm/vfp/vfpdouble.c:1065 (set (reg:DI 288)
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])) -1 (nil))

(insn 279 278 280 arch/arm/vfp/vfpdouble.c:1065 (parallel [
            (set (reg:DI 289)
                (plus:DI (reg:DI 288)
                    (reg:DI 288)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 280 279 0 arch/arm/vfp/vfpdouble.c:1065 (set (reg:DI 187 [ D.5083 ])
        (reg:DI 289)) -1 (nil))

;; vdm.significand = D.5083;

(insn 281 280 0 arch/arm/vfp/vfpdouble.c:1065 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 187 [ D.5083 ])) -1 (nil))

;; D.5084 = vdn.significand;

(insn 282 281 0 arch/arm/vfp/vfpdouble.c:1066 (set (reg:DI 186 [ D.5084 ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])) -1 (nil))
Failed to add probability note

;; if (D.5083 <= D.5084 * 2)

(insn 283 282 284 arch/arm/vfp/vfpdouble.c:1066 (parallel [
            (set (reg:DI 290)
                (plus:DI (reg:DI 186 [ D.5084 ])
                    (reg:DI 186 [ D.5084 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 284 283 285 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (subreg:SI (reg:DI 290) 4))) -1 (nil))

(jump_insn 285 284 286 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 286 285 287 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (subreg:SI (reg:DI 290) 4))) -1 (nil))

(jump_insn 287 286 288 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 294)
            (pc))) -1 (nil))

(insn 288 287 289 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (subreg:SI (reg:DI 290) 0))) -1 (nil))

(jump_insn 289 288 290 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 290 289 291 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (subreg:SI (reg:DI 290) 0))) -1 (nil))

(jump_insn 291 290 292 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 294)
            (pc))) -1 (nil))

(jump_insn 292 291 293 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (label_ref 294)) -1 (nil))

(barrier 293 292 294)

(code_label 294 293 0 181 "" [0 uses])

;; Generating RTL for gimple basic block 41

;; vdn.significand = [rshift_expr] D.5084 >> 1;

(insn 296 295 297 arch/arm/vfp/vfpdouble.c:1067 (parallel [
            (set (reg:DI 291)
                (lshiftrt:DI (reg:DI 186 [ D.5084 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 297 296 0 arch/arm/vfp/vfpdouble.c:1067 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg:DI 291)) -1 (nil))

;; vdd.exponent = [plus_expr] D.5081 + 1;

(insn 298 297 299 arch/arm/vfp/vfpdouble.c:1068 (set (reg:HI 292)
        (subreg/s/u:HI (reg:SI 188 [ D.5081 ]) 0)) -1 (nil))

(insn 299 298 300 arch/arm/vfp/vfpdouble.c:1068 (set (reg:SI 293)
        (plus:SI (subreg:SI (reg:HI 292) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 300 299 0 arch/arm/vfp/vfpdouble.c:1068 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 293) 0)) -1 (nil))

;; Generating RTL for gimple basic block 42

;; 

(code_label 301 300 302 180 "" [0 uses])

(note 302 301 0 NOTE_INSN_BASIC_BLOCK)

;; __n = vdn.significand;

(insn 303 302 0 arch/arm/vfp/vfpdouble.c:1070 (set (reg/v:DI 161 [ __n ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])) -1 (nil))
Failed to add probability note

;; if (__n >= D.5083)

(insn 304 303 305 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) -1 (nil))

(jump_insn 305 304 306 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 306 305 307 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) -1 (nil))

(jump_insn 307 306 308 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 314)
            (pc))) -1 (nil))

(insn 308 307 309 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) -1 (nil))

(jump_insn 309 308 310 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 310 309 311 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) -1 (nil))

(jump_insn 311 310 312 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 314)
            (pc))) -1 (nil))

(jump_insn 312 311 313 arch/arm/vfp/vfp.h:117 (set (pc)
        (label_ref 314)) -1 (nil))

(barrier 313 312 314)

(code_label 314 313 0 183 "" [0 uses])

;; Generating RTL for gimple basic block 43

;; z = 0x0ffffffffffffffff;

(insn 316 315 0 arch/arm/vfp/vfp.h:118 (set (reg/v:DI 160 [ z ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 44

;; 

(code_label 319 318 320 182 "" [0 uses])

(note 320 319 0 NOTE_INSN_BASIC_BLOCK)

;; mh = D.5083 >> 32;

(insn 321 320 322 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 156 [ mh ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 322 321 0 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 156 [ mh ]) 4)
        (const_int 0 [0x0])) -1 (nil))

;; D.5814 = mh << 32;

(insn 323 322 324 arch/arm/vfp/vfp.h:120 (set (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 156 [ mh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 324 323 0 arch/arm/vfp/vfp.h:120 (set (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
        (const_int 0 [0x0])) -1 (nil))
Failed to add probability note

;; if (D.5814 <= __n)

(insn 325 324 326 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) -1 (nil))

(jump_insn 326 325 327 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 327 326 328 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) -1 (nil))

(jump_insn 328 327 329 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 335)
            (pc))) -1 (nil))

(insn 329 328 330 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) -1 (nil))

(jump_insn 330 329 331 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 331 330 332 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) -1 (nil))

(jump_insn 332 331 333 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 335)
            (pc))) -1 (nil))

(jump_insn 333 332 334 arch/arm/vfp/vfp.h:120 (set (pc)
        (label_ref 335)) -1 (nil))

(barrier 334 333 335)

(code_label 335 334 0 186 "" [0 uses])

;; Generating RTL for gimple basic block 45

;; z.732 = 0x0ffffffff00000000;

(insn 337 336 0 arch/arm/vfp/vfp.h:121 (set (reg/v:DI 143 [ z.732 ])
        (const_int -4294967296 [0xffffffff00000000])) -1 (nil))

;; Generating RTL for gimple basic block 46

;; 

(code_label 340 339 341 185 "" [0 uses])

(note 341 340 0 NOTE_INSN_BASIC_BLOCK)

;; __base = (unsigned int) (unsigned int) mh;

(insn 342 341 0 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (subreg:SI (reg/v:DI 156 [ mh ]) 0)) -1 (nil))

;; __n = __n;

(insn 343 342 0 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 161 [ __n ])) -1 (nil))

;; __asm__(".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64" : "=r" __rem, "=r" __res, "=r" __res : "r" __n, "r" __base : "r" __base : "cc", "lr", "ip", "lr", "ip", "ip");

(insn 344 343 0 arch/arm/vfp/vfp.h:124 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

;; z.731 = __res;

(insn 345 344 0 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 144 [ z.731 ])
        (reg/v:DI 2 r2 [ __res ])) -1 (nil))

;; z.732 = z.731 << 32;

(insn 346 345 347 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.732 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 144 [ z.731 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 347 346 0 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.732 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 47

;; 

(code_label 348 347 349 187 "" [0 uses])

(note 349 348 0 NOTE_INSN_BASIC_BLOCK)

;; D.5676 = (long long unsigned int) (u32) D.5083;

(insn 350 349 351 arch/arm/vfp/vfp.h:80 (set (reg:SI 294)
        (subreg:SI (reg:DI 187 [ D.5083 ]) 0)) -1 (nil))

(insn 351 350 0 arch/arm/vfp/vfp.h:80 (set (reg:DI 173 [ D.5676 ])
        (zero_extend:DI (reg:SI 294))) -1 (nil))

;; D.5677 = (long long unsigned int) (u32) z.732;

(insn 352 351 353 arch/arm/vfp/vfp.h:80 (set (reg:SI 295)
        (subreg:SI (reg/v:DI 143 [ z.732 ]) 0)) -1 (nil))

(insn 353 352 0 arch/arm/vfp/vfp.h:80 (set (reg:DI 172 [ D.5677 ])
        (zero_extend:DI (reg:SI 295))) -1 (nil))

;; rl = D.5677 * D.5676;

(insn 354 353 355 arch/arm/vfp/vfp.h:80 (set (reg:SI 296)
        (mult:SI (subreg:SI (reg:DI 173 [ D.5676 ]) 0)
            (subreg:SI (reg:DI 172 [ D.5677 ]) 4))) -1 (nil))

(insn 355 354 356 arch/arm/vfp/vfp.h:80 (set (reg:SI 297)
        (mult:SI (subreg:SI (reg:DI 172 [ D.5677 ]) 0)
            (subreg:SI (reg:DI 173 [ D.5676 ]) 4))) -1 (nil))

(insn 356 355 357 arch/arm/vfp/vfp.h:80 (set (reg:SI 296)
        (plus:SI (reg:SI 296)
            (reg:SI 297))) -1 (nil))

(insn 357 356 358 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 164 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 172 [ D.5677 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 173 [ D.5676 ]) 0)))) -1 (nil))

(insn 358 357 359 arch/arm/vfp/vfp.h:80 (set (reg:SI 296)
        (plus:SI (reg:SI 296)
            (subreg:SI (reg/v:DI 164 [ rl ]) 4))) -1 (nil))

(insn 359 358 360 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 164 [ rl ]) 4)
        (reg:SI 296)) -1 (nil))

(insn 360 359 0 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 164 [ rl ])
        (reg/v:DI 164 [ rl ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 172 [ D.5677 ])
            (reg:DI 173 [ D.5676 ]))
        (nil)))

;; __left = (unsigned int) mh;

(insn 361 360 0 arch/arm/vfp/vfp.h:82 (set (reg/v:SI 163 [ __left ])
        (subreg:SI (reg/v:DI 156 [ mh ]) 0)) -1 (nil))

;; D.5679 = (long long unsigned int) __left;

(insn 362 361 0 arch/arm/vfp/vfp.h:83 (set (reg:DI 171 [ D.5679 ])
        (zero_extend:DI (reg/v:SI 163 [ __left ]))) -1 (nil))

;; rma = D.5677 * D.5679;

(insn 363 362 364 arch/arm/vfp/vfp.h:83 (set (reg:SI 298)
        (mult:SI (subreg:SI (reg:DI 171 [ D.5679 ]) 0)
            (subreg:SI (reg:DI 172 [ D.5677 ]) 4))) -1 (nil))

(insn 364 363 365 arch/arm/vfp/vfp.h:83 (set (reg:SI 299)
        (mult:SI (subreg:SI (reg:DI 172 [ D.5677 ]) 0)
            (subreg:SI (reg:DI 171 [ D.5679 ]) 4))) -1 (nil))

(insn 365 364 366 arch/arm/vfp/vfp.h:83 (set (reg:SI 298)
        (plus:SI (reg:SI 298)
            (reg:SI 299))) -1 (nil))

(insn 366 365 367 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 166 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 172 [ D.5677 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 171 [ D.5679 ]) 0)))) -1 (nil))

(insn 367 366 368 arch/arm/vfp/vfp.h:83 (set (reg:SI 298)
        (plus:SI (reg:SI 298)
            (subreg:SI (reg/v:DI 166 [ rma ]) 4))) -1 (nil))

(insn 368 367 369 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 166 [ rma ]) 4)
        (reg:SI 298)) -1 (nil))

(insn 369 368 0 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 166 [ rma ])
        (reg/v:DI 166 [ rma ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 172 [ D.5677 ])
            (reg:DI 171 [ D.5679 ]))
        (nil)))

;; D.5681 = (long long unsigned int) (u32) (z.732 >> 32);

(insn 370 369 371 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 301) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 143 [ z.732 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 371 370 372 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 301) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 372 371 373 arch/arm/vfp/vfp.h:86 (set (reg:SI 302)
        (subreg:SI (reg:DI 301) 0)) -1 (nil))

(insn 373 372 0 arch/arm/vfp/vfp.h:86 (set (reg:DI 170 [ D.5681 ])
        (zero_extend:DI (reg:SI 302))) -1 (nil))

;; rmb = D.5681 * D.5676;

(insn 374 373 375 arch/arm/vfp/vfp.h:86 (set (reg:SI 303)
        (mult:SI (subreg:SI (reg:DI 173 [ D.5676 ]) 0)
            (subreg:SI (reg:DI 170 [ D.5681 ]) 4))) -1 (nil))

(insn 375 374 376 arch/arm/vfp/vfp.h:86 (set (reg:SI 304)
        (mult:SI (subreg:SI (reg:DI 170 [ D.5681 ]) 0)
            (subreg:SI (reg:DI 173 [ D.5676 ]) 4))) -1 (nil))

(insn 376 375 377 arch/arm/vfp/vfp.h:86 (set (reg:SI 303)
        (plus:SI (reg:SI 303)
            (reg:SI 304))) -1 (nil))

(insn 377 376 378 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 165 [ rmb ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 170 [ D.5681 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 173 [ D.5676 ]) 0)))) -1 (nil))

(insn 378 377 379 arch/arm/vfp/vfp.h:86 (set (reg:SI 303)
        (plus:SI (reg:SI 303)
            (subreg:SI (reg/v:DI 165 [ rmb ]) 4))) -1 (nil))

(insn 379 378 380 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg/v:DI 165 [ rmb ]) 4)
        (reg:SI 303)) -1 (nil))

(insn 380 379 0 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 165 [ rmb ])
        (reg/v:DI 165 [ rmb ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 170 [ D.5681 ])
            (reg:DI 173 [ D.5676 ]))
        (nil)))

;; rma.733 = rmb + rma;

(insn 381 380 0 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 142 [ rma.733 ])
                (plus:DI (reg/v:DI 165 [ rmb ])
                    (reg/v:DI 166 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; rh = D.5681 * D.5679;

(insn 382 381 383 arch/arm/vfp/vfp.h:89 (set (reg:SI 305)
        (mult:SI (subreg:SI (reg:DI 171 [ D.5679 ]) 0)
            (subreg:SI (reg:DI 170 [ D.5681 ]) 4))) -1 (nil))

(insn 383 382 384 arch/arm/vfp/vfp.h:89 (set (reg:SI 306)
        (mult:SI (subreg:SI (reg:DI 170 [ D.5681 ]) 0)
            (subreg:SI (reg:DI 171 [ D.5679 ]) 4))) -1 (nil))

(insn 384 383 385 arch/arm/vfp/vfp.h:89 (set (reg:SI 305)
        (plus:SI (reg:SI 305)
            (reg:SI 306))) -1 (nil))

(insn 385 384 386 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 167 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 170 [ D.5681 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 171 [ D.5679 ]) 0)))) -1 (nil))

(insn 386 385 387 arch/arm/vfp/vfp.h:89 (set (reg:SI 305)
        (plus:SI (reg:SI 305)
            (subreg:SI (reg/v:DI 167 [ rh ]) 4))) -1 (nil))

(insn 387 386 388 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 167 [ rh ]) 4)
        (reg:SI 305)) -1 (nil))

(insn 388 387 0 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 167 [ rh ])
        (reg/v:DI 167 [ rh ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 170 [ D.5681 ])
            (reg:DI 171 [ D.5679 ]))
        (nil)))
Failed to add probability note

;; if (rma.733 < rmb)

(insn 389 388 390 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 4))) -1 (nil))

(jump_insn 390 389 391 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 391 390 392 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 4))) -1 (nil))

(jump_insn 392 391 393 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 399)
            (pc))) -1 (nil))

(insn 393 392 394 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 0))) -1 (nil))

(jump_insn 394 393 395 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 395 394 396 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 0))) -1 (nil))

(jump_insn 396 395 397 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 399)
            (pc))) -1 (nil))

(jump_insn 397 396 398 arch/arm/vfp/vfp.h:90 (set (pc)
        (label_ref 399)) -1 (nil))

(barrier 398 397 399)

(code_label 399 398 0 189 "" [0 uses])

;; Generating RTL for gimple basic block 48

;; iftmp.83 = 0;

(insn 401 400 0 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 169 [ iftmp.83 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 49

;; 

(code_label 404 403 405 188 "" [0 uses])

(note 405 404 0 NOTE_INSN_BASIC_BLOCK)

;; iftmp.83 = 4294967296;

(insn 406 405 0 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 169 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) -1 (nil))

;; Generating RTL for gimple basic block 50

;; 

(code_label 407 406 408 190 "" [0 uses])

(note 408 407 0 NOTE_INSN_BASIC_BLOCK)

;; rma.735 = rma.733 << 32;

(insn 409 408 410 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.735 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 142 [ rma.733 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 410 409 0 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.735 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

;; rl.736 = rma.735 + rl;

(insn 411 410 0 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 139 [ rl.736 ])
                (plus:DI (reg/v:DI 140 [ rma.735 ])
                    (reg/v:DI 164 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; D.5684 = (rma.733 >> 32) + rh;

(insn 412 411 413 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 308) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 142 [ rma.733 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 413 412 414 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 308) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 414 413 0 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 168 [ D.5684 ])
                (plus:DI (reg:DI 308)
                    (reg/v:DI 167 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; rh.734 = D.5684 + (rl.736 < rma.735);

(insn 415 414 416 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 309)
        (const_int 0 [0x0])) -1 (nil))

(insn 416 415 417 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 4))) -1 (nil))

(jump_insn 417 416 418 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 426)
            (pc))) -1 (nil))

(insn 418 417 419 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 4))) -1 (nil))

(jump_insn 419 418 420 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 428)
            (pc))) -1 (nil))

(insn 420 419 421 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 0)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 0))) -1 (nil))

(jump_insn 421 420 422 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 426)
            (pc))) -1 (nil))

(insn 422 421 423 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 0)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 0))) -1 (nil))

(jump_insn 423 422 424 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 428)
            (pc))) -1 (nil))

(jump_insn 424 423 425 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (label_ref 428)) -1 (nil))

(barrier 425 424 426)

(code_label 426 425 427 192 "" [0 uses])

(insn 427 426 428 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 309)
        (const_int 1 [0x1])) -1 (nil))

(code_label 428 427 429 191 "" [0 uses])

(insn 429 428 0 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 141 [ rh.734 ])
                (plus:DI (reg:DI 168 [ D.5684 ])
                    (reg:DI 309)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; __asm__("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	" : "=r" reml, "=r" remh, "=r" remh : "0" 0, "1" __n, "r" rl.736, "r" rh.734 + iftmp.83 : "1" __n, "r" rl.736, "r" rh.734 + iftmp.83 : "r" rl.736, "r" rh.734 + iftmp.83 : "r" rh.734 + iftmp.83 : "cc");

(insn 430 429 431 arch/arm/vfp/vfp.h:62 (set (reg:DI 310)
        (const_int 0 [0x0])) -1 (nil))

(insn 431 430 432 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 311)
                (plus:DI (reg/v:DI 141 [ rh.734 ])
                    (reg:DI 169 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 432 431 0 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 159 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 310)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 139 [ rl.736 ])
                        (reg:DI 311)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 158 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 310)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 139 [ rl.736 ])
                        (reg:DI 311)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; ml = D.5083 << 32;

(insn 433 432 434 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 157 [ ml ]) 4)
        (ashift:SI (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 434 433 0 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 157 [ ml ]) 0)
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 51

;; z.732 = z.732 + 0x0ffffffff00000000;

(insn 438 437 439 arch/arm/vfp/vfp.h:131 (set (reg:DI 312)
        (const_int -4294967296 [0xffffffff00000000])) -1 (nil))

(insn 439 438 0 arch/arm/vfp/vfp.h:131 (parallel [
            (set (reg/v:DI 143 [ z.732 ])
                (plus:DI (reg/v:DI 143 [ z.732 ])
                    (reg:DI 312)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; __asm__("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5" : "=r" reml, "=r" remh, "=r" remh : "0" reml, "1" remh, "r" ml, "r" mh : "1" remh, "r" ml, "r" mh : "r" ml, "r" mh : "r" mh : "cc");

(insn 440 439 0 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 159 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 159 [ reml ])
                        (reg/v:DI 158 [ remh ])
                        (reg/v:DI 157 [ ml ])
                        (reg/v:DI 156 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 158 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 159 [ reml ])
                        (reg/v:DI 158 [ remh ])
                        (reg/v:DI 157 [ ml ])
                        (reg/v:DI 156 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 52

;; 

(code_label 441 440 442 193 "" [0 uses])

(note 442 441 0 NOTE_INSN_BASIC_BLOCK)
Failed to add probability note

;; if ((long long int) remh < 0)

(insn 444 442 445 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 158 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 445 444 446 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 443)
            (pc))) -1 (nil))

(insn 446 445 447 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 158 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 447 446 448 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 452)
            (pc))) -1 (nil))

(insn 448 447 449 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 158 [ remh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 449 448 450 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 452)
            (pc))) -1 (nil))

(jump_insn 450 449 451 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (label_ref 452)) -1 (nil))

(barrier 451 450 452)

(code_label 452 451 0 195 "" [0 uses])

;; Generating RTL for gimple basic block 53

;; __n = reml >> 32 | remh << 32;

(insn 454 453 455 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 314) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 159 [ reml ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 455 454 456 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 314) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 456 455 457 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 316) 4)
        (ashift:SI (subreg:SI (reg/v:DI 158 [ remh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 457 456 458 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 316) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 458 457 0 arch/arm/vfp/vfp.h:134 (set (reg/v:DI 162 [ __n ])
        (ior:DI (reg:DI 314)
            (reg:DI 316))) -1 (nil))
Failed to add probability note

;; if (D.5814 <= __n)

(insn 459 458 460 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
            (subreg:SI (reg/v:DI 162 [ __n ]) 4))) -1 (nil))

(jump_insn 460 459 461 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 461 460 462 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
            (subreg:SI (reg/v:DI 162 [ __n ]) 4))) -1 (nil))

(jump_insn 462 461 463 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 469)
            (pc))) -1 (nil))

(insn 463 462 464 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
            (subreg:SI (reg/v:DI 162 [ __n ]) 0))) -1 (nil))

(jump_insn 464 463 465 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 465 464 466 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
            (subreg:SI (reg/v:DI 162 [ __n ]) 0))) -1 (nil))

(jump_insn 466 465 467 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 469)
            (pc))) -1 (nil))

(jump_insn 467 466 468 arch/arm/vfp/vfp.h:135 (set (pc)
        (label_ref 469)) -1 (nil))

(barrier 468 467 469)

(code_label 469 468 0 197 "" [0 uses])

;; Generating RTL for gimple basic block 54

;; z = z.732 | 4294967295;

(insn 471 470 472 arch/arm/vfp/vfp.h:136 (set (reg:DI 317)
        (const_int 4294967295 [0xffffffff])) -1 (nil))

(insn 472 471 0 arch/arm/vfp/vfp.h:136 (set (reg/v:DI 160 [ z ])
        (ior:DI (reg/v:DI 143 [ z.732 ])
            (reg:DI 317))) -1 (nil))

;; Generating RTL for gimple basic block 55

;; 

(code_label 475 474 476 196 "" [0 uses])

(note 476 475 0 NOTE_INSN_BASIC_BLOCK)

;; __base = __left;

(insn 477 476 0 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 163 [ __left ])) -1 (nil))

;; __n = __n;

(insn 478 477 0 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 162 [ __n ])) -1 (nil))

;; __asm__(".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64" : "=r" __rem, "=r" __res, "=r" __res : "r" __n, "r" __base : "r" __base : "cc", "lr", "ip", "lr", "ip", "ip");

(insn 479 478 0 arch/arm/vfp/vfp.h:138 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

;; remh.738 = __res;

(insn 480 479 0 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 138 [ remh.738 ])
        (reg/v:DI 2 r2 [ __res ])) -1 (nil))

;; z = remh.738 | z.732;

(insn 481 480 0 arch/arm/vfp/vfp.h:139 (set (reg/v:DI 160 [ z ])
        (ior:DI (reg/v:DI 138 [ remh.738 ])
            (reg/v:DI 143 [ z.732 ]))) -1 (nil))

;; Generating RTL for gimple basic block 56

;; 

(code_label 482 481 483 184 "" [0 uses])

(note 483 482 0 NOTE_INSN_BASIC_BLOCK)

;; vdd.significand = z;

(insn 484 483 0 arch/arm/vfp/vfpdouble.c:1070 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg/v:DI 160 [ z ])) -1 (nil))
Failed to add probability note

;; if (z & 511 <= 2)

(insn 485 484 486 arch/arm/vfp/vfpdouble.c:1071 (set (reg:DI 319)
        (const_int 511 [0x1ff])) -1 (nil))

(insn 486 485 487 arch/arm/vfp/vfpdouble.c:1071 (set (reg:DI 318)
        (and:DI (reg/v:DI 160 [ z ])
            (reg:DI 319))) -1 (nil))

(insn 487 486 488 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 488 487 489 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 489 488 490 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 490 489 491 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 497)
            (pc))) -1 (nil))

(insn 491 490 492 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 0)
            (const_int 2 [0x2]))) -1 (nil))

(jump_insn 492 491 493 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 493 492 494 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 0)
            (const_int 2 [0x2]))) -1 (nil))

(jump_insn 494 493 495 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 497)
            (pc))) -1 (nil))

(jump_insn 495 494 496 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (label_ref 497)) -1 (nil))

(barrier 496 495 497)

(code_label 497 496 0 199 "" [0 uses])

;; Generating RTL for gimple basic block 57

;; D.5836 = (long long unsigned int) (u32) D.5083;

(insn 499 498 500 arch/arm/vfp/vfp.h:80 (set (reg:SI 320)
        (subreg:SI (reg:DI 187 [ D.5083 ]) 0)) -1 (nil))

(insn 500 499 0 arch/arm/vfp/vfp.h:80 (set (reg:DI 145 [ D.5836 ])
        (zero_extend:DI (reg:SI 320))) -1 (nil))

;; D.5835 = (long long unsigned int) (u32) z;

(insn 501 500 502 arch/arm/vfp/vfp.h:80 (set (reg:SI 321)
        (subreg:SI (reg/v:DI 160 [ z ]) 0)) -1 (nil))

(insn 502 501 0 arch/arm/vfp/vfp.h:80 (set (reg:DI 146 [ D.5835 ])
        (zero_extend:DI (reg:SI 321))) -1 (nil))

;; rl = D.5835 * D.5836;

(insn 503 502 504 arch/arm/vfp/vfp.h:80 (set (reg:SI 322)
        (mult:SI (subreg:SI (reg:DI 145 [ D.5836 ]) 0)
            (subreg:SI (reg:DI 146 [ D.5835 ]) 4))) -1 (nil))

(insn 504 503 505 arch/arm/vfp/vfp.h:80 (set (reg:SI 323)
        (mult:SI (subreg:SI (reg:DI 146 [ D.5835 ]) 0)
            (subreg:SI (reg:DI 145 [ D.5836 ]) 4))) -1 (nil))

(insn 505 504 506 arch/arm/vfp/vfp.h:80 (set (reg:SI 322)
        (plus:SI (reg:SI 322)
            (reg:SI 323))) -1 (nil))

(insn 506 505 507 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 154 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 146 [ D.5835 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 145 [ D.5836 ]) 0)))) -1 (nil))

(insn 507 506 508 arch/arm/vfp/vfp.h:80 (set (reg:SI 322)
        (plus:SI (reg:SI 322)
            (subreg:SI (reg/v:DI 154 [ rl ]) 4))) -1 (nil))

(insn 508 507 509 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 154 [ rl ]) 4)
        (reg:SI 322)) -1 (nil))

(insn 509 508 0 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 154 [ rl ])
        (reg/v:DI 154 [ rl ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 146 [ D.5835 ])
            (reg:DI 145 [ D.5836 ]))
        (nil)))

;; D.5833 = (long long unsigned int) (u32) (D.5083 >> 32);

(insn 510 509 511 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 325) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 511 510 512 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 325) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 512 511 513 arch/arm/vfp/vfp.h:83 (set (reg:SI 326)
        (subreg:SI (reg:DI 325) 0)) -1 (nil))

(insn 513 512 0 arch/arm/vfp/vfp.h:83 (set (reg:DI 147 [ D.5833 ])
        (zero_extend:DI (reg:SI 326))) -1 (nil))

;; rma = D.5835 * D.5833;

(insn 514 513 515 arch/arm/vfp/vfp.h:83 (set (reg:SI 327)
        (mult:SI (subreg:SI (reg:DI 147 [ D.5833 ]) 0)
            (subreg:SI (reg:DI 146 [ D.5835 ]) 4))) -1 (nil))

(insn 515 514 516 arch/arm/vfp/vfp.h:83 (set (reg:SI 328)
        (mult:SI (subreg:SI (reg:DI 146 [ D.5835 ]) 0)
            (subreg:SI (reg:DI 147 [ D.5833 ]) 4))) -1 (nil))

(insn 516 515 517 arch/arm/vfp/vfp.h:83 (set (reg:SI 327)
        (plus:SI (reg:SI 327)
            (reg:SI 328))) -1 (nil))

(insn 517 516 518 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 152 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 146 [ D.5835 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 147 [ D.5833 ]) 0)))) -1 (nil))

(insn 518 517 519 arch/arm/vfp/vfp.h:83 (set (reg:SI 327)
        (plus:SI (reg:SI 327)
            (subreg:SI (reg/v:DI 152 [ rma ]) 4))) -1 (nil))

(insn 519 518 520 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 152 [ rma ]) 4)
        (reg:SI 327)) -1 (nil))

(insn 520 519 0 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 152 [ rma ])
        (reg/v:DI 152 [ rma ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 146 [ D.5835 ])
            (reg:DI 147 [ D.5833 ]))
        (nil)))

;; D.5831 = (long long unsigned int) (u32) (z >> 32);

(insn 521 520 522 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 330) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 160 [ z ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 522 521 523 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 330) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 523 522 524 arch/arm/vfp/vfp.h:86 (set (reg:SI 331)
        (subreg:SI (reg:DI 330) 0)) -1 (nil))

(insn 524 523 0 arch/arm/vfp/vfp.h:86 (set (reg:DI 148 [ D.5831 ])
        (zero_extend:DI (reg:SI 331))) -1 (nil))

;; rmb = D.5831 * D.5836;

(insn 525 524 526 arch/arm/vfp/vfp.h:86 (set (reg:SI 332)
        (mult:SI (subreg:SI (reg:DI 145 [ D.5836 ]) 0)
            (subreg:SI (reg:DI 148 [ D.5831 ]) 4))) -1 (nil))

(insn 526 525 527 arch/arm/vfp/vfp.h:86 (set (reg:SI 333)
        (mult:SI (subreg:SI (reg:DI 148 [ D.5831 ]) 0)
            (subreg:SI (reg:DI 145 [ D.5836 ]) 4))) -1 (nil))

(insn 527 526 528 arch/arm/vfp/vfp.h:86 (set (reg:SI 332)
        (plus:SI (reg:SI 332)
            (reg:SI 333))) -1 (nil))

(insn 528 527 529 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 153 [ rmb ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 148 [ D.5831 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 145 [ D.5836 ]) 0)))) -1 (nil))

(insn 529 528 530 arch/arm/vfp/vfp.h:86 (set (reg:SI 332)
        (plus:SI (reg:SI 332)
            (subreg:SI (reg/v:DI 153 [ rmb ]) 4))) -1 (nil))

(insn 530 529 531 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg/v:DI 153 [ rmb ]) 4)
        (reg:SI 332)) -1 (nil))

(insn 531 530 0 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 153 [ rmb ])
        (reg/v:DI 153 [ rmb ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 148 [ D.5831 ])
            (reg:DI 145 [ D.5836 ]))
        (nil)))

;; rma.739 = rmb + rma;

(insn 532 531 0 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 137 [ rma.739 ])
                (plus:DI (reg/v:DI 153 [ rmb ])
                    (reg/v:DI 152 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; rh = D.5831 * D.5833;

(insn 533 532 534 arch/arm/vfp/vfp.h:89 (set (reg:SI 334)
        (mult:SI (subreg:SI (reg:DI 147 [ D.5833 ]) 0)
            (subreg:SI (reg:DI 148 [ D.5831 ]) 4))) -1 (nil))

(insn 534 533 535 arch/arm/vfp/vfp.h:89 (set (reg:SI 335)
        (mult:SI (subreg:SI (reg:DI 148 [ D.5831 ]) 0)
            (subreg:SI (reg:DI 147 [ D.5833 ]) 4))) -1 (nil))

(insn 535 534 536 arch/arm/vfp/vfp.h:89 (set (reg:SI 334)
        (plus:SI (reg:SI 334)
            (reg:SI 335))) -1 (nil))

(insn 536 535 537 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 151 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 148 [ D.5831 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 147 [ D.5833 ]) 0)))) -1 (nil))

(insn 537 536 538 arch/arm/vfp/vfp.h:89 (set (reg:SI 334)
        (plus:SI (reg:SI 334)
            (subreg:SI (reg/v:DI 151 [ rh ]) 4))) -1 (nil))

(insn 538 537 539 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 151 [ rh ]) 4)
        (reg:SI 334)) -1 (nil))

(insn 539 538 0 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 151 [ rh ])
        (reg/v:DI 151 [ rh ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 148 [ D.5831 ])
            (reg:DI 147 [ D.5833 ]))
        (nil)))
Failed to add probability note

;; if (rma.739 < rmb)

(insn 540 539 541 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 4))) -1 (nil))

(jump_insn 541 540 542 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 542 541 543 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 4))) -1 (nil))

(jump_insn 543 542 544 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 550)
            (pc))) -1 (nil))

(insn 544 543 545 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 0))) -1 (nil))

(jump_insn 545 544 546 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 546 545 547 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 0))) -1 (nil))

(jump_insn 547 546 548 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 550)
            (pc))) -1 (nil))

(jump_insn 548 547 549 arch/arm/vfp/vfp.h:90 (set (pc)
        (label_ref 550)) -1 (nil))

(barrier 549 548 550)

(code_label 550 549 0 201 "" [0 uses])

;; Generating RTL for gimple basic block 58

;; iftmp.83 = 0;

(insn 552 551 0 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 149 [ iftmp.83 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 59

;; 

(code_label 555 554 556 200 "" [0 uses])

(note 556 555 0 NOTE_INSN_BASIC_BLOCK)

;; iftmp.83 = 4294967296;

(insn 557 556 0 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 149 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) -1 (nil))

;; Generating RTL for gimple basic block 60

;; 

(code_label 558 557 559 202 "" [0 uses])

(note 559 558 0 NOTE_INSN_BASIC_BLOCK)

;; rma.741 = rma.739 << 32;

(insn 560 559 561 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.741 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 137 [ rma.739 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 561 560 0 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.741 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

;; rl.742 = rma.741 + rl;

(insn 562 561 0 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 134 [ rl.742 ])
                (plus:DI (reg/v:DI 135 [ rma.741 ])
                    (reg/v:DI 154 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; D.5828 = (rma.739 >> 32) + rh;

(insn 563 562 564 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 337) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 137 [ rma.739 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 564 563 565 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 337) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 565 564 0 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 150 [ D.5828 ])
                (plus:DI (reg:DI 337)
                    (reg/v:DI 151 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; rh.740 = D.5828 + (rl.742 < rma.741);

(insn 566 565 567 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 338)
        (const_int 0 [0x0])) -1 (nil))

(insn 567 566 568 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 4))) -1 (nil))

(jump_insn 568 567 569 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 577)
            (pc))) -1 (nil))

(insn 569 568 570 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 4))) -1 (nil))

(jump_insn 570 569 571 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 579)
            (pc))) -1 (nil))

(insn 571 570 572 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 0))) -1 (nil))

(jump_insn 572 571 573 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 577)
            (pc))) -1 (nil))

(insn 573 572 574 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 0))) -1 (nil))

(jump_insn 574 573 575 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 579)
            (pc))) -1 (nil))

(jump_insn 575 574 576 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (label_ref 579)) -1 (nil))

(barrier 576 575 577)

(code_label 577 576 578 204 "" [0 uses])

(insn 578 577 579 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 338)
        (const_int 1 [0x1])) -1 (nil))

(code_label 579 578 580 203 "" [0 uses])

(insn 580 579 0 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 136 [ rh.740 ])
                (plus:DI (reg:DI 150 [ D.5828 ])
                    (reg:DI 338)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; __asm__("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	" : "=r" reml, "=r" remh, "=r" remh : "0" 0, "1" __n, "r" rl.742, "r" rh.740 + iftmp.83 : "1" __n, "r" rl.742, "r" rh.740 + iftmp.83 : "r" rl.742, "r" rh.740 + iftmp.83 : "r" rh.740 + iftmp.83 : "cc");

(insn 581 580 582 arch/arm/vfp/vfp.h:62 (set (reg:DI 339)
        (const_int 0 [0x0])) -1 (nil))

(insn 582 581 583 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 340)
                (plus:DI (reg/v:DI 136 [ rh.740 ])
                    (reg:DI 149 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 583 582 0 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 181 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 339)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 134 [ rl.742 ])
                        (reg:DI 340)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 182 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 339)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 134 [ rl.742 ])
                        (reg:DI 340)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 61

;; __asm__("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5" : "=r" reml, "=r" remh, "=r" remh : "0" reml, "1" remh, "r" D.5083, "r" 0 : "1" remh, "r" D.5083, "r" 0 : "r" D.5083, "r" 0 : "r" 0 : "cc");

(insn 587 586 588 arch/arm/vfp/vfp.h:49 (set (reg:DI 341)
        (const_int 0 [0x0])) -1 (nil))

(insn 588 587 0 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 181 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 181 [ reml ])
                        (reg/v:DI 182 [ remh ])
                        (reg:DI 187 [ D.5083 ])
                        (reg:DI 341)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 182 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 181 [ reml ])
                        (reg/v:DI 182 [ remh ])
                        (reg:DI 187 [ D.5083 ])
                        (reg:DI 341)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 62

;; 

(code_label 589 588 590 205 "" [0 uses])

(note 590 589 0 NOTE_INSN_BASIC_BLOCK)

;; z = z - 1;

(insn 591 590 592 arch/arm/vfp/vfp.h:49 (set (reg:DI 342)
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 592 591 0 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 160 [ z ])
                (plus:DI (reg/v:DI 160 [ z ])
                    (reg:DI 342)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))
Failed to add probability note

;; if ((long long int) remh < 0)

(insn 594 592 595 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 182 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 595 594 596 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 593)
            (pc))) -1 (nil))

(insn 596 595 597 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 182 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 597 596 598 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 602)
            (pc))) -1 (nil))

(insn 598 597 599 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 182 [ remh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 599 598 600 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 602)
            (pc))) -1 (nil))

(jump_insn 600 599 601 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (pc)
        (label_ref 602)) -1 (nil))

(barrier 601 600 602)

(code_label 602 601 0 207 "" [0 uses])

;; Generating RTL for gimple basic block 63

;; vdd.significand = [bit_ior_expr] reml != 0 | z + 1;

(insn 604 603 605 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 343)
        (const_int 0 [0x0])) -1 (nil))

(insn 605 604 606 arch/arm/vfp/vfpdouble.c:1079 (set (reg:SI 344)
        (subreg:SI (reg/v:DI 181 [ reml ]) 0)) -1 (nil))

(insn 606 605 607 arch/arm/vfp/vfpdouble.c:1079 (set (reg:SI 344)
        (ior:SI (reg:SI 344)
            (subreg:SI (reg/v:DI 181 [ reml ]) 4))) -1 (nil))

(insn 607 606 608 arch/arm/vfp/vfpdouble.c:1079 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 344)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 608 607 609 arch/arm/vfp/vfpdouble.c:1079 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 610)
            (pc))) -1 (nil))

(insn 609 608 610 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 343)
        (const_int 1 [0x1])) -1 (nil))

(code_label 610 609 611 208 "" [0 uses])

(insn 611 610 612 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 346)
        (const_int 1 [0x1])) -1 (nil))

(insn 612 611 613 arch/arm/vfp/vfpdouble.c:1079 (parallel [
            (set (reg:DI 345)
                (plus:DI (reg/v:DI 160 [ z ])
                    (reg:DI 346)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 613 612 614 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 347)
        (ior:DI (reg:DI 343)
            (reg:DI 345))) -1 (nil))

(insn 614 613 0 arch/arm/vfp/vfpdouble.c:1079 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 347)) -1 (nil))

;; Generating RTL for gimple basic block 64

;; 

(code_label 615 614 616 198 "" [0 uses])

(note 616 615 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_double_normaliseround (dd, &vdd, fpscr, 0, &"fdiv"[0]);

(insn 617 616 618 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 348)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 618 617 619 arch/arm/vfp/vfpdouble.c:1081 (set (reg/f:SI 349)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d96040>)) -1 (nil))

(insn 619 618 620 arch/arm/vfp/vfpdouble.c:1081 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 349)) -1 (nil))

(insn 620 619 621 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 0 r0)
        (reg/v:SI 192 [ dd ])) -1 (nil))

(insn 621 620 622 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 1 r1)
        (reg:SI 348)) -1 (nil))

(insn 622 621 623 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 2 r2)
        (reg/v:SI 195 [ fpscr ])) -1 (nil))

(insn 623 622 624 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 624 623 625 arch/arm/vfp/vfpdouble.c:1081 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 625 624 0 arch/arm/vfp/vfpdouble.c:1081 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; Generating RTL for gimple basic block 65

;; vdn_nan:

(code_label 628 627 629 171 ("vdn_nan") [0 uses])

(note 629 628 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_propagate_nan (&vdd, &vdn, &vdm, fpscr);

(insn 630 629 631 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 350)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 631 630 632 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 351)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 632 631 633 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 352)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 633 632 634 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 0 r0)
        (reg:SI 350)) -1 (nil))

(insn 634 633 635 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 1 r1)
        (reg:SI 351)) -1 (nil))

(insn 635 634 636 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 2 r2)
        (reg:SI 352)) -1 (nil))

(insn 636 635 637 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 3 r3)
        (reg/v:SI 195 [ fpscr ])) -1 (nil))

(call_insn 637 636 638 arch/arm/vfp/vfpdouble.c:1084 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 638 637 0 arch/arm/vfp/vfpdouble.c:1084 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; Generating RTL for gimple basic block 66

;; pack:

(code_label 639 638 640 210 ("pack") [0 uses])

(note 640 639 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_double ((((long long unsigned int) vdd.sign << 48) + ((long long unsigned int) vdd.exponent << 52)) + (vdd.significand >> 10), (unsigned int) dd);

(insn 641 640 642 arch/arm/vfp/vfpdouble.c:1086 (clobber (reg:DI 353)) -1 (nil))

(insn 642 641 643 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 354)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16]))) -1 (nil))

(insn 643 642 644 arch/arm/vfp/vfpdouble.c:1086 (set (reg:DI 353)
        (zero_extend:DI (reg:SI 354))) -1 (nil))

(insn 644 643 645 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 356) 4)
        (ashift:SI (subreg:SI (reg:DI 353) 0)
            (const_int 16 [0x10]))) -1 (nil))

(insn 645 644 646 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 356) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 646 645 647 arch/arm/vfp/vfpdouble.c:1086 (clobber (reg:DI 357)) -1 (nil))

(insn 647 646 648 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 358)
        (sign_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64]))) -1 (nil))

(insn 648 647 649 arch/arm/vfp/vfpdouble.c:1086 (set (reg:DI 357)
        (sign_extend:DI (reg:SI 358))) -1 (nil))

(insn 649 648 650 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 360) 4)
        (ashift:SI (subreg:SI (reg:DI 357) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 650 649 651 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 360) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 651 650 653 arch/arm/vfp/vfpdouble.c:1086 (parallel [
            (set (reg:DI 361)
                (plus:DI (reg:DI 356)
                    (reg:DI 360)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 653 651 654 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 366)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vdd.significand+4 S4 A32])) -1 (nil))

(insn 654 653 655 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 365)
        (ashift:SI (reg:SI 366)
            (const_int 22 [0x16]))) -1 (nil))

(insn 655 654 656 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 367)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S4 A64])) -1 (nil))

(insn 656 655 657 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 364) 0)
        (lshiftrt:SI (reg:SI 367)
            (const_int 10 [0xa]))) -1 (nil))

(insn 657 656 658 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 364) 0)
        (ior:SI (reg:SI 365)
            (subreg:SI (reg:DI 364) 0))) -1 (nil))

(insn 658 657 659 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 368)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vdd.significand+4 S4 A32])) -1 (nil))

(insn 659 658 660 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 364) 4)
        (lshiftrt:SI (reg:SI 368)
            (const_int 10 [0xa]))) -1 (nil))

(insn 660 659 661 arch/arm/vfp/vfpdouble.c:1086 (parallel [
            (set (reg:DI 369)
                (plus:DI (reg:DI 361)
                    (reg:DI 364)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 661 660 662 arch/arm/vfp/vfpdouble.c:1086 (set (reg:DI 0 r0)
        (reg:DI 369)) -1 (nil))

(insn 662 661 663 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 2 r2)
        (reg/v:SI 192 [ dd ])) -1 (nil))

(call_insn 663 662 0 arch/arm/vfp/vfpdouble.c:1086 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 67

;; vdm_nan:

(code_label 666 665 667 172 ("vdm_nan") [0 uses])

(note 667 666 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_propagate_nan (&vdd, &vdm, &vdn, fpscr);

(insn 668 667 669 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 370)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 669 668 670 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 371)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 670 669 671 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 372)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 671 670 672 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 0 r0)
        (reg:SI 370)) -1 (nil))

(insn 672 671 673 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 1 r1)
        (reg:SI 371)) -1 (nil))

(insn 673 672 674 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 2 r2)
        (reg:SI 372)) -1 (nil))

(insn 674 673 675 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 3 r3)
        (reg/v:SI 195 [ fpscr ])) -1 (nil))

(call_insn 675 674 676 arch/arm/vfp/vfpdouble.c:1090 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 676 675 0 arch/arm/vfp/vfpdouble.c:1090 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; Generating RTL for gimple basic block 68

;; zero:

(code_label 679 678 680 177 ("zero") [0 uses])

(note 680 679 0 NOTE_INSN_BASIC_BLOCK)

;; vdd.exponent = 0;

(insn 681 680 682 arch/arm/vfp/vfpdouble.c:1094 (set (reg:SI 374)
        (const_int 0 [0x0])) -1 (nil))

(insn 682 681 683 arch/arm/vfp/vfpdouble.c:1094 (set (reg:HI 373)
        (subreg:HI (reg:SI 374) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 683 682 0 arch/arm/vfp/vfpdouble.c:1094 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 373)) -1 (nil))

;; vdd.significand = 0;

(insn 684 683 685 arch/arm/vfp/vfpdouble.c:1095 (set (reg:DI 375)
        (const_int 0 [0x0])) -1 (nil))

(insn 685 684 0 arch/arm/vfp/vfpdouble.c:1095 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 375)) -1 (nil))

;; exceptions = 0;

(insn 686 685 0 arch/arm/vfp/vfpdouble.c:1008 (set (reg/v:SI 185 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 69

;; 

(code_label 689 688 690 174 "" [0 uses])

(note 690 689 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 0;

(insn 691 690 0 arch/arm/vfp/vfpdouble.c:1008 (set (reg/v:SI 185 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 70

;; infinity:

(code_label 692 691 693 176 ("infinity") [0 uses])

(note 693 692 0 NOTE_INSN_BASIC_BLOCK)

;; vdd.exponent = 2047;

(insn 694 693 695 arch/arm/vfp/vfpdouble.c:1101 (set (reg:SI 377)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 695 694 696 arch/arm/vfp/vfpdouble.c:1101 (set (reg:HI 376)
        (subreg:HI (reg:SI 377) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 696 695 0 arch/arm/vfp/vfpdouble.c:1101 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 376)) -1 (nil))

;; vdd.significand = 0;

(insn 697 696 698 arch/arm/vfp/vfpdouble.c:1102 (set (reg:DI 378)
        (const_int 0 [0x0])) -1 (nil))

(insn 698 697 0 arch/arm/vfp/vfpdouble.c:1102 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 378)) -1 (nil))

;; Generating RTL for gimple basic block 71

;; 

(code_label 701 700 702 173 "" [0 uses])

(note 702 701 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_double ((((long long unsigned int) vfp_double_default_qnan.sign << 48) + ((long long unsigned int) vfp_double_default_qnan.exponent << 52)) + (vfp_double_default_qnan.significand >> 10), (unsigned int) dd);

(insn 703 702 704 arch/arm/vfp/vfpdouble.c:1106 (set (reg/f:SI 379)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 704 703 705 arch/arm/vfp/vfpdouble.c:1106 (clobber (reg:DI 380)) -1 (nil))

(insn 705 704 706 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 381)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 379)
                    (const_int 2 [0x2])) [0 vfp_double_default_qnan.sign+0 S2 A16]))) -1 (nil))

(insn 706 705 707 arch/arm/vfp/vfpdouble.c:1106 (set (reg:DI 380)
        (zero_extend:DI (reg:SI 381))) -1 (nil))

(insn 707 706 708 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 383) 4)
        (ashift:SI (subreg:SI (reg:DI 380) 0)
            (const_int 16 [0x10]))) -1 (nil))

(insn 708 707 709 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 383) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 709 708 710 arch/arm/vfp/vfpdouble.c:1106 (set (reg/f:SI 384)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 710 709 711 arch/arm/vfp/vfpdouble.c:1106 (clobber (reg:DI 385)) -1 (nil))

(insn 711 710 712 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 386)
        (sign_extend:SI (mem/s/j/c:HI (reg/f:SI 384) [0 vfp_double_default_qnan.exponent+0 S2 A64]))) -1 (nil))

(insn 712 711 713 arch/arm/vfp/vfpdouble.c:1106 (set (reg:DI 385)
        (sign_extend:DI (reg:SI 386))) -1 (nil))

(insn 713 712 714 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 388) 4)
        (ashift:SI (subreg:SI (reg:DI 385) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 714 713 715 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 388) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 715 714 716 arch/arm/vfp/vfpdouble.c:1106 (parallel [
            (set (reg:DI 389)
                (plus:DI (reg:DI 383)
                    (reg:DI 388)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 716 715 718 arch/arm/vfp/vfpdouble.c:1106 (set (reg/f:SI 390)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 718 716 719 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 395)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 390)
                (const_int 12 [0xc])) [0 vfp_double_default_qnan.significand+4 S4 A32])) -1 (nil))

(insn 719 718 720 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 394)
        (ashift:SI (reg:SI 395)
            (const_int 22 [0x16]))) -1 (nil))

(insn 720 719 721 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 396)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 390)
                (const_int 8 [0x8])) [0 vfp_double_default_qnan.significand+0 S4 A64])) -1 (nil))

(insn 721 720 722 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 393) 0)
        (lshiftrt:SI (reg:SI 396)
            (const_int 10 [0xa]))) -1 (nil))

(insn 722 721 723 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 393) 0)
        (ior:SI (reg:SI 394)
            (subreg:SI (reg:DI 393) 0))) -1 (nil))

(insn 723 722 724 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 397)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 390)
                (const_int 12 [0xc])) [0 vfp_double_default_qnan.significand+4 S4 A32])) -1 (nil))

(insn 724 723 725 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 393) 4)
        (lshiftrt:SI (reg:SI 397)
            (const_int 10 [0xa]))) -1 (nil))

(insn 725 724 726 arch/arm/vfp/vfpdouble.c:1106 (parallel [
            (set (reg:DI 398)
                (plus:DI (reg:DI 389)
                    (reg:DI 393)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 726 725 727 arch/arm/vfp/vfpdouble.c:1106 (set (reg:DI 0 r0)
        (reg:DI 398)) -1 (nil))

(insn 727 726 728 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 2 r2)
        (reg/v:SI 192 [ dd ])) -1 (nil))

(call_insn 728 727 0 arch/arm/vfp/vfpdouble.c:1106 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

;; exceptions = 1;

(insn 729 728 0 arch/arm/vfp/vfpdouble.c:1107 (set (reg/v:SI 185 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 72

;; 

(code_label 730 729 731 209 "" [0 uses])

(note 731 730 0 NOTE_INSN_BASIC_BLOCK)

;; return exceptions;

(insn 732 731 733 arch/arm/vfp/vfpdouble.c:1108 (set (reg:SI 191 [ <result> ])
        (reg/v:SI 185 [ exceptions ])) -1 (nil))

(jump_insn 733 732 734 arch/arm/vfp/vfpdouble.c:1108 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 734 733 0)
Purged non-fallthru edges from bb 79
Purged non-fallthru edges from bb 84
Purged non-fallthru edges from bb 89
Purged non-fallthru edges from bb 94
Purged non-fallthru edges from bb 104
Purged non-fallthru edges from bb 109
Purged non-fallthru edges from bb 114
Purged non-fallthru edges from bb 119
Purged non-fallthru edges from bb 129
Predictions for insn 285 bb 40
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 287 bb 75
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 289 bb 76
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 291 bb 77
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 305 bb 42
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 307 bb 80
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 309 bb 81
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 311 bb 82
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 326 bb 44
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 328 bb 85
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 330 bb 86
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 332 bb 87
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 390 bb 47
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 392 bb 90
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 394 bb 91
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 396 bb 92
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 417 bb 50
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 419 bb 95
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 421 bb 96
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 423 bb 97
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 445 bb 52
  DS theory heuristics: 21.0%
  first match heuristics (ignored): 21.0%
  combined heuristics: 21.0%
  opcode values positive heuristics: 21.0%
Predictions for insn 447 bb 101
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 449 bb 102
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 460 bb 53
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 462 bb 105
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 464 bb 106
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 466 bb 107
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 488 bb 56
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 490 bb 110
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 492 bb 111
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 494 bb 112
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 541 bb 57
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 543 bb 115
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 545 bb 116
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 547 bb 117
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 568 bb 60
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 570 bb 120
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 572 bb 121
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 574 bb 122
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 595 bb 62
  DS theory heuristics: 21.0%
  first match heuristics (ignored): 21.0%
  combined heuristics: 21.0%
  opcode values positive heuristics: 21.0%
Predictions for insn 597 bb 126
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 599 bb 127
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 608 bb 63
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


;;
;; Full RTL generated for this function:
;;
(note 2 0 8 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 2 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 8 4 2 arch/arm/vfp/vfpdouble.c:1006 (set (reg/v:SI 192 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:1006 (set (reg/v:SI 193 [ dn ])
        (reg:SI 1 r1 [ dn ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:1006 (set (reg/v:SI 194 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 6 5 7 2 arch/arm/vfp/vfpdouble.c:1006 (set (reg/v:SI 195 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 7 6 9 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 9 7 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:1011 (set (reg:SI 0 r0)
        (reg/v:SI 193 [ dn ])) -1 (nil))

(call_insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:1011 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:1011 (set (reg:DI 190 [ D.5044 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 197)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 196)
        (and:DI (reg:DI 190 [ D.5044 ])
            (reg:DI 197))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 199) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 196) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 199) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 199) 0)) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 201) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 201) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 202)
        (zero_extend:SI (subreg:HI (reg:DI 201) 0))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 203)
        (ashift:SI (reg:SI 202)
            (const_int 21 [0x15]))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 179 [ D.5579 ])
        (lshiftrt:SI (reg:SI 203)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 202)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 179 [ D.5579 ]) 0)) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 206)
        (lshiftrt:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 205) 4)
        (ashift:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 205) 4)
        (ior:SI (reg:SI 206)
            (subreg:SI (reg:DI 205) 4))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 205) 0)
        (ashift:SI (subreg:SI (reg:DI 190 [ D.5044 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 207)
        (ashift:SI (subreg:SI (reg:DI 205) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 180 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 205) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 180 [ significand ]) 0)
        (ior:SI (reg:SI 207)
            (subreg:SI (reg/v:DI 180 [ significand ]) 0))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 180 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 205) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 210)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:309 (set (reg:HI 209)
        (subreg:HI (reg:SI 210) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 34 33 35 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 211)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 179 [ D.5579 ]) 0))) -1 (nil))

(insn 35 34 36 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 212)
        (sign_extend:SI (reg:HI 209))) -1 (nil))

(insn 36 35 37 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211)
            (reg:SI 212))) -1 (nil))

(insn 37 36 38 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 213)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 38 37 39 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 208)
        (subreg:QI (reg:SI 213) 0)) -1 (nil))

(insn 39 38 40 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 215)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 179 [ D.5579 ]) 0))) -1 (nil))

(insn 40 39 41 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 216)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 42 41 43 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 214)
        (subreg:QI (reg:SI 216) 0)) -1 (nil))

(insn 43 42 44 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 217)
        (and:SI (subreg:SI (reg:QI 208) 0)
            (subreg:SI (reg:QI 214) 0))) -1 (nil))

(insn 44 43 45 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 218)
        (subreg:QI (reg:SI 217) 0)) -1 (nil))

(insn 45 44 46 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 219)
        (zero_extend:SI (reg:QI 218))) -1 (nil))

(insn 46 45 47 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 47 46 48 3 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 48 47 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 220)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 50 49 51 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 180 [ significand ])
        (ior:DI (reg/v:DI 180 [ significand ])
            (reg:DI 220))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 51 50 52 5 157 "" [1 uses])

(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 180 [ significand ])) -1 (nil))

(insn 54 53 55 5 arch/arm/vfp/vfpdouble.c:1012 (set (reg:SI 0 r0)
        (reg/v:SI 194 [ dm ])) -1 (nil))

(call_insn 55 54 56 5 arch/arm/vfp/vfpdouble.c:1012 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 56 55 57 5 arch/arm/vfp/vfpdouble.c:1012 (set (reg:DI 189 [ D.5047 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 57 56 58 5 arch/arm/vfp/vfp.h:304 (set (reg:DI 222)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 58 57 59 5 arch/arm/vfp/vfp.h:304 (set (reg:DI 221)
        (and:DI (reg:DI 189 [ D.5047 ])
            (reg:DI 222))) -1 (nil))

(insn 59 58 60 5 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 224) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 221) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 60 59 61 5 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 224) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 61 60 62 5 arch/arm/vfp/vfp.h:304 (set (reg:SI 176 [ D.5597 ])
        (zero_extend:SI (subreg:HI (reg:DI 224) 0))) -1 (nil))

(insn 62 61 63 5 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 176 [ D.5597 ]) 0)) -1 (nil))

(insn 63 62 64 5 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 226) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 64 63 65 5 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 226) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 65 64 66 5 arch/arm/vfp/vfp.h:305 (set (reg:SI 227)
        (zero_extend:SI (subreg:HI (reg:DI 226) 0))) -1 (nil))

(insn 66 65 67 5 arch/arm/vfp/vfp.h:305 (set (reg:SI 228)
        (ashift:SI (reg:SI 227)
            (const_int 21 [0x15]))) -1 (nil))

(insn 67 66 68 5 arch/arm/vfp/vfp.h:305 (set (reg:SI 177 [ D.5594 ])
        (lshiftrt:SI (reg:SI 228)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 227)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 68 67 69 5 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0)) -1 (nil))

(insn 69 68 70 5 arch/arm/vfp/vfp.h:308 (set (reg:SI 231)
        (lshiftrt:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 70 69 71 5 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 230) 4)
        (ashift:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 71 70 72 5 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 230) 4)
        (ior:SI (reg:SI 231)
            (subreg:SI (reg:DI 230) 4))) -1 (nil))

(insn 72 71 73 5 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 230) 0)
        (ashift:SI (subreg:SI (reg:DI 189 [ D.5047 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 73 72 74 5 arch/arm/vfp/vfp.h:308 (set (reg:SI 232)
        (ashift:SI (subreg:SI (reg:DI 230) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 74 73 75 5 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 178 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 230) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 75 74 76 5 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 178 [ significand ]) 0)
        (ior:SI (reg:SI 232)
            (subreg:SI (reg/v:DI 178 [ significand ]) 0))) -1 (nil))

(insn 76 75 77 5 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 178 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 230) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 77 76 78 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 235)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 78 77 79 5 arch/arm/vfp/vfp.h:309 (set (reg:HI 234)
        (subreg:HI (reg:SI 235) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 79 78 80 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 236)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0))) -1 (nil))

(insn 80 79 81 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 237)
        (sign_extend:SI (reg:HI 234))) -1 (nil))

(insn 81 80 82 5 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 236)
            (reg:SI 237))) -1 (nil))

(insn 82 81 83 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 238)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 83 82 84 5 arch/arm/vfp/vfp.h:309 (set (reg:QI 233)
        (subreg:QI (reg:SI 238) 0)) -1 (nil))

(insn 84 83 85 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 240)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0))) -1 (nil))

(insn 85 84 86 5 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0x0]))) -1 (nil))

(insn 86 85 87 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 241)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 87 86 88 5 arch/arm/vfp/vfp.h:309 (set (reg:QI 239)
        (subreg:QI (reg:SI 241) 0)) -1 (nil))

(insn 88 87 89 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 242)
        (and:SI (subreg:SI (reg:QI 233) 0)
            (subreg:SI (reg:QI 239) 0))) -1 (nil))

(insn 89 88 90 5 arch/arm/vfp/vfp.h:309 (set (reg:QI 243)
        (subreg:QI (reg:SI 242) 0)) -1 (nil))

(insn 90 89 91 5 arch/arm/vfp/vfp.h:309 (set (reg:SI 244)
        (zero_extend:SI (reg:QI 243))) -1 (nil))

(insn 91 90 92 5 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 244)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 92 91 93 5 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 96)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 93 92 94 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 6 arch/arm/vfp/vfp.h:310 (set (reg:DI 245)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 95 94 96 6 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 178 [ significand ])
        (ior:DI (reg/v:DI 178 [ significand ])
            (reg:DI 245))) -1 (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 96 95 97 7 158 "" [1 uses])

(note 97 96 98 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 7 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 178 [ significand ])) -1 (nil))

(insn 99 98 100 7 arch/arm/vfp/vfpdouble.c:1014 (set (reg:SI 247)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16]))) -1 (nil))

(insn 100 99 101 7 arch/arm/vfp/vfpdouble.c:1014 (set (reg:HI 246)
        (subreg:HI (reg:SI 247) 0)) -1 (nil))

(insn 101 100 102 7 arch/arm/vfp/vfpdouble.c:1014 (set (reg:SI 248)
        (xor:SI (reg:SI 176 [ D.5597 ])
            (subreg:SI (reg:HI 246) 0))) -1 (nil))

(insn 102 101 103 7 arch/arm/vfp/vfpdouble.c:1014 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16])
        (subreg:HI (reg:SI 248) 0)) -1 (nil))

(insn 103 102 104 7 arch/arm/vfp/vfp.h:330 (set (reg:SI 174 [ D.5606 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64]))) -1 (nil))

(insn 104 103 105 7 arch/arm/vfp/vfp.h:330 (set (reg:SI 250)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 105 104 106 7 arch/arm/vfp/vfp.h:330 (set (reg:HI 249)
        (subreg:HI (reg:SI 250) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 106 105 107 7 arch/arm/vfp/vfp.h:330 (set (reg:SI 251)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 174 [ D.5606 ]) 0))) -1 (nil))

(insn 107 106 108 7 arch/arm/vfp/vfp.h:330 (set (reg:SI 252)
        (sign_extend:SI (reg:HI 249))) -1 (nil))

(insn 108 107 109 7 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 251)
            (reg:SI 252))) -1 (nil))

(jump_insn 109 108 110 7 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 7 -> ( 8 13)

;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [28.0%]  (fallthru)
(note 110 109 111 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 8 arch/arm/vfp/vfp.h:331 (set (reg:DI 175 [ D.5605 ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])) -1 (nil))

(insn 112 111 113 8 arch/arm/vfp/vfp.h:331 (set (reg:SI 253)
        (subreg:SI (reg:DI 175 [ D.5605 ]) 0)) -1 (nil))

(insn 113 112 114 8 arch/arm/vfp/vfp.h:331 (set (reg:SI 253)
        (ior:SI (reg:SI 253)
            (subreg:SI (reg:DI 175 [ D.5605 ]) 4))) -1 (nil))

(insn 114 113 115 8 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 253)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 115 114 116 8 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 116 115 117 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 9 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 183 [ tn ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 118 117 119 9 arch/arm/vfp/vfp.h:332 (set (pc)
        (label_ref 159)) -1 (nil))
;; End of basic block 9 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 119 118 120)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 120 119 121 10 160 "" [1 uses])

(note 121 120 122 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 10 arch/arm/vfp/vfp.h:333 (set (reg:DI 255)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 123 122 124 10 arch/arm/vfp/vfp.h:333 (set (reg:DI 254)
        (and:DI (reg:DI 175 [ D.5605 ])
            (reg:DI 255))) -1 (nil))

(insn 124 123 125 10 arch/arm/vfp/vfp.h:333 (set (reg:SI 256)
        (subreg:SI (reg:DI 254) 0)) -1 (nil))

(insn 125 124 126 10 arch/arm/vfp/vfp.h:333 (set (reg:SI 256)
        (ior:SI (reg:SI 256)
            (subreg:SI (reg:DI 254) 4))) -1 (nil))

(insn 126 125 127 10 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 256)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 127 126 128 10 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 132)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 12 11)

;; Succ edge  12 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 128 127 129 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 129 128 130 11 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 183 [ tn ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 130 129 131 11 arch/arm/vfp/vfp.h:336 (set (pc)
        (label_ref 159)) -1 (nil))
;; End of basic block 11 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 131 130 132)

;; Start of basic block ( 10) -> 12
;; Pred edge  10 [50.0%] 
(code_label 132 131 133 12 162 "" [1 uses])

(note 133 132 134 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 12 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 183 [ tn ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 135 134 136 12 arch/arm/vfp/vfp.h:334 (set (pc)
        (label_ref 159)) -1 (nil))
;; End of basic block 12 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 136 135 137)

;; Start of basic block ( 7) -> 13
;; Pred edge  7 [72.0%] 
(code_label 137 136 138 13 159 "" [1 uses])

(note 138 137 139 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 139 138 140 13 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174 [ D.5606 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 140 139 141 13 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 141 140 142 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 14 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 183 [ tn ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 143 142 144 14 arch/arm/vfp/vfp.h:329 (set (pc)
        (label_ref 159)) -1 (nil))
;; End of basic block 14 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 144 143 145)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 145 144 146 15 163 "" [1 uses])

(note 146 145 147 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 147 146 148 15 arch/arm/vfp/vfp.h:338 (set (reg:SI 257)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S4 A64])) -1 (nil))

(insn 148 147 149 15 arch/arm/vfp/vfp.h:338 (set (reg:SI 258)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -20 [0xffffffffffffffec])) [0 vdn.significand+4 S4 A32])) -1 (nil))

(insn 149 148 150 15 arch/arm/vfp/vfp.h:338 (set (reg:SI 257)
        (ior:SI (reg:SI 257)
            (reg:SI 258))) -1 (nil))

(insn 150 149 151 15 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 257)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 151 150 152 15 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 17 16)

;; Succ edge  17 [50.0%] 
;; Succ edge  16 [50.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 152 151 153 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 16 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 183 [ tn ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 154 153 155 16 arch/arm/vfp/vfp.h:341 (set (pc)
        (label_ref 159)) -1 (nil))
;; End of basic block 16 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 155 154 156)

;; Start of basic block ( 15) -> 17
;; Pred edge  15 [50.0%] 
(code_label 156 155 157 17 164 "" [1 uses])

(note 157 156 158 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 17 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 183 [ tn ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 17 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 9 12 11 14 17 16) -> 18
;; Pred edge  9 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  11 [100.0%] 
;; Pred edge  14 [100.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%] 
(code_label 159 158 160 18 161 "" [5 uses])

(note 160 159 161 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 18 arch/arm/vfp/vfp.h:330 (set (reg:SI 260)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 162 161 163 18 arch/arm/vfp/vfp.h:330 (set (reg:HI 259)
        (subreg:HI (reg:SI 260) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 163 162 164 18 arch/arm/vfp/vfp.h:330 (set (reg:SI 261)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 177 [ D.5594 ]) 0))) -1 (nil))

(insn 164 163 165 18 arch/arm/vfp/vfp.h:330 (set (reg:SI 262)
        (sign_extend:SI (reg:HI 259))) -1 (nil))

(insn 165 164 166 18 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 261)
            (reg:SI 262))) -1 (nil))

(jump_insn 166 165 167 18 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 193)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 18 -> ( 19 24)

;; Succ edge  19 [28.0%]  (fallthru)
;; Succ edge  24 [72.0%] 

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [28.0%]  (fallthru)
(note 167 166 168 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 168 167 169 19 arch/arm/vfp/vfp.h:331 (set (reg:SI 263)
        (subreg:SI (reg/v:DI 178 [ significand ]) 0)) -1 (nil))

(insn 169 168 170 19 arch/arm/vfp/vfp.h:331 (set (reg:SI 263)
        (ior:SI (reg:SI 263)
            (subreg:SI (reg/v:DI 178 [ significand ]) 4))) -1 (nil))

(insn 170 169 171 19 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 263)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 171 170 172 19 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 176)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 172 171 173 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 173 172 174 20 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 184 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 174 173 175 20 arch/arm/vfp/vfp.h:332 (set (pc)
        (label_ref 214)) -1 (nil))
;; End of basic block 20 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 175 174 176)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [50.0%] 
(code_label 176 175 177 21 166 "" [1 uses])

(note 177 176 178 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 178 177 179 21 arch/arm/vfp/vfp.h:333 (set (reg:DI 265)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 179 178 180 21 arch/arm/vfp/vfp.h:333 (set (reg:DI 264)
        (and:DI (reg/v:DI 178 [ significand ])
            (reg:DI 265))) -1 (nil))

(insn 180 179 181 21 arch/arm/vfp/vfp.h:333 (set (reg:SI 266)
        (subreg:SI (reg:DI 264) 0)) -1 (nil))

(insn 181 180 182 21 arch/arm/vfp/vfp.h:333 (set (reg:SI 266)
        (ior:SI (reg:SI 266)
            (subreg:SI (reg:DI 264) 4))) -1 (nil))

(insn 182 181 183 21 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 266)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 183 182 184 21 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 21 -> ( 23 22)

;; Succ edge  23 [50.0%] 
;; Succ edge  22 [50.0%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; Pred edge  21 [50.0%]  (fallthru)
(note 184 183 185 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 186 22 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 184 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 186 185 187 22 arch/arm/vfp/vfp.h:336 (set (pc)
        (label_ref 214)) -1 (nil))
;; End of basic block 22 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 187 186 188)

;; Start of basic block ( 21) -> 23
;; Pred edge  21 [50.0%] 
(code_label 188 187 189 23 168 "" [1 uses])

(note 189 188 190 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 190 189 191 23 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 184 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 191 190 192 23 arch/arm/vfp/vfp.h:334 (set (pc)
        (label_ref 214)) -1 (nil))
;; End of basic block 23 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 192 191 193)

;; Start of basic block ( 18) -> 24
;; Pred edge  18 [72.0%] 
(code_label 193 192 194 24 165 "" [1 uses])

(note 194 193 195 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 195 194 196 24 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177 [ D.5594 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 196 195 197 24 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 201)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 24 -> ( 26 25)

;; Succ edge  26 [50.0%] 
;; Succ edge  25 [50.0%]  (fallthru)

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [50.0%]  (fallthru)
(note 197 196 198 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 198 197 199 25 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 184 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 199 198 200 25 arch/arm/vfp/vfp.h:329 (set (pc)
        (label_ref 214)) -1 (nil))
;; End of basic block 25 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 200 199 201)

;; Start of basic block ( 24) -> 26
;; Pred edge  24 [50.0%] 
(code_label 201 200 202 26 169 "" [1 uses])

(note 202 201 203 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 203 202 204 26 arch/arm/vfp/vfp.h:338 (set (reg:SI 267)
        (subreg:SI (reg/v:DI 178 [ significand ]) 0)) -1 (nil))

(insn 204 203 205 26 arch/arm/vfp/vfp.h:338 (set (reg:SI 267)
        (ior:SI (reg:SI 267)
            (subreg:SI (reg/v:DI 178 [ significand ]) 4))) -1 (nil))

(insn 205 204 206 26 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 206 205 207 26 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 26 -> ( 28 27)

;; Succ edge  28 [50.0%] 
;; Succ edge  27 [50.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [50.0%]  (fallthru)
(note 207 206 208 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 27 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 184 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 209 208 210 27 arch/arm/vfp/vfp.h:341 (set (pc)
        (label_ref 214)) -1 (nil))
;; End of basic block 27 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 210 209 211)

;; Start of basic block ( 26) -> 28
;; Pred edge  26 [50.0%] 
(code_label 211 210 212 28 170 "" [1 uses])

(note 212 211 213 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 214 28 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 184 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 28 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 20 23 22 25 28 27) -> 29
;; Pred edge  20 [100.0%] 
;; Pred edge  23 [100.0%] 
;; Pred edge  22 [100.0%] 
;; Pred edge  25 [100.0%] 
;; Pred edge  28 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%] 
(code_label 214 213 215 29 167 "" [5 uses])

(note 215 214 216 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 216 215 217 29 arch/arm/vfp/vfpdouble.c:1022 (set (reg:SI 268)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 217 216 218 29 arch/arm/vfp/vfpdouble.c:1022 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 268)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 218 217 219 29 arch/arm/vfp/vfpdouble.c:1022 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 628)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 29 -> ( 123 30)

;; Succ edge  123 [29.0%] 
;; Succ edge  30 [71.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [71.0%]  (fallthru)
(note 219 218 220 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 220 219 221 30 arch/arm/vfp/vfpdouble.c:1028 (set (reg:SI 269)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 221 220 222 30 arch/arm/vfp/vfpdouble.c:1028 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 269)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 222 221 223 30 arch/arm/vfp/vfpdouble.c:1028 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 666)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 30 -> ( 125 31)

;; Succ edge  125 [29.0%] 
;; Succ edge  31 [71.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [71.0%]  (fallthru)
(note 223 222 224 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 224 223 225 31 arch/arm/vfp/vfpdouble.c:1035 (set (reg:SI 270)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 10 [0xa]))) -1 (nil))

(insn 225 224 226 31 arch/arm/vfp/vfpdouble.c:1035 (set (reg:SI 271)
        (and:SI (reg:SI 270)
            (reg/v:SI 184 [ tm ]))) -1 (nil))

(insn 226 225 227 31 arch/arm/vfp/vfpdouble.c:1035 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 271)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 227 226 228 31 arch/arm/vfp/vfpdouble.c:1035 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 701)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 31 -> ( 129 32)

;; Succ edge  129 [29.0%] 
;; Succ edge  32 [71.0%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [71.0%]  (fallthru)
(note 228 227 229 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 229 228 230 32 arch/arm/vfp/vfpdouble.c:1041 (set (reg:SI 272)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 230 229 231 32 arch/arm/vfp/vfpdouble.c:1041 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 272)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 231 230 232 32 arch/arm/vfp/vfpdouble.c:1041 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 689)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 32 -> ( 127 33)

;; Succ edge  127 [50.0%] 
;; Succ edge  33 [50.0%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [50.0%]  (fallthru)
(note 232 231 233 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 233 232 234 33 arch/arm/vfp/vfpdouble.c:1047 (set (reg:SI 273)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 234 233 235 33 arch/arm/vfp/vfpdouble.c:1047 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 235 234 236 33 arch/arm/vfp/vfpdouble.c:1047 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 33 -> ( 34 35)

;; Succ edge  34 [50.0%]  (fallthru)
;; Succ edge  35 [50.0%] 

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [50.0%]  (fallthru)
(note 236 235 237 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 237 236 238 34 arch/arm/vfp/vfpdouble.c:1099 (set (reg/v:SI 185 [ exceptions ])
        (const_int 2 [0x2])) -1 (nil))

(jump_insn 238 237 239 34 arch/arm/vfp/vfpdouble.c:1099 (set (pc)
        (label_ref 692)) -1 (nil))
;; End of basic block 34 -> ( 128)

;; Succ edge  128 [100.0%] 

(barrier 239 238 240)

;; Start of basic block ( 33) -> 35
;; Pred edge  33 [50.0%] 
(code_label 240 239 241 35 175 "" [1 uses])

(note 241 240 242 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 242 241 243 35 arch/arm/vfp/vfpdouble.c:1053 (set (reg:SI 274)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 243 242 244 35 arch/arm/vfp/vfpdouble.c:1053 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 274)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 244 243 245 35 arch/arm/vfp/vfpdouble.c:1053 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 679)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 126 36)

;; Succ edge  126 [50.0%] 
;; Succ edge  36 [50.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 245 244 246 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 36 arch/arm/vfp/vfpdouble.c:1053 discrim 1 (set (reg:SI 275)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 247 246 248 36 arch/arm/vfp/vfpdouble.c:1053 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 275)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 248 247 249 36 arch/arm/vfp/vfpdouble.c:1053 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 679)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 36 -> ( 126 37)

;; Succ edge  126 [50.0%] 
;; Succ edge  37 [50.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [50.0%]  (fallthru)
(note 249 248 250 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 250 249 251 37 arch/arm/vfp/vfpdouble.c:1056 (set (reg:SI 276)
        (and:SI (reg/v:SI 183 [ tn ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 251 250 252 37 arch/arm/vfp/vfpdouble.c:1056 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 276)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 252 251 253 37 arch/arm/vfp/vfpdouble.c:1056 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 257)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 37 -> ( 38 39)

;; Succ edge  38 [29.0%]  (fallthru)
;; Succ edge  39 [71.0%] 

;; Start of basic block ( 37) -> 38
;; Pred edge  37 [29.0%]  (fallthru)
(note 253 252 254 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 254 253 255 38 arch/arm/vfp/vfpdouble.c:1057 (set (reg:SI 277)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 255 254 256 38 arch/arm/vfp/vfpdouble.c:1057 (set (reg:SI 0 r0)
        (reg:SI 277)) -1 (nil))

(call_insn 256 255 257 38 arch/arm/vfp/vfpdouble.c:1057 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 38 -> ( 39)

;; Succ edge  39 [100.0%]  (fallthru)

;; Start of basic block ( 37 38) -> 39
;; Pred edge  37 [71.0%] 
;; Pred edge  38 [100.0%]  (fallthru)
(code_label 257 256 258 39 178 "" [1 uses])

(note 258 257 259 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 39 arch/arm/vfp/vfpdouble.c:1058 (set (reg:SI 278)
        (and:SI (reg/v:SI 184 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 260 259 261 39 arch/arm/vfp/vfpdouble.c:1058 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 278)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 261 260 262 39 arch/arm/vfp/vfpdouble.c:1058 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 266)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 39 -> ( 40 41)

;; Succ edge  40 [29.0%]  (fallthru)
;; Succ edge  41 [71.0%] 

;; Start of basic block ( 39) -> 40
;; Pred edge  39 [29.0%]  (fallthru)
(note 262 261 263 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 263 262 264 40 arch/arm/vfp/vfpdouble.c:1059 (set (reg:SI 279)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 264 263 265 40 arch/arm/vfp/vfpdouble.c:1059 (set (reg:SI 0 r0)
        (reg:SI 279)) -1 (nil))

(call_insn 265 264 266 40 arch/arm/vfp/vfpdouble.c:1059 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 40 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 39 40) -> 41
;; Pred edge  39 [71.0%] 
;; Pred edge  40 [100.0%]  (fallthru)
(code_label 266 265 267 41 179 "" [1 uses])

(note 267 266 268 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 268 267 269 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 281)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64]))) -1 (nil))

(insn 269 268 270 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:HI 280)
        (subreg:HI (reg:SI 281) 0)) -1 (nil))

(insn 270 269 271 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 283)
        (plus:SI (subreg:SI (reg:HI 280) 0)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 271 270 272 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 282)
        (plus:SI (reg:SI 283)
            (const_int 2 [0x2]))) -1 (expr_list:REG_EQUAL (plus:SI (subreg:SI (reg:HI 280) 0)
            (const_int 1022 [0x3fe]))
        (nil)))

(insn 272 271 273 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:HI 284)
        (subreg:HI (reg:SI 282) 0)) -1 (nil))

(insn 273 272 274 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 286)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64]))) -1 (nil))

(insn 274 273 275 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:HI 285)
        (subreg:HI (reg:SI 286) 0)) -1 (nil))

(insn 275 274 276 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 287)
        (minus:SI (subreg:SI (reg:HI 284) 0)
            (subreg:SI (reg:HI 285) 0))) -1 (nil))

(insn 276 275 277 41 arch/arm/vfp/vfpdouble.c:1064 (set (reg:SI 188 [ D.5081 ])
        (zero_extend:SI (subreg:HI (reg:SI 287) 0))) -1 (nil))

(insn 277 276 278 41 arch/arm/vfp/vfpdouble.c:1064 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 188 [ D.5081 ]) 0)) -1 (nil))

(insn 278 277 279 41 arch/arm/vfp/vfpdouble.c:1065 (set (reg:DI 288)
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])) -1 (nil))

(insn 279 278 280 41 arch/arm/vfp/vfpdouble.c:1065 (parallel [
            (set (reg:DI 289)
                (plus:DI (reg:DI 288)
                    (reg:DI 288)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 280 279 281 41 arch/arm/vfp/vfpdouble.c:1065 (set (reg:DI 187 [ D.5083 ])
        (reg:DI 289)) -1 (nil))

(insn 281 280 282 41 arch/arm/vfp/vfpdouble.c:1065 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 187 [ D.5083 ])) -1 (nil))

(insn 282 281 283 41 arch/arm/vfp/vfpdouble.c:1066 (set (reg:DI 186 [ D.5084 ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])) -1 (nil))

(insn 283 282 284 41 arch/arm/vfp/vfpdouble.c:1066 (parallel [
            (set (reg:DI 290)
                (plus:DI (reg:DI 186 [ D.5084 ])
                    (reg:DI 186 [ D.5084 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 284 283 285 41 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (subreg:SI (reg:DI 290) 4))) -1 (nil))

(jump_insn 285 284 744 41 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 301)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 41 -> ( 48 42)

;; Succ edge  48 [50.0%] 
;; Succ edge  42 [50.0%]  (fallthru)

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [50.0%]  (fallthru)
(note 744 285 286 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 286 744 287 42 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (subreg:SI (reg:DI 290) 4))) -1 (nil))

(jump_insn 287 286 745 42 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 294)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 42 -> ( 46 43)

;; Succ edge  46 [71.0%] 
;; Succ edge  43 [29.0%]  (fallthru)

;; Start of basic block ( 42) -> 43
;; Pred edge  42 [29.0%]  (fallthru)
(note 745 287 288 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 288 745 289 43 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (subreg:SI (reg:DI 290) 0))) -1 (nil))

(jump_insn 289 288 746 43 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 301)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 43 -> ( 48 44)

;; Succ edge  48 [50.0%] 
;; Succ edge  44 [50.0%]  (fallthru)

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [50.0%]  (fallthru)
(note 746 289 290 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 290 746 291 44 arch/arm/vfp/vfpdouble.c:1066 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (subreg:SI (reg:DI 290) 0))) -1 (nil))

(jump_insn 291 290 747 44 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 294)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 44 -> ( 46 45)

;; Succ edge  46 [71.0%] 
;; Succ edge  45 [29.0%]  (fallthru)

;; Start of basic block ( 44) -> 45
;; Pred edge  44 [29.0%]  (fallthru)
(note 747 291 292 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(jump_insn 292 747 293 45 arch/arm/vfp/vfpdouble.c:1066 (set (pc)
        (label_ref 294)) -1 (nil))
;; End of basic block 45 -> ( 46)

;; Succ edge  46 [100.0%] 

(barrier 293 292 294)

;; Start of basic block ( 42 44 45) -> 46
;; Pred edge  42 [71.0%] 
;; Pred edge  44 [71.0%] 
;; Pred edge  45 [100.0%] 
(code_label 294 293 748 46 181 "" [3 uses])

(note 748 294 295 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 46 -> ( 47)

;; Succ edge  47 [100.0%]  (fallthru)

;; Start of basic block ( 46) -> 47
;; Pred edge  46 [100.0%]  (fallthru)
(note 295 748 296 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 296 295 297 47 arch/arm/vfp/vfpdouble.c:1067 (parallel [
            (set (reg:DI 291)
                (lshiftrt:DI (reg:DI 186 [ D.5084 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 297 296 298 47 arch/arm/vfp/vfpdouble.c:1067 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg:DI 291)) -1 (nil))

(insn 298 297 299 47 arch/arm/vfp/vfpdouble.c:1068 (set (reg:HI 292)
        (subreg/s/u:HI (reg:SI 188 [ D.5081 ]) 0)) -1 (nil))

(insn 299 298 300 47 arch/arm/vfp/vfpdouble.c:1068 (set (reg:SI 293)
        (plus:SI (subreg:SI (reg:HI 292) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 300 299 301 47 arch/arm/vfp/vfpdouble.c:1068 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 293) 0)) -1 (nil))
;; End of basic block 47 -> ( 48)

;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 47 41 43) -> 48
;; Pred edge  47 [100.0%]  (fallthru)
;; Pred edge  41 [50.0%] 
;; Pred edge  43 [50.0%] 
(code_label 301 300 302 48 180 "" [2 uses])

(note 302 301 303 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 303 302 304 48 arch/arm/vfp/vfpdouble.c:1070 (set (reg/v:DI 161 [ __n ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])) -1 (nil))

(insn 304 303 305 48 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) -1 (nil))

(jump_insn 305 304 749 48 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 319)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 48 -> ( 55 49)

;; Succ edge  55 [50.0%] 
;; Succ edge  49 [50.0%]  (fallthru)

;; Start of basic block ( 48) -> 49
;; Pred edge  48 [50.0%]  (fallthru)
(note 749 305 306 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 306 749 307 49 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) -1 (nil))

(jump_insn 307 306 750 49 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 314)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 49 -> ( 53 50)

;; Succ edge  53 [71.0%] 
;; Succ edge  50 [29.0%]  (fallthru)

;; Start of basic block ( 49) -> 50
;; Pred edge  49 [29.0%]  (fallthru)
(note 750 307 308 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 308 750 309 50 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) -1 (nil))

(jump_insn 309 308 751 50 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 319)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 50 -> ( 55 51)

;; Succ edge  55 [50.0%] 
;; Succ edge  51 [50.0%]  (fallthru)

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [50.0%]  (fallthru)
(note 751 309 310 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 310 751 311 51 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) -1 (nil))

(jump_insn 311 310 752 51 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 314)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 51 -> ( 53 52)

;; Succ edge  53 [71.0%] 
;; Succ edge  52 [29.0%]  (fallthru)

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [29.0%]  (fallthru)
(note 752 311 312 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(jump_insn 312 752 313 52 arch/arm/vfp/vfp.h:117 (set (pc)
        (label_ref 314)) -1 (nil))
;; End of basic block 52 -> ( 53)

;; Succ edge  53 [100.0%] 

(barrier 313 312 314)

;; Start of basic block ( 49 51 52) -> 53
;; Pred edge  49 [71.0%] 
;; Pred edge  51 [71.0%] 
;; Pred edge  52 [100.0%] 
(code_label 314 313 753 53 183 "" [3 uses])

(note 753 314 315 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 53 -> ( 54)

;; Succ edge  54 [100.0%]  (fallthru)

;; Start of basic block ( 53) -> 54
;; Pred edge  53 [100.0%]  (fallthru)
(note 315 753 316 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 316 315 317 54 arch/arm/vfp/vfp.h:118 (set (reg/v:DI 160 [ z ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 317 316 318 54 arch/arm/vfp/vfp.h:118 (set (pc)
        (label_ref 482)) -1 (nil))
;; End of basic block 54 -> ( 92)

;; Succ edge  92 [100.0%] 

(barrier 318 317 319)

;; Start of basic block ( 48 50) -> 55
;; Pred edge  48 [50.0%] 
;; Pred edge  50 [50.0%] 
(code_label 319 318 320 55 182 "" [2 uses])

(note 320 319 321 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 321 320 322 55 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 156 [ mh ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 322 321 323 55 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 156 [ mh ]) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 323 322 324 55 arch/arm/vfp/vfp.h:120 (set (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 156 [ mh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 324 323 325 55 arch/arm/vfp/vfp.h:120 (set (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 325 324 326 55 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) -1 (nil))

(jump_insn 326 325 754 55 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 340)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 55 -> ( 62 56)

;; Succ edge  62 [50.0%] 
;; Succ edge  56 [50.0%]  (fallthru)

;; Start of basic block ( 55) -> 56
;; Pred edge  55 [50.0%]  (fallthru)
(note 754 326 327 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 327 754 328 56 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
            (subreg:SI (reg/v:DI 161 [ __n ]) 4))) -1 (nil))

(jump_insn 328 327 755 56 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 335)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 56 -> ( 60 57)

;; Succ edge  60 [71.0%] 
;; Succ edge  57 [29.0%]  (fallthru)

;; Start of basic block ( 56) -> 57
;; Pred edge  56 [29.0%]  (fallthru)
(note 755 328 329 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 329 755 330 57 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) -1 (nil))

(jump_insn 330 329 756 57 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 340)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 57 -> ( 62 58)

;; Succ edge  62 [50.0%] 
;; Succ edge  58 [50.0%]  (fallthru)

;; Start of basic block ( 57) -> 58
;; Pred edge  57 [50.0%]  (fallthru)
(note 756 330 331 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 331 756 332 58 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
            (subreg:SI (reg/v:DI 161 [ __n ]) 0))) -1 (nil))

(jump_insn 332 331 757 58 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 335)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 58 -> ( 60 59)

;; Succ edge  60 [71.0%] 
;; Succ edge  59 [29.0%]  (fallthru)

;; Start of basic block ( 58) -> 59
;; Pred edge  58 [29.0%]  (fallthru)
(note 757 332 333 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(jump_insn 333 757 334 59 arch/arm/vfp/vfp.h:120 (set (pc)
        (label_ref 335)) -1 (nil))
;; End of basic block 59 -> ( 60)

;; Succ edge  60 [100.0%] 

(barrier 334 333 335)

;; Start of basic block ( 56 58 59) -> 60
;; Pred edge  56 [71.0%] 
;; Pred edge  58 [71.0%] 
;; Pred edge  59 [100.0%] 
(code_label 335 334 758 60 186 "" [3 uses])

(note 758 335 336 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 60 -> ( 61)

;; Succ edge  61 [100.0%]  (fallthru)

;; Start of basic block ( 60) -> 61
;; Pred edge  60 [100.0%]  (fallthru)
(note 336 758 337 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 337 336 338 61 arch/arm/vfp/vfp.h:121 (set (reg/v:DI 143 [ z.732 ])
        (const_int -4294967296 [0xffffffff00000000])) -1 (nil))

(jump_insn 338 337 339 61 arch/arm/vfp/vfp.h:121 (set (pc)
        (label_ref 348)) -1 (nil))
;; End of basic block 61 -> ( 63)

;; Succ edge  63 [100.0%] 

(barrier 339 338 340)

;; Start of basic block ( 55 57) -> 62
;; Pred edge  55 [50.0%] 
;; Pred edge  57 [50.0%] 
(code_label 340 339 341 62 185 "" [2 uses])

(note 341 340 342 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 342 341 343 62 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (subreg:SI (reg/v:DI 156 [ mh ]) 0)) -1 (nil))

(insn 343 342 344 62 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 161 [ __n ])) -1 (nil))

(insn 344 343 345 62 arch/arm/vfp/vfp.h:124 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

(insn 345 344 346 62 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 144 [ z.731 ])
        (reg/v:DI 2 r2 [ __res ])) -1 (nil))

(insn 346 345 347 62 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.732 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 144 [ z.731 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 347 346 348 62 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.732 ]) 0)
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 62 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 61 62) -> 63
;; Pred edge  61 [100.0%] 
;; Pred edge  62 [100.0%]  (fallthru)
(code_label 348 347 349 63 187 "" [1 uses])

(note 349 348 350 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 63 arch/arm/vfp/vfp.h:80 (set (reg:SI 294)
        (subreg:SI (reg:DI 187 [ D.5083 ]) 0)) -1 (nil))

(insn 351 350 352 63 arch/arm/vfp/vfp.h:80 (set (reg:DI 173 [ D.5676 ])
        (zero_extend:DI (reg:SI 294))) -1 (nil))

(insn 352 351 353 63 arch/arm/vfp/vfp.h:80 (set (reg:SI 295)
        (subreg:SI (reg/v:DI 143 [ z.732 ]) 0)) -1 (nil))

(insn 353 352 354 63 arch/arm/vfp/vfp.h:80 (set (reg:DI 172 [ D.5677 ])
        (zero_extend:DI (reg:SI 295))) -1 (nil))

(insn 354 353 355 63 arch/arm/vfp/vfp.h:80 (set (reg:SI 296)
        (mult:SI (subreg:SI (reg:DI 173 [ D.5676 ]) 0)
            (subreg:SI (reg:DI 172 [ D.5677 ]) 4))) -1 (nil))

(insn 355 354 356 63 arch/arm/vfp/vfp.h:80 (set (reg:SI 297)
        (mult:SI (subreg:SI (reg:DI 172 [ D.5677 ]) 0)
            (subreg:SI (reg:DI 173 [ D.5676 ]) 4))) -1 (nil))

(insn 356 355 357 63 arch/arm/vfp/vfp.h:80 (set (reg:SI 296)
        (plus:SI (reg:SI 296)
            (reg:SI 297))) -1 (nil))

(insn 357 356 358 63 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 164 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 172 [ D.5677 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 173 [ D.5676 ]) 0)))) -1 (nil))

(insn 358 357 359 63 arch/arm/vfp/vfp.h:80 (set (reg:SI 296)
        (plus:SI (reg:SI 296)
            (subreg:SI (reg/v:DI 164 [ rl ]) 4))) -1 (nil))

(insn 359 358 360 63 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 164 [ rl ]) 4)
        (reg:SI 296)) -1 (nil))

(insn 360 359 361 63 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 164 [ rl ])
        (reg/v:DI 164 [ rl ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 172 [ D.5677 ])
            (reg:DI 173 [ D.5676 ]))
        (nil)))

(insn 361 360 362 63 arch/arm/vfp/vfp.h:82 (set (reg/v:SI 163 [ __left ])
        (subreg:SI (reg/v:DI 156 [ mh ]) 0)) -1 (nil))

(insn 362 361 363 63 arch/arm/vfp/vfp.h:83 (set (reg:DI 171 [ D.5679 ])
        (zero_extend:DI (reg/v:SI 163 [ __left ]))) -1 (nil))

(insn 363 362 364 63 arch/arm/vfp/vfp.h:83 (set (reg:SI 298)
        (mult:SI (subreg:SI (reg:DI 171 [ D.5679 ]) 0)
            (subreg:SI (reg:DI 172 [ D.5677 ]) 4))) -1 (nil))

(insn 364 363 365 63 arch/arm/vfp/vfp.h:83 (set (reg:SI 299)
        (mult:SI (subreg:SI (reg:DI 172 [ D.5677 ]) 0)
            (subreg:SI (reg:DI 171 [ D.5679 ]) 4))) -1 (nil))

(insn 365 364 366 63 arch/arm/vfp/vfp.h:83 (set (reg:SI 298)
        (plus:SI (reg:SI 298)
            (reg:SI 299))) -1 (nil))

(insn 366 365 367 63 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 166 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 172 [ D.5677 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 171 [ D.5679 ]) 0)))) -1 (nil))

(insn 367 366 368 63 arch/arm/vfp/vfp.h:83 (set (reg:SI 298)
        (plus:SI (reg:SI 298)
            (subreg:SI (reg/v:DI 166 [ rma ]) 4))) -1 (nil))

(insn 368 367 369 63 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 166 [ rma ]) 4)
        (reg:SI 298)) -1 (nil))

(insn 369 368 370 63 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 166 [ rma ])
        (reg/v:DI 166 [ rma ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 172 [ D.5677 ])
            (reg:DI 171 [ D.5679 ]))
        (nil)))

(insn 370 369 371 63 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 301) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 143 [ z.732 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 371 370 372 63 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 301) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 372 371 373 63 arch/arm/vfp/vfp.h:86 (set (reg:SI 302)
        (subreg:SI (reg:DI 301) 0)) -1 (nil))

(insn 373 372 374 63 arch/arm/vfp/vfp.h:86 (set (reg:DI 170 [ D.5681 ])
        (zero_extend:DI (reg:SI 302))) -1 (nil))

(insn 374 373 375 63 arch/arm/vfp/vfp.h:86 (set (reg:SI 303)
        (mult:SI (subreg:SI (reg:DI 173 [ D.5676 ]) 0)
            (subreg:SI (reg:DI 170 [ D.5681 ]) 4))) -1 (nil))

(insn 375 374 376 63 arch/arm/vfp/vfp.h:86 (set (reg:SI 304)
        (mult:SI (subreg:SI (reg:DI 170 [ D.5681 ]) 0)
            (subreg:SI (reg:DI 173 [ D.5676 ]) 4))) -1 (nil))

(insn 376 375 377 63 arch/arm/vfp/vfp.h:86 (set (reg:SI 303)
        (plus:SI (reg:SI 303)
            (reg:SI 304))) -1 (nil))

(insn 377 376 378 63 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 165 [ rmb ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 170 [ D.5681 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 173 [ D.5676 ]) 0)))) -1 (nil))

(insn 378 377 379 63 arch/arm/vfp/vfp.h:86 (set (reg:SI 303)
        (plus:SI (reg:SI 303)
            (subreg:SI (reg/v:DI 165 [ rmb ]) 4))) -1 (nil))

(insn 379 378 380 63 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg/v:DI 165 [ rmb ]) 4)
        (reg:SI 303)) -1 (nil))

(insn 380 379 381 63 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 165 [ rmb ])
        (reg/v:DI 165 [ rmb ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 170 [ D.5681 ])
            (reg:DI 173 [ D.5676 ]))
        (nil)))

(insn 381 380 382 63 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 142 [ rma.733 ])
                (plus:DI (reg/v:DI 165 [ rmb ])
                    (reg/v:DI 166 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 382 381 383 63 arch/arm/vfp/vfp.h:89 (set (reg:SI 305)
        (mult:SI (subreg:SI (reg:DI 171 [ D.5679 ]) 0)
            (subreg:SI (reg:DI 170 [ D.5681 ]) 4))) -1 (nil))

(insn 383 382 384 63 arch/arm/vfp/vfp.h:89 (set (reg:SI 306)
        (mult:SI (subreg:SI (reg:DI 170 [ D.5681 ]) 0)
            (subreg:SI (reg:DI 171 [ D.5679 ]) 4))) -1 (nil))

(insn 384 383 385 63 arch/arm/vfp/vfp.h:89 (set (reg:SI 305)
        (plus:SI (reg:SI 305)
            (reg:SI 306))) -1 (nil))

(insn 385 384 386 63 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 167 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 170 [ D.5681 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 171 [ D.5679 ]) 0)))) -1 (nil))

(insn 386 385 387 63 arch/arm/vfp/vfp.h:89 (set (reg:SI 305)
        (plus:SI (reg:SI 305)
            (subreg:SI (reg/v:DI 167 [ rh ]) 4))) -1 (nil))

(insn 387 386 388 63 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 167 [ rh ]) 4)
        (reg:SI 305)) -1 (nil))

(insn 388 387 389 63 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 167 [ rh ])
        (reg/v:DI 167 [ rh ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 170 [ D.5681 ])
            (reg:DI 171 [ D.5679 ]))
        (nil)))

(insn 389 388 390 63 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 4))) -1 (nil))

(jump_insn 390 389 759 63 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 63 -> ( 70 64)

;; Succ edge  70 [50.0%] 
;; Succ edge  64 [50.0%]  (fallthru)

;; Start of basic block ( 63) -> 64
;; Pred edge  63 [50.0%]  (fallthru)
(note 759 390 391 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 391 759 392 64 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 4))) -1 (nil))

(jump_insn 392 391 760 64 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 399)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 64 -> ( 68 65)

;; Succ edge  68 [71.0%] 
;; Succ edge  65 [29.0%]  (fallthru)

;; Start of basic block ( 64) -> 65
;; Pred edge  64 [29.0%]  (fallthru)
(note 760 392 393 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 393 760 394 65 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 0))) -1 (nil))

(jump_insn 394 393 761 65 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 404)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 65 -> ( 70 66)

;; Succ edge  70 [50.0%] 
;; Succ edge  66 [50.0%]  (fallthru)

;; Start of basic block ( 65) -> 66
;; Pred edge  65 [50.0%]  (fallthru)
(note 761 394 395 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 395 761 396 66 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 165 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.733 ]) 0))) -1 (nil))

(jump_insn 396 395 762 66 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 399)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 66 -> ( 68 67)

;; Succ edge  68 [71.0%] 
;; Succ edge  67 [29.0%]  (fallthru)

;; Start of basic block ( 66) -> 67
;; Pred edge  66 [29.0%]  (fallthru)
(note 762 396 397 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(jump_insn 397 762 398 67 arch/arm/vfp/vfp.h:90 (set (pc)
        (label_ref 399)) -1 (nil))
;; End of basic block 67 -> ( 68)

;; Succ edge  68 [100.0%] 

(barrier 398 397 399)

;; Start of basic block ( 64 66 67) -> 68
;; Pred edge  64 [71.0%] 
;; Pred edge  66 [71.0%] 
;; Pred edge  67 [100.0%] 
(code_label 399 398 763 68 189 "" [3 uses])

(note 763 399 400 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 68 -> ( 69)

;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 68) -> 69
;; Pred edge  68 [100.0%]  (fallthru)
(note 400 763 401 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 401 400 402 69 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 169 [ iftmp.83 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 402 401 403 69 arch/arm/vfp/vfp.h:90 discrim 2 (set (pc)
        (label_ref 407)) -1 (nil))
;; End of basic block 69 -> ( 71)

;; Succ edge  71 [100.0%] 

(barrier 403 402 404)

;; Start of basic block ( 63 65) -> 70
;; Pred edge  63 [50.0%] 
;; Pred edge  65 [50.0%] 
(code_label 404 403 405 70 188 "" [2 uses])

(note 405 404 406 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 406 405 407 70 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 169 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) -1 (nil))
;; End of basic block 70 -> ( 71)

;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 70 69) -> 71
;; Pred edge  70 [100.0%]  (fallthru)
;; Pred edge  69 [100.0%] 
(code_label 407 406 408 71 190 "" [1 uses])

(note 408 407 409 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 71 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.735 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 142 [ rma.733 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 410 409 411 71 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.735 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 411 410 412 71 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 139 [ rl.736 ])
                (plus:DI (reg/v:DI 140 [ rma.735 ])
                    (reg/v:DI 164 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 412 411 413 71 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 308) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 142 [ rma.733 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 413 412 414 71 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 308) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 414 413 415 71 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 168 [ D.5684 ])
                (plus:DI (reg:DI 308)
                    (reg/v:DI 167 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 415 414 416 71 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 309)
        (const_int 0 [0x0])) -1 (nil))

(insn 416 415 417 71 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 4))) -1 (nil))

(jump_insn 417 416 764 71 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 426)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 71 -> ( 76 72)

;; Succ edge  76 [50.0%] 
;; Succ edge  72 [50.0%]  (fallthru)

;; Start of basic block ( 71) -> 72
;; Pred edge  71 [50.0%]  (fallthru)
(note 764 417 418 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 418 764 419 72 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 4))) -1 (nil))

(jump_insn 419 418 765 72 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 428)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 72 -> ( 77 73)

;; Succ edge  77 [71.0%] 
;; Succ edge  73 [29.0%]  (fallthru)

;; Start of basic block ( 72) -> 73
;; Pred edge  72 [29.0%]  (fallthru)
(note 765 419 420 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 420 765 421 73 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 0)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 0))) -1 (nil))

(jump_insn 421 420 766 73 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 426)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 73 -> ( 76 74)

;; Succ edge  76 [50.0%] 
;; Succ edge  74 [50.0%]  (fallthru)

;; Start of basic block ( 73) -> 74
;; Pred edge  73 [50.0%]  (fallthru)
(note 766 421 422 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 422 766 423 74 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.735 ]) 0)
            (subreg:SI (reg/v:DI 139 [ rl.736 ]) 0))) -1 (nil))

(jump_insn 423 422 767 74 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 428)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 74 -> ( 77 75)

;; Succ edge  77 [71.0%] 
;; Succ edge  75 [29.0%]  (fallthru)

;; Start of basic block ( 74) -> 75
;; Pred edge  74 [29.0%]  (fallthru)
(note 767 423 424 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(jump_insn 424 767 425 75 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (label_ref 428)) -1 (nil))
;; End of basic block 75 -> ( 77)

;; Succ edge  77 [100.0%] 

(barrier 425 424 426)

;; Start of basic block ( 71 73) -> 76
;; Pred edge  71 [50.0%] 
;; Pred edge  73 [50.0%] 
(code_label 426 425 768 76 192 "" [2 uses])

(note 768 426 427 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(insn 427 768 428 76 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 309)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 76 -> ( 77)

;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 72 74 75 76) -> 77
;; Pred edge  72 [71.0%] 
;; Pred edge  74 [71.0%] 
;; Pred edge  75 [100.0%] 
;; Pred edge  76 [100.0%]  (fallthru)
(code_label 428 427 769 77 191 "" [3 uses])

(note 769 428 429 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 429 769 430 77 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 141 [ rh.734 ])
                (plus:DI (reg:DI 168 [ D.5684 ])
                    (reg:DI 309)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 430 429 431 77 arch/arm/vfp/vfp.h:62 (set (reg:DI 310)
        (const_int 0 [0x0])) -1 (nil))

(insn 431 430 432 77 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 311)
                (plus:DI (reg/v:DI 141 [ rh.734 ])
                    (reg:DI 169 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 432 431 433 77 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 159 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 310)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 139 [ rl.736 ])
                        (reg:DI 311)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 158 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 310)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 139 [ rl.736 ])
                        (reg:DI 311)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 433 432 434 77 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 157 [ ml ]) 4)
        (ashift:SI (subreg:SI (reg:DI 187 [ D.5083 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 434 433 435 77 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 157 [ ml ]) 0)
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 435 434 436 77 arch/arm/vfp/vfp.h:129 (set (pc)
        (label_ref 441)) -1 (nil))
;; End of basic block 77 -> ( 79)

;; Succ edge  79 [100.0%] 

(barrier 436 435 443)

;; Start of basic block ( 79) -> 78
;; Pred edge  79 [21.0%] 
(code_label 443 436 437 78 194 "" [1 uses])

(note 437 443 438 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 438 437 439 78 arch/arm/vfp/vfp.h:131 (set (reg:DI 312)
        (const_int -4294967296 [0xffffffff00000000])) -1 (nil))

(insn 439 438 440 78 arch/arm/vfp/vfp.h:131 (parallel [
            (set (reg/v:DI 143 [ z.732 ])
                (plus:DI (reg/v:DI 143 [ z.732 ])
                    (reg:DI 312)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 440 439 441 78 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 159 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 159 [ reml ])
                        (reg/v:DI 158 [ remh ])
                        (reg/v:DI 157 [ ml ])
                        (reg/v:DI 156 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 158 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 159 [ reml ])
                        (reg/v:DI 158 [ remh ])
                        (reg/v:DI 157 [ ml ])
                        (reg/v:DI 156 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 78 -> ( 79)

;; Succ edge  79 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 77 78) -> 79
;; Pred edge  77 [100.0%] 
;; Pred edge  78 [100.0%]  (fallthru,dfs_back)
(code_label 441 440 442 79 193 "" [1 uses])

(note 442 441 444 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(insn 444 442 445 79 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 158 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 445 444 770 79 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 443)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 79 -> ( 78 80)

;; Succ edge  78 [21.0%] 
;; Succ edge  80 [79.0%]  (fallthru)

;; Start of basic block ( 79) -> 80
;; Pred edge  79 [79.0%]  (fallthru)
(note 770 445 446 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 446 770 447 80 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 158 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 447 446 771 80 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 452)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 80 -> ( 83 81)

;; Succ edge  83 [50.0%] 
;; Succ edge  81 [50.0%]  (fallthru)

;; Start of basic block ( 80) -> 81
;; Pred edge  80 [50.0%]  (fallthru)
(note 771 447 448 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(insn 448 771 449 81 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 158 [ remh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 449 448 772 81 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 452)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 81 -> ( 83 82)

;; Succ edge  83 [50.0%] 
;; Succ edge  82 [50.0%]  (fallthru)

;; Start of basic block ( 81) -> 82
;; Pred edge  81 [50.0%]  (fallthru)
(note 772 449 450 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

(jump_insn 450 772 451 82 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (label_ref 452)) -1 (nil))
;; End of basic block 82 -> ( 83)

;; Succ edge  83 [100.0%] 

(barrier 451 450 452)

;; Start of basic block ( 80 81 82) -> 83
;; Pred edge  80 [50.0%] 
;; Pred edge  81 [50.0%] 
;; Pred edge  82 [100.0%] 
(code_label 452 451 773 83 195 "" [3 uses])

(note 773 452 453 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 83 -> ( 84)

;; Succ edge  84 [100.0%]  (fallthru)

;; Start of basic block ( 83) -> 84
;; Pred edge  83 [100.0%]  (fallthru)
(note 453 773 454 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(insn 454 453 455 84 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 314) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 159 [ reml ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 455 454 456 84 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 314) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 456 455 457 84 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 316) 4)
        (ashift:SI (subreg:SI (reg/v:DI 158 [ remh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 457 456 458 84 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 316) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 458 457 459 84 arch/arm/vfp/vfp.h:134 (set (reg/v:DI 162 [ __n ])
        (ior:DI (reg:DI 314)
            (reg:DI 316))) -1 (nil))

(insn 459 458 460 84 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
            (subreg:SI (reg/v:DI 162 [ __n ]) 4))) -1 (nil))

(jump_insn 460 459 774 84 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 475)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 84 -> ( 91 85)

;; Succ edge  91 [50.0%] 
;; Succ edge  85 [50.0%]  (fallthru)

;; Start of basic block ( 84) -> 85
;; Pred edge  84 [50.0%]  (fallthru)
(note 774 460 461 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(insn 461 774 462 85 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 4)
            (subreg:SI (reg/v:DI 162 [ __n ]) 4))) -1 (nil))

(jump_insn 462 461 775 85 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 469)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 85 -> ( 89 86)

;; Succ edge  89 [71.0%] 
;; Succ edge  86 [29.0%]  (fallthru)

;; Start of basic block ( 85) -> 86
;; Pred edge  85 [29.0%]  (fallthru)
(note 775 462 463 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(insn 463 775 464 86 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
            (subreg:SI (reg/v:DI 162 [ __n ]) 0))) -1 (nil))

(jump_insn 464 463 776 86 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 475)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 86 -> ( 91 87)

;; Succ edge  91 [50.0%] 
;; Succ edge  87 [50.0%]  (fallthru)

;; Start of basic block ( 86) -> 87
;; Pred edge  86 [50.0%]  (fallthru)
(note 776 464 465 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(insn 465 776 466 87 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 155 [ D.5814 ]) 0)
            (subreg:SI (reg/v:DI 162 [ __n ]) 0))) -1 (nil))

(jump_insn 466 465 777 87 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 469)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 87 -> ( 89 88)

;; Succ edge  89 [71.0%] 
;; Succ edge  88 [29.0%]  (fallthru)

;; Start of basic block ( 87) -> 88
;; Pred edge  87 [29.0%]  (fallthru)
(note 777 466 467 88 [bb 88] NOTE_INSN_BASIC_BLOCK)

(jump_insn 467 777 468 88 arch/arm/vfp/vfp.h:135 (set (pc)
        (label_ref 469)) -1 (nil))
;; End of basic block 88 -> ( 89)

;; Succ edge  89 [100.0%] 

(barrier 468 467 469)

;; Start of basic block ( 85 87 88) -> 89
;; Pred edge  85 [71.0%] 
;; Pred edge  87 [71.0%] 
;; Pred edge  88 [100.0%] 
(code_label 469 468 778 89 197 "" [3 uses])

(note 778 469 470 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 89 -> ( 90)

;; Succ edge  90 [100.0%]  (fallthru)

;; Start of basic block ( 89) -> 90
;; Pred edge  89 [100.0%]  (fallthru)
(note 470 778 471 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(insn 471 470 472 90 arch/arm/vfp/vfp.h:136 (set (reg:DI 317)
        (const_int 4294967295 [0xffffffff])) -1 (nil))

(insn 472 471 473 90 arch/arm/vfp/vfp.h:136 (set (reg/v:DI 160 [ z ])
        (ior:DI (reg/v:DI 143 [ z.732 ])
            (reg:DI 317))) -1 (nil))

(jump_insn 473 472 474 90 arch/arm/vfp/vfp.h:136 (set (pc)
        (label_ref 482)) -1 (nil))
;; End of basic block 90 -> ( 92)

;; Succ edge  92 [100.0%] 

(barrier 474 473 475)

;; Start of basic block ( 84 86) -> 91
;; Pred edge  84 [50.0%] 
;; Pred edge  86 [50.0%] 
(code_label 475 474 476 91 196 "" [2 uses])

(note 476 475 477 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(insn 477 476 478 91 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 163 [ __left ])) -1 (nil))

(insn 478 477 479 91 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 162 [ __n ])) -1 (nil))

(insn 479 478 480 91 arch/arm/vfp/vfp.h:138 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

(insn 480 479 481 91 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 138 [ remh.738 ])
        (reg/v:DI 2 r2 [ __res ])) -1 (nil))

(insn 481 480 482 91 arch/arm/vfp/vfp.h:139 (set (reg/v:DI 160 [ z ])
        (ior:DI (reg/v:DI 138 [ remh.738 ])
            (reg/v:DI 143 [ z.732 ]))) -1 (nil))
;; End of basic block 91 -> ( 92)

;; Succ edge  92 [100.0%]  (fallthru)

;; Start of basic block ( 54 91 90) -> 92
;; Pred edge  54 [100.0%] 
;; Pred edge  91 [100.0%]  (fallthru)
;; Pred edge  90 [100.0%] 
(code_label 482 481 483 92 184 "" [2 uses])

(note 483 482 484 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(insn 484 483 485 92 arch/arm/vfp/vfpdouble.c:1070 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg/v:DI 160 [ z ])) -1 (nil))

(insn 485 484 486 92 arch/arm/vfp/vfpdouble.c:1071 (set (reg:DI 319)
        (const_int 511 [0x1ff])) -1 (nil))

(insn 486 485 487 92 arch/arm/vfp/vfpdouble.c:1071 (set (reg:DI 318)
        (and:DI (reg/v:DI 160 [ z ])
            (reg:DI 319))) -1 (nil))

(insn 487 486 488 92 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 488 487 779 92 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 615)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 92 -> ( 122 93)

;; Succ edge  122 [50.0%] 
;; Succ edge  93 [50.0%]  (fallthru)

;; Start of basic block ( 92) -> 93
;; Pred edge  92 [50.0%]  (fallthru)
(note 779 488 489 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(insn 489 779 490 93 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 490 489 780 93 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 497)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 93 -> ( 97 94)

;; Succ edge  97 [50.0%] 
;; Succ edge  94 [50.0%]  (fallthru)

;; Start of basic block ( 93) -> 94
;; Pred edge  93 [50.0%]  (fallthru)
(note 780 490 491 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(insn 491 780 492 94 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 0)
            (const_int 2 [0x2]))) -1 (nil))

(jump_insn 492 491 781 94 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 615)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 94 -> ( 122 95)

;; Succ edge  122 [50.0%] 
;; Succ edge  95 [50.0%]  (fallthru)

;; Start of basic block ( 94) -> 95
;; Pred edge  94 [50.0%]  (fallthru)
(note 781 492 493 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(insn 493 781 494 95 arch/arm/vfp/vfpdouble.c:1071 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 318) 0)
            (const_int 2 [0x2]))) -1 (nil))

(jump_insn 494 493 782 95 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 497)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 95 -> ( 97 96)

;; Succ edge  97 [71.0%] 
;; Succ edge  96 [29.0%]  (fallthru)

;; Start of basic block ( 95) -> 96
;; Pred edge  95 [29.0%]  (fallthru)
(note 782 494 495 96 [bb 96] NOTE_INSN_BASIC_BLOCK)

(jump_insn 495 782 496 96 arch/arm/vfp/vfpdouble.c:1071 (set (pc)
        (label_ref 497)) -1 (nil))
;; End of basic block 96 -> ( 97)

;; Succ edge  97 [100.0%] 

(barrier 496 495 497)

;; Start of basic block ( 93 95 96) -> 97
;; Pred edge  93 [50.0%] 
;; Pred edge  95 [71.0%] 
;; Pred edge  96 [100.0%] 
(code_label 497 496 783 97 199 "" [3 uses])

(note 783 497 498 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 97 -> ( 98)

;; Succ edge  98 [100.0%]  (fallthru)

;; Start of basic block ( 97) -> 98
;; Pred edge  97 [100.0%]  (fallthru)
(note 498 783 499 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(insn 499 498 500 98 arch/arm/vfp/vfp.h:80 (set (reg:SI 320)
        (subreg:SI (reg:DI 187 [ D.5083 ]) 0)) -1 (nil))

(insn 500 499 501 98 arch/arm/vfp/vfp.h:80 (set (reg:DI 145 [ D.5836 ])
        (zero_extend:DI (reg:SI 320))) -1 (nil))

(insn 501 500 502 98 arch/arm/vfp/vfp.h:80 (set (reg:SI 321)
        (subreg:SI (reg/v:DI 160 [ z ]) 0)) -1 (nil))

(insn 502 501 503 98 arch/arm/vfp/vfp.h:80 (set (reg:DI 146 [ D.5835 ])
        (zero_extend:DI (reg:SI 321))) -1 (nil))

(insn 503 502 504 98 arch/arm/vfp/vfp.h:80 (set (reg:SI 322)
        (mult:SI (subreg:SI (reg:DI 145 [ D.5836 ]) 0)
            (subreg:SI (reg:DI 146 [ D.5835 ]) 4))) -1 (nil))

(insn 504 503 505 98 arch/arm/vfp/vfp.h:80 (set (reg:SI 323)
        (mult:SI (subreg:SI (reg:DI 146 [ D.5835 ]) 0)
            (subreg:SI (reg:DI 145 [ D.5836 ]) 4))) -1 (nil))

(insn 505 504 506 98 arch/arm/vfp/vfp.h:80 (set (reg:SI 322)
        (plus:SI (reg:SI 322)
            (reg:SI 323))) -1 (nil))

(insn 506 505 507 98 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 154 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 146 [ D.5835 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 145 [ D.5836 ]) 0)))) -1 (nil))

(insn 507 506 508 98 arch/arm/vfp/vfp.h:80 (set (reg:SI 322)
        (plus:SI (reg:SI 322)
            (subreg:SI (reg/v:DI 154 [ rl ]) 4))) -1 (nil))

(insn 508 507 509 98 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 154 [ rl ]) 4)
        (reg:SI 322)) -1 (nil))

(insn 509 508 510 98 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 154 [ rl ])
        (reg/v:DI 154 [ rl ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 146 [ D.5835 ])
            (reg:DI 145 [ D.5836 ]))
        (nil)))

(insn 510 509 511 98 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 325) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 187 [ D.5083 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 511 510 512 98 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 325) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 512 511 513 98 arch/arm/vfp/vfp.h:83 (set (reg:SI 326)
        (subreg:SI (reg:DI 325) 0)) -1 (nil))

(insn 513 512 514 98 arch/arm/vfp/vfp.h:83 (set (reg:DI 147 [ D.5833 ])
        (zero_extend:DI (reg:SI 326))) -1 (nil))

(insn 514 513 515 98 arch/arm/vfp/vfp.h:83 (set (reg:SI 327)
        (mult:SI (subreg:SI (reg:DI 147 [ D.5833 ]) 0)
            (subreg:SI (reg:DI 146 [ D.5835 ]) 4))) -1 (nil))

(insn 515 514 516 98 arch/arm/vfp/vfp.h:83 (set (reg:SI 328)
        (mult:SI (subreg:SI (reg:DI 146 [ D.5835 ]) 0)
            (subreg:SI (reg:DI 147 [ D.5833 ]) 4))) -1 (nil))

(insn 516 515 517 98 arch/arm/vfp/vfp.h:83 (set (reg:SI 327)
        (plus:SI (reg:SI 327)
            (reg:SI 328))) -1 (nil))

(insn 517 516 518 98 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 152 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 146 [ D.5835 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 147 [ D.5833 ]) 0)))) -1 (nil))

(insn 518 517 519 98 arch/arm/vfp/vfp.h:83 (set (reg:SI 327)
        (plus:SI (reg:SI 327)
            (subreg:SI (reg/v:DI 152 [ rma ]) 4))) -1 (nil))

(insn 519 518 520 98 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 152 [ rma ]) 4)
        (reg:SI 327)) -1 (nil))

(insn 520 519 521 98 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 152 [ rma ])
        (reg/v:DI 152 [ rma ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 146 [ D.5835 ])
            (reg:DI 147 [ D.5833 ]))
        (nil)))

(insn 521 520 522 98 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 330) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 160 [ z ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 522 521 523 98 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 330) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 523 522 524 98 arch/arm/vfp/vfp.h:86 (set (reg:SI 331)
        (subreg:SI (reg:DI 330) 0)) -1 (nil))

(insn 524 523 525 98 arch/arm/vfp/vfp.h:86 (set (reg:DI 148 [ D.5831 ])
        (zero_extend:DI (reg:SI 331))) -1 (nil))

(insn 525 524 526 98 arch/arm/vfp/vfp.h:86 (set (reg:SI 332)
        (mult:SI (subreg:SI (reg:DI 145 [ D.5836 ]) 0)
            (subreg:SI (reg:DI 148 [ D.5831 ]) 4))) -1 (nil))

(insn 526 525 527 98 arch/arm/vfp/vfp.h:86 (set (reg:SI 333)
        (mult:SI (subreg:SI (reg:DI 148 [ D.5831 ]) 0)
            (subreg:SI (reg:DI 145 [ D.5836 ]) 4))) -1 (nil))

(insn 527 526 528 98 arch/arm/vfp/vfp.h:86 (set (reg:SI 332)
        (plus:SI (reg:SI 332)
            (reg:SI 333))) -1 (nil))

(insn 528 527 529 98 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 153 [ rmb ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 148 [ D.5831 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 145 [ D.5836 ]) 0)))) -1 (nil))

(insn 529 528 530 98 arch/arm/vfp/vfp.h:86 (set (reg:SI 332)
        (plus:SI (reg:SI 332)
            (subreg:SI (reg/v:DI 153 [ rmb ]) 4))) -1 (nil))

(insn 530 529 531 98 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg/v:DI 153 [ rmb ]) 4)
        (reg:SI 332)) -1 (nil))

(insn 531 530 532 98 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 153 [ rmb ])
        (reg/v:DI 153 [ rmb ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 148 [ D.5831 ])
            (reg:DI 145 [ D.5836 ]))
        (nil)))

(insn 532 531 533 98 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 137 [ rma.739 ])
                (plus:DI (reg/v:DI 153 [ rmb ])
                    (reg/v:DI 152 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 533 532 534 98 arch/arm/vfp/vfp.h:89 (set (reg:SI 334)
        (mult:SI (subreg:SI (reg:DI 147 [ D.5833 ]) 0)
            (subreg:SI (reg:DI 148 [ D.5831 ]) 4))) -1 (nil))

(insn 534 533 535 98 arch/arm/vfp/vfp.h:89 (set (reg:SI 335)
        (mult:SI (subreg:SI (reg:DI 148 [ D.5831 ]) 0)
            (subreg:SI (reg:DI 147 [ D.5833 ]) 4))) -1 (nil))

(insn 535 534 536 98 arch/arm/vfp/vfp.h:89 (set (reg:SI 334)
        (plus:SI (reg:SI 334)
            (reg:SI 335))) -1 (nil))

(insn 536 535 537 98 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 151 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 148 [ D.5831 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 147 [ D.5833 ]) 0)))) -1 (nil))

(insn 537 536 538 98 arch/arm/vfp/vfp.h:89 (set (reg:SI 334)
        (plus:SI (reg:SI 334)
            (subreg:SI (reg/v:DI 151 [ rh ]) 4))) -1 (nil))

(insn 538 537 539 98 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 151 [ rh ]) 4)
        (reg:SI 334)) -1 (nil))

(insn 539 538 540 98 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 151 [ rh ])
        (reg/v:DI 151 [ rh ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 148 [ D.5831 ])
            (reg:DI 147 [ D.5833 ]))
        (nil)))

(insn 540 539 541 98 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 4))) -1 (nil))

(jump_insn 541 540 784 98 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 555)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 98 -> ( 105 99)

;; Succ edge  105 [50.0%] 
;; Succ edge  99 [50.0%]  (fallthru)

;; Start of basic block ( 98) -> 99
;; Pred edge  98 [50.0%]  (fallthru)
(note 784 541 542 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(insn 542 784 543 99 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 4))) -1 (nil))

(jump_insn 543 542 785 99 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 550)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 99 -> ( 103 100)

;; Succ edge  103 [71.0%] 
;; Succ edge  100 [29.0%]  (fallthru)

;; Start of basic block ( 99) -> 100
;; Pred edge  99 [29.0%]  (fallthru)
(note 785 543 544 100 [bb 100] NOTE_INSN_BASIC_BLOCK)

(insn 544 785 545 100 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 0))) -1 (nil))

(jump_insn 545 544 786 100 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 555)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 100 -> ( 105 101)

;; Succ edge  105 [50.0%] 
;; Succ edge  101 [50.0%]  (fallthru)

;; Start of basic block ( 100) -> 101
;; Pred edge  100 [50.0%]  (fallthru)
(note 786 545 546 101 [bb 101] NOTE_INSN_BASIC_BLOCK)

(insn 546 786 547 101 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 153 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 137 [ rma.739 ]) 0))) -1 (nil))

(jump_insn 547 546 787 101 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 550)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 101 -> ( 103 102)

;; Succ edge  103 [71.0%] 
;; Succ edge  102 [29.0%]  (fallthru)

;; Start of basic block ( 101) -> 102
;; Pred edge  101 [29.0%]  (fallthru)
(note 787 547 548 102 [bb 102] NOTE_INSN_BASIC_BLOCK)

(jump_insn 548 787 549 102 arch/arm/vfp/vfp.h:90 (set (pc)
        (label_ref 550)) -1 (nil))
;; End of basic block 102 -> ( 103)

;; Succ edge  103 [100.0%] 

(barrier 549 548 550)

;; Start of basic block ( 99 101 102) -> 103
;; Pred edge  99 [71.0%] 
;; Pred edge  101 [71.0%] 
;; Pred edge  102 [100.0%] 
(code_label 550 549 788 103 201 "" [3 uses])

(note 788 550 551 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 103 -> ( 104)

;; Succ edge  104 [100.0%]  (fallthru)

;; Start of basic block ( 103) -> 104
;; Pred edge  103 [100.0%]  (fallthru)
(note 551 788 552 104 [bb 104] NOTE_INSN_BASIC_BLOCK)

(insn 552 551 553 104 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 149 [ iftmp.83 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 553 552 554 104 arch/arm/vfp/vfp.h:90 discrim 2 (set (pc)
        (label_ref 558)) -1 (nil))
;; End of basic block 104 -> ( 106)

;; Succ edge  106 [100.0%] 

(barrier 554 553 555)

;; Start of basic block ( 98 100) -> 105
;; Pred edge  98 [50.0%] 
;; Pred edge  100 [50.0%] 
(code_label 555 554 556 105 200 "" [2 uses])

(note 556 555 557 105 [bb 105] NOTE_INSN_BASIC_BLOCK)

(insn 557 556 558 105 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 149 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) -1 (nil))
;; End of basic block 105 -> ( 106)

;; Succ edge  106 [100.0%]  (fallthru)

;; Start of basic block ( 105 104) -> 106
;; Pred edge  105 [100.0%]  (fallthru)
;; Pred edge  104 [100.0%] 
(code_label 558 557 559 106 202 "" [1 uses])

(note 559 558 560 106 [bb 106] NOTE_INSN_BASIC_BLOCK)

(insn 560 559 561 106 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.741 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 137 [ rma.739 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 561 560 562 106 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 135 [ rma.741 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 562 561 563 106 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 134 [ rl.742 ])
                (plus:DI (reg/v:DI 135 [ rma.741 ])
                    (reg/v:DI 154 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 563 562 564 106 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 337) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 137 [ rma.739 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 564 563 565 106 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 337) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 565 564 566 106 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 150 [ D.5828 ])
                (plus:DI (reg:DI 337)
                    (reg/v:DI 151 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 566 565 567 106 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 338)
        (const_int 0 [0x0])) -1 (nil))

(insn 567 566 568 106 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 4))) -1 (nil))

(jump_insn 568 567 789 106 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 577)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 106 -> ( 111 107)

;; Succ edge  111 [50.0%] 
;; Succ edge  107 [50.0%]  (fallthru)

;; Start of basic block ( 106) -> 107
;; Pred edge  106 [50.0%]  (fallthru)
(note 789 568 569 107 [bb 107] NOTE_INSN_BASIC_BLOCK)

(insn 569 789 570 107 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 4)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 4))) -1 (nil))

(jump_insn 570 569 790 107 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 579)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 107 -> ( 112 108)

;; Succ edge  112 [71.0%] 
;; Succ edge  108 [29.0%]  (fallthru)

;; Start of basic block ( 107) -> 108
;; Pred edge  107 [29.0%]  (fallthru)
(note 790 570 571 108 [bb 108] NOTE_INSN_BASIC_BLOCK)

(insn 571 790 572 108 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 0))) -1 (nil))

(jump_insn 572 571 791 108 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 577)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 108 -> ( 111 109)

;; Succ edge  111 [50.0%] 
;; Succ edge  109 [50.0%]  (fallthru)

;; Start of basic block ( 108) -> 109
;; Pred edge  108 [50.0%]  (fallthru)
(note 791 572 573 109 [bb 109] NOTE_INSN_BASIC_BLOCK)

(insn 573 791 574 109 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 135 [ rma.741 ]) 0)
            (subreg:SI (reg/v:DI 134 [ rl.742 ]) 0))) -1 (nil))

(jump_insn 574 573 792 109 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 579)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 109 -> ( 112 110)

;; Succ edge  112 [71.0%] 
;; Succ edge  110 [29.0%]  (fallthru)

;; Start of basic block ( 109) -> 110
;; Pred edge  109 [29.0%]  (fallthru)
(note 792 574 575 110 [bb 110] NOTE_INSN_BASIC_BLOCK)

(jump_insn 575 792 576 110 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (label_ref 579)) -1 (nil))
;; End of basic block 110 -> ( 112)

;; Succ edge  112 [100.0%] 

(barrier 576 575 577)

;; Start of basic block ( 106 108) -> 111
;; Pred edge  106 [50.0%] 
;; Pred edge  108 [50.0%] 
(code_label 577 576 793 111 204 "" [2 uses])

(note 793 577 578 111 [bb 111] NOTE_INSN_BASIC_BLOCK)

(insn 578 793 579 111 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 338)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 111 -> ( 112)

;; Succ edge  112 [100.0%]  (fallthru)

;; Start of basic block ( 107 109 110 111) -> 112
;; Pred edge  107 [71.0%] 
;; Pred edge  109 [71.0%] 
;; Pred edge  110 [100.0%] 
;; Pred edge  111 [100.0%]  (fallthru)
(code_label 579 578 794 112 203 "" [3 uses])

(note 794 579 580 112 [bb 112] NOTE_INSN_BASIC_BLOCK)

(insn 580 794 581 112 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 136 [ rh.740 ])
                (plus:DI (reg:DI 150 [ D.5828 ])
                    (reg:DI 338)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 581 580 582 112 arch/arm/vfp/vfp.h:62 (set (reg:DI 339)
        (const_int 0 [0x0])) -1 (nil))

(insn 582 581 583 112 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 340)
                (plus:DI (reg/v:DI 136 [ rh.740 ])
                    (reg:DI 149 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 583 582 584 112 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 181 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 339)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 134 [ rl.742 ])
                        (reg:DI 340)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 182 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 339)
                        (reg/v:DI 161 [ __n ])
                        (reg/v:DI 134 [ rl.742 ])
                        (reg:DI 340)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(jump_insn 584 583 585 112 arch/arm/vfp/vfpdouble.c:1075 (set (pc)
        (label_ref 589)) -1 (nil))
;; End of basic block 112 -> ( 114)

;; Succ edge  114 [100.0%] 

(barrier 585 584 593)

;; Start of basic block ( 114) -> 113
;; Pred edge  114 [21.0%] 
(code_label 593 585 586 113 206 "" [1 uses])

(note 586 593 587 113 [bb 113] NOTE_INSN_BASIC_BLOCK)

(insn 587 586 588 113 arch/arm/vfp/vfp.h:49 (set (reg:DI 341)
        (const_int 0 [0x0])) -1 (nil))

(insn 588 587 589 113 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 181 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 181 [ reml ])
                        (reg/v:DI 182 [ remh ])
                        (reg:DI 187 [ D.5083 ])
                        (reg:DI 341)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 182 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 181 [ reml ])
                        (reg/v:DI 182 [ remh ])
                        (reg:DI 187 [ D.5083 ])
                        (reg:DI 341)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 113 -> ( 114)

;; Succ edge  114 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 112 113) -> 114
;; Pred edge  112 [100.0%] 
;; Pred edge  113 [100.0%]  (fallthru,dfs_back)
(code_label 589 588 590 114 205 "" [1 uses])

(note 590 589 591 114 [bb 114] NOTE_INSN_BASIC_BLOCK)

(insn 591 590 592 114 arch/arm/vfp/vfp.h:49 (set (reg:DI 342)
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 592 591 594 114 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 160 [ z ])
                (plus:DI (reg/v:DI 160 [ z ])
                    (reg:DI 342)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 594 592 595 114 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 182 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 595 594 795 114 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 593)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 114 -> ( 113 115)

;; Succ edge  113 [21.0%] 
;; Succ edge  115 [79.0%]  (fallthru)

;; Start of basic block ( 114) -> 115
;; Pred edge  114 [79.0%]  (fallthru)
(note 795 595 596 115 [bb 115] NOTE_INSN_BASIC_BLOCK)

(insn 596 795 597 115 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 182 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 597 596 796 115 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 602)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 115 -> ( 118 116)

;; Succ edge  118 [50.0%] 
;; Succ edge  116 [50.0%]  (fallthru)

;; Start of basic block ( 115) -> 116
;; Pred edge  115 [50.0%]  (fallthru)
(note 796 597 598 116 [bb 116] NOTE_INSN_BASIC_BLOCK)

(insn 598 796 599 116 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 182 [ remh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 599 598 797 116 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 602)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 116 -> ( 118 117)

;; Succ edge  118 [50.0%] 
;; Succ edge  117 [50.0%]  (fallthru)

;; Start of basic block ( 116) -> 117
;; Pred edge  116 [50.0%]  (fallthru)
(note 797 599 600 117 [bb 117] NOTE_INSN_BASIC_BLOCK)

(jump_insn 600 797 601 117 arch/arm/vfp/vfpdouble.c:1075 discrim 1 (set (pc)
        (label_ref 602)) -1 (nil))
;; End of basic block 117 -> ( 118)

;; Succ edge  118 [100.0%] 

(barrier 601 600 602)

;; Start of basic block ( 115 116 117) -> 118
;; Pred edge  115 [50.0%] 
;; Pred edge  116 [50.0%] 
;; Pred edge  117 [100.0%] 
(code_label 602 601 798 118 207 "" [3 uses])

(note 798 602 603 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 118 -> ( 119)

;; Succ edge  119 [100.0%]  (fallthru)

;; Start of basic block ( 118) -> 119
;; Pred edge  118 [100.0%]  (fallthru)
(note 603 798 604 119 [bb 119] NOTE_INSN_BASIC_BLOCK)

(insn 604 603 605 119 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 343)
        (const_int 0 [0x0])) -1 (nil))

(insn 605 604 606 119 arch/arm/vfp/vfpdouble.c:1079 (set (reg:SI 344)
        (subreg:SI (reg/v:DI 181 [ reml ]) 0)) -1 (nil))

(insn 606 605 607 119 arch/arm/vfp/vfpdouble.c:1079 (set (reg:SI 344)
        (ior:SI (reg:SI 344)
            (subreg:SI (reg/v:DI 181 [ reml ]) 4))) -1 (nil))

(insn 607 606 608 119 arch/arm/vfp/vfpdouble.c:1079 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 344)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 608 607 799 119 arch/arm/vfp/vfpdouble.c:1079 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 610)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 119 -> ( 121 120)

;; Succ edge  121 [50.0%] 
;; Succ edge  120 [50.0%]  (fallthru)

;; Start of basic block ( 119) -> 120
;; Pred edge  119 [50.0%]  (fallthru)
(note 799 608 609 120 [bb 120] NOTE_INSN_BASIC_BLOCK)

(insn 609 799 610 120 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 343)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 120 -> ( 121)

;; Succ edge  121 [100.0%]  (fallthru)

;; Start of basic block ( 119 120) -> 121
;; Pred edge  119 [50.0%] 
;; Pred edge  120 [100.0%]  (fallthru)
(code_label 610 609 800 121 208 "" [1 uses])

(note 800 610 611 121 [bb 121] NOTE_INSN_BASIC_BLOCK)

(insn 611 800 612 121 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 346)
        (const_int 1 [0x1])) -1 (nil))

(insn 612 611 613 121 arch/arm/vfp/vfpdouble.c:1079 (parallel [
            (set (reg:DI 345)
                (plus:DI (reg/v:DI 160 [ z ])
                    (reg:DI 346)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 613 612 614 121 arch/arm/vfp/vfpdouble.c:1079 (set (reg:DI 347)
        (ior:DI (reg:DI 343)
            (reg:DI 345))) -1 (nil))

(insn 614 613 615 121 arch/arm/vfp/vfpdouble.c:1079 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 347)) -1 (nil))
;; End of basic block 121 -> ( 122)

;; Succ edge  122 [100.0%]  (fallthru)

;; Start of basic block ( 121 92 94) -> 122
;; Pred edge  121 [100.0%]  (fallthru)
;; Pred edge  92 [50.0%] 
;; Pred edge  94 [50.0%] 
(code_label 615 614 616 122 198 "" [2 uses])

(note 616 615 617 122 [bb 122] NOTE_INSN_BASIC_BLOCK)

(insn 617 616 618 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 348)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 618 617 619 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg/f:SI 349)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x10d96040>)) -1 (nil))

(insn 619 618 620 122 arch/arm/vfp/vfpdouble.c:1081 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 349)) -1 (nil))

(insn 620 619 621 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 0 r0)
        (reg/v:SI 192 [ dd ])) -1 (nil))

(insn 621 620 622 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 1 r1)
        (reg:SI 348)) -1 (nil))

(insn 622 621 623 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 2 r2)
        (reg/v:SI 195 [ fpscr ])) -1 (nil))

(insn 623 622 624 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 624 623 625 122 arch/arm/vfp/vfpdouble.c:1081 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 625 624 626 122 arch/arm/vfp/vfpdouble.c:1081 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(jump_insn 626 625 627 122 arch/arm/vfp/vfpdouble.c:1081 (set (pc)
        (label_ref 730)) -1 (nil))
;; End of basic block 122 -> ( 130)

;; Succ edge  130 [100.0%] 

(barrier 627 626 628)

;; Start of basic block ( 29) -> 123
;; Pred edge  29 [29.0%] 
(code_label 628 627 629 123 171 ("vdn_nan") [1 uses])

(note 629 628 630 123 [bb 123] NOTE_INSN_BASIC_BLOCK)

(insn 630 629 631 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 350)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 631 630 632 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 351)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 632 631 633 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 352)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 633 632 634 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 0 r0)
        (reg:SI 350)) -1 (nil))

(insn 634 633 635 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 1 r1)
        (reg:SI 351)) -1 (nil))

(insn 635 634 636 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 2 r2)
        (reg:SI 352)) -1 (nil))

(insn 636 635 637 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg:SI 3 r3)
        (reg/v:SI 195 [ fpscr ])) -1 (nil))

(call_insn 637 636 638 123 arch/arm/vfp/vfpdouble.c:1084 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 638 637 639 123 arch/arm/vfp/vfpdouble.c:1084 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))
;; End of basic block 123 -> ( 124)

;; Succ edge  124 [100.0%]  (fallthru)

;; Start of basic block ( 123 125 126 128) -> 124
;; Pred edge  123 [100.0%]  (fallthru)
;; Pred edge  125 [100.0%] 
;; Pred edge  126 [100.0%] 
;; Pred edge  128 [100.0%] 
(code_label 639 638 640 124 210 ("pack") [3 uses])

(note 640 639 641 124 [bb 124] NOTE_INSN_BASIC_BLOCK)

(insn 641 640 642 124 arch/arm/vfp/vfpdouble.c:1086 (clobber (reg:DI 353)) -1 (nil))

(insn 642 641 643 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 354)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -14 [0xfffffffffffffff2])) [0 vdd.sign+0 S2 A16]))) -1 (nil))

(insn 643 642 644 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:DI 353)
        (zero_extend:DI (reg:SI 354))) -1 (nil))

(insn 644 643 645 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 356) 4)
        (ashift:SI (subreg:SI (reg:DI 353) 0)
            (const_int 16 [0x10]))) -1 (nil))

(insn 645 644 646 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 356) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 646 645 647 124 arch/arm/vfp/vfpdouble.c:1086 (clobber (reg:DI 357)) -1 (nil))

(insn 647 646 648 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 358)
        (sign_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64]))) -1 (nil))

(insn 648 647 649 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:DI 357)
        (sign_extend:DI (reg:SI 358))) -1 (nil))

(insn 649 648 650 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 360) 4)
        (ashift:SI (subreg:SI (reg:DI 357) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 650 649 651 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 360) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 651 650 653 124 arch/arm/vfp/vfpdouble.c:1086 (parallel [
            (set (reg:DI 361)
                (plus:DI (reg:DI 356)
                    (reg:DI 360)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 653 651 654 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 366)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vdd.significand+4 S4 A32])) -1 (nil))

(insn 654 653 655 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 365)
        (ashift:SI (reg:SI 366)
            (const_int 22 [0x16]))) -1 (nil))

(insn 655 654 656 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 367)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S4 A64])) -1 (nil))

(insn 656 655 657 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 364) 0)
        (lshiftrt:SI (reg:SI 367)
            (const_int 10 [0xa]))) -1 (nil))

(insn 657 656 658 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 364) 0)
        (ior:SI (reg:SI 365)
            (subreg:SI (reg:DI 364) 0))) -1 (nil))

(insn 658 657 659 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 368)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vdd.significand+4 S4 A32])) -1 (nil))

(insn 659 658 660 124 arch/arm/vfp/vfpdouble.c:1086 (set (subreg:SI (reg:DI 364) 4)
        (lshiftrt:SI (reg:SI 368)
            (const_int 10 [0xa]))) -1 (nil))

(insn 660 659 661 124 arch/arm/vfp/vfpdouble.c:1086 (parallel [
            (set (reg:DI 369)
                (plus:DI (reg:DI 361)
                    (reg:DI 364)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 661 660 662 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:DI 0 r0)
        (reg:DI 369)) -1 (nil))

(insn 662 661 663 124 arch/arm/vfp/vfpdouble.c:1086 (set (reg:SI 2 r2)
        (reg/v:SI 192 [ dd ])) -1 (nil))

(call_insn 663 662 664 124 arch/arm/vfp/vfpdouble.c:1086 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(jump_insn 664 663 665 124 arch/arm/vfp/vfpdouble.c:1087 (set (pc)
        (label_ref 730)) -1 (nil))
;; End of basic block 124 -> ( 130)

;; Succ edge  130 [100.0%] 

(barrier 665 664 666)

;; Start of basic block ( 30) -> 125
;; Pred edge  30 [29.0%] 
(code_label 666 665 667 125 172 ("vdm_nan") [1 uses])

(note 667 666 668 125 [bb 125] NOTE_INSN_BASIC_BLOCK)

(insn 668 667 669 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 370)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 669 668 670 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 371)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 670 669 671 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 372)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 671 670 672 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 0 r0)
        (reg:SI 370)) -1 (nil))

(insn 672 671 673 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 1 r1)
        (reg:SI 371)) -1 (nil))

(insn 673 672 674 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 2 r2)
        (reg:SI 372)) -1 (nil))

(insn 674 673 675 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg:SI 3 r3)
        (reg/v:SI 195 [ fpscr ])) -1 (nil))

(call_insn 675 674 676 125 arch/arm/vfp/vfpdouble.c:1090 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 676 675 677 125 arch/arm/vfp/vfpdouble.c:1090 (set (reg/v:SI 185 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(jump_insn 677 676 678 125 arch/arm/vfp/vfpdouble.c:1091 (set (pc)
        (label_ref 639)) -1 (nil))
;; End of basic block 125 -> ( 124)

;; Succ edge  124 [100.0%] 

(barrier 678 677 679)

;; Start of basic block ( 35 36) -> 126
;; Pred edge  35 [50.0%] 
;; Pred edge  36 [50.0%] 
(code_label 679 678 680 126 177 ("zero") [2 uses])

(note 680 679 681 126 [bb 126] NOTE_INSN_BASIC_BLOCK)

(insn 681 680 682 126 arch/arm/vfp/vfpdouble.c:1094 (set (reg:SI 374)
        (const_int 0 [0x0])) -1 (nil))

(insn 682 681 683 126 arch/arm/vfp/vfpdouble.c:1094 (set (reg:HI 373)
        (subreg:HI (reg:SI 374) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 683 682 684 126 arch/arm/vfp/vfpdouble.c:1094 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 373)) -1 (nil))

(insn 684 683 685 126 arch/arm/vfp/vfpdouble.c:1095 (set (reg:DI 375)
        (const_int 0 [0x0])) -1 (nil))

(insn 685 684 686 126 arch/arm/vfp/vfpdouble.c:1095 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 375)) -1 (nil))

(insn 686 685 687 126 arch/arm/vfp/vfpdouble.c:1008 (set (reg/v:SI 185 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 687 686 688 126 arch/arm/vfp/vfpdouble.c:1096 (set (pc)
        (label_ref 639)) -1 (nil))
;; End of basic block 126 -> ( 124)

;; Succ edge  124 [100.0%] 

(barrier 688 687 689)

;; Start of basic block ( 32) -> 127
;; Pred edge  32 [50.0%] 
(code_label 689 688 690 127 174 "" [1 uses])

(note 690 689 691 127 [bb 127] NOTE_INSN_BASIC_BLOCK)

(insn 691 690 692 127 arch/arm/vfp/vfpdouble.c:1008 (set (reg/v:SI 185 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 127 -> ( 128)

;; Succ edge  128 [100.0%]  (fallthru)

;; Start of basic block ( 127 34) -> 128
;; Pred edge  127 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%] 
(code_label 692 691 693 128 176 ("infinity") [1 uses])

(note 693 692 694 128 [bb 128] NOTE_INSN_BASIC_BLOCK)

(insn 694 693 695 128 arch/arm/vfp/vfpdouble.c:1101 (set (reg:SI 377)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 695 694 696 128 arch/arm/vfp/vfpdouble.c:1101 (set (reg:HI 376)
        (subreg:HI (reg:SI 377) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 696 695 697 128 arch/arm/vfp/vfpdouble.c:1101 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdd.exponent+0 S2 A64])
        (reg:HI 376)) -1 (nil))

(insn 697 696 698 128 arch/arm/vfp/vfpdouble.c:1102 (set (reg:DI 378)
        (const_int 0 [0x0])) -1 (nil))

(insn 698 697 699 128 arch/arm/vfp/vfpdouble.c:1102 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 378)) -1 (nil))

(jump_insn 699 698 700 128 arch/arm/vfp/vfpdouble.c:1103 (set (pc)
        (label_ref 639)) -1 (nil))
;; End of basic block 128 -> ( 124)

;; Succ edge  124 [100.0%] 

(barrier 700 699 701)

;; Start of basic block ( 31) -> 129
;; Pred edge  31 [29.0%] 
(code_label 701 700 702 129 173 "" [1 uses])

(note 702 701 703 129 [bb 129] NOTE_INSN_BASIC_BLOCK)

(insn 703 702 704 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg/f:SI 379)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 704 703 705 129 arch/arm/vfp/vfpdouble.c:1106 (clobber (reg:DI 380)) -1 (nil))

(insn 705 704 706 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 381)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 379)
                    (const_int 2 [0x2])) [0 vfp_double_default_qnan.sign+0 S2 A16]))) -1 (nil))

(insn 706 705 707 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:DI 380)
        (zero_extend:DI (reg:SI 381))) -1 (nil))

(insn 707 706 708 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 383) 4)
        (ashift:SI (subreg:SI (reg:DI 380) 0)
            (const_int 16 [0x10]))) -1 (nil))

(insn 708 707 709 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 383) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 709 708 710 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg/f:SI 384)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 710 709 711 129 arch/arm/vfp/vfpdouble.c:1106 (clobber (reg:DI 385)) -1 (nil))

(insn 711 710 712 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 386)
        (sign_extend:SI (mem/s/j/c:HI (reg/f:SI 384) [0 vfp_double_default_qnan.exponent+0 S2 A64]))) -1 (nil))

(insn 712 711 713 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:DI 385)
        (sign_extend:DI (reg:SI 386))) -1 (nil))

(insn 713 712 714 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 388) 4)
        (ashift:SI (subreg:SI (reg:DI 385) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 714 713 715 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 388) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 715 714 716 129 arch/arm/vfp/vfpdouble.c:1106 (parallel [
            (set (reg:DI 389)
                (plus:DI (reg:DI 383)
                    (reg:DI 388)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 716 715 718 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg/f:SI 390)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 718 716 719 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 395)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 390)
                (const_int 12 [0xc])) [0 vfp_double_default_qnan.significand+4 S4 A32])) -1 (nil))

(insn 719 718 720 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 394)
        (ashift:SI (reg:SI 395)
            (const_int 22 [0x16]))) -1 (nil))

(insn 720 719 721 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 396)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 390)
                (const_int 8 [0x8])) [0 vfp_double_default_qnan.significand+0 S4 A64])) -1 (nil))

(insn 721 720 722 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 393) 0)
        (lshiftrt:SI (reg:SI 396)
            (const_int 10 [0xa]))) -1 (nil))

(insn 722 721 723 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 393) 0)
        (ior:SI (reg:SI 394)
            (subreg:SI (reg:DI 393) 0))) -1 (nil))

(insn 723 722 724 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 397)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 390)
                (const_int 12 [0xc])) [0 vfp_double_default_qnan.significand+4 S4 A32])) -1 (nil))

(insn 724 723 725 129 arch/arm/vfp/vfpdouble.c:1106 (set (subreg:SI (reg:DI 393) 4)
        (lshiftrt:SI (reg:SI 397)
            (const_int 10 [0xa]))) -1 (nil))

(insn 725 724 726 129 arch/arm/vfp/vfpdouble.c:1106 (parallel [
            (set (reg:DI 398)
                (plus:DI (reg:DI 389)
                    (reg:DI 393)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 726 725 727 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:DI 0 r0)
        (reg:DI 398)) -1 (nil))

(insn 727 726 728 129 arch/arm/vfp/vfpdouble.c:1106 (set (reg:SI 2 r2)
        (reg/v:SI 192 [ dd ])) -1 (nil))

(call_insn 728 727 729 129 arch/arm/vfp/vfpdouble.c:1106 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 729 728 730 129 arch/arm/vfp/vfpdouble.c:1107 (set (reg/v:SI 185 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 129 -> ( 130)

;; Succ edge  130 [100.0%]  (fallthru)

;; Start of basic block ( 122 124 129) -> 130
;; Pred edge  122 [100.0%] 
;; Pred edge  124 [100.0%] 
;; Pred edge  129 [100.0%]  (fallthru)
(code_label 730 729 731 130 209 "" [2 uses])

(note 731 730 732 130 [bb 130] NOTE_INSN_BASIC_BLOCK)

(insn 732 731 733 130 arch/arm/vfp/vfpdouble.c:1108 (set (reg:SI 191 [ <result> ])
        (reg/v:SI 185 [ exceptions ])) -1 (nil))

(jump_insn 733 732 734 130 arch/arm/vfp/vfpdouble.c:1108 (set (pc)
        (label_ref 735)) -1 (nil))
;; End of basic block 130 -> ( 132)

;; Succ edge  132 [100.0%] 

(barrier 734 733 743)

;; Start of basic block () -> 131
(note 743 734 737 131 [bb 131] NOTE_INSN_BASIC_BLOCK)

(insn 737 743 738 131 arch/arm/vfp/vfpdouble.c:1108 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 738 737 739 131 arch/arm/vfp/vfpdouble.c:1108 (clobber (reg:SI 191 [ <result> ])) -1 (nil))

(jump_insn 739 738 740 131 arch/arm/vfp/vfpdouble.c:1108 (set (pc)
        (label_ref 741)) -1 (nil))
;; End of basic block 131 -> ( 133)

;; Succ edge  133 [100.0%] 

(barrier 740 739 735)

;; Start of basic block ( 130) -> 132
;; Pred edge  130 [100.0%] 
(code_label 735 740 801 132 156 "" [1 uses])

(note 801 735 736 132 [bb 132] NOTE_INSN_BASIC_BLOCK)

(insn 736 801 741 132 arch/arm/vfp/vfpdouble.c:1108 (set (reg/i:SI 0 r0)
        (reg:SI 191 [ <result> ])) -1 (nil))
;; End of basic block 132 -> ( 133)

;; Succ edge  133 [100.0%]  (fallthru)

;; Start of basic block ( 131 132) -> 133
;; Pred edge  131 [100.0%] 
;; Pred edge  132 [100.0%]  (fallthru)
(code_label 741 736 802 133 211 "" [1 uses])

(note 802 741 742 133 [bb 133] NOTE_INSN_BASIC_BLOCK)

(insn 742 802 0 133 arch/arm/vfp/vfpdouble.c:1108 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 133 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_add (vfp_double_add)[0:172]


;; Generating RTL for gimple basic block 2
Failed to add probability note

;; if ((long long int) vdn->significand < 0)

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:731 (set (reg:SI 153)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpdouble.c:731 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 11 10 12 arch/arm/vfp/vfpdouble.c:731 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 12 11 13 arch/arm/vfp/vfpdouble.c:731 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:731 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 14 13 15 arch/arm/vfp/vfpdouble.c:731 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpdouble.c:731 (set (reg:SI 155)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpdouble.c:731 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 17 16 18 arch/arm/vfp/vfpdouble.c:731 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) -1 (nil))

(jump_insn 18 17 19 arch/arm/vfp/vfpdouble.c:731 (set (pc)
        (label_ref 20)) -1 (nil))

(barrier 19 18 20)

(code_label 20 19 0 227 "" [0 uses])

;; Generating RTL for gimple basic block 3
Failed to add probability note

;; if ((long long int) vdm->significand < 0)

(insn 22 21 23 arch/arm/vfp/vfpdouble.c:732 (set (reg:SI 156)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfpdouble.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 24 23 25 arch/arm/vfp/vfpdouble.c:732 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfpdouble.c:732 (set (reg:SI 157)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfpdouble.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 28 arch/arm/vfp/vfpdouble.c:732 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfpdouble.c:732 (set (reg:SI 158)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfpdouble.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 30 29 31 arch/arm/vfp/vfpdouble.c:732 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(jump_insn 31 30 32 arch/arm/vfp/vfpdouble.c:732 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 32 31 33)

(code_label 33 32 0 229 "" [0 uses])

;; Generating RTL for gimple basic block 4

;; 

(code_label 34 33 35 226 "" [0 uses])

(note 35 34 0 NOTE_INSN_BASIC_BLOCK)

;; printk (&"<6>VFP: bad FP values in %s\n"[0], &__func__);

(insn 36 35 37 arch/arm/vfp/vfpdouble.c:733 (set (reg:SI 159)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c13140>)) -1 (nil))

(insn 37 36 38 arch/arm/vfp/vfpdouble.c:733 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 38 37 39 arch/arm/vfp/vfpdouble.c:733 (set (reg:SI 0 r0)
        (reg:SI 159)) -1 (nil))

(insn 39 38 40 arch/arm/vfp/vfpdouble.c:733 (set (reg:SI 1 r1)
        (reg/f:SI 160)) -1 (nil))

(call_insn 40 39 0 arch/arm/vfp/vfpdouble.c:733 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 5

;; 

(code_label 41 40 42 228 "" [0 uses])

(note 42 41 0 NOTE_INSN_BASIC_BLOCK)

;; if (vdn->exponent < vdm->exponent)

(insn 43 42 44 arch/arm/vfp/vfpdouble.c:743 (set (reg:SI 161)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfpdouble.c:743 (set (reg:SI 162)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfpdouble.c:743 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) -1 (nil))

(jump_insn 46 45 0 arch/arm/vfp/vfpdouble.c:743 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; vdn.778 = vdn;

(insn 48 47 0 arch/arm/vfp/vfpdouble.c:743 (set (reg/v/f:SI 133 [ vdn.778 ])
        (reg/v/f:SI 150 [ vdn ])) -1 (nil))

;; vdn = vdm;

(insn 49 48 0 arch/arm/vfp/vfpdouble.c:745 (set (reg/v/f:SI 150 [ vdn ])
        (reg/v/f:SI 151 [ vdm ])) -1 (nil))

;; vdm = vdn.778;

(insn 50 49 0 arch/arm/vfp/vfpdouble.c:746 (set (reg/v/f:SI 151 [ vdm ])
        (reg/v/f:SI 133 [ vdn.778 ])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 51 50 52 230 "" [0 uses])

(note 52 51 0 NOTE_INSN_BASIC_BLOCK)

;; if (vdn->exponent == 2047)

(insn 53 52 54 arch/arm/vfp/vfpdouble.c:753 (set (reg:SI 164)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 54 53 55 arch/arm/vfp/vfpdouble.c:753 (set (reg:HI 163)
        (subreg:HI (reg:SI 164) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 55 54 56 arch/arm/vfp/vfpdouble.c:753 (set (reg:SI 165)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 56 55 57 arch/arm/vfp/vfpdouble.c:753 (set (reg:SI 166)
        (sign_extend:SI (reg:HI 163))) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfpdouble.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (reg:SI 166))) -1 (nil))

(jump_insn 58 57 0 arch/arm/vfp/vfpdouble.c:753 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 8

;; D.5906 = vdn->significand;

(insn 60 59 0 arch/arm/vfp/vfp.h:331 (set (reg:DI 141 [ D.5906 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

;; if (D.5906 == 0)

(insn 61 60 62 arch/arm/vfp/vfp.h:331 (set (reg:SI 167)
        (subreg:SI (reg:DI 141 [ D.5906 ]) 0)) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfp.h:331 (set (reg:SI 167)
        (ior:SI (reg:SI 167)
            (subreg:SI (reg:DI 141 [ D.5906 ]) 4))) -1 (nil))

(insn 63 62 64 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 64 63 0 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 9

;; tn = 8;

(insn 66 65 0 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 139 [ tn ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 69 68 70 232 "" [0 uses])

(note 70 69 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5906 & 2305843009213693952 != 0)

(insn 71 70 72 arch/arm/vfp/vfp.h:333 (set (reg:DI 169)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:333 (set (reg:DI 168)
        (and:DI (reg:DI 141 [ D.5906 ])
            (reg:DI 169))) -1 (nil))

(insn 73 72 74 arch/arm/vfp/vfp.h:333 (set (reg:SI 170)
        (subreg:SI (reg:DI 168) 0)) -1 (nil))

(insn 74 73 75 arch/arm/vfp/vfp.h:333 (set (reg:SI 170)
        (ior:SI (reg:SI 170)
            (subreg:SI (reg:DI 168) 4))) -1 (nil))

(insn 75 74 76 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 0 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; tn = 48;

(insn 78 77 0 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 139 [ tn ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 81 80 82 234 "" [0 uses])

(note 82 81 0 NOTE_INSN_BASIC_BLOCK)

;; tn = 16;

(insn 83 82 0 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 139 [ tn ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 84 83 85 233 "" [0 uses])

(note 85 84 0 NOTE_INSN_BASIC_BLOCK)

;; D.5902 = vdm->exponent;

(insn 86 85 0 arch/arm/vfp/vfp.h:330 (set (reg:SI 143 [ D.5902 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

;; if (D.5902 == 2047)

(insn 87 86 88 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 88 87 89 arch/arm/vfp/vfp.h:330 (set (reg:HI 171)
        (subreg:HI (reg:SI 172) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 89 88 90 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 143 [ D.5902 ]) 0))) -1 (nil))

(insn 90 89 91 arch/arm/vfp/vfp.h:330 (set (reg:SI 174)
        (sign_extend:SI (reg:HI 171))) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173)
            (reg:SI 174))) -1 (nil))

(jump_insn 92 91 0 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 14

;; D.5903 = vdm->significand;

(insn 94 93 0 arch/arm/vfp/vfp.h:331 (set (reg:DI 142 [ D.5903 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

;; if (D.5903 == 0)

(insn 95 94 96 arch/arm/vfp/vfp.h:331 (set (reg:SI 175)
        (subreg:SI (reg:DI 142 [ D.5903 ]) 0)) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfp.h:331 (set (reg:SI 175)
        (ior:SI (reg:SI 175)
            (subreg:SI (reg:DI 142 [ D.5903 ]) 4))) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 98 97 0 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 15

;; tm = 8;

(insn 100 99 0 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 103 102 104 236 "" [0 uses])

(note 104 103 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5903 & 2305843009213693952 != 0)

(insn 105 104 106 arch/arm/vfp/vfp.h:333 (set (reg:DI 177)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 106 105 107 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (and:DI (reg:DI 142 [ D.5903 ])
            (reg:DI 177))) -1 (nil))

(insn 107 106 108 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (subreg:SI (reg:DI 176) 0)) -1 (nil))

(insn 108 107 109 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg:DI 176) 4))) -1 (nil))

(insn 109 108 110 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 110 109 0 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 17

;; tm = 48;

(insn 112 111 0 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 140 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 115 114 116 238 "" [0 uses])

(note 116 115 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 117 116 0 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 140 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 19

;; 

(code_label 120 119 121 235 "" [0 uses])

(note 121 120 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5902 == 0)

(insn 122 121 123 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.5902 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 123 122 0 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 20

;; tm = 1;

(insn 125 124 0 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 128 127 129 239 "" [0 uses])

(note 129 128 0 NOTE_INSN_BASIC_BLOCK)

;; if (vdm->significand == 0)

(insn 130 129 131 arch/arm/vfp/vfp.h:338 (set (reg:SI 179)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 131 130 132 arch/arm/vfp/vfp.h:338 (set (reg:SI 180)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 132 131 133 arch/arm/vfp/vfp.h:338 (set (reg:SI 179)
        (ior:SI (reg:SI 179)
            (reg:SI 180))) -1 (nil))

(insn 133 132 134 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 134 133 0 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 22

;; tm = 5;

(insn 136 135 0 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 140 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 139 138 140 240 "" [0 uses])

(note 140 139 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 141 140 0 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 140 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 24

;; 

(code_label 142 141 143 237 "" [0 uses])

(note 143 142 0 NOTE_INSN_BASIC_BLOCK)

;; D.5913 = tn & 8;

(insn 144 143 0 arch/arm/vfp/vfpdouble.c:693 (set (reg:SI 137 [ D.5913 ])
        (and:SI (reg/v:SI 139 [ tn ])
            (const_int 8 [0x8]))) -1 (nil))

;; if (tm & D.5913 != 0)

(insn 145 144 146 arch/arm/vfp/vfpdouble.c:693 (set (reg:SI 181)
        (and:SI (reg/v:SI 140 [ tm ])
            (reg:SI 137 [ D.5913 ]))) -1 (nil))

(insn 146 145 147 arch/arm/vfp/vfpdouble.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 147 146 0 arch/arm/vfp/vfpdouble.c:693 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 25

;; if (vdn->sign != vdm->sign)

(insn 149 148 150 25 arch/arm/vfp/vfpdouble.c:697 (set (reg:SI 182)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vdn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 150 149 151 25 arch/arm/vfp/vfpdouble.c:697 (set (reg:SI 183)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vdm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 151 150 152 25 arch/arm/vfp/vfpdouble.c:697 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (reg:SI 183))) -1 (nil))

(jump_insn 152 151 155 25 arch/arm/vfp/vfpdouble.c:697 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

(note 155 152 153 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(jump_insn 153 155 154 48 arch/arm/vfp/vfpdouble.c:697 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 154 153 0)

;; Generating RTL for gimple basic block 26

;; 

(code_label 156 154 157 241 "" [0 uses])

(note 157 156 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.5913 != 0)

(insn 158 157 159 arch/arm/vfp/vfpdouble.c:709 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5913 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 159 158 0 arch/arm/vfp/vfpdouble.c:709 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 27

;; if (tm & 1 != 0)

(insn 161 160 162 arch/arm/vfp/vfpdouble.c:709 discrim 1 (set (reg:SI 184)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 162 161 163 arch/arm/vfp/vfpdouble.c:709 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 163 162 0 arch/arm/vfp/vfpdouble.c:709 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 28

;; 

(code_label 164 163 165 244 "" [0 uses])

(note 165 164 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_propagate_nan (vdd, vdn, vdm, fpscr); [tail call]

(insn 166 165 167 28 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 0 r0)
        (reg/v/f:SI 149 [ vdd ])) -1 (nil))

(insn 167 166 168 28 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ vdn ])) -1 (nil))

(insn 168 167 169 28 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 2 r2)
        (reg/v/f:SI 151 [ vdm ])) -1 (nil))

(insn 169 168 170 28 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) -1 (nil))

(call_insn/j 170 169 171 28 arch/arm/vfp/vfpdouble.c:718 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 171 170 0)

;; Generating RTL for gimple basic block 29

;; 

(code_label 173 171 174 242 "" [0 uses])

(note 174 173 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 1;

(insn 175 174 0 arch/arm/vfp/vfpdouble.c:701 (set (reg/v:SI 138 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

;; vdn = &vfp_double_default_qnan;

(insn 176 175 177 arch/arm/vfp/vfpdouble.c:702 (set (reg/f:SI 185)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 177 176 0 arch/arm/vfp/vfpdouble.c:702 (set (reg/v/f:SI 150 [ vdn ])
        (reg/f:SI 185)) -1 (nil))

;; Generating RTL for gimple basic block 30

;; 

(code_label 180 179 181 243 "" [0 uses])

(note 181 180 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 0;

(insn 182 181 0 arch/arm/vfp/vfpdouble.c:687 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 31

;; 

(code_label 183 182 184 245 "" [0 uses])

(note 184 183 0 NOTE_INSN_BASIC_BLOCK)

;; *vdd = *vdn;

(insn 185 184 186 arch/arm/vfp/vfpdouble.c:720 (set (reg:SI 186)
        (reg/v/f:SI 149 [ vdd ])) -1 (nil))

(insn 186 185 187 arch/arm/vfp/vfpdouble.c:720 (set (reg:SI 187)
        (reg/v/f:SI 150 [ vdn ])) -1 (nil))

(insn 187 186 188 arch/arm/vfp/vfpdouble.c:720 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 187) [0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 187)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg:SI 187)
                        (const_int 8 [0x8])) [0 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg:SI 187)
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) -1 (nil))

(insn 188 187 0 arch/arm/vfp/vfpdouble.c:720 (parallel [
            (set (mem/s:SI (reg:SI 186) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 186)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg:SI 186)
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg:SI 186)
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 32

;; 

(code_label 191 190 192 231 "" [0 uses])

(note 192 191 0 NOTE_INSN_BASIC_BLOCK)

;; *vdd = *vdn;

(insn 193 192 194 arch/arm/vfp/vfpdouble.c:761 (set (reg:SI 188)
        (reg/v/f:SI 149 [ vdd ])) -1 (nil))

(insn 194 193 195 arch/arm/vfp/vfpdouble.c:761 (set (reg:SI 189)
        (reg/v/f:SI 150 [ vdn ])) -1 (nil))

(insn 195 194 196 arch/arm/vfp/vfpdouble.c:761 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 189) [0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 189)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg:SI 189)
                        (const_int 8 [0x8])) [0 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg:SI 189)
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) -1 (nil))

(insn 196 195 0 arch/arm/vfp/vfpdouble.c:761 (parallel [
            (set (mem/s:SI (reg:SI 188) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 188)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg:SI 188)
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg:SI 188)
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) -1 (nil))

;; D.4751 = (int) vdn->exponent - (int) vdm->exponent;

(insn 197 196 198 arch/arm/vfp/vfpdouble.c:766 (set (reg:SI 190)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 198 197 199 arch/arm/vfp/vfpdouble.c:766 (set (reg:SI 191)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 199 198 0 arch/arm/vfp/vfpdouble.c:766 (set (reg:SI 147 [ D.4751 ])
        (minus:SI (reg:SI 190)
            (reg:SI 191))) -1 (nil))

;; exp_diff = (u32) D.4751;

(insn 200 199 0 arch/arm/vfp/vfpdouble.c:766 (set (reg/v:SI 145 [ exp_diff ])
        (reg:SI 147 [ D.4751 ])) -1 (nil))

;; m_sig.774 = vdm->significand;

(insn 201 200 0 arch/arm/vfp/vfpdouble.c:767 (set (reg/v:DI 134 [ m_sig.774 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

;; if (exp_diff != 0)

(insn 202 201 203 arch/arm/vfp/vfp.h:25 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ exp_diff ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 203 202 0 arch/arm/vfp/vfp.h:25 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 33

;; if (exp_diff <= 63)

(insn 205 204 206 arch/arm/vfp/vfp.h:26 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ exp_diff ])
            (const_int 63 [0x3f]))) -1 (nil))

(jump_insn 206 205 0 arch/arm/vfp/vfp.h:26 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 34

;; D.5921 = m_sig.774 >> D.4751;

(insn 208 207 209 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 134 [ m_sig.774 ])) -1 (nil))

(insn 209 208 210 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 147 [ D.4751 ])) -1 (nil))

(call_insn/u 210 209 211 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 211 210 212 arch/arm/vfp/vfp.h:27 (set (reg:DI 192)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (reg/v:DI 134 [ m_sig.774 ])
            (reg:SI 147 [ D.4751 ]))
        (nil)))

(insn 212 211 0 arch/arm/vfp/vfp.h:27 (set (reg:DI 135 [ D.5921 ])
        (reg:DI 192)) -1 (nil))

;; D.5917 = m_sig.774 << (int) (64 - exp_diff) != 0;

(insn 213 212 214 arch/arm/vfp/vfp.h:27 (set (reg:SI 193)
        (minus:SI (const_int 64 [0x40])
            (reg/v:SI 145 [ exp_diff ]))) -1 (nil))

(insn 214 213 215 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 134 [ m_sig.774 ])) -1 (nil))

(insn 215 214 216 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 193)) -1 (nil))

(call_insn/u 216 215 217 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 217 216 218 arch/arm/vfp/vfp.h:27 (set (reg:DI 194)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 134 [ m_sig.774 ])
            (reg:SI 193))
        (nil)))

(insn 218 217 219 arch/arm/vfp/vfp.h:27 (set (reg:DI 195)
        (reg:DI 194)) -1 (nil))

(insn 219 218 220 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg:DI 195)) -1 (nil))

(insn 220 219 221 arch/arm/vfp/vfp.h:27 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn/u 221 220 222 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 222 221 223 arch/arm/vfp/vfp.h:27 (set (reg:SI 196)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 223 222 224 arch/arm/vfp/vfp.h:27 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 224 223 225 arch/arm/vfp/vfp.h:27 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) -1 (nil))

(insn 225 224 226 arch/arm/vfp/vfp.h:27 (set (reg:DI 195)
        (const_int 1 [0x1])) -1 (nil))

(code_label 226 225 227 249 "" [0 uses])

(insn 227 226 0 arch/arm/vfp/vfp.h:27 (set (reg:DI 136 [ D.5917 ])
        (reg:DI 195)) -1 (nil))

;; m_sig.774 = D.5917 | D.5921;

(insn 228 227 0 arch/arm/vfp/vfp.h:27 (set (reg/v:DI 134 [ m_sig.774 ])
        (ior:DI (reg:DI 136 [ D.5917 ])
            (reg:DI 135 [ D.5921 ]))) -1 (nil))

;; Generating RTL for gimple basic block 35

;; 

(code_label 231 230 232 248 "" [0 uses])

(note 232 231 0 NOTE_INSN_BASIC_BLOCK)

;; m_sig.774 = m_sig.774 != 0;

(insn 233 232 234 arch/arm/vfp/vfp.h:29 (set (reg:DI 0 r0)
        (reg/v:DI 134 [ m_sig.774 ])) -1 (nil))

(insn 234 233 235 arch/arm/vfp/vfp.h:29 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn/u 235 234 236 arch/arm/vfp/vfp.h:29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 236 235 237 arch/arm/vfp/vfp.h:29 (set (reg:SI 197)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 237 236 238 arch/arm/vfp/vfp.h:29 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 197)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 238 237 239 arch/arm/vfp/vfp.h:29 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) -1 (nil))

(insn 239 238 240 arch/arm/vfp/vfp.h:29 (set (reg/v:DI 134 [ m_sig.774 ])
        (const_int 1 [0x1])) -1 (nil))

(code_label 240 239 0 250 "" [0 uses])

;; Generating RTL for gimple basic block 36

;; 

(code_label 241 240 242 247 "" [0 uses])

(note 242 241 0 NOTE_INSN_BASIC_BLOCK)

;; if (vdn->sign != vdm->sign)

(insn 243 242 244 arch/arm/vfp/vfpdouble.c:772 (set (reg:SI 198)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vdn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 244 243 245 arch/arm/vfp/vfpdouble.c:772 (set (reg:SI 199)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vdm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 245 244 246 arch/arm/vfp/vfpdouble.c:772 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (reg:SI 199))) -1 (nil))

(jump_insn 246 245 0 arch/arm/vfp/vfpdouble.c:772 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 37

;; m_sig = vdn->significand - m_sig.774;

(insn 248 247 249 arch/arm/vfp/vfpdouble.c:773 (set (reg:DI 200)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 249 248 0 arch/arm/vfp/vfpdouble.c:773 (parallel [
            (set (reg/v:DI 144 [ m_sig ])
                (minus:DI (reg:DI 200)
                    (reg/v:DI 134 [ m_sig.774 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))
Failed to add probability note

;; if ((long long int) m_sig < 0)

(insn 250 249 251 arch/arm/vfp/vfpdouble.c:774 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ m_sig ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 251 250 252 arch/arm/vfp/vfpdouble.c:774 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 258)
            (pc))) -1 (nil))

(insn 252 251 253 arch/arm/vfp/vfpdouble.c:774 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ m_sig ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 253 252 254 arch/arm/vfp/vfpdouble.c:774 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 254 253 255 arch/arm/vfp/vfpdouble.c:774 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ m_sig ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 255 254 256 arch/arm/vfp/vfpdouble.c:774 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(jump_insn 256 255 257 arch/arm/vfp/vfpdouble.c:774 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 257 256 258)

(code_label 258 257 0 253 "" [0 uses])

;; Generating RTL for gimple basic block 38

;; vdd->sign = [bit_xor_expr] vdd->sign ^ 32768;

(insn 260 259 261 arch/arm/vfp/vfpdouble.c:775 (set (reg:SI 202)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vdd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 261 260 262 arch/arm/vfp/vfpdouble.c:775 (set (reg:HI 201)
        (subreg:HI (reg:SI 202) 0)) -1 (nil))

(insn 262 261 263 arch/arm/vfp/vfpdouble.c:775 (set (reg:SI 204)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 263 262 264 arch/arm/vfp/vfpdouble.c:775 (set (reg:SI 203)
        (xor:SI (subreg:SI (reg:HI 201) 0)
            (reg:SI 204))) -1 (nil))

(insn 264 263 0 arch/arm/vfp/vfpdouble.c:775 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vdd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 203) 0)) -1 (nil))

;; m_sig = -m_sig;

(insn 265 264 0 arch/arm/vfp/vfpdouble.c:776 (parallel [
            (set (reg/v:DI 144 [ m_sig ])
                (neg:DI (reg/v:DI 144 [ m_sig ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 39

;; 

(code_label 268 267 269 252 "" [0 uses])

(note 269 268 0 NOTE_INSN_BASIC_BLOCK)

;; if (m_sig == 0)

(insn 270 269 271 arch/arm/vfp/vfpdouble.c:777 (set (reg:SI 205)
        (subreg:SI (reg/v:DI 144 [ m_sig ]) 0)) -1 (nil))

(insn 271 270 272 arch/arm/vfp/vfpdouble.c:777 (set (reg:SI 205)
        (ior:SI (reg:SI 205)
            (subreg:SI (reg/v:DI 144 [ m_sig ]) 4))) -1 (nil))

(insn 272 271 273 arch/arm/vfp/vfpdouble.c:777 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 205)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 273 272 0 arch/arm/vfp/vfpdouble.c:777 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 40

;; if (fpscr & 12582912 == 8388608)

(insn 275 274 276 arch/arm/vfp/vfpdouble.c:778 (set (reg:SI 206)
        (and:SI (reg/v:SI 152 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(insn 276 275 277 arch/arm/vfp/vfpdouble.c:778 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 206)
            (const_int 8388608 [0x800000]))) -1 (nil))

(jump_insn 277 276 0 arch/arm/vfp/vfpdouble.c:778 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 41

;; iftmp.149 = 0;

(insn 279 278 0 arch/arm/vfp/vfpdouble.c:778 discrim 2 (set (reg:SI 146 [ iftmp.149 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 42

;; 

(code_label 282 281 283 255 "" [0 uses])

(note 283 282 0 NOTE_INSN_BASIC_BLOCK)

;; iftmp.149 = 32768;

(insn 284 283 0 arch/arm/vfp/vfpdouble.c:778 discrim 1 (set (reg:SI 146 [ iftmp.149 ])
        (const_int 32768 [0x8000])) -1 (nil))

;; Generating RTL for gimple basic block 43

;; 

(code_label 285 284 286 256 "" [0 uses])

(note 286 285 0 NOTE_INSN_BASIC_BLOCK)

;; vdd->sign = iftmp.149;

(insn 287 286 0 arch/arm/vfp/vfpdouble.c:778 discrim 3 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vdd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 146 [ iftmp.149 ]) 0)) -1 (nil))

;; Generating RTL for gimple basic block 44

;; 

(code_label 290 289 291 251 "" [0 uses])

(note 291 290 0 NOTE_INSN_BASIC_BLOCK)

;; m_sig = m_sig.774 + vdn->significand;

(insn 292 291 293 arch/arm/vfp/vfpdouble.c:782 (set (reg:DI 207)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 293 292 0 arch/arm/vfp/vfpdouble.c:782 (parallel [
            (set (reg/v:DI 144 [ m_sig ])
                (plus:DI (reg/v:DI 134 [ m_sig.774 ])
                    (reg:DI 207)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 45

;; 

(code_label 294 293 295 254 "" [0 uses])

(note 295 294 0 NOTE_INSN_BASIC_BLOCK)

;; vdd->significand = m_sig;

(insn 296 295 0 arch/arm/vfp/vfpdouble.c:784 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 149 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg/v:DI 144 [ m_sig ])) -1 (nil))

;; exceptions = 0;

(insn 297 296 0 arch/arm/vfp/vfpdouble.c:786 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 46

;; 

(code_label 298 297 299 246 "" [0 uses])

(note 299 298 0 NOTE_INSN_BASIC_BLOCK)

;; return exceptions;

(insn 300 299 301 arch/arm/vfp/vfpdouble.c:787 (set (reg:SI 148 [ <result> ])
        (reg/v:SI 138 [ exceptions ])) -1 (nil))

(jump_insn 301 300 302 arch/arm/vfp/vfpdouble.c:787 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 302 301 0)
Purged non-fallthru edges from bb 53
Purged non-fallthru edges from bb 57
Purged non-fallthru edges from bb 65
Predictions for insn 11 bb 2
  DS theory heuristics: 21.0%
  first match heuristics (ignored): 21.0%
  combined heuristics: 21.0%
  opcode values positive heuristics: 21.0%
Predictions for insn 14 bb 50
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 17 bb 51
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 24 bb 3
  DS theory heuristics: 21.0%
  first match heuristics (ignored): 21.0%
  combined heuristics: 21.0%
  opcode values positive heuristics: 21.0%
Predictions for insn 27 bb 54
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 30 bb 55
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 224 bb 34
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 238 bb 35
  DS theory heuristics: 29.0%
  first match heuristics (ignored): 29.0%
  combined heuristics: 29.0%
  opcode values nonequal heuristics: 29.0%
Predictions for insn 251 bb 37
  DS theory heuristics: 21.0%
  first match heuristics (ignored): 21.0%
  combined heuristics: 21.0%
  opcode values positive heuristics: 21.0%
Predictions for insn 253 bb 62
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 255 bb 63
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:727 (set (reg/v/f:SI 149 [ vdd ])
        (reg:SI 0 r0 [ vdd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:727 (set (reg/v/f:SI 150 [ vdn ])
        (reg:SI 1 r1 [ vdn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:727 (set (reg/v/f:SI 151 [ vdm ])
        (reg:SI 2 r2 [ vdm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:727 (set (reg/v:SI 152 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:731 (set (reg:SI 153)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:731 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 11 10 312 3 arch/arm/vfp/vfpdouble.c:731 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 3 -> ( 13 4)

;; Succ edge  13 [21.0%] 
;; Succ edge  4 [79.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [79.0%]  (fallthru)
(note 312 11 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 12 312 13 4 arch/arm/vfp/vfpdouble.c:731 (set (reg:SI 154)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 13 12 14 4 arch/arm/vfp/vfpdouble.c:731 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 154)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 14 13 313 4 arch/arm/vfp/vfpdouble.c:731 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 7 5)

;; Succ edge  7 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 313 14 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 15 313 16 5 arch/arm/vfp/vfpdouble.c:731 (set (reg:SI 155)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 16 15 17 5 arch/arm/vfp/vfpdouble.c:731 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 155)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 17 16 314 5 arch/arm/vfp/vfpdouble.c:731 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 7 6)

;; Succ edge  7 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 314 17 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 18 314 19 6 arch/arm/vfp/vfpdouble.c:731 (set (pc)
        (label_ref 20)) -1 (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%] 

(barrier 19 18 20)

;; Start of basic block ( 4 5 6) -> 7
;; Pred edge  4 [50.0%] 
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [100.0%] 
(code_label 20 19 315 7 227 "" [3 uses])

(note 315 20 21 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [100.0%]  (fallthru)
(note 21 315 22 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 8 arch/arm/vfp/vfpdouble.c:732 (set (reg:SI 156)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 23 22 24 8 arch/arm/vfp/vfpdouble.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 24 23 316 8 arch/arm/vfp/vfpdouble.c:732 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 8 -> ( 12 9)

;; Succ edge  12 [21.0%] 
;; Succ edge  9 [79.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [79.0%]  (fallthru)
(note 316 24 25 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 25 316 26 9 arch/arm/vfp/vfpdouble.c:732 (set (reg:SI 157)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 26 25 27 9 arch/arm/vfp/vfpdouble.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 157)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 27 26 317 9 arch/arm/vfp/vfpdouble.c:732 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 14 10)

;; Succ edge  14 [50.0%] 
;; Succ edge  10 [50.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 317 27 28 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 28 317 29 10 arch/arm/vfp/vfpdouble.c:732 (set (reg:SI 158)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 29 28 30 10 arch/arm/vfp/vfpdouble.c:732 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 30 29 318 10 arch/arm/vfp/vfpdouble.c:732 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 14 11)

;; Succ edge  14 [50.0%] 
;; Succ edge  11 [50.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 318 30 31 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(jump_insn 31 318 32 11 arch/arm/vfp/vfpdouble.c:732 (set (pc)
        (label_ref 41)) -1 (nil))
;; End of basic block 11 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 32 31 33)

;; Start of basic block ( 8) -> 12
;; Pred edge  8 [21.0%] 
(code_label 33 32 319 12 229 "" [1 uses])

(note 319 33 34 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 3) -> 13
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  3 [21.0%] 
(code_label 34 319 35 13 226 "" [1 uses])

(note 35 34 36 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 13 arch/arm/vfp/vfpdouble.c:733 (set (reg:SI 159)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x10c13140>)) -1 (nil))

(insn 37 36 38 13 arch/arm/vfp/vfpdouble.c:733 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 38 37 39 13 arch/arm/vfp/vfpdouble.c:733 (set (reg:SI 0 r0)
        (reg:SI 159)) -1 (nil))

(insn 39 38 40 13 arch/arm/vfp/vfpdouble.c:733 (set (reg:SI 1 r1)
        (reg/f:SI 160)) -1 (nil))

(call_insn 40 39 41 13 arch/arm/vfp/vfpdouble.c:733 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 13 9 10 11) -> 14
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9 [50.0%] 
;; Pred edge  10 [50.0%] 
;; Pred edge  11 [100.0%] 
(code_label 41 40 42 14 228 "" [3 uses])

(note 42 41 43 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 14 arch/arm/vfp/vfpdouble.c:743 (set (reg:SI 161)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 44 43 45 14 arch/arm/vfp/vfpdouble.c:743 (set (reg:SI 162)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 45 44 46 14 arch/arm/vfp/vfpdouble.c:743 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) -1 (nil))

(jump_insn 46 45 47 14 arch/arm/vfp/vfpdouble.c:743 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 14 -> ( 15 16)

;; Succ edge  15 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 14) -> 15
;; Pred edge  14 [50.0%]  (fallthru)
(note 47 46 48 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 15 arch/arm/vfp/vfpdouble.c:743 (set (reg/v/f:SI 133 [ vdn.778 ])
        (reg/v/f:SI 150 [ vdn ])) -1 (nil))

(insn 49 48 50 15 arch/arm/vfp/vfpdouble.c:745 (set (reg/v/f:SI 150 [ vdn ])
        (reg/v/f:SI 151 [ vdm ])) -1 (nil))

(insn 50 49 51 15 arch/arm/vfp/vfpdouble.c:746 (set (reg/v/f:SI 151 [ vdm ])
        (reg/v/f:SI 133 [ vdn.778 ])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [50.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 51 50 52 16 230 "" [1 uses])

(note 52 51 53 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 16 arch/arm/vfp/vfpdouble.c:753 (set (reg:SI 164)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 54 53 55 16 arch/arm/vfp/vfpdouble.c:753 (set (reg:HI 163)
        (subreg:HI (reg:SI 164) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 55 54 56 16 arch/arm/vfp/vfpdouble.c:753 (set (reg:SI 165)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 56 55 57 16 arch/arm/vfp/vfpdouble.c:753 (set (reg:SI 166)
        (sign_extend:SI (reg:HI 163))) -1 (nil))

(insn 57 56 58 16 arch/arm/vfp/vfpdouble.c:753 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (reg:SI 166))) -1 (nil))

(jump_insn 58 57 59 16 arch/arm/vfp/vfpdouble.c:753 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 16 -> ( 17 42)

;; Succ edge  17 [28.0%]  (fallthru)
;; Succ edge  42 [72.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [28.0%]  (fallthru)
(note 59 58 60 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 17 arch/arm/vfp/vfp.h:331 (set (reg:DI 141 [ D.5906 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 61 60 62 17 arch/arm/vfp/vfp.h:331 (set (reg:SI 167)
        (subreg:SI (reg:DI 141 [ D.5906 ]) 0)) -1 (nil))

(insn 62 61 63 17 arch/arm/vfp/vfp.h:331 (set (reg:SI 167)
        (ior:SI (reg:SI 167)
            (subreg:SI (reg:DI 141 [ D.5906 ]) 4))) -1 (nil))

(insn 63 62 64 17 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 167)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 64 63 65 17 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [50.0%]  (fallthru)
(note 65 64 66 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 18 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 139 [ tn ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 67 66 68 18 arch/arm/vfp/vfp.h:332 (set (pc)
        (label_ref 84)) -1 (nil))
;; End of basic block 18 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 68 67 69)

;; Start of basic block ( 17) -> 19
;; Pred edge  17 [50.0%] 
(code_label 69 68 70 19 232 "" [1 uses])

(note 70 69 71 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 19 arch/arm/vfp/vfp.h:333 (set (reg:DI 169)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 72 71 73 19 arch/arm/vfp/vfp.h:333 (set (reg:DI 168)
        (and:DI (reg:DI 141 [ D.5906 ])
            (reg:DI 169))) -1 (nil))

(insn 73 72 74 19 arch/arm/vfp/vfp.h:333 (set (reg:SI 170)
        (subreg:SI (reg:DI 168) 0)) -1 (nil))

(insn 74 73 75 19 arch/arm/vfp/vfp.h:333 (set (reg:SI 170)
        (ior:SI (reg:SI 170)
            (subreg:SI (reg:DI 168) 4))) -1 (nil))

(insn 75 74 76 19 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 77 19 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 21 20)

;; Succ edge  21 [50.0%] 
;; Succ edge  20 [50.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 77 76 78 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 20 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 139 [ tn ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 79 78 80 20 arch/arm/vfp/vfp.h:336 (set (pc)
        (label_ref 84)) -1 (nil))
;; End of basic block 20 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 80 79 81)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [50.0%] 
(code_label 81 80 82 21 234 "" [1 uses])

(note 82 81 83 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 21 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 139 [ tn ])
        (const_int 16 [0x10])) -1 (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 18 21 20) -> 22
;; Pred edge  18 [100.0%] 
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%] 
(code_label 84 83 85 22 233 "" [2 uses])

(note 85 84 86 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 22 arch/arm/vfp/vfp.h:330 (set (reg:SI 143 [ D.5902 ])
        (zero_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 87 86 88 22 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 88 87 89 22 arch/arm/vfp/vfp.h:330 (set (reg:HI 171)
        (subreg:HI (reg:SI 172) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 89 88 90 22 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 143 [ D.5902 ]) 0))) -1 (nil))

(insn 90 89 91 22 arch/arm/vfp/vfp.h:330 (set (reg:SI 174)
        (sign_extend:SI (reg:HI 171))) -1 (nil))

(insn 91 90 92 22 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173)
            (reg:SI 174))) -1 (nil))

(jump_insn 92 91 93 22 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 22 -> ( 23 28)

;; Succ edge  23 [28.0%]  (fallthru)
;; Succ edge  28 [72.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [28.0%]  (fallthru)
(note 93 92 94 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 23 arch/arm/vfp/vfp.h:331 (set (reg:DI 142 [ D.5903 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 95 94 96 23 arch/arm/vfp/vfp.h:331 (set (reg:SI 175)
        (subreg:SI (reg:DI 142 [ D.5903 ]) 0)) -1 (nil))

(insn 96 95 97 23 arch/arm/vfp/vfp.h:331 (set (reg:SI 175)
        (ior:SI (reg:SI 175)
            (subreg:SI (reg:DI 142 [ D.5903 ]) 4))) -1 (nil))

(insn 97 96 98 23 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 98 97 99 23 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 23 -> ( 24 25)

;; Succ edge  24 [50.0%]  (fallthru)
;; Succ edge  25 [50.0%] 

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [50.0%]  (fallthru)
(note 99 98 100 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 24 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 140 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 101 100 102 24 arch/arm/vfp/vfp.h:332 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 24 -> ( 33)

;; Succ edge  33 [100.0%] 

(barrier 102 101 103)

;; Start of basic block ( 23) -> 25
;; Pred edge  23 [50.0%] 
(code_label 103 102 104 25 236 "" [1 uses])

(note 104 103 105 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 25 arch/arm/vfp/vfp.h:333 (set (reg:DI 177)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 106 105 107 25 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (and:DI (reg:DI 142 [ D.5903 ])
            (reg:DI 177))) -1 (nil))

(insn 107 106 108 25 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (subreg:SI (reg:DI 176) 0)) -1 (nil))

(insn 108 107 109 25 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg:DI 176) 4))) -1 (nil))

(insn 109 108 110 25 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 110 109 111 25 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 115)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 25 -> ( 27 26)

;; Succ edge  27 [50.0%] 
;; Succ edge  26 [50.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; Pred edge  25 [50.0%]  (fallthru)
(note 111 110 112 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 26 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 140 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 113 112 114 26 arch/arm/vfp/vfp.h:336 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 26 -> ( 33)

;; Succ edge  33 [100.0%] 

(barrier 114 113 115)

;; Start of basic block ( 25) -> 27
;; Pred edge  25 [50.0%] 
(code_label 115 114 116 27 238 "" [1 uses])

(note 116 115 117 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 27 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 140 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 118 117 119 27 arch/arm/vfp/vfp.h:334 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 27 -> ( 33)

;; Succ edge  33 [100.0%] 

(barrier 119 118 120)

;; Start of basic block ( 22) -> 28
;; Pred edge  22 [72.0%] 
(code_label 120 119 121 28 235 "" [1 uses])

(note 121 120 122 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 28 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.5902 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 123 122 124 28 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 128)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 28 -> ( 30 29)

;; Succ edge  30 [50.0%] 
;; Succ edge  29 [50.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [50.0%]  (fallthru)
(note 124 123 125 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 29 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 140 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 126 125 127 29 arch/arm/vfp/vfp.h:329 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 29 -> ( 33)

;; Succ edge  33 [100.0%] 

(barrier 127 126 128)

;; Start of basic block ( 28) -> 30
;; Pred edge  28 [50.0%] 
(code_label 128 127 129 30 239 "" [1 uses])

(note 129 128 130 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 30 arch/arm/vfp/vfp.h:338 (set (reg:SI 179)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 131 130 132 30 arch/arm/vfp/vfp.h:338 (set (reg:SI 180)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 132 131 133 30 arch/arm/vfp/vfp.h:338 (set (reg:SI 179)
        (ior:SI (reg:SI 179)
            (reg:SI 180))) -1 (nil))

(insn 133 132 134 30 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 134 133 135 30 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 30 -> ( 32 31)

;; Succ edge  32 [50.0%] 
;; Succ edge  31 [50.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [50.0%]  (fallthru)
(note 135 134 136 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 31 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 140 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 137 136 138 31 arch/arm/vfp/vfp.h:341 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 31 -> ( 33)

;; Succ edge  33 [100.0%] 

(barrier 138 137 139)

;; Start of basic block ( 30) -> 32
;; Pred edge  30 [50.0%] 
(code_label 139 138 140 32 240 "" [1 uses])

(note 140 139 141 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 32 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 140 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 32 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 24 27 26 29 32 31) -> 33
;; Pred edge  24 [100.0%] 
;; Pred edge  27 [100.0%] 
;; Pred edge  26 [100.0%] 
;; Pred edge  29 [100.0%] 
;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  31 [100.0%] 
(code_label 142 141 143 33 237 "" [5 uses])

(note 143 142 144 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 33 arch/arm/vfp/vfpdouble.c:693 (set (reg:SI 137 [ D.5913 ])
        (and:SI (reg/v:SI 139 [ tn ])
            (const_int 8 [0x8]))) -1 (nil))

(insn 145 144 146 33 arch/arm/vfp/vfpdouble.c:693 (set (reg:SI 181)
        (and:SI (reg/v:SI 140 [ tm ])
            (reg:SI 137 [ D.5913 ]))) -1 (nil))

(insn 146 145 147 33 arch/arm/vfp/vfpdouble.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 147 146 148 33 arch/arm/vfp/vfpdouble.c:693 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 33 -> ( 34 36)

;; Succ edge  34 [50.0%]  (fallthru)
;; Succ edge  36 [50.0%] 

;; Start of basic block ( 33) -> 34
;; Pred edge  33 [50.0%]  (fallthru)
(note 148 147 149 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 150 34 arch/arm/vfp/vfpdouble.c:697 (set (reg:SI 182)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vdn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 150 149 151 34 arch/arm/vfp/vfpdouble.c:697 (set (reg:SI 183)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vdm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 151 150 152 34 arch/arm/vfp/vfpdouble.c:697 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (reg:SI 183))) -1 (nil))

(jump_insn 152 151 155 34 arch/arm/vfp/vfpdouble.c:697 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 173)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 34 -> ( 39 35)

;; Succ edge  39 [72.0%] 
;; Succ edge  35 [28.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [28.0%]  (fallthru)
(note 155 152 153 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(jump_insn 153 155 154 35 arch/arm/vfp/vfpdouble.c:697 (set (pc)
        (label_ref 180)) -1 (nil))
;; End of basic block 35 -> ( 40)

;; Succ edge  40 [100.0%] 

(barrier 154 153 156)

;; Start of basic block ( 33) -> 36
;; Pred edge  33 [50.0%] 
(code_label 156 154 157 36 241 "" [1 uses])

(note 157 156 158 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 36 arch/arm/vfp/vfpdouble.c:709 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.5913 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 159 158 160 36 arch/arm/vfp/vfpdouble.c:709 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 164)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 36 -> ( 37 38)

;; Succ edge  37 [71.0%]  (fallthru)
;; Succ edge  38 [29.0%] 

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [71.0%]  (fallthru)
(note 160 159 161 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 37 arch/arm/vfp/vfpdouble.c:709 discrim 1 (set (reg:SI 184)
        (and:SI (reg/v:SI 140 [ tm ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 162 161 163 37 arch/arm/vfp/vfpdouble.c:709 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 184)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 163 162 164 37 arch/arm/vfp/vfpdouble.c:709 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 180)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 37 -> ( 40 38)

;; Succ edge  40 [50.0%] 
;; Succ edge  38 [50.0%]  (fallthru)

;; Start of basic block ( 36 37) -> 38
;; Pred edge  36 [29.0%] 
;; Pred edge  37 [50.0%]  (fallthru)
(code_label 164 163 165 38 244 "" [1 uses])

(note 165 164 166 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 38 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 0 r0)
        (reg/v/f:SI 149 [ vdd ])) -1 (nil))

(insn 167 166 168 38 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ vdn ])) -1 (nil))

(insn 168 167 169 38 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 2 r2)
        (reg/v/f:SI 151 [ vdm ])) -1 (nil))

(insn 169 168 170 38 arch/arm/vfp/vfpdouble.c:718 (set (reg:SI 3 r3)
        (reg/v:SI 152 [ fpscr ])) -1 (nil))

(call_insn/j 170 169 171 38 arch/arm/vfp/vfpdouble.c:718 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 38 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 171 170 173)

;; Start of basic block ( 34) -> 39
;; Pred edge  34 [72.0%] 
(code_label 173 171 174 39 242 "" [1 uses])

(note 174 173 175 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 175 174 176 39 arch/arm/vfp/vfpdouble.c:701 (set (reg/v:SI 138 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

(insn 176 175 177 39 arch/arm/vfp/vfpdouble.c:702 (set (reg/f:SI 185)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 177 176 178 39 arch/arm/vfp/vfpdouble.c:702 (set (reg/v/f:SI 150 [ vdn ])
        (reg/f:SI 185)) -1 (nil))

(jump_insn 178 177 179 39 arch/arm/vfp/vfpdouble.c:702 (set (pc)
        (label_ref 183)) -1 (nil))
;; End of basic block 39 -> ( 41)

;; Succ edge  41 [100.0%] 

(barrier 179 178 180)

;; Start of basic block ( 37 35) -> 40
;; Pred edge  37 [50.0%] 
;; Pred edge  35 [100.0%] 
(code_label 180 179 181 40 243 "" [2 uses])

(note 181 180 182 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 40 arch/arm/vfp/vfpdouble.c:687 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 40 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 40 39) -> 41
;; Pred edge  40 [100.0%]  (fallthru)
;; Pred edge  39 [100.0%] 
(code_label 183 182 184 41 245 "" [1 uses])

(note 184 183 185 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 186 41 arch/arm/vfp/vfpdouble.c:720 (set (reg:SI 186)
        (reg/v/f:SI 149 [ vdd ])) -1 (nil))

(insn 186 185 187 41 arch/arm/vfp/vfpdouble.c:720 (set (reg:SI 187)
        (reg/v/f:SI 150 [ vdn ])) -1 (nil))

(insn 187 186 188 41 arch/arm/vfp/vfpdouble.c:720 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 187) [0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 187)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg:SI 187)
                        (const_int 8 [0x8])) [0 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg:SI 187)
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) -1 (nil))

(insn 188 187 189 41 arch/arm/vfp/vfpdouble.c:720 (parallel [
            (set (mem/s:SI (reg:SI 186) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 186)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg:SI 186)
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg:SI 186)
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) -1 (nil))

(jump_insn 189 188 190 41 arch/arm/vfp/vfpdouble.c:720 (set (pc)
        (label_ref 298)) -1 (nil))
;; End of basic block 41 -> ( 64)

;; Succ edge  64 [100.0%] 

(barrier 190 189 191)

;; Start of basic block ( 16) -> 42
;; Pred edge  16 [72.0%] 
(code_label 191 190 192 42 231 "" [1 uses])

(note 192 191 193 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 42 arch/arm/vfp/vfpdouble.c:761 (set (reg:SI 188)
        (reg/v/f:SI 149 [ vdd ])) -1 (nil))

(insn 194 193 195 42 arch/arm/vfp/vfpdouble.c:761 (set (reg:SI 189)
        (reg/v/f:SI 150 [ vdn ])) -1 (nil))

(insn 195 194 196 42 arch/arm/vfp/vfpdouble.c:761 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg:SI 189) [0 S4 A64]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg:SI 189)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg:SI 189)
                        (const_int 8 [0x8])) [0 S4 A64]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg:SI 189)
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) -1 (nil))

(insn 196 195 197 42 arch/arm/vfp/vfpdouble.c:761 (parallel [
            (set (mem/s:SI (reg:SI 188) [0 S4 A64])
                (reg:SI 0 r0))
            (set (mem/s:SI (plus:SI (reg:SI 188)
                        (const_int 4 [0x4])) [0 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s:SI (plus:SI (reg:SI 188)
                        (const_int 8 [0x8])) [0 S4 A64])
                (reg:SI 2 r2))
            (set (mem/s:SI (plus:SI (reg:SI 188)
                        (const_int 12 [0xc])) [0 S4 A32])
                (reg:SI 3 r3))
        ]) -1 (nil))

(insn 197 196 198 42 arch/arm/vfp/vfpdouble.c:766 (set (reg:SI 190)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 150 [ vdn ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 198 197 199 42 arch/arm/vfp/vfpdouble.c:766 (set (reg:SI 191)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 151 [ vdm ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 199 198 200 42 arch/arm/vfp/vfpdouble.c:766 (set (reg:SI 147 [ D.4751 ])
        (minus:SI (reg:SI 190)
            (reg:SI 191))) -1 (nil))

(insn 200 199 201 42 arch/arm/vfp/vfpdouble.c:766 (set (reg/v:SI 145 [ exp_diff ])
        (reg:SI 147 [ D.4751 ])) -1 (nil))

(insn 201 200 202 42 arch/arm/vfp/vfpdouble.c:767 (set (reg/v:DI 134 [ m_sig.774 ])
        (mem/s/j:DI (plus:SI (reg/v/f:SI 151 [ vdm ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 202 201 203 42 arch/arm/vfp/vfp.h:25 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ exp_diff ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 203 202 204 42 arch/arm/vfp/vfp.h:25 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 241)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 42 -> ( 43 50)

;; Succ edge  43 [50.0%]  (fallthru)
;; Succ edge  50 [50.0%] 

;; Start of basic block ( 42) -> 43
;; Pred edge  42 [50.0%]  (fallthru)
(note 204 203 205 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 205 204 206 43 arch/arm/vfp/vfp.h:26 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ exp_diff ])
            (const_int 63 [0x3f]))) -1 (nil))

(jump_insn 206 205 207 43 arch/arm/vfp/vfp.h:26 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 231)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 43 -> ( 44 47)

;; Succ edge  44 [50.0%]  (fallthru)
;; Succ edge  47 [50.0%] 

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [50.0%]  (fallthru)
(note 207 206 208 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 134 [ m_sig.774 ])) -1 (nil))

(insn 209 208 210 44 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 147 [ D.4751 ])) -1 (nil))

(call_insn/u 210 209 211 44 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 211 210 212 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 192)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (reg/v:DI 134 [ m_sig.774 ])
            (reg:SI 147 [ D.4751 ]))
        (nil)))

(insn 212 211 213 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 135 [ D.5921 ])
        (reg:DI 192)) -1 (nil))

(insn 213 212 214 44 arch/arm/vfp/vfp.h:27 (set (reg:SI 193)
        (minus:SI (const_int 64 [0x40])
            (reg/v:SI 145 [ exp_diff ]))) -1 (nil))

(insn 214 213 215 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg/v:DI 134 [ m_sig.774 ])) -1 (nil))

(insn 215 214 216 44 arch/arm/vfp/vfp.h:27 (set (reg:SI 2 r2)
        (reg:SI 193)) -1 (nil))

(call_insn/u 216 215 217 44 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 217 216 218 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 194)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 134 [ m_sig.774 ])
            (reg:SI 193))
        (nil)))

(insn 218 217 219 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 195)
        (reg:DI 194)) -1 (nil))

(insn 219 218 220 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 0 r0)
        (reg:DI 195)) -1 (nil))

(insn 220 219 221 44 arch/arm/vfp/vfp.h:27 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn/u 221 220 222 44 arch/arm/vfp/vfp.h:27 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 222 221 223 44 arch/arm/vfp/vfp.h:27 (set (reg:SI 196)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 223 222 224 44 arch/arm/vfp/vfp.h:27 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 224 223 320 44 arch/arm/vfp/vfp.h:27 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 44 -> ( 46 45)

;; Succ edge  46 [29.0%] 
;; Succ edge  45 [71.0%]  (fallthru)

;; Start of basic block ( 44) -> 45
;; Pred edge  44 [71.0%]  (fallthru)
(note 320 224 225 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 225 320 226 45 arch/arm/vfp/vfp.h:27 (set (reg:DI 195)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 45 -> ( 46)

;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 44 45) -> 46
;; Pred edge  44 [29.0%] 
;; Pred edge  45 [100.0%]  (fallthru)
(code_label 226 225 321 46 249 "" [1 uses])

(note 321 226 227 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 227 321 228 46 arch/arm/vfp/vfp.h:27 (set (reg:DI 136 [ D.5917 ])
        (reg:DI 195)) -1 (nil))

(insn 228 227 229 46 arch/arm/vfp/vfp.h:27 (set (reg/v:DI 134 [ m_sig.774 ])
        (ior:DI (reg:DI 136 [ D.5917 ])
            (reg:DI 135 [ D.5921 ]))) -1 (nil))

(jump_insn 229 228 230 46 arch/arm/vfp/vfp.h:27 (set (pc)
        (label_ref 241)) -1 (nil))
;; End of basic block 46 -> ( 50)

;; Succ edge  50 [100.0%] 

(barrier 230 229 231)

;; Start of basic block ( 43) -> 47
;; Pred edge  43 [50.0%] 
(code_label 231 230 232 47 248 "" [1 uses])

(note 232 231 233 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 233 232 234 47 arch/arm/vfp/vfp.h:29 (set (reg:DI 0 r0)
        (reg/v:DI 134 [ m_sig.774 ])) -1 (nil))

(insn 234 233 235 47 arch/arm/vfp/vfp.h:29 (set (reg:DI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn/u 235 234 236 47 arch/arm/vfp/vfp.h:29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_ulcmp") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 236 235 237 47 arch/arm/vfp/vfp.h:29 (set (reg:SI 197)
        (plus:SI (reg:SI 0 r0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 237 236 238 47 arch/arm/vfp/vfp.h:29 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 197)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 238 237 322 47 arch/arm/vfp/vfp.h:29 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 47 -> ( 49 48)

;; Succ edge  49 [29.0%] 
;; Succ edge  48 [71.0%]  (fallthru)

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [71.0%]  (fallthru)
(note 322 238 239 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 239 322 240 48 arch/arm/vfp/vfp.h:29 (set (reg/v:DI 134 [ m_sig.774 ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 48 -> ( 49)

;; Succ edge  49 [100.0%]  (fallthru)

;; Start of basic block ( 47 48) -> 49
;; Pred edge  47 [29.0%] 
;; Pred edge  48 [100.0%]  (fallthru)
(code_label 240 239 323 49 250 "" [1 uses])

(note 323 240 241 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 49 -> ( 50)

;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 42 46 49) -> 50
;; Pred edge  42 [50.0%] 
;; Pred edge  46 [100.0%] 
;; Pred edge  49 [100.0%]  (fallthru)
(code_label 241 323 242 50 247 "" [2 uses])

(note 242 241 243 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 244 50 arch/arm/vfp/vfpdouble.c:772 (set (reg:SI 198)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 150 [ vdn ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 244 243 245 50 arch/arm/vfp/vfpdouble.c:772 (set (reg:SI 199)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 151 [ vdm ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 245 244 246 50 arch/arm/vfp/vfpdouble.c:772 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (reg:SI 199))) -1 (nil))

(jump_insn 246 245 247 50 arch/arm/vfp/vfpdouble.c:772 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 290)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 50 -> ( 51 62)

;; Succ edge  51 [72.0%]  (fallthru)
;; Succ edge  62 [28.0%] 

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [72.0%]  (fallthru)
(note 247 246 248 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 248 247 249 51 arch/arm/vfp/vfpdouble.c:773 (set (reg:DI 200)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 249 248 250 51 arch/arm/vfp/vfpdouble.c:773 (parallel [
            (set (reg/v:DI 144 [ m_sig ])
                (minus:DI (reg:DI 200)
                    (reg/v:DI 134 [ m_sig.774 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 250 249 251 51 arch/arm/vfp/vfpdouble.c:774 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ m_sig ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 251 250 324 51 arch/arm/vfp/vfpdouble.c:774 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 258)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 51 -> ( 55 52)

;; Succ edge  55 [21.0%] 
;; Succ edge  52 [79.0%]  (fallthru)

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [79.0%]  (fallthru)
(note 324 251 252 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 252 324 253 52 arch/arm/vfp/vfpdouble.c:774 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ m_sig ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 253 252 325 52 arch/arm/vfp/vfpdouble.c:774 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 268)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 52 -> ( 57 53)

;; Succ edge  57 [50.0%] 
;; Succ edge  53 [50.0%]  (fallthru)

;; Start of basic block ( 52) -> 53
;; Pred edge  52 [50.0%]  (fallthru)
(note 325 253 254 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 254 325 255 53 arch/arm/vfp/vfpdouble.c:774 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 144 [ m_sig ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 255 254 326 53 arch/arm/vfp/vfpdouble.c:774 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 268)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 53 -> ( 57 54)

;; Succ edge  57 [50.0%] 
;; Succ edge  54 [50.0%]  (fallthru)

;; Start of basic block ( 53) -> 54
;; Pred edge  53 [50.0%]  (fallthru)
(note 326 255 256 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(jump_insn 256 326 257 54 arch/arm/vfp/vfpdouble.c:774 (set (pc)
        (label_ref 268)) -1 (nil))
;; End of basic block 54 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 257 256 258)

;; Start of basic block ( 51) -> 55
;; Pred edge  51 [21.0%] 
(code_label 258 257 327 55 253 "" [1 uses])

(note 327 258 259 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 55 -> ( 56)

;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 55) -> 56
;; Pred edge  55 [100.0%]  (fallthru)
(note 259 327 260 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 56 arch/arm/vfp/vfpdouble.c:775 (set (reg:SI 202)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vdd ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 261 260 262 56 arch/arm/vfp/vfpdouble.c:775 (set (reg:HI 201)
        (subreg:HI (reg:SI 202) 0)) -1 (nil))

(insn 262 261 263 56 arch/arm/vfp/vfpdouble.c:775 (set (reg:SI 204)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 263 262 264 56 arch/arm/vfp/vfpdouble.c:775 (set (reg:SI 203)
        (xor:SI (subreg:SI (reg:HI 201) 0)
            (reg:SI 204))) -1 (nil))

(insn 264 263 265 56 arch/arm/vfp/vfpdouble.c:775 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vdd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg:HI (reg:SI 203) 0)) -1 (nil))

(insn 265 264 266 56 arch/arm/vfp/vfpdouble.c:776 (parallel [
            (set (reg/v:DI 144 [ m_sig ])
                (neg:DI (reg/v:DI 144 [ m_sig ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(jump_insn 266 265 267 56 arch/arm/vfp/vfpdouble.c:776 (set (pc)
        (label_ref 294)) -1 (nil))
;; End of basic block 56 -> ( 63)

;; Succ edge  63 [100.0%] 

(barrier 267 266 268)

;; Start of basic block ( 52 53 54) -> 57
;; Pred edge  52 [50.0%] 
;; Pred edge  53 [50.0%] 
;; Pred edge  54 [100.0%] 
(code_label 268 267 269 57 252 "" [3 uses])

(note 269 268 270 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 270 269 271 57 arch/arm/vfp/vfpdouble.c:777 (set (reg:SI 205)
        (subreg:SI (reg/v:DI 144 [ m_sig ]) 0)) -1 (nil))

(insn 271 270 272 57 arch/arm/vfp/vfpdouble.c:777 (set (reg:SI 205)
        (ior:SI (reg:SI 205)
            (subreg:SI (reg/v:DI 144 [ m_sig ]) 4))) -1 (nil))

(insn 272 271 273 57 arch/arm/vfp/vfpdouble.c:777 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 205)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 273 272 274 57 arch/arm/vfp/vfpdouble.c:777 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 294)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 57 -> ( 58 63)

;; Succ edge  58 [50.0%]  (fallthru)
;; Succ edge  63 [50.0%] 

;; Start of basic block ( 57) -> 58
;; Pred edge  57 [50.0%]  (fallthru)
(note 274 273 275 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 275 274 276 58 arch/arm/vfp/vfpdouble.c:778 (set (reg:SI 206)
        (and:SI (reg/v:SI 152 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(insn 276 275 277 58 arch/arm/vfp/vfpdouble.c:778 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 206)
            (const_int 8388608 [0x800000]))) -1 (nil))

(jump_insn 277 276 278 58 arch/arm/vfp/vfpdouble.c:778 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 282)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 58 -> ( 60 59)

;; Succ edge  60 [28.0%] 
;; Succ edge  59 [72.0%]  (fallthru)

;; Start of basic block ( 58) -> 59
;; Pred edge  58 [72.0%]  (fallthru)
(note 278 277 279 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 279 278 280 59 arch/arm/vfp/vfpdouble.c:778 discrim 2 (set (reg:SI 146 [ iftmp.149 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 280 279 281 59 arch/arm/vfp/vfpdouble.c:778 discrim 2 (set (pc)
        (label_ref 285)) -1 (nil))
;; End of basic block 59 -> ( 61)

;; Succ edge  61 [100.0%] 

(barrier 281 280 282)

;; Start of basic block ( 58) -> 60
;; Pred edge  58 [28.0%] 
(code_label 282 281 283 60 255 "" [1 uses])

(note 283 282 284 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 284 283 285 60 arch/arm/vfp/vfpdouble.c:778 discrim 1 (set (reg:SI 146 [ iftmp.149 ])
        (const_int 32768 [0x8000])) -1 (nil))
;; End of basic block 60 -> ( 61)

;; Succ edge  61 [100.0%]  (fallthru)

;; Start of basic block ( 60 59) -> 61
;; Pred edge  60 [100.0%]  (fallthru)
;; Pred edge  59 [100.0%] 
(code_label 285 284 286 61 256 "" [1 uses])

(note 286 285 287 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 287 286 288 61 arch/arm/vfp/vfpdouble.c:778 discrim 3 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 149 [ vdd ])
                (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 146 [ iftmp.149 ]) 0)) -1 (nil))

(jump_insn 288 287 289 61 arch/arm/vfp/vfpdouble.c:778 discrim 3 (set (pc)
        (label_ref 294)) -1 (nil))
;; End of basic block 61 -> ( 63)

;; Succ edge  63 [100.0%] 

(barrier 289 288 290)

;; Start of basic block ( 50) -> 62
;; Pred edge  50 [28.0%] 
(code_label 290 289 291 62 251 "" [1 uses])

(note 291 290 292 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 292 291 293 62 arch/arm/vfp/vfpdouble.c:782 (set (reg:DI 207)
        (mem/s/j:DI (plus:SI (reg/v/f:SI 150 [ vdn ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])) -1 (nil))

(insn 293 292 294 62 arch/arm/vfp/vfpdouble.c:782 (parallel [
            (set (reg/v:DI 144 [ m_sig ])
                (plus:DI (reg/v:DI 134 [ m_sig.774 ])
                    (reg:DI 207)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))
;; End of basic block 62 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 57 62 56 61) -> 63
;; Pred edge  57 [50.0%] 
;; Pred edge  62 [100.0%]  (fallthru)
;; Pred edge  56 [100.0%] 
;; Pred edge  61 [100.0%] 
(code_label 294 293 295 63 254 "" [3 uses])

(note 295 294 296 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 296 295 297 63 arch/arm/vfp/vfpdouble.c:784 (set (mem/s/j:DI (plus:SI (reg/v/f:SI 149 [ vdd ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S8 A64])
        (reg/v:DI 144 [ m_sig ])) -1 (nil))

(insn 297 296 298 63 arch/arm/vfp/vfpdouble.c:786 (set (reg/v:SI 138 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 63 -> ( 64)

;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 41 63) -> 64
;; Pred edge  41 [100.0%] 
;; Pred edge  63 [100.0%]  (fallthru)
(code_label 298 297 299 64 246 "" [1 uses])

(note 299 298 300 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 300 299 301 64 arch/arm/vfp/vfpdouble.c:787 (set (reg:SI 148 [ <result> ])
        (reg/v:SI 138 [ exceptions ])) -1 (nil))

(jump_insn 301 300 302 64 arch/arm/vfp/vfpdouble.c:787 (set (pc)
        (label_ref 303)) -1 (nil))
;; End of basic block 64 -> ( 66)

;; Succ edge  66 [100.0%] 

(barrier 302 301 311)

;; Start of basic block () -> 65
(note 311 302 305 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 305 311 306 65 arch/arm/vfp/vfpdouble.c:787 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 306 305 307 65 arch/arm/vfp/vfpdouble.c:787 (clobber (reg:SI 148 [ <result> ])) -1 (nil))

(jump_insn 307 306 308 65 arch/arm/vfp/vfpdouble.c:787 (set (pc)
        (label_ref 309)) -1 (nil))
;; End of basic block 65 -> ( 67)

;; Succ edge  67 [100.0%] 

(barrier 308 307 303)

;; Start of basic block ( 64) -> 66
;; Pred edge  64 [100.0%] 
(code_label 303 308 328 66 225 "" [1 uses])

(note 328 303 304 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 304 328 309 66 arch/arm/vfp/vfpdouble.c:787 (set (reg/i:SI 0 r0)
        (reg:SI 148 [ <result> ])) -1 (nil))
;; End of basic block 66 -> ( 67)

;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 65 66) -> 67
;; Pred edge  65 [100.0%] 
;; Pred edge  66 [100.0%]  (fallthru)
(code_label 309 304 329 67 257 "" [1 uses])

(note 329 309 310 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 310 329 0 67 arch/arm/vfp/vfpdouble.c:787 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 67 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fsub (vfp_double_fsub)[0:182]

Partition 0: size 16 align 8
	vdd, offset 0
Partition 1: size 16 align 8
	vdn, offset 0
Partition 2: size 16 align 8
	vdm, offset 0

;; Generating RTL for gimple basic block 2

;; D.4995 = vfp_get_double ((unsigned int) dn);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:984 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:984 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:984 (set (reg:DI 140 [ D.4995 ])
        (reg:DI 0 r0)) -1 (nil))

;; vdn.sign = (u16) (u16) ((D.4995 & 0x08000000000000000) >> 48);

(insn 12 11 13 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4995 ])
            (reg:DI 147))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 149) 0)) -1 (nil))

;; D.5931 = (s16) ((s64) D.4995 >> 52) & 2047;

(insn 17 16 18 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (nil))

(insn 21 20 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.5931 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdn.exponent = D.5931;

(insn 22 21 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.5931 ]) 0)) -1 (nil))

;; significand = (D.4995 << 12) >> 2;

(insn 23 22 24 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) -1 (nil))

(insn 30 29 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5931 != 2047 & D.5931 != 0 != 0)

(insn 31 30 32 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5931 ]) 0))) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 37 36 38 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 38 37 39 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5931 ]) 0))) -1 (nil))

(insn 39 38 40 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(insn 40 39 41 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 42 41 43 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 4611686018427387904;

(insn 48 47 49 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 49 48 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 50 49 51 266 "" [0 uses])

(note 51 50 0 NOTE_INSN_BASIC_BLOCK)

;; vdn.significand = significand;

(insn 52 51 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) -1 (nil))

;; if (D.5931 == 0)

(insn 53 52 54 arch/arm/vfp/vfpdouble.c:985 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5931 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 0 arch/arm/vfp/vfpdouble.c:985 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand != 0)

(insn 56 55 57 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (reg:SI 171)
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (reg:SI 171)
        (ior:SI (reg:SI 171)
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) -1 (nil))

(insn 58 57 59 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 59 58 0 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 6

;; vfp_double_normalise_denormal (&vdn);

(insn 61 60 62 arch/arm/vfp/vfpdouble.c:986 (set (reg:SI 172)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfpdouble.c:986 (set (reg:SI 0 r0)
        (reg:SI 172)) -1 (nil))

(call_insn 63 62 0 arch/arm/vfp/vfpdouble.c:986 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 7

;; 

(code_label 64 63 65 267 "" [0 uses])

(note 65 64 0 NOTE_INSN_BASIC_BLOCK)

;; D.5004 = vfp_get_double ((unsigned int) dm);

(insn 66 65 67 arch/arm/vfp/vfpdouble.c:988 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) -1 (nil))

(call_insn 67 66 68 arch/arm/vfp/vfpdouble.c:988 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 0 arch/arm/vfp/vfpdouble.c:988 (set (reg:DI 139 [ D.5004 ])
        (reg:DI 0 r0)) -1 (nil))

;; vdm.sign = (u16) (u16) ((D.5004 & 0x08000000000000000) >> 48);

(insn 69 68 70 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.5004 ])
            (reg:DI 174))) -1 (nil))

(insn 71 70 72 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 73 72 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 176) 0)) -1 (nil))

;; D.5946 = (s16) ((s64) D.5004 >> 52) & 2047;

(insn 74 73 75 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 75 74 76 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 76 75 77 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:DI 178) 0))) -1 (nil))

(insn 77 76 78 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) -1 (nil))

(insn 78 77 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.5946 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 179)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdm.exponent = D.5946;

(insn 79 78 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.5946 ]) 0)) -1 (nil))

;; significand = (D.5004 << 12) >> 2;

(insn 80 79 81 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 81 80 82 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 82 81 83 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ior:SI (reg:SI 183)
            (subreg:SI (reg:DI 182) 4))) -1 (nil))

(insn 83 82 84 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 84 83 85 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (subreg:SI (reg:DI 182) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 85 84 86 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 86 85 87 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) -1 (nil))

(insn 87 86 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5946 != 2047 & D.5946 != 0 != 0)

(insn 88 87 89 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 89 88 90 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 90 89 91 arch/arm/vfp/vfp.h:309 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5946 ]) 0))) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) -1 (nil))

(insn 93 92 94 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 94 93 95 arch/arm/vfp/vfp.h:309 (set (reg:QI 185)
        (subreg:QI (reg:SI 190) 0)) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfp.h:309 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5946 ]) 0))) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfp.h:309 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) -1 (nil))

(insn 99 98 100 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (subreg:SI (reg:QI 185) 0)
            (subreg:SI (reg:QI 191) 0))) -1 (nil))

(insn 100 99 101 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) -1 (nil))

(insn 101 100 102 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) -1 (nil))

(insn 102 101 103 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; significand = significand | 4611686018427387904;

(insn 105 104 106 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 106 105 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 107 106 108 268 "" [0 uses])

(note 108 107 0 NOTE_INSN_BASIC_BLOCK)

;; vdm.significand = significand;

(insn 109 108 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) -1 (nil))

;; if (D.5946 == 0)

(insn 110 109 111 arch/arm/vfp/vfpdouble.c:989 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5946 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 111 110 0 arch/arm/vfp/vfpdouble.c:989 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 10

;; if (significand != 0)

(insn 113 112 114 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (reg:SI 198)
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) -1 (nil))

(insn 114 113 115 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (reg:SI 198)
        (ior:SI (reg:SI 198)
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) -1 (nil))

(insn 115 114 116 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 116 115 0 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 11

;; vfp_double_normalise_denormal (&vdm);

(insn 118 117 119 arch/arm/vfp/vfpdouble.c:990 (set (reg:SI 199)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 119 118 120 arch/arm/vfp/vfpdouble.c:990 (set (reg:SI 0 r0)
        (reg:SI 199)) -1 (nil))

(call_insn 120 119 0 arch/arm/vfp/vfpdouble.c:990 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 12

;; 

(code_label 121 120 122 269 "" [0 uses])

(note 122 121 0 NOTE_INSN_BASIC_BLOCK)

;; vdm.sign = [bit_xor_expr] vdm.sign ^ 32768;

(insn 123 122 124 arch/arm/vfp/vfpdouble.c:995 (set (reg:SI 201)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16]))) -1 (nil))

(insn 124 123 125 arch/arm/vfp/vfpdouble.c:995 (set (reg:HI 200)
        (subreg:HI (reg:SI 201) 0)) -1 (nil))

(insn 125 124 126 arch/arm/vfp/vfpdouble.c:995 (set (reg:SI 203)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfpdouble.c:995 (set (reg:SI 202)
        (xor:SI (subreg:SI (reg:HI 200) 0)
            (reg:SI 203))) -1 (nil))

(insn 127 126 0 arch/arm/vfp/vfpdouble.c:995 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:SI 202) 0)) -1 (nil))

;; exceptions = vfp_double_add (&vdd, &vdn, &vdm, fpscr);

(insn 128 127 129 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 204)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 129 128 130 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 205)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 130 129 131 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 206)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 131 130 132 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 0 r0)
        (reg:SI 204)) -1 (nil))

(insn 132 131 133 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 1 r1)
        (reg:SI 205)) -1 (nil))

(insn 133 132 134 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 2 r2)
        (reg:SI 206)) -1 (nil))

(insn 134 133 135 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(call_insn 135 134 136 arch/arm/vfp/vfpdouble.c:997 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_add") [flags 0x3] <function_decl 0x10b08080 vfp_double_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 136 135 0 arch/arm/vfp/vfpdouble.c:997 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; D.5015 = vfp_double_normaliseround (dd, &vdd, fpscr, exceptions, &"fsub"[0]);

(insn 137 136 138 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 207)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 138 137 139 arch/arm/vfp/vfpdouble.c:999 (set (reg/f:SI 208)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10e08c40>)) -1 (nil))

(insn 139 138 140 arch/arm/vfp/vfpdouble.c:999 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 208)) -1 (nil))

(insn 140 139 141 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) -1 (nil))

(insn 141 140 142 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 1 r1)
        (reg:SI 207)) -1 (nil))

(insn 142 141 143 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(insn 143 142 144 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) -1 (nil))

(call_insn 144 143 145 arch/arm/vfp/vfpdouble.c:999 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 145 144 0 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 138 [ D.5015 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.5015;

(insn 146 145 147 arch/arm/vfp/vfpdouble.c:1000 (set (reg:SI 141 [ <result> ])
        (reg:SI 138 [ D.5015 ])) -1 (nil))

(jump_insn 147 146 148 arch/arm/vfp/vfpdouble.c:1000 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 148 147 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:980 (set (reg/v:SI 142 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:980 (set (reg/v:SI 143 [ dn ])
        (reg:SI 1 r1 [ dn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:980 (set (reg/v:SI 144 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:980 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:984 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:984 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:984 (set (reg:DI 140 [ D.4995 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4995 ])
            (reg:DI 147))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 149) 0)) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.5931 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.5931 ]) 0)) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4995 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5931 ]) 0))) -1 (nil))

(insn 34 33 35 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) -1 (nil))

(insn 35 34 36 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) -1 (nil))

(insn 36 35 37 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 37 36 38 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 38 37 39 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.5931 ]) 0))) -1 (nil))

(insn 39 38 40 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(insn 40 39 41 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 42 41 43 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) -1 (nil))

(insn 43 42 44 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 44 43 45 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) -1 (nil))

(insn 45 44 46 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 47 3 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 50 49 51 5 266 "" [1 uses])

(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) -1 (nil))

(insn 53 52 54 5 arch/arm/vfp/vfpdouble.c:985 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.5931 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 55 5 arch/arm/vfp/vfpdouble.c:985 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 6 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (reg:SI 171)
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) -1 (nil))

(insn 57 56 58 6 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (reg:SI 171)
        (ior:SI (reg:SI 171)
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) -1 (nil))

(insn 58 57 59 6 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 59 58 60 6 arch/arm/vfp/vfpdouble.c:985 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 7 arch/arm/vfp/vfpdouble.c:986 (set (reg:SI 172)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 62 61 63 7 arch/arm/vfp/vfpdouble.c:986 (set (reg:SI 0 r0)
        (reg:SI 172)) -1 (nil))

(call_insn 63 62 64 7 arch/arm/vfp/vfpdouble.c:986 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7) -> 8
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 64 63 65 8 267 "" [2 uses])

(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 8 arch/arm/vfp/vfpdouble.c:988 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) -1 (nil))

(call_insn 67 66 68 8 arch/arm/vfp/vfpdouble.c:988 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 8 arch/arm/vfp/vfpdouble.c:988 (set (reg:DI 139 [ D.5004 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 70 69 71 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.5004 ])
            (reg:DI 174))) -1 (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 176) 0)) -1 (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 75 74 76 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 76 75 77 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:DI 178) 0))) -1 (nil))

(insn 77 76 78 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) -1 (nil))

(insn 78 77 79 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.5946 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 179)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 79 78 80 8 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.5946 ]) 0)) -1 (nil))

(insn 80 79 81 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 81 80 82 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 82 81 83 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ior:SI (reg:SI 183)
            (subreg:SI (reg:DI 182) 4))) -1 (nil))

(insn 83 82 84 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.5004 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 84 83 85 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (subreg:SI (reg:DI 182) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 85 84 86 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 86 85 87 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) -1 (nil))

(insn 87 86 88 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 88 87 89 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 89 88 90 8 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 90 89 91 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5946 ]) 0))) -1 (nil))

(insn 91 90 92 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) -1 (nil))

(insn 92 91 93 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) -1 (nil))

(insn 93 92 94 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 94 93 95 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 185)
        (subreg:QI (reg:SI 190) 0)) -1 (nil))

(insn 95 94 96 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.5946 ]) 0))) -1 (nil))

(insn 96 95 97 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(insn 97 96 98 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 98 97 99 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) -1 (nil))

(insn 99 98 100 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (subreg:SI (reg:QI 185) 0)
            (subreg:SI (reg:QI 191) 0))) -1 (nil))

(insn 100 99 101 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) -1 (nil))

(insn 101 100 102 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) -1 (nil))

(insn 102 101 103 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 104 8 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 104 103 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 9 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 106 105 107 9 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 107 106 108 10 268 "" [1 uses])

(note 108 107 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 10 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) -1 (nil))

(insn 110 109 111 10 arch/arm/vfp/vfpdouble.c:989 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.5946 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 111 110 112 10 arch/arm/vfp/vfpdouble.c:989 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  13 [39.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [61.0%]  (fallthru)
(note 112 111 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 11 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (reg:SI 198)
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) -1 (nil))

(insn 114 113 115 11 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (reg:SI 198)
        (ior:SI (reg:SI 198)
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) -1 (nil))

(insn 115 114 116 11 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 116 115 117 11 arch/arm/vfp/vfpdouble.c:989 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [39.0%]  (fallthru)
(note 117 116 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 12 arch/arm/vfp/vfpdouble.c:990 (set (reg:SI 199)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 119 118 120 12 arch/arm/vfp/vfpdouble.c:990 (set (reg:SI 0 r0)
        (reg:SI 199)) -1 (nil))

(call_insn 120 119 121 12 arch/arm/vfp/vfpdouble.c:990 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [39.0%] 
;; Pred edge  11 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 121 120 122 13 269 "" [2 uses])

(note 122 121 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 13 arch/arm/vfp/vfpdouble.c:995 (set (reg:SI 201)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16]))) -1 (nil))

(insn 124 123 125 13 arch/arm/vfp/vfpdouble.c:995 (set (reg:HI 200)
        (subreg:HI (reg:SI 201) 0)) -1 (nil))

(insn 125 124 126 13 arch/arm/vfp/vfpdouble.c:995 (set (reg:SI 203)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 126 125 127 13 arch/arm/vfp/vfpdouble.c:995 (set (reg:SI 202)
        (xor:SI (subreg:SI (reg:HI 200) 0)
            (reg:SI 203))) -1 (nil))

(insn 127 126 128 13 arch/arm/vfp/vfpdouble.c:995 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:SI 202) 0)) -1 (nil))

(insn 128 127 129 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 204)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 129 128 130 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 205)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 130 129 131 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 206)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 131 130 132 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 0 r0)
        (reg:SI 204)) -1 (nil))

(insn 132 131 133 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 1 r1)
        (reg:SI 205)) -1 (nil))

(insn 133 132 134 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 2 r2)
        (reg:SI 206)) -1 (nil))

(insn 134 133 135 13 arch/arm/vfp/vfpdouble.c:997 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(call_insn 135 134 136 13 arch/arm/vfp/vfpdouble.c:997 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_add") [flags 0x3] <function_decl 0x10b08080 vfp_double_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 136 135 137 13 arch/arm/vfp/vfpdouble.c:997 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(insn 137 136 138 13 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 207)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 138 137 139 13 arch/arm/vfp/vfpdouble.c:999 (set (reg/f:SI 208)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x10e08c40>)) -1 (nil))

(insn 139 138 140 13 arch/arm/vfp/vfpdouble.c:999 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 208)) -1 (nil))

(insn 140 139 141 13 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) -1 (nil))

(insn 141 140 142 13 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 1 r1)
        (reg:SI 207)) -1 (nil))

(insn 142 141 143 13 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(insn 143 142 144 13 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) -1 (nil))

(call_insn 144 143 145 13 arch/arm/vfp/vfpdouble.c:999 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 145 144 146 13 arch/arm/vfp/vfpdouble.c:999 (set (reg:SI 138 [ D.5015 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 146 145 147 13 arch/arm/vfp/vfpdouble.c:1000 (set (reg:SI 141 [ <result> ])
        (reg:SI 138 [ D.5015 ])) -1 (nil))

(jump_insn 147 146 148 13 arch/arm/vfp/vfpdouble.c:1000 (set (pc)
        (label_ref 149)) -1 (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 148 147 157)

;; Start of basic block () -> 14
(note 157 148 151 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 151 157 152 14 arch/arm/vfp/vfpdouble.c:1000 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 152 151 153 14 arch/arm/vfp/vfpdouble.c:1000 (clobber (reg:SI 141 [ <result> ])) -1 (nil))

(jump_insn 153 152 154 14 arch/arm/vfp/vfpdouble.c:1000 (set (pc)
        (label_ref 155)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 154 153 149)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [100.0%] 
(code_label 149 154 158 15 265 "" [1 uses])

(note 158 149 150 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 150 158 155 15 arch/arm/vfp/vfpdouble.c:1000 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 155 150 159 16 270 "" [1 uses])

(note 159 155 156 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 156 159 0 16 arch/arm/vfp/vfpdouble.c:1000 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_multiply_accumulate (vfp_double_multiply_accumulate)[0:174]

Partition 0: size 16 align 8
	vdd, offset 0
Partition 1: size 16 align 8
	vdp, offset 0
Partition 2: size 16 align 8
	vdn, offset 0
Partition 3: size 16 align 8
	vdm, offset 0

;; Generating RTL for gimple basic block 2

;; D.4821 = vfp_get_double ((unsigned int) dn);

(insn 11 10 12 arch/arm/vfp/vfpdouble.c:856 (set (reg:SI 0 r0)
        (reg/v:SI 148 [ dn ])) -1 (nil))

(call_insn 12 11 13 arch/arm/vfp/vfpdouble.c:856 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 13 12 0 arch/arm/vfp/vfpdouble.c:856 (set (reg:DI 145 [ D.4821 ])
        (reg:DI 0 r0)) -1 (nil))

;; vdn.sign = (u16) (u16) ((D.4821 & 0x08000000000000000) >> 48);

(insn 14 13 15 arch/arm/vfp/vfp.h:304 (set (reg:DI 154)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfp.h:304 (set (reg:DI 153)
        (and:DI (reg:DI 145 [ D.4821 ])
            (reg:DI 154))) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 156) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 153) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 17 16 18 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 156) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 18 17 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 156) 0)) -1 (nil))

;; D.5961 = (s16) ((s64) D.4821 >> 52) & 2047;

(insn 19 18 20 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 158) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 158) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfp.h:305 (set (reg:SI 159)
        (zero_extend:SI (subreg:HI (reg:DI 158) 0))) -1 (nil))

(insn 22 21 23 arch/arm/vfp/vfp.h:305 (set (reg:SI 160)
        (ashift:SI (reg:SI 159)
            (const_int 21 [0x15]))) -1 (nil))

(insn 23 22 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 138 [ D.5961 ])
        (lshiftrt:SI (reg:SI 160)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 159)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdn.exponent = D.5961;

(insn 24 23 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 138 [ D.5961 ]) 0)) -1 (nil))

;; significand = (D.4821 << 12) >> 2;

(insn 25 24 26 arch/arm/vfp/vfp.h:308 (set (reg:SI 163)
        (lshiftrt:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 162) 4)
        (ashift:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 162) 4)
        (ior:SI (reg:SI 163)
            (subreg:SI (reg:DI 162) 4))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 162) 0)
        (ashift:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:308 (set (reg:SI 164)
        (ashift:SI (subreg:SI (reg:DI 162) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 139 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 162) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 139 [ significand ]) 0)
        (ior:SI (reg:SI 164)
            (subreg:SI (reg/v:DI 139 [ significand ]) 0))) -1 (nil))

(insn 32 31 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 139 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 162) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5961 != 2047 & D.5961 != 0 != 0)

(insn 33 32 34 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfp.h:309 (set (reg:HI 166)
        (subreg:HI (reg:SI 167) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 35 34 36 arch/arm/vfp/vfp.h:309 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 138 [ D.5961 ]) 0))) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (sign_extend:SI (reg:HI 166))) -1 (nil))

(insn 37 36 38 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (reg:SI 169))) -1 (nil))

(insn 38 37 39 arch/arm/vfp/vfp.h:309 (set (reg:SI 170)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 39 38 40 arch/arm/vfp/vfp.h:309 (set (reg:QI 165)
        (subreg:QI (reg:SI 170) 0)) -1 (nil))

(insn 40 39 41 arch/arm/vfp/vfp.h:309 (set (reg:SI 172)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 138 [ D.5961 ]) 0))) -1 (nil))

(insn 41 40 42 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) -1 (nil))

(insn 42 41 43 arch/arm/vfp/vfp.h:309 (set (reg:SI 173)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfp.h:309 (set (reg:QI 171)
        (subreg:QI (reg:SI 173) 0)) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfp.h:309 (set (reg:SI 174)
        (and:SI (subreg:SI (reg:QI 165) 0)
            (subreg:SI (reg:QI 171) 0))) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfp.h:309 (set (reg:QI 175)
        (subreg:QI (reg:SI 174) 0)) -1 (nil))

(insn 46 45 47 arch/arm/vfp/vfp.h:309 (set (reg:SI 176)
        (zero_extend:SI (reg:QI 175))) -1 (nil))

(insn 47 46 48 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 48 47 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 4611686018427387904;

(insn 50 49 51 arch/arm/vfp/vfp.h:310 (set (reg:DI 177)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 51 50 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 139 [ significand ])
        (ior:DI (reg/v:DI 139 [ significand ])
            (reg:DI 177))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 52 51 53 274 "" [0 uses])

(note 53 52 0 NOTE_INSN_BASIC_BLOCK)

;; vdn.significand = significand;

(insn 54 53 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 139 [ significand ])) -1 (nil))

;; if (D.5961 == 0)

(insn 55 54 56 arch/arm/vfp/vfpdouble.c:857 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.5961 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 56 55 0 arch/arm/vfp/vfpdouble.c:857 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand != 0)

(insn 58 57 59 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (reg:SI 178)
        (subreg:SI (reg/v:DI 139 [ significand ]) 0)) -1 (nil))

(insn 59 58 60 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg/v:DI 139 [ significand ]) 4))) -1 (nil))

(insn 60 59 61 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 61 60 0 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 6

;; vfp_double_normalise_denormal (&vdn);

(insn 63 62 64 arch/arm/vfp/vfpdouble.c:858 (set (reg:SI 179)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 64 63 65 arch/arm/vfp/vfpdouble.c:858 (set (reg:SI 0 r0)
        (reg:SI 179)) -1 (nil))

(call_insn 65 64 0 arch/arm/vfp/vfpdouble.c:858 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 7

;; 

(code_label 66 65 67 275 "" [0 uses])

(note 67 66 0 NOTE_INSN_BASIC_BLOCK)

;; D.4830 = vfp_get_double ((unsigned int) dm);

(insn 68 67 69 arch/arm/vfp/vfpdouble.c:860 (set (reg:SI 0 r0)
        (reg/v:SI 149 [ dm ])) -1 (nil))

(call_insn 69 68 70 arch/arm/vfp/vfpdouble.c:860 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 70 69 0 arch/arm/vfp/vfpdouble.c:860 (set (reg:DI 144 [ D.4830 ])
        (reg:DI 0 r0)) -1 (nil))

;; vdm.sign = (u16) (u16) ((D.4830 & 0x08000000000000000) >> 48);

(insn 71 70 72 arch/arm/vfp/vfp.h:304 (set (reg:DI 181)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:304 (set (reg:DI 180)
        (and:DI (reg:DI 144 [ D.4830 ])
            (reg:DI 181))) -1 (nil))

(insn 73 72 74 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 183) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 180) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 74 73 75 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 183) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 75 74 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -62 [0xffffffffffffffc2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 183) 0)) -1 (nil))

;; D.5976 = (s16) ((s64) D.4830 >> 52) & 2047;

(insn 76 75 77 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 185) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 77 76 78 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 185) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 78 77 79 arch/arm/vfp/vfp.h:305 (set (reg:SI 186)
        (zero_extend:SI (subreg:HI (reg:DI 185) 0))) -1 (nil))

(insn 79 78 80 arch/arm/vfp/vfp.h:305 (set (reg:SI 187)
        (ashift:SI (reg:SI 186)
            (const_int 21 [0x15]))) -1 (nil))

(insn 80 79 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 136 [ D.5976 ])
        (lshiftrt:SI (reg:SI 187)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 186)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdm.exponent = D.5976;

(insn 81 80 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.5976 ]) 0)) -1 (nil))

;; significand = (D.4830 << 12) >> 2;

(insn 82 81 83 arch/arm/vfp/vfp.h:308 (set (reg:SI 190)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 83 82 84 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 189) 4)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 84 83 85 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 189) 4)
        (ior:SI (reg:SI 190)
            (subreg:SI (reg:DI 189) 4))) -1 (nil))

(insn 85 84 86 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 189) 0)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 86 85 87 arch/arm/vfp/vfp.h:308 (set (reg:SI 191)
        (ashift:SI (subreg:SI (reg:DI 189) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 87 86 88 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 137 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 189) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 88 87 89 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 137 [ significand ]) 0)
        (ior:SI (reg:SI 191)
            (subreg:SI (reg/v:DI 137 [ significand ]) 0))) -1 (nil))

(insn 89 88 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 137 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 189) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5976 != 2047 & D.5976 != 0 != 0)

(insn 90 89 91 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfp.h:309 (set (reg:HI 193)
        (subreg:HI (reg:SI 194) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 92 91 93 arch/arm/vfp/vfp.h:309 (set (reg:SI 195)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5976 ]) 0))) -1 (nil))

(insn 93 92 94 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (sign_extend:SI (reg:HI 193))) -1 (nil))

(insn 94 93 95 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 195)
            (reg:SI 196))) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfp.h:309 (set (reg:SI 197)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfp.h:309 (set (reg:QI 192)
        (subreg:QI (reg:SI 197) 0)) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfp.h:309 (set (reg:SI 199)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5976 ]) 0))) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0x0]))) -1 (nil))

(insn 99 98 100 arch/arm/vfp/vfp.h:309 (set (reg:SI 200)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 100 99 101 arch/arm/vfp/vfp.h:309 (set (reg:QI 198)
        (subreg:QI (reg:SI 200) 0)) -1 (nil))

(insn 101 100 102 arch/arm/vfp/vfp.h:309 (set (reg:SI 201)
        (and:SI (subreg:SI (reg:QI 192) 0)
            (subreg:SI (reg:QI 198) 0))) -1 (nil))

(insn 102 101 103 arch/arm/vfp/vfp.h:309 (set (reg:QI 202)
        (subreg:QI (reg:SI 201) 0)) -1 (nil))

(insn 103 102 104 arch/arm/vfp/vfp.h:309 (set (reg:SI 203)
        (zero_extend:SI (reg:QI 202))) -1 (nil))

(insn 104 103 105 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 105 104 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; significand = significand | 4611686018427387904;

(insn 107 106 108 arch/arm/vfp/vfp.h:310 (set (reg:DI 204)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 108 107 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 137 [ significand ])
        (ior:DI (reg/v:DI 137 [ significand ])
            (reg:DI 204))) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 109 108 110 276 "" [0 uses])

(note 110 109 0 NOTE_INSN_BASIC_BLOCK)

;; vdm.significand = significand;

(insn 111 110 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 137 [ significand ])) -1 (nil))

;; if (D.5976 == 0)

(insn 112 111 113 arch/arm/vfp/vfpdouble.c:861 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5976 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 113 112 0 arch/arm/vfp/vfpdouble.c:861 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 10

;; if (significand != 0)

(insn 115 114 116 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (reg:SI 205)
        (subreg:SI (reg/v:DI 137 [ significand ]) 0)) -1 (nil))

(insn 116 115 117 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (reg:SI 205)
        (ior:SI (reg:SI 205)
            (subreg:SI (reg/v:DI 137 [ significand ]) 4))) -1 (nil))

(insn 117 116 118 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 205)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 118 117 0 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 11

;; vfp_double_normalise_denormal (&vdm);

(insn 120 119 121 arch/arm/vfp/vfpdouble.c:862 (set (reg:SI 206)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 121 120 122 arch/arm/vfp/vfpdouble.c:862 (set (reg:SI 0 r0)
        (reg:SI 206)) -1 (nil))

(call_insn 122 121 0 arch/arm/vfp/vfpdouble.c:862 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 12

;; 

(code_label 123 122 124 277 "" [0 uses])

(note 124 123 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_double_multiply (&vdp, &vdn, &vdm, fpscr);

(insn 125 124 126 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 207)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 208)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 127 126 128 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 209)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 128 127 129 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 0 r0)
        (reg:SI 207)) -1 (nil))

(insn 129 128 130 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 1 r1)
        (reg:SI 208)) -1 (nil))

(insn 130 129 131 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 2 r2)
        (reg:SI 209)) -1 (nil))

(insn 131 130 132 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 3 r3)
        (reg/v:SI 150 [ fpscr ])) -1 (nil))

(call_insn 132 131 133 arch/arm/vfp/vfpdouble.c:864 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply") [flags 0x3] <function_decl 0x10b08180 vfp_double_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 133 132 0 arch/arm/vfp/vfpdouble.c:864 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; if ((int) negate & 1 != 0)

(insn 134 133 135 arch/arm/vfp/vfpdouble.c:865 (set (reg:SI 210)
        (and:SI (reg/v:SI 151 [ negate ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 135 134 136 arch/arm/vfp/vfpdouble.c:865 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 210)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 136 135 0 arch/arm/vfp/vfpdouble.c:865 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; vdp.sign = [bit_xor_expr] vdp.sign ^ 32768;

(insn 138 137 139 arch/arm/vfp/vfpdouble.c:866 (set (reg:SI 212)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -30 [0xffffffffffffffe2])) [0 vdp.sign+0 S2 A16]))) -1 (nil))

(insn 139 138 140 arch/arm/vfp/vfpdouble.c:866 (set (reg:HI 211)
        (subreg:HI (reg:SI 212) 0)) -1 (nil))

(insn 140 139 141 arch/arm/vfp/vfpdouble.c:866 (set (reg:SI 214)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 141 140 142 arch/arm/vfp/vfpdouble.c:866 (set (reg:SI 213)
        (xor:SI (subreg:SI (reg:HI 211) 0)
            (reg:SI 214))) -1 (nil))

(insn 142 141 0 arch/arm/vfp/vfpdouble.c:866 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdp.sign+0 S2 A16])
        (subreg:HI (reg:SI 213) 0)) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 143 142 144 278 "" [0 uses])

(note 144 143 0 NOTE_INSN_BASIC_BLOCK)

;; D.4847 = vfp_get_double ((unsigned int) dd);

(insn 145 144 146 arch/arm/vfp/vfpdouble.c:868 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ dd ])) -1 (nil))

(call_insn 146 145 147 arch/arm/vfp/vfpdouble.c:868 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 147 146 0 arch/arm/vfp/vfpdouble.c:868 (set (reg:DI 143 [ D.4847 ])
        (reg:DI 0 r0)) -1 (nil))

;; D.5994 = (u16) ((D.4847 & 0x08000000000000000) >> 48);

(insn 148 147 149 arch/arm/vfp/vfp.h:304 (set (reg:DI 216)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 149 148 150 arch/arm/vfp/vfp.h:304 (set (reg:DI 215)
        (and:DI (reg:DI 143 [ D.4847 ])
            (reg:DI 216))) -1 (nil))

(insn 150 149 151 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 218) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 215) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 151 150 152 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 218) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 152 151 0 arch/arm/vfp/vfp.h:304 (set (reg:SI 133 [ D.5994 ])
        (zero_extend:SI (subreg:HI (reg:DI 218) 0))) -1 (nil))

;; vdn.sign = D.5994;

(insn 153 152 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdn.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 133 [ D.5994 ]) 0)) -1 (nil))

;; D.5991 = (s16) ((s64) D.4847 >> 52) & 2047;

(insn 154 153 155 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 220) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 155 154 156 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 220) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 156 155 157 arch/arm/vfp/vfp.h:305 (set (reg:SI 221)
        (zero_extend:SI (subreg:HI (reg:DI 220) 0))) -1 (nil))

(insn 157 156 158 arch/arm/vfp/vfp.h:305 (set (reg:SI 222)
        (ashift:SI (reg:SI 221)
            (const_int 21 [0x15]))) -1 (nil))

(insn 158 157 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.5991 ])
        (lshiftrt:SI (reg:SI 222)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 221)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdn.exponent = D.5991;

(insn 159 158 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5991 ]) 0)) -1 (nil))

;; significand = (D.4847 << 12) >> 2;

(insn 160 159 161 arch/arm/vfp/vfp.h:308 (set (reg:SI 225)
        (lshiftrt:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 161 160 162 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 224) 4)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 162 161 163 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 224) 4)
        (ior:SI (reg:SI 225)
            (subreg:SI (reg:DI 224) 4))) -1 (nil))

(insn 163 162 164 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 224) 0)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 164 163 165 arch/arm/vfp/vfp.h:308 (set (reg:SI 226)
        (ashift:SI (subreg:SI (reg:DI 224) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 165 164 166 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 224) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 166 165 167 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 226)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) -1 (nil))

(insn 167 166 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 224) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.5991 != 2047 & D.5991 != 0 != 0)

(insn 168 167 169 arch/arm/vfp/vfp.h:309 (set (reg:SI 229)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 169 168 170 arch/arm/vfp/vfp.h:309 (set (reg:HI 228)
        (subreg:HI (reg:SI 229) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 170 169 171 arch/arm/vfp/vfp.h:309 (set (reg:SI 230)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5991 ]) 0))) -1 (nil))

(insn 171 170 172 arch/arm/vfp/vfp.h:309 (set (reg:SI 231)
        (sign_extend:SI (reg:HI 228))) -1 (nil))

(insn 172 171 173 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 230)
            (reg:SI 231))) -1 (nil))

(insn 173 172 174 arch/arm/vfp/vfp.h:309 (set (reg:SI 232)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 174 173 175 arch/arm/vfp/vfp.h:309 (set (reg:QI 227)
        (subreg:QI (reg:SI 232) 0)) -1 (nil))

(insn 175 174 176 arch/arm/vfp/vfp.h:309 (set (reg:SI 234)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5991 ]) 0))) -1 (nil))

(insn 176 175 177 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 234)
            (const_int 0 [0x0]))) -1 (nil))

(insn 177 176 178 arch/arm/vfp/vfp.h:309 (set (reg:SI 235)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 178 177 179 arch/arm/vfp/vfp.h:309 (set (reg:QI 233)
        (subreg:QI (reg:SI 235) 0)) -1 (nil))

(insn 179 178 180 arch/arm/vfp/vfp.h:309 (set (reg:SI 236)
        (and:SI (subreg:SI (reg:QI 227) 0)
            (subreg:SI (reg:QI 233) 0))) -1 (nil))

(insn 180 179 181 arch/arm/vfp/vfp.h:309 (set (reg:QI 237)
        (subreg:QI (reg:SI 236) 0)) -1 (nil))

(insn 181 180 182 arch/arm/vfp/vfp.h:309 (set (reg:SI 238)
        (zero_extend:SI (reg:QI 237))) -1 (nil))

(insn 182 181 183 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 238)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 183 182 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 15

;; significand = significand | 4611686018427387904;

(insn 185 184 186 arch/arm/vfp/vfp.h:310 (set (reg:DI 239)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 186 185 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 239))) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 187 186 188 279 "" [0 uses])

(note 188 187 0 NOTE_INSN_BASIC_BLOCK)

;; vdn.significand = significand;

(insn 189 188 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 135 [ significand ])) -1 (nil))

;; if (negate & 2 != 0)

(insn 190 189 191 arch/arm/vfp/vfpdouble.c:869 (set (reg:SI 240)
        (and:SI (reg/v:SI 151 [ negate ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 191 190 192 arch/arm/vfp/vfpdouble.c:869 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 192 191 0 arch/arm/vfp/vfpdouble.c:869 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 17

;; vdn.sign = [bit_xor_expr] D.5994 ^ 32768;

(insn 194 193 195 arch/arm/vfp/vfpdouble.c:870 (set (reg:SI 242)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 195 194 196 arch/arm/vfp/vfpdouble.c:870 (set (reg:SI 241)
        (xor:SI (reg:SI 133 [ D.5994 ])
            (reg:SI 242))) -1 (nil))

(insn 196 195 0 arch/arm/vfp/vfpdouble.c:870 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:SI 241) 0)) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 197 196 198 280 "" [0 uses])

(note 198 197 0 NOTE_INSN_BASIC_BLOCK)

;; D.4854 = vfp_double_add (&vdd, &vdn, &vdp, fpscr);

(insn 199 198 200 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 243)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 200 199 201 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 244)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 201 200 202 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 245)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 202 201 203 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 0 r0)
        (reg:SI 243)) -1 (nil))

(insn 203 202 204 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 1 r1)
        (reg:SI 244)) -1 (nil))

(insn 204 203 205 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 2 r2)
        (reg:SI 245)) -1 (nil))

(insn 205 204 206 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 3 r3)
        (reg/v:SI 150 [ fpscr ])) -1 (nil))

(call_insn 206 205 207 arch/arm/vfp/vfpdouble.c:872 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_add") [flags 0x3] <function_decl 0x10b08080 vfp_double_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 207 206 0 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 142 [ D.4854 ])
        (reg:SI 0 r0)) -1 (nil))

;; D.4855 = vfp_double_normaliseround (dd, &vdd, fpscr, D.4854 | exceptions, func);

(insn 208 207 209 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 246)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 209 208 210 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 247)
        (ior:SI (reg:SI 142 [ D.4854 ])
            (reg/v:SI 140 [ exceptions ]))) -1 (nil))

(insn 210 209 211 arch/arm/vfp/vfpdouble.c:874 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/v/f:SI 152 [ func ])) -1 (nil))

(insn 211 210 212 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ dd ])) -1 (nil))

(insn 212 211 213 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 1 r1)
        (reg:SI 246)) -1 (nil))

(insn 213 212 214 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 2 r2)
        (reg/v:SI 150 [ fpscr ])) -1 (nil))

(insn 214 213 215 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 3 r3)
        (reg:SI 247)) -1 (nil))

(call_insn 215 214 216 arch/arm/vfp/vfpdouble.c:874 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 216 215 0 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 141 [ D.4855 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.4855;

(insn 217 216 218 arch/arm/vfp/vfpdouble.c:875 (set (reg:SI 146 [ <result> ])
        (reg:SI 141 [ D.4855 ])) -1 (nil))

(jump_insn 218 217 219 arch/arm/vfp/vfpdouble.c:875 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 219 218 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 9 3 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 147 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 148 [ dn ])
        (reg:SI 1 r1 [ dn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 149 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 150 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(insn 6 5 7 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v:SI 151 [ negate ])
        (mem/c/i:SI (reg/f:SI 128 virtual-incoming-args) [0 negate+0 S4 A32])) -1 (expr_list:REG_EQUIV (mem/c/i:SI (reg/f:SI 128 virtual-incoming-args) [0 negate+0 S4 A32])
        (nil)))

(insn 7 6 8 2 arch/arm/vfp/vfpdouble.c:852 (set (reg/v/f:SI 152 [ func ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 128 virtual-incoming-args)
                (const_int 4 [0x4])) [0 func+0 S4 A32])) -1 (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 128 virtual-incoming-args)
                (const_int 4 [0x4])) [0 func+0 S4 A32])
        (nil)))

(note 8 7 10 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 10 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:856 (set (reg:SI 0 r0)
        (reg/v:SI 148 [ dn ])) -1 (nil))

(call_insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:856 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:856 (set (reg:DI 145 [ D.4821 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 154)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 153)
        (and:DI (reg:DI 145 [ D.4821 ])
            (reg:DI 154))) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 156) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 153) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 156) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 156) 0)) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 158) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 158) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 159)
        (zero_extend:SI (subreg:HI (reg:DI 158) 0))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 160)
        (ashift:SI (reg:SI 159)
            (const_int 21 [0x15]))) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 138 [ D.5961 ])
        (lshiftrt:SI (reg:SI 160)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 159)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 138 [ D.5961 ]) 0)) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 163)
        (lshiftrt:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 162) 4)
        (ashift:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 162) 4)
        (ior:SI (reg:SI 163)
            (subreg:SI (reg:DI 162) 4))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 162) 0)
        (ashift:SI (subreg:SI (reg:DI 145 [ D.4821 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 164)
        (ashift:SI (subreg:SI (reg:DI 162) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 139 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 162) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 139 [ significand ]) 0)
        (ior:SI (reg:SI 164)
            (subreg:SI (reg/v:DI 139 [ significand ]) 0))) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 139 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 162) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 34 33 35 3 arch/arm/vfp/vfp.h:309 (set (reg:HI 166)
        (subreg:HI (reg:SI 167) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 35 34 36 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 168)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 138 [ D.5961 ]) 0))) -1 (nil))

(insn 36 35 37 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (sign_extend:SI (reg:HI 166))) -1 (nil))

(insn 37 36 38 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (reg:SI 169))) -1 (nil))

(insn 38 37 39 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 170)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 39 38 40 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 165)
        (subreg:QI (reg:SI 170) 0)) -1 (nil))

(insn 40 39 41 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 172)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 138 [ D.5961 ]) 0))) -1 (nil))

(insn 41 40 42 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (const_int 0 [0x0]))) -1 (nil))

(insn 42 41 43 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 173)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 43 42 44 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 171)
        (subreg:QI (reg:SI 173) 0)) -1 (nil))

(insn 44 43 45 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 174)
        (and:SI (subreg:SI (reg:QI 165) 0)
            (subreg:SI (reg:QI 171) 0))) -1 (nil))

(insn 45 44 46 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 175)
        (subreg:QI (reg:SI 174) 0)) -1 (nil))

(insn 46 45 47 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 176)
        (zero_extend:SI (reg:QI 175))) -1 (nil))

(insn 47 46 48 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 48 47 49 3 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 49 48 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 177)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 51 50 52 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 139 [ significand ])
        (ior:DI (reg/v:DI 139 [ significand ])
            (reg:DI 177))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 52 51 53 5 274 "" [1 uses])

(note 53 52 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 139 [ significand ])) -1 (nil))

(insn 55 54 56 5 arch/arm/vfp/vfpdouble.c:857 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.5961 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 56 55 57 5 arch/arm/vfp/vfpdouble.c:857 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 6 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (reg:SI 178)
        (subreg:SI (reg/v:DI 139 [ significand ]) 0)) -1 (nil))

(insn 59 58 60 6 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg/v:DI 139 [ significand ]) 4))) -1 (nil))

(insn 60 59 61 6 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 61 60 62 6 arch/arm/vfp/vfpdouble.c:857 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 66)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 62 61 63 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 7 arch/arm/vfp/vfpdouble.c:858 (set (reg:SI 179)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 64 63 65 7 arch/arm/vfp/vfpdouble.c:858 (set (reg:SI 0 r0)
        (reg:SI 179)) -1 (nil))

(call_insn 65 64 66 7 arch/arm/vfp/vfpdouble.c:858 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7) -> 8
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 66 65 67 8 275 "" [2 uses])

(note 67 66 68 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 69 8 arch/arm/vfp/vfpdouble.c:860 (set (reg:SI 0 r0)
        (reg/v:SI 149 [ dm ])) -1 (nil))

(call_insn 69 68 70 8 arch/arm/vfp/vfpdouble.c:860 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 70 69 71 8 arch/arm/vfp/vfpdouble.c:860 (set (reg:DI 144 [ D.4830 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 181)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 180)
        (and:DI (reg:DI 144 [ D.4830 ])
            (reg:DI 181))) -1 (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 183) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 180) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 183) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 75 74 76 8 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -62 [0xffffffffffffffc2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 183) 0)) -1 (nil))

(insn 76 75 77 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 185) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 77 76 78 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 185) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 78 77 79 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 186)
        (zero_extend:SI (subreg:HI (reg:DI 185) 0))) -1 (nil))

(insn 79 78 80 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 187)
        (ashift:SI (reg:SI 186)
            (const_int 21 [0x15]))) -1 (nil))

(insn 80 79 81 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 136 [ D.5976 ])
        (lshiftrt:SI (reg:SI 187)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 186)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 81 80 82 8 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -64 [0xffffffffffffffc0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 136 [ D.5976 ]) 0)) -1 (nil))

(insn 82 81 83 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 190)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 83 82 84 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 189) 4)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 84 83 85 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 189) 4)
        (ior:SI (reg:SI 190)
            (subreg:SI (reg:DI 189) 4))) -1 (nil))

(insn 85 84 86 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 189) 0)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4830 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 86 85 87 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 191)
        (ashift:SI (subreg:SI (reg:DI 189) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 87 86 88 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 137 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 189) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 88 87 89 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 137 [ significand ]) 0)
        (ior:SI (reg:SI 191)
            (subreg:SI (reg/v:DI 137 [ significand ]) 0))) -1 (nil))

(insn 89 88 90 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 137 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 189) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 90 89 91 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 91 90 92 8 arch/arm/vfp/vfp.h:309 (set (reg:HI 193)
        (subreg:HI (reg:SI 194) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 92 91 93 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 195)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5976 ]) 0))) -1 (nil))

(insn 93 92 94 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (sign_extend:SI (reg:HI 193))) -1 (nil))

(insn 94 93 95 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 195)
            (reg:SI 196))) -1 (nil))

(insn 95 94 96 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 197)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 96 95 97 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 192)
        (subreg:QI (reg:SI 197) 0)) -1 (nil))

(insn 97 96 98 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 199)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 136 [ D.5976 ]) 0))) -1 (nil))

(insn 98 97 99 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 199)
            (const_int 0 [0x0]))) -1 (nil))

(insn 99 98 100 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 200)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 100 99 101 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 198)
        (subreg:QI (reg:SI 200) 0)) -1 (nil))

(insn 101 100 102 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 201)
        (and:SI (subreg:SI (reg:QI 192) 0)
            (subreg:SI (reg:QI 198) 0))) -1 (nil))

(insn 102 101 103 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 202)
        (subreg:QI (reg:SI 201) 0)) -1 (nil))

(insn 103 102 104 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 203)
        (zero_extend:SI (reg:QI 202))) -1 (nil))

(insn 104 103 105 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 105 104 106 8 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 106 105 107 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 9 arch/arm/vfp/vfp.h:310 (set (reg:DI 204)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 108 107 109 9 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 137 [ significand ])
        (ior:DI (reg/v:DI 137 [ significand ])
            (reg:DI 204))) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 109 108 110 10 276 "" [1 uses])

(note 110 109 111 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 10 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -56 [0xffffffffffffffc8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 137 [ significand ])) -1 (nil))

(insn 112 111 113 10 arch/arm/vfp/vfpdouble.c:861 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.5976 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 113 112 114 10 arch/arm/vfp/vfpdouble.c:861 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 114 113 115 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 11 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (reg:SI 205)
        (subreg:SI (reg/v:DI 137 [ significand ]) 0)) -1 (nil))

(insn 116 115 117 11 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (reg:SI 205)
        (ior:SI (reg:SI 205)
            (subreg:SI (reg/v:DI 137 [ significand ]) 4))) -1 (nil))

(insn 117 116 118 11 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 205)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 118 117 119 11 arch/arm/vfp/vfpdouble.c:861 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [29.0%]  (fallthru)
;; Succ edge  13 [71.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [29.0%]  (fallthru)
(note 119 118 120 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 12 arch/arm/vfp/vfpdouble.c:862 (set (reg:SI 206)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 121 120 122 12 arch/arm/vfp/vfpdouble.c:862 (set (reg:SI 0 r0)
        (reg:SI 206)) -1 (nil))

(call_insn 122 121 123 12 arch/arm/vfp/vfpdouble.c:862 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [50.0%] 
;; Pred edge  11 [71.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 123 122 124 13 277 "" [2 uses])

(note 124 123 125 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 207)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 126 125 127 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 208)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 127 126 128 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 209)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -64 [0xffffffffffffffc0]))) -1 (nil))

(insn 128 127 129 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 0 r0)
        (reg:SI 207)) -1 (nil))

(insn 129 128 130 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 1 r1)
        (reg:SI 208)) -1 (nil))

(insn 130 129 131 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 2 r2)
        (reg:SI 209)) -1 (nil))

(insn 131 130 132 13 arch/arm/vfp/vfpdouble.c:864 (set (reg:SI 3 r3)
        (reg/v:SI 150 [ fpscr ])) -1 (nil))

(call_insn 132 131 133 13 arch/arm/vfp/vfpdouble.c:864 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply") [flags 0x3] <function_decl 0x10b08180 vfp_double_multiply>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 133 132 134 13 arch/arm/vfp/vfpdouble.c:864 (set (reg/v:SI 140 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(insn 134 133 135 13 arch/arm/vfp/vfpdouble.c:865 (set (reg:SI 210)
        (and:SI (reg/v:SI 151 [ negate ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 135 134 136 13 arch/arm/vfp/vfpdouble.c:865 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 210)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 136 135 137 13 arch/arm/vfp/vfpdouble.c:865 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 143)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 14 15)

;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 137 136 138 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 14 arch/arm/vfp/vfpdouble.c:866 (set (reg:SI 212)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -30 [0xffffffffffffffe2])) [0 vdp.sign+0 S2 A16]))) -1 (nil))

(insn 139 138 140 14 arch/arm/vfp/vfpdouble.c:866 (set (reg:HI 211)
        (subreg:HI (reg:SI 212) 0)) -1 (nil))

(insn 140 139 141 14 arch/arm/vfp/vfpdouble.c:866 (set (reg:SI 214)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 141 140 142 14 arch/arm/vfp/vfpdouble.c:866 (set (reg:SI 213)
        (xor:SI (subreg:SI (reg:HI 211) 0)
            (reg:SI 214))) -1 (nil))

(insn 142 141 143 14 arch/arm/vfp/vfpdouble.c:866 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdp.sign+0 S2 A16])
        (subreg:HI (reg:SI 213) 0)) -1 (nil))
;; End of basic block 14 -> ( 15)

;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 13 14) -> 15
;; Pred edge  13 [50.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 143 142 144 15 278 "" [1 uses])

(note 144 143 145 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 145 144 146 15 arch/arm/vfp/vfpdouble.c:868 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ dd ])) -1 (nil))

(call_insn 146 145 147 15 arch/arm/vfp/vfpdouble.c:868 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 147 146 148 15 arch/arm/vfp/vfpdouble.c:868 (set (reg:DI 143 [ D.4847 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 148 147 149 15 arch/arm/vfp/vfp.h:304 (set (reg:DI 216)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 149 148 150 15 arch/arm/vfp/vfp.h:304 (set (reg:DI 215)
        (and:DI (reg:DI 143 [ D.4847 ])
            (reg:DI 216))) -1 (nil))

(insn 150 149 151 15 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 218) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 215) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 151 150 152 15 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 218) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 152 151 153 15 arch/arm/vfp/vfp.h:304 (set (reg:SI 133 [ D.5994 ])
        (zero_extend:SI (subreg:HI (reg:DI 218) 0))) -1 (nil))

(insn 153 152 154 15 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdn.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 133 [ D.5994 ]) 0)) -1 (nil))

(insn 154 153 155 15 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 220) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 155 154 156 15 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 220) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 156 155 157 15 arch/arm/vfp/vfp.h:305 (set (reg:SI 221)
        (zero_extend:SI (subreg:HI (reg:DI 220) 0))) -1 (nil))

(insn 157 156 158 15 arch/arm/vfp/vfp.h:305 (set (reg:SI 222)
        (ashift:SI (reg:SI 221)
            (const_int 21 [0x15]))) -1 (nil))

(insn 158 157 159 15 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.5991 ])
        (lshiftrt:SI (reg:SI 222)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 221)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 159 158 160 15 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.5991 ]) 0)) -1 (nil))

(insn 160 159 161 15 arch/arm/vfp/vfp.h:308 (set (reg:SI 225)
        (lshiftrt:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 161 160 162 15 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 224) 4)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 162 161 163 15 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 224) 4)
        (ior:SI (reg:SI 225)
            (subreg:SI (reg:DI 224) 4))) -1 (nil))

(insn 163 162 164 15 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 224) 0)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4847 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 164 163 165 15 arch/arm/vfp/vfp.h:308 (set (reg:SI 226)
        (ashift:SI (subreg:SI (reg:DI 224) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 165 164 166 15 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 224) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 166 165 167 15 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 226)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) -1 (nil))

(insn 167 166 168 15 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 224) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 168 167 169 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 229)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 169 168 170 15 arch/arm/vfp/vfp.h:309 (set (reg:HI 228)
        (subreg:HI (reg:SI 229) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 170 169 171 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 230)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5991 ]) 0))) -1 (nil))

(insn 171 170 172 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 231)
        (sign_extend:SI (reg:HI 228))) -1 (nil))

(insn 172 171 173 15 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 230)
            (reg:SI 231))) -1 (nil))

(insn 173 172 174 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 232)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 174 173 175 15 arch/arm/vfp/vfp.h:309 (set (reg:QI 227)
        (subreg:QI (reg:SI 232) 0)) -1 (nil))

(insn 175 174 176 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 234)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.5991 ]) 0))) -1 (nil))

(insn 176 175 177 15 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 234)
            (const_int 0 [0x0]))) -1 (nil))

(insn 177 176 178 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 235)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 178 177 179 15 arch/arm/vfp/vfp.h:309 (set (reg:QI 233)
        (subreg:QI (reg:SI 235) 0)) -1 (nil))

(insn 179 178 180 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 236)
        (and:SI (subreg:SI (reg:QI 227) 0)
            (subreg:SI (reg:QI 233) 0))) -1 (nil))

(insn 180 179 181 15 arch/arm/vfp/vfp.h:309 (set (reg:QI 237)
        (subreg:QI (reg:SI 236) 0)) -1 (nil))

(insn 181 180 182 15 arch/arm/vfp/vfp.h:309 (set (reg:SI 238)
        (zero_extend:SI (reg:QI 237))) -1 (nil))

(insn 182 181 183 15 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 238)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 183 182 184 15 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 187)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 15 -> ( 16 17)

;; Succ edge  16 [50.0%]  (fallthru)
;; Succ edge  17 [50.0%] 

;; Start of basic block ( 15) -> 16
;; Pred edge  15 [50.0%]  (fallthru)
(note 184 183 185 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 186 16 arch/arm/vfp/vfp.h:310 (set (reg:DI 239)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 186 185 187 16 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 239))) -1 (nil))
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; Pred edge  15 [50.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 187 186 188 17 279 "" [1 uses])

(note 188 187 189 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 189 188 190 17 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 135 [ significand ])) -1 (nil))

(insn 190 189 191 17 arch/arm/vfp/vfpdouble.c:869 (set (reg:SI 240)
        (and:SI (reg/v:SI 151 [ negate ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 191 190 192 17 arch/arm/vfp/vfpdouble.c:869 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 192 191 193 17 arch/arm/vfp/vfpdouble.c:869 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 197)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [61.0%]  (fallthru)
;; Succ edge  19 [39.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [61.0%]  (fallthru)
(note 193 192 194 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 194 193 195 18 arch/arm/vfp/vfpdouble.c:870 (set (reg:SI 242)
        (const_int -32768 [0xffffffffffff8000])) -1 (nil))

(insn 195 194 196 18 arch/arm/vfp/vfpdouble.c:870 (set (reg:SI 241)
        (xor:SI (reg:SI 133 [ D.5994 ])
            (reg:SI 242))) -1 (nil))

(insn 196 195 197 18 arch/arm/vfp/vfpdouble.c:870 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:SI 241) 0)) -1 (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [39.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 197 196 198 19 280 "" [1 uses])

(note 198 197 199 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 199 198 200 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 243)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 200 199 201 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 244)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 201 200 202 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 245)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 202 201 203 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 0 r0)
        (reg:SI 243)) -1 (nil))

(insn 203 202 204 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 1 r1)
        (reg:SI 244)) -1 (nil))

(insn 204 203 205 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 2 r2)
        (reg:SI 245)) -1 (nil))

(insn 205 204 206 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 3 r3)
        (reg/v:SI 150 [ fpscr ])) -1 (nil))

(call_insn 206 205 207 19 arch/arm/vfp/vfpdouble.c:872 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_add") [flags 0x3] <function_decl 0x10b08080 vfp_double_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 207 206 208 19 arch/arm/vfp/vfpdouble.c:872 (set (reg:SI 142 [ D.4854 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 208 207 209 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 246)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 209 208 210 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 247)
        (ior:SI (reg:SI 142 [ D.4854 ])
            (reg/v:SI 140 [ exceptions ]))) -1 (nil))

(insn 210 209 211 19 arch/arm/vfp/vfpdouble.c:874 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/v/f:SI 152 [ func ])) -1 (nil))

(insn 211 210 212 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ dd ])) -1 (nil))

(insn 212 211 213 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 1 r1)
        (reg:SI 246)) -1 (nil))

(insn 213 212 214 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 2 r2)
        (reg/v:SI 150 [ fpscr ])) -1 (nil))

(insn 214 213 215 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 3 r3)
        (reg:SI 247)) -1 (nil))

(call_insn 215 214 216 19 arch/arm/vfp/vfpdouble.c:874 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 216 215 217 19 arch/arm/vfp/vfpdouble.c:874 (set (reg:SI 141 [ D.4855 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 217 216 218 19 arch/arm/vfp/vfpdouble.c:875 (set (reg:SI 146 [ <result> ])
        (reg:SI 141 [ D.4855 ])) -1 (nil))

(jump_insn 218 217 219 19 arch/arm/vfp/vfpdouble.c:875 (set (pc)
        (label_ref 220)) -1 (nil))
;; End of basic block 19 -> ( 21)

;; Succ edge  21 [100.0%] 

(barrier 219 218 228)

;; Start of basic block () -> 20
(note 228 219 222 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 222 228 223 20 arch/arm/vfp/vfpdouble.c:875 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 223 222 224 20 arch/arm/vfp/vfpdouble.c:875 (clobber (reg:SI 146 [ <result> ])) -1 (nil))

(jump_insn 224 223 225 20 arch/arm/vfp/vfpdouble.c:875 (set (pc)
        (label_ref 226)) -1 (nil))
;; End of basic block 20 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 225 224 220)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [100.0%] 
(code_label 220 225 229 21 273 "" [1 uses])

(note 229 220 221 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 221 229 226 21 arch/arm/vfp/vfpdouble.c:875 (set (reg/i:SI 0 r0)
        (reg:SI 146 [ <result> ])) -1 (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 22
;; Pred edge  20 [100.0%] 
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 226 221 230 22 281 "" [1 uses])

(note 230 226 227 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 227 230 0 22 arch/arm/vfp/vfpdouble.c:875 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 22 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fnmsc (vfp_double_fnmsc)[0:178]


;; Generating RTL for gimple basic block 2

;; D.4887 = vfp_double_multiply_accumulate (dd, dn, dm, fpscr, 3, &"fnmsc"[0]); [tail call]

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 139)
        (const_int 3 [0x3])) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpdouble.c:910 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpdouble.c:910 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10e32ea0>)) -1 (nil))

(insn 12 11 13 arch/arm/vfp/vfpdouble.c:910 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ dn ])) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 arch/arm/vfp/vfpdouble.c:910 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 0 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 133 [ D.4887 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.4887;

(insn 19 18 20 arch/arm/vfp/vfpdouble.c:911 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4887 ])) -1 (nil))

(jump_insn 20 19 21 arch/arm/vfp/vfpdouble.c:911 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 21 20 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:909 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:909 (set (reg/v:SI 136 [ dn ])
        (reg:SI 1 r1 [ dn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:909 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:909 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 139)
        (const_int 3 [0x3])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:910 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:910 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x10e32ea0>)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:910 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ dn ])) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 3 arch/arm/vfp/vfpdouble.c:910 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 19 3 arch/arm/vfp/vfpdouble.c:910 (set (reg:SI 133 [ D.4887 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfpdouble.c:911 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4887 ])) -1 (nil))

(jump_insn 20 19 21 3 arch/arm/vfp/vfpdouble.c:911 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 21 20 30)

;; Start of basic block () -> 4
(note 30 21 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 30 25 4 arch/arm/vfp/vfpdouble.c:911 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 25 24 26 4 arch/arm/vfp/vfpdouble.c:911 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 26 25 27 4 arch/arm/vfp/vfpdouble.c:911 (set (pc)
        (label_ref 28)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 27 26 22)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 22 27 31 5 284 "" [1 uses])

(note 31 22 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 31 28 5 arch/arm/vfp/vfpdouble.c:911 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 28 23 32 6 285 "" [1 uses])

(note 32 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 32 0 6 arch/arm/vfp/vfpdouble.c:911 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fnmac (vfp_double_fnmac)[0:176]


;; Generating RTL for gimple basic block 2

;; D.4871 = vfp_double_multiply_accumulate (dd, dn, dm, fpscr, 1, &"fnmac"[0]); [tail call]

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 139)
        (const_int 1 [0x1])) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpdouble.c:894 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpdouble.c:894 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10e374a0>)) -1 (nil))

(insn 12 11 13 arch/arm/vfp/vfpdouble.c:894 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ dn ])) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 arch/arm/vfp/vfpdouble.c:894 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 0 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 133 [ D.4871 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.4871;

(insn 19 18 20 arch/arm/vfp/vfpdouble.c:895 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4871 ])) -1 (nil))

(jump_insn 20 19 21 arch/arm/vfp/vfpdouble.c:895 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 21 20 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:893 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:893 (set (reg/v:SI 136 [ dn ])
        (reg:SI 1 r1 [ dn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:893 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:893 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 139)
        (const_int 1 [0x1])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:894 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:894 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x10e374a0>)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:894 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ dn ])) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 3 arch/arm/vfp/vfpdouble.c:894 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 19 3 arch/arm/vfp/vfpdouble.c:894 (set (reg:SI 133 [ D.4871 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfpdouble.c:895 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4871 ])) -1 (nil))

(jump_insn 20 19 21 3 arch/arm/vfp/vfpdouble.c:895 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 21 20 30)

;; Start of basic block () -> 4
(note 30 21 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 30 25 4 arch/arm/vfp/vfpdouble.c:895 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 25 24 26 4 arch/arm/vfp/vfpdouble.c:895 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 26 25 27 4 arch/arm/vfp/vfpdouble.c:895 (set (pc)
        (label_ref 28)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 27 26 22)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 22 27 31 5 288 "" [1 uses])

(note 31 22 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 31 28 5 arch/arm/vfp/vfpdouble.c:895 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 28 23 32 6 289 "" [1 uses])

(note 32 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 32 0 6 arch/arm/vfp/vfpdouble.c:895 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fmsc (vfp_double_fmsc)[0:177]


;; Generating RTL for gimple basic block 2

;; D.4879 = vfp_double_multiply_accumulate (dd, dn, dm, fpscr, 2, &"fmsc"[0]); [tail call]

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 139)
        (const_int 2 [0x2])) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpdouble.c:902 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpdouble.c:902 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x10e37f00>)) -1 (nil))

(insn 12 11 13 arch/arm/vfp/vfpdouble.c:902 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ dn ])) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 arch/arm/vfp/vfpdouble.c:902 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 0 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 133 [ D.4879 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.4879;

(insn 19 18 20 arch/arm/vfp/vfpdouble.c:903 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4879 ])) -1 (nil))

(jump_insn 20 19 21 arch/arm/vfp/vfpdouble.c:903 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 21 20 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:901 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:901 (set (reg/v:SI 136 [ dn ])
        (reg:SI 1 r1 [ dn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:901 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:901 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 139)
        (const_int 2 [0x2])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:902 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:902 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x10e37f00>)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:902 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ dn ])) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 3 arch/arm/vfp/vfpdouble.c:902 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 19 3 arch/arm/vfp/vfpdouble.c:902 (set (reg:SI 133 [ D.4879 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfpdouble.c:903 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4879 ])) -1 (nil))

(jump_insn 20 19 21 3 arch/arm/vfp/vfpdouble.c:903 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 21 20 30)

;; Start of basic block () -> 4
(note 30 21 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 30 25 4 arch/arm/vfp/vfpdouble.c:903 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 25 24 26 4 arch/arm/vfp/vfpdouble.c:903 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 26 25 27 4 arch/arm/vfp/vfpdouble.c:903 (set (pc)
        (label_ref 28)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 27 26 22)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 22 27 31 5 292 "" [1 uses])

(note 31 22 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 31 28 5 arch/arm/vfp/vfpdouble.c:903 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 28 23 32 6 293 "" [1 uses])

(note 32 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 32 0 6 arch/arm/vfp/vfpdouble.c:903 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fmac (vfp_double_fmac)[0:175]


;; Generating RTL for gimple basic block 2

;; D.4863 = vfp_double_multiply_accumulate (dd, dn, dm, fpscr, 0, &"fmac"[0]); [tail call]

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 139)
        (const_int 0 [0x0])) -1 (nil))

(insn 10 9 11 arch/arm/vfp/vfpdouble.c:886 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 arch/arm/vfp/vfpdouble.c:886 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x10e3d4e0>)) -1 (nil))

(insn 12 11 13 arch/arm/vfp/vfpdouble.c:886 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ dn ])) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 arch/arm/vfp/vfpdouble.c:886 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 0 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 133 [ D.4863 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.4863;

(insn 19 18 20 arch/arm/vfp/vfpdouble.c:887 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4863 ])) -1 (nil))

(jump_insn 20 19 21 arch/arm/vfp/vfpdouble.c:887 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 21 20 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:885 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:885 (set (reg/v:SI 136 [ dn ])
        (reg:SI 1 r1 [ dn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:885 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:885 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 139)
        (const_int 0 [0x0])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:886 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 139)) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:886 (set (reg/f:SI 140)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x10e3d4e0>)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:886 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ dn ])) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 3 r3)
        (reg/v:SI 138 [ fpscr ])) -1 (nil))

(call_insn 17 16 18 3 arch/arm/vfp/vfpdouble.c:886 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_multiply_accumulate") [flags 0x3] <function_decl 0x10b08280 vfp_double_multiply_accumulate>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 18 17 19 3 arch/arm/vfp/vfpdouble.c:886 (set (reg:SI 133 [ D.4863 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfpdouble.c:887 (set (reg:SI 134 [ <result> ])
        (reg:SI 133 [ D.4863 ])) -1 (nil))

(jump_insn 20 19 21 3 arch/arm/vfp/vfpdouble.c:887 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 21 20 30)

;; Start of basic block () -> 4
(note 30 21 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 30 25 4 arch/arm/vfp/vfpdouble.c:887 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 25 24 26 4 arch/arm/vfp/vfpdouble.c:887 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 26 25 27 4 arch/arm/vfp/vfpdouble.c:887 (set (pc)
        (label_ref 28)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 27 26 22)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 22 27 31 5 296 "" [1 uses])

(note 31 22 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 31 28 5 arch/arm/vfp/vfpdouble.c:887 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 28 23 32 6 297 "" [1 uses])

(note 32 28 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 32 0 6 arch/arm/vfp/vfpdouble.c:887 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fadd (vfp_double_fadd)[0:181]

Partition 0: size 16 align 8
	vdd, offset 0
Partition 1: size 16 align 8
	vdn, offset 0
Partition 2: size 16 align 8
	vdm, offset 0

;; Generating RTL for gimple basic block 2

;; D.4964 = vfp_get_double ((unsigned int) dn);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:963 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:963 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:963 (set (reg:DI 140 [ D.4964 ])
        (reg:DI 0 r0)) -1 (nil))

;; vdn.sign = (u16) (u16) ((D.4964 & 0x08000000000000000) >> 48);

(insn 12 11 13 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4964 ])
            (reg:DI 147))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 149) 0)) -1 (nil))

;; D.6006 = (s16) ((s64) D.4964 >> 52) & 2047;

(insn 17 16 18 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (nil))

(insn 21 20 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.6006 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdn.exponent = D.6006;

(insn 22 21 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.6006 ]) 0)) -1 (nil))

;; significand = (D.4964 << 12) >> 2;

(insn 23 22 24 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) -1 (nil))

(insn 30 29 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.6006 != 2047 & D.6006 != 0 != 0)

(insn 31 30 32 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.6006 ]) 0))) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 37 36 38 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 38 37 39 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.6006 ]) 0))) -1 (nil))

(insn 39 38 40 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(insn 40 39 41 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 42 41 43 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 4611686018427387904;

(insn 48 47 49 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 49 48 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 50 49 51 301 "" [0 uses])

(note 51 50 0 NOTE_INSN_BASIC_BLOCK)

;; vdn.significand = significand;

(insn 52 51 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) -1 (nil))

;; if (D.6006 == 0)

(insn 53 52 54 arch/arm/vfp/vfpdouble.c:964 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.6006 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 0 arch/arm/vfp/vfpdouble.c:964 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand != 0)

(insn 56 55 57 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (reg:SI 171)
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (reg:SI 171)
        (ior:SI (reg:SI 171)
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) -1 (nil))

(insn 58 57 59 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 59 58 0 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 6

;; vfp_double_normalise_denormal (&vdn);

(insn 61 60 62 arch/arm/vfp/vfpdouble.c:965 (set (reg:SI 172)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfpdouble.c:965 (set (reg:SI 0 r0)
        (reg:SI 172)) -1 (nil))

(call_insn 63 62 0 arch/arm/vfp/vfpdouble.c:965 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 7

;; 

(code_label 64 63 65 302 "" [0 uses])

(note 65 64 0 NOTE_INSN_BASIC_BLOCK)

;; D.4973 = vfp_get_double ((unsigned int) dm);

(insn 66 65 67 arch/arm/vfp/vfpdouble.c:967 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) -1 (nil))

(call_insn 67 66 68 arch/arm/vfp/vfpdouble.c:967 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 0 arch/arm/vfp/vfpdouble.c:967 (set (reg:DI 139 [ D.4973 ])
        (reg:DI 0 r0)) -1 (nil))

;; vdm.sign = (u16) (u16) ((D.4973 & 0x08000000000000000) >> 48);

(insn 69 68 70 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 70 69 71 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.4973 ])
            (reg:DI 174))) -1 (nil))

(insn 71 70 72 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 73 72 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 176) 0)) -1 (nil))

;; D.6021 = (s16) ((s64) D.4973 >> 52) & 2047;

(insn 74 73 75 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 75 74 76 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 76 75 77 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:DI 178) 0))) -1 (nil))

(insn 77 76 78 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) -1 (nil))

(insn 78 77 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.6021 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 179)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdm.exponent = D.6021;

(insn 79 78 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.6021 ]) 0)) -1 (nil))

;; significand = (D.4973 << 12) >> 2;

(insn 80 79 81 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 81 80 82 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 82 81 83 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ior:SI (reg:SI 183)
            (subreg:SI (reg:DI 182) 4))) -1 (nil))

(insn 83 82 84 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 84 83 85 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (subreg:SI (reg:DI 182) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 85 84 86 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 86 85 87 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) -1 (nil))

(insn 87 86 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.6021 != 2047 & D.6021 != 0 != 0)

(insn 88 87 89 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 89 88 90 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 90 89 91 arch/arm/vfp/vfp.h:309 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.6021 ]) 0))) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) -1 (nil))

(insn 93 92 94 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 94 93 95 arch/arm/vfp/vfp.h:309 (set (reg:QI 185)
        (subreg:QI (reg:SI 190) 0)) -1 (nil))

(insn 95 94 96 arch/arm/vfp/vfp.h:309 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.6021 ]) 0))) -1 (nil))

(insn 96 95 97 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfp.h:309 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) -1 (nil))

(insn 99 98 100 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (subreg:SI (reg:QI 185) 0)
            (subreg:SI (reg:QI 191) 0))) -1 (nil))

(insn 100 99 101 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) -1 (nil))

(insn 101 100 102 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) -1 (nil))

(insn 102 101 103 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; significand = significand | 4611686018427387904;

(insn 105 104 106 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 106 105 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 107 106 108 303 "" [0 uses])

(note 108 107 0 NOTE_INSN_BASIC_BLOCK)

;; vdm.significand = significand;

(insn 109 108 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) -1 (nil))

;; if (D.6021 == 0)

(insn 110 109 111 arch/arm/vfp/vfpdouble.c:968 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6021 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 111 110 0 arch/arm/vfp/vfpdouble.c:968 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 10

;; if (significand != 0)

(insn 113 112 114 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (reg:SI 198)
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) -1 (nil))

(insn 114 113 115 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (reg:SI 198)
        (ior:SI (reg:SI 198)
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) -1 (nil))

(insn 115 114 116 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 116 115 0 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 11

;; vfp_double_normalise_denormal (&vdm);

(insn 118 117 119 arch/arm/vfp/vfpdouble.c:969 (set (reg:SI 199)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 119 118 120 arch/arm/vfp/vfpdouble.c:969 (set (reg:SI 0 r0)
        (reg:SI 199)) -1 (nil))

(call_insn 120 119 0 arch/arm/vfp/vfpdouble.c:969 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 12

;; 

(code_label 121 120 122 304 "" [0 uses])

(note 122 121 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = vfp_double_add (&vdd, &vdn, &vdm, fpscr);

(insn 123 122 124 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 200)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 124 123 125 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 201)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 125 124 126 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 202)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 0 r0)
        (reg:SI 200)) -1 (nil))

(insn 127 126 128 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 1 r1)
        (reg:SI 201)) -1 (nil))

(insn 128 127 129 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 2 r2)
        (reg:SI 202)) -1 (nil))

(insn 129 128 130 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(call_insn 130 129 131 arch/arm/vfp/vfpdouble.c:971 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_add") [flags 0x3] <function_decl 0x10b08080 vfp_double_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 130 0 arch/arm/vfp/vfpdouble.c:971 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; D.4982 = vfp_double_normaliseround (dd, &vdd, fpscr, exceptions, &"fadd"[0]);

(insn 132 131 133 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 203)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 133 132 134 arch/arm/vfp/vfpdouble.c:973 (set (reg/f:SI 204)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x10e47b20>)) -1 (nil))

(insn 134 133 135 arch/arm/vfp/vfpdouble.c:973 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 204)) -1 (nil))

(insn 135 134 136 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) -1 (nil))

(insn 136 135 137 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 1 r1)
        (reg:SI 203)) -1 (nil))

(insn 137 136 138 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(insn 138 137 139 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) -1 (nil))

(call_insn 139 138 140 arch/arm/vfp/vfpdouble.c:973 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 140 139 0 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 138 [ D.4982 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.4982;

(insn 141 140 142 arch/arm/vfp/vfpdouble.c:974 (set (reg:SI 141 [ <result> ])
        (reg:SI 138 [ D.4982 ])) -1 (nil))

(jump_insn 142 141 143 arch/arm/vfp/vfpdouble.c:974 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 143 142 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:959 (set (reg/v:SI 142 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:959 (set (reg/v:SI 143 [ dn ])
        (reg:SI 1 r1 [ dn ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:959 (set (reg/v:SI 144 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:959 (set (reg/v:SI 145 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:963 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dn ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:963 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:963 (set (reg:DI 140 [ D.4964 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 147)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (and:DI (reg:DI 140 [ D.4964 ])
            (reg:DI 147))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 146) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 149) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdn.sign+0 S2 A16])
        (subreg:HI (reg:DI 149) 0)) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 135 [ D.6006 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vdn.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 135 [ D.6006 ]) 0)) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 140 [ D.4964 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 136 [ significand ]) 0))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 136 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.6006 ]) 0))) -1 (nil))

(insn 34 33 35 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) -1 (nil))

(insn 35 34 36 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) -1 (nil))

(insn 36 35 37 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 37 36 38 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 38 37 39 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 135 [ D.6006 ]) 0))) -1 (nil))

(insn 39 38 40 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(insn 40 39 41 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 42 41 43 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) -1 (nil))

(insn 43 42 44 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 44 43 45 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) -1 (nil))

(insn 45 44 46 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 47 3 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 136 [ significand ])
        (ior:DI (reg/v:DI 136 [ significand ])
            (reg:DI 170))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 50 49 51 5 301 "" [1 uses])

(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdn.significand+0 S8 A64])
        (reg/v:DI 136 [ significand ])) -1 (nil))

(insn 53 52 54 5 arch/arm/vfp/vfpdouble.c:964 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.6006 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 54 53 55 5 arch/arm/vfp/vfpdouble.c:964 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 6 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (reg:SI 171)
        (subreg:SI (reg/v:DI 136 [ significand ]) 0)) -1 (nil))

(insn 57 56 58 6 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (reg:SI 171)
        (ior:SI (reg:SI 171)
            (subreg:SI (reg/v:DI 136 [ significand ]) 4))) -1 (nil))

(insn 58 57 59 6 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 59 58 60 6 arch/arm/vfp/vfpdouble.c:964 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 7 arch/arm/vfp/vfpdouble.c:965 (set (reg:SI 172)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 62 61 63 7 arch/arm/vfp/vfpdouble.c:965 (set (reg:SI 0 r0)
        (reg:SI 172)) -1 (nil))

(call_insn 63 62 64 7 arch/arm/vfp/vfpdouble.c:965 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7) -> 8
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 64 63 65 8 302 "" [2 uses])

(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 8 arch/arm/vfp/vfpdouble.c:967 (set (reg:SI 0 r0)
        (reg/v:SI 144 [ dm ])) -1 (nil))

(call_insn 67 66 68 8 arch/arm/vfp/vfpdouble.c:967 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 68 67 69 8 arch/arm/vfp/vfpdouble.c:967 (set (reg:DI 139 [ D.4973 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 174)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 70 69 71 8 arch/arm/vfp/vfp.h:304 (set (reg:DI 173)
        (and:DI (reg:DI 139 [ D.4973 ])
            (reg:DI 174))) -1 (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 173) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 176) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -46 [0xffffffffffffffd2])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 176) 0)) -1 (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 75 74 76 8 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 178) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 76 75 77 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 179)
        (zero_extend:SI (subreg:HI (reg:DI 178) 0))) -1 (nil))

(insn 77 76 78 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 21 [0x15]))) -1 (nil))

(insn 78 77 79 8 arch/arm/vfp/vfp.h:305 (set (reg:SI 133 [ D.6021 ])
        (lshiftrt:SI (reg:SI 180)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 179)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 79 78 80 8 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -48 [0xffffffffffffffd0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 133 [ D.6021 ]) 0)) -1 (nil))

(insn 80 79 81 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 183)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 81 80 82 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 82 81 83 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 4)
        (ior:SI (reg:SI 183)
            (subreg:SI (reg:DI 182) 4))) -1 (nil))

(insn 83 82 84 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 182) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4973 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 84 83 85 8 arch/arm/vfp/vfp.h:308 (set (reg:SI 184)
        (ashift:SI (subreg:SI (reg:DI 182) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 85 84 86 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 86 85 87 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 0)
        (ior:SI (reg:SI 184)
            (subreg:SI (reg/v:DI 134 [ significand ]) 0))) -1 (nil))

(insn 87 86 88 8 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 134 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 88 87 89 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 187)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 89 88 90 8 arch/arm/vfp/vfp.h:309 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 90 89 91 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.6021 ]) 0))) -1 (nil))

(insn 91 90 92 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) -1 (nil))

(insn 92 91 93 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) -1 (nil))

(insn 93 92 94 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 190)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 94 93 95 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 185)
        (subreg:QI (reg:SI 190) 0)) -1 (nil))

(insn 95 94 96 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 133 [ D.6021 ]) 0))) -1 (nil))

(insn 96 95 97 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (const_int 0 [0x0]))) -1 (nil))

(insn 97 96 98 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 193)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 98 97 99 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 191)
        (subreg:QI (reg:SI 193) 0)) -1 (nil))

(insn 99 98 100 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 194)
        (and:SI (subreg:SI (reg:QI 185) 0)
            (subreg:SI (reg:QI 191) 0))) -1 (nil))

(insn 100 99 101 8 arch/arm/vfp/vfp.h:309 (set (reg:QI 195)
        (subreg:QI (reg:SI 194) 0)) -1 (nil))

(insn 101 100 102 8 arch/arm/vfp/vfp.h:309 (set (reg:SI 196)
        (zero_extend:SI (reg:QI 195))) -1 (nil))

(insn 102 101 103 8 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 103 102 104 8 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 104 103 105 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 9 arch/arm/vfp/vfp.h:310 (set (reg:DI 197)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 106 105 107 9 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 134 [ significand ])
        (ior:DI (reg/v:DI 134 [ significand ])
            (reg:DI 197))) -1 (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 107 106 108 10 303 "" [1 uses])

(note 108 107 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 10 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -40 [0xffffffffffffffd8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 134 [ significand ])) -1 (nil))

(insn 110 109 111 10 arch/arm/vfp/vfpdouble.c:968 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6021 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 111 110 112 10 arch/arm/vfp/vfpdouble.c:968 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  13 [39.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [61.0%]  (fallthru)
(note 112 111 113 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 11 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (reg:SI 198)
        (subreg:SI (reg/v:DI 134 [ significand ]) 0)) -1 (nil))

(insn 114 113 115 11 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (reg:SI 198)
        (ior:SI (reg:SI 198)
            (subreg:SI (reg/v:DI 134 [ significand ]) 4))) -1 (nil))

(insn 115 114 116 11 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 198)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 116 115 117 11 arch/arm/vfp/vfpdouble.c:968 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [39.0%]  (fallthru)
(note 117 116 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 12 arch/arm/vfp/vfpdouble.c:969 (set (reg:SI 199)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 119 118 120 12 arch/arm/vfp/vfpdouble.c:969 (set (reg:SI 0 r0)
        (reg:SI 199)) -1 (nil))

(call_insn 120 119 121 12 arch/arm/vfp/vfpdouble.c:969 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 10 11 12) -> 13
;; Pred edge  10 [39.0%] 
;; Pred edge  11 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 121 120 122 13 304 "" [2 uses])

(note 122 121 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 200)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 124 123 125 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 201)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 125 124 126 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 202)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -48 [0xffffffffffffffd0]))) -1 (nil))

(insn 126 125 127 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 0 r0)
        (reg:SI 200)) -1 (nil))

(insn 127 126 128 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 1 r1)
        (reg:SI 201)) -1 (nil))

(insn 128 127 129 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 2 r2)
        (reg:SI 202)) -1 (nil))

(insn 129 128 130 13 arch/arm/vfp/vfpdouble.c:971 (set (reg:SI 3 r3)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(call_insn 130 129 131 13 arch/arm/vfp/vfpdouble.c:971 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_add") [flags 0x3] <function_decl 0x10b08080 vfp_double_add>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 131 130 132 13 arch/arm/vfp/vfpdouble.c:971 (set (reg/v:SI 137 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(insn 132 131 133 13 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 203)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 133 132 134 13 arch/arm/vfp/vfpdouble.c:973 (set (reg/f:SI 204)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x10e47b20>)) -1 (nil))

(insn 134 133 135 13 arch/arm/vfp/vfpdouble.c:973 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 204)) -1 (nil))

(insn 135 134 136 13 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ dd ])) -1 (nil))

(insn 136 135 137 13 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 1 r1)
        (reg:SI 203)) -1 (nil))

(insn 137 136 138 13 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ fpscr ])) -1 (nil))

(insn 138 137 139 13 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ exceptions ])) -1 (nil))

(call_insn 139 138 140 13 arch/arm/vfp/vfpdouble.c:973 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 140 139 141 13 arch/arm/vfp/vfpdouble.c:973 (set (reg:SI 138 [ D.4982 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 141 140 142 13 arch/arm/vfp/vfpdouble.c:974 (set (reg:SI 141 [ <result> ])
        (reg:SI 138 [ D.4982 ])) -1 (nil))

(jump_insn 142 141 143 13 arch/arm/vfp/vfpdouble.c:974 (set (pc)
        (label_ref 144)) -1 (nil))
;; End of basic block 13 -> ( 15)

;; Succ edge  15 [100.0%] 

(barrier 143 142 152)

;; Start of basic block () -> 14
(note 152 143 146 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 146 152 147 14 arch/arm/vfp/vfpdouble.c:974 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 147 146 148 14 arch/arm/vfp/vfpdouble.c:974 (clobber (reg:SI 141 [ <result> ])) -1 (nil))

(jump_insn 148 147 149 14 arch/arm/vfp/vfpdouble.c:974 (set (pc)
        (label_ref 150)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 149 148 144)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [100.0%] 
(code_label 144 149 153 15 300 "" [1 uses])

(note 153 144 145 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 145 153 150 15 arch/arm/vfp/vfpdouble.c:974 (set (reg/i:SI 0 r0)
        (reg:SI 141 [ <result> ])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; Pred edge  14 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 150 145 154 16 305 "" [1 uses])

(note 154 150 151 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 151 154 0 16 arch/arm/vfp/vfpdouble.c:974 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_ftosi (vfp_double_ftosi)[0:169]


;; Generating RTL for gimple basic block 2

;; D.4609 = vfp_get_double ((unsigned int) dm);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:592 (set (reg:SI 0 r0)
        (reg/v:SI 148 [ dm ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:592 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:592 (set (reg:DI 144 [ D.4609 ])
        (reg:DI 0 r0)) -1 (nil))

;; D.6036 = (s16) ((s64) D.4609 >> 52) & 2047;

(insn 12 11 13 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (nil))

(insn 16 15 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.6036 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

;; significand = (D.4609 << 12) >> 2;

(insn 17 16 18 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 22 21 23 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) -1 (nil))

(insn 24 23 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.6036 != 2047 & D.6036 != 0 != 0)

(insn 25 24 26 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 27 26 28 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) -1 (nil))

(insn 37 36 38 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 38 37 39 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) -1 (nil))

(insn 39 38 40 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 40 39 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 4611686018427387904;

(insn 42 41 43 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 43 42 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 170))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 46 45 47 309 "" [0 uses])

(note 47 46 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6036 == 2047)

(insn 48 47 49 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 49 48 50 arch/arm/vfp/vfp.h:330 (set (reg:HI 171)
        (subreg:HI (reg:SI 172) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 50 49 51 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 51 50 52 arch/arm/vfp/vfp.h:330 (set (reg:SI 174)
        (sign_extend:SI (reg:HI 171))) -1 (nil))

(insn 52 51 53 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173)
            (reg:SI 174))) -1 (nil))

(jump_insn 53 52 0 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand == 0)

(insn 55 54 56 arch/arm/vfp/vfp.h:331 (set (reg:SI 175)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) -1 (nil))

(insn 56 55 57 arch/arm/vfp/vfp.h:331 (set (reg:SI 175)
        (ior:SI (reg:SI 175)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 58 57 0 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; tm = 8;

(insn 60 59 0 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 139 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 63 62 64 311 "" [0 uses])

(note 64 63 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 2305843009213693952 != 0)

(insn 65 64 66 arch/arm/vfp/vfp.h:333 (set (reg:DI 177)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 66 65 67 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (and:DI (reg/v:DI 135 [ significand ])
            (reg:DI 177))) -1 (nil))

(insn 67 66 68 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (subreg:SI (reg:DI 176) 0)) -1 (nil))

(insn 68 67 69 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg:DI 176) 4))) -1 (nil))

(insn 69 68 70 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 70 69 0 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; tm = 48;

(insn 72 71 0 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 139 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 75 74 76 313 "" [0 uses])

(note 76 75 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 77 76 0 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 139 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 80 79 81 310 "" [0 uses])

(note 81 80 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6036 == 0)

(insn 82 81 83 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6036 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 83 82 0 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; tm = 1;

(insn 85 84 0 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 139 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 88 87 89 314 "" [0 uses])

(note 89 88 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand == 0)

(insn 90 89 91 arch/arm/vfp/vfp.h:338 (set (reg:SI 179)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfp.h:338 (set (reg:SI 179)
        (ior:SI (reg:SI 179)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 93 92 0 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; tm = 5;

(insn 95 94 0 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 139 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 98 97 99 315 "" [0 uses])

(note 99 98 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 100 99 0 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 139 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 101 100 102 312 "" [0 uses])

(note 102 101 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 4 != 0)

(insn 103 102 104 arch/arm/vfp/vfpdouble.c:599 (set (reg:SI 180)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 104 103 105 arch/arm/vfp/vfpdouble.c:599 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 105 104 0 arch/arm/vfp/vfpdouble.c:599 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 16

;; exceptions = 0;

(insn 107 106 0 arch/arm/vfp/vfpdouble.c:588 (set (reg/v:SI 141 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 110 109 111 316 "" [0 uses])

(note 111 110 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 128;

(insn 112 111 0 arch/arm/vfp/vfpdouble.c:600 (set (reg/v:SI 141 [ exceptions ])
        (const_int 128 [0x80])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 113 112 114 317 "" [0 uses])

(note 114 113 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 16 != 0)

(insn 115 114 116 arch/arm/vfp/vfpdouble.c:602 (set (reg:SI 181)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 116 115 117 arch/arm/vfp/vfpdouble.c:602 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 117 116 0 arch/arm/vfp/vfpdouble.c:602 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 19

;; exceptions = exceptions | 1;

(insn 119 118 0 arch/arm/vfp/vfpdouble.c:604 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

;; d = 0;

(insn 120 119 0 arch/arm/vfp/vfpdouble.c:603 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 123 122 124 318 "" [0 uses])

(note 124 123 0 NOTE_INSN_BASIC_BLOCK)

;; D.6039 = (u16) ((D.4609 & 0x08000000000000000) >> 48);

(insn 125 124 126 arch/arm/vfp/vfp.h:304 (set (reg:DI 183)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfp.h:304 (set (reg:DI 182)
        (and:DI (reg:DI 144 [ D.4609 ])
            (reg:DI 183))) -1 (nil))

(insn 127 126 128 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 185) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 128 127 129 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 185) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 129 128 0 arch/arm/vfp/vfp.h:304 (set (reg:SI 133 [ D.6039 ])
        (zero_extend:SI (subreg:HI (reg:DI 185) 0))) -1 (nil))

;; if (D.6036 > 1054)

(insn 130 129 131 arch/arm/vfp/vfpdouble.c:605 (set (reg:SI 187)
        (const_int 1054 [0x41e])) -1 (nil))

(insn 131 130 132 arch/arm/vfp/vfpdouble.c:605 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) -1 (expr_list:REG_EQUAL (const_int 1054 [0x41e])
        (nil)))

(insn 132 131 133 arch/arm/vfp/vfpdouble.c:605 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 133 132 134 arch/arm/vfp/vfpdouble.c:605 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) -1 (nil))

(insn 134 133 135 arch/arm/vfp/vfpdouble.c:605 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) -1 (nil))

(jump_insn 135 134 0 arch/arm/vfp/vfpdouble.c:605 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 21

;; if (D.6039 != 0)

(insn 137 136 138 arch/arm/vfp/vfpdouble.c:607 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 138 137 0 arch/arm/vfp/vfpdouble.c:607 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 22

;; d = 2147483648;

(insn 140 139 0 arch/arm/vfp/vfpdouble.c:608 (set (reg/v:SI 142 [ d ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 143 142 144 321 "" [0 uses])

(note 144 143 0 NOTE_INSN_BASIC_BLOCK)

;; d = 2147483647;

(insn 145 144 0 arch/arm/vfp/vfpdouble.c:606 (set (reg/v:SI 142 [ d ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

;; Generating RTL for gimple basic block 24

;; 

(code_label 146 145 147 322 "" [0 uses])

(note 147 146 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = exceptions | 1;

(insn 148 147 0 arch/arm/vfp/vfpdouble.c:609 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 25

;; 

(code_label 151 150 152 320 "" [0 uses])

(note 152 151 0 NOTE_INSN_BASIC_BLOCK)

;; rmode = (int) fpscr & 12582912;

(insn 153 152 0 arch/arm/vfp/vfpdouble.c:589 (set (reg/v:SI 140 [ rmode ])
        (and:SI (reg/v:SI 149 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

;; if (D.6036 > 1021)

(insn 154 153 155 arch/arm/vfp/vfpdouble.c:610 (set (reg:SI 191)
        (const_int 1021 [0x3fd])) -1 (nil))

(insn 155 154 156 arch/arm/vfp/vfpdouble.c:610 (set (reg:HI 190)
        (subreg:HI (reg:SI 191) 0)) -1 (expr_list:REG_EQUAL (const_int 1021 [0x3fd])
        (nil)))

(insn 156 155 157 arch/arm/vfp/vfpdouble.c:610 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 157 156 158 arch/arm/vfp/vfpdouble.c:610 (set (reg:SI 193)
        (sign_extend:SI (reg:HI 190))) -1 (nil))

(insn 158 157 159 arch/arm/vfp/vfpdouble.c:610 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (reg:SI 193))) -1 (nil))

(jump_insn 159 158 0 arch/arm/vfp/vfpdouble.c:610 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 26

;; shift = 1086 - (int) D.6036;

(insn 161 160 162 arch/arm/vfp/vfpdouble.c:611 (set (reg:SI 194)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 162 161 163 arch/arm/vfp/vfpdouble.c:611 (set (reg:SI 195)
        (minus:SI (const_int 1072 [0x430])
            (reg:SI 194))) -1 (nil))

(insn 163 162 0 arch/arm/vfp/vfpdouble.c:611 (set (reg/v:SI 138 [ shift ])
        (plus:SI (reg:SI 195)
            (const_int 14 [0xe]))) -1 (expr_list:REG_EQUAL (minus:SI (const_int 1086 [0x43e])
            (reg:SI 194))
        (nil)))

;; d = (u32) ((significand << 1) >> shift);

(insn 164 163 165 arch/arm/vfp/vfpdouble.c:614 (parallel [
            (set (reg:DI 196)
                (plus:DI (reg/v:DI 135 [ significand ])
                    (reg/v:DI 135 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 165 164 166 arch/arm/vfp/vfpdouble.c:614 (set (reg:DI 0 r0)
        (reg:DI 196)) -1 (nil))

(insn 166 165 167 arch/arm/vfp/vfpdouble.c:614 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ shift ])) -1 (nil))

(call_insn/u 167 166 168 arch/arm/vfp/vfpdouble.c:614 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 168 167 169 arch/arm/vfp/vfpdouble.c:614 (set (reg:DI 200)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 196)
            (reg/v:SI 138 [ shift ]))
        (nil)))

(insn 169 168 0 arch/arm/vfp/vfpdouble.c:614 (set (reg/v:SI 142 [ d ])
        (subreg:SI (reg:DI 200) 0)) -1 (nil))

;; rem = significand << 65 - shift;

(insn 170 169 171 arch/arm/vfp/vfpdouble.c:615 (set (reg:SI 201)
        (minus:SI (const_int 65 [0x41])
            (reg/v:SI 138 [ shift ]))) -1 (nil))

(insn 171 170 172 arch/arm/vfp/vfpdouble.c:615 (set (reg:DI 0 r0)
        (reg/v:DI 135 [ significand ])) -1 (nil))

(insn 172 171 173 arch/arm/vfp/vfpdouble.c:615 (set (reg:SI 2 r2)
        (reg:SI 201)) -1 (nil))

(call_insn/u 173 172 174 arch/arm/vfp/vfpdouble.c:615 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 174 173 175 arch/arm/vfp/vfpdouble.c:615 (set (reg:DI 202)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 135 [ significand ])
            (reg:SI 201))
        (nil)))

(insn 175 174 0 arch/arm/vfp/vfpdouble.c:615 (set (reg/v:DI 137 [ rem ])
        (reg:DI 202)) -1 (nil))

;; if (rmode == 0)

(insn 176 175 177 arch/arm/vfp/vfpdouble.c:617 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 177 176 0 arch/arm/vfp/vfpdouble.c:617 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 27

;; if (d & 1 == 0)

(insn 179 178 180 arch/arm/vfp/vfpdouble.c:619 (set (reg:SI 203)
        (and:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 180 179 181 arch/arm/vfp/vfpdouble.c:619 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 181 180 0 arch/arm/vfp/vfpdouble.c:619 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 28

;; incr = 9223372036854775807;

(insn 183 182 0 arch/arm/vfp/vfpdouble.c:620 (set (reg/v:DI 136 [ incr ])
        (const_int 9223372036854775807 [0x7fffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 29

;; 

(code_label 186 185 187 325 "" [0 uses])

(note 187 186 0 NOTE_INSN_BASIC_BLOCK)

;; incr = 0x08000000000000000;

(insn 188 187 0 arch/arm/vfp/vfpdouble.c:618 (set (reg/v:DI 136 [ incr ])
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

;; Generating RTL for gimple basic block 30

;; 

(code_label 191 190 192 324 "" [0 uses])

(note 192 191 0 NOTE_INSN_BASIC_BLOCK)

;; if (rmode == 12582912)

(insn 193 192 194 arch/arm/vfp/vfpdouble.c:621 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(jump_insn 194 193 0 arch/arm/vfp/vfpdouble.c:621 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 31

;; if (D.6039 != 0 ^ rmode == 4194304 != 0)

(insn 196 195 197 arch/arm/vfp/vfpdouble.c:623 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 197 196 198 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 205)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 198 197 199 arch/arm/vfp/vfpdouble.c:623 (set (reg:QI 204)
        (subreg:QI (reg:SI 205) 0)) -1 (nil))

(insn 199 198 200 arch/arm/vfp/vfpdouble.c:623 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 200 199 201 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 207)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 201 200 202 arch/arm/vfp/vfpdouble.c:623 (set (reg:QI 206)
        (subreg:QI (reg:SI 207) 0)) -1 (nil))

(insn 202 201 203 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 208)
        (xor:SI (subreg:SI (reg:QI 204) 0)
            (subreg:SI (reg:QI 206) 0))) -1 (nil))

(insn 203 202 204 arch/arm/vfp/vfpdouble.c:623 (set (reg:QI 209)
        (subreg:QI (reg:SI 208) 0)) -1 (nil))

(insn 204 203 205 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 210)
        (zero_extend:SI (reg:QI 209))) -1 (nil))

(insn 205 204 206 arch/arm/vfp/vfpdouble.c:623 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 210)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 206 205 0 arch/arm/vfp/vfpdouble.c:623 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 32

;; incr = 0x0ffffffffffffffff;

(insn 208 207 0 arch/arm/vfp/vfpdouble.c:624 (set (reg/v:DI 136 [ incr ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 33

;; 

(code_label 211 210 212 327 "" [0 uses])

(note 212 211 0 NOTE_INSN_BASIC_BLOCK)

;; incr = 0;

(insn 213 212 0 arch/arm/vfp/vfpdouble.c:622 (set (reg/v:DI 136 [ incr ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 214 213 215 326 "" [0 uses])

(note 215 214 0 NOTE_INSN_BASIC_BLOCK)
Failed to add probability note

;; if (incr + rem < rem & d != 4294967295 != 0)

(insn 216 215 217 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 212)
        (const_int 0 [0x0])) -1 (nil))

(insn 217 216 218 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 211)
        (subreg:QI (reg:SI 212) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 218 217 219 arch/arm/vfp/vfpdouble.c:627 (parallel [
            (set (reg:DI 213)
                (plus:DI (reg/v:DI 136 [ incr ])
                    (reg/v:DI 137 [ rem ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 219 218 220 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 4)
            (subreg:SI (reg:DI 213) 4))) -1 (nil))

(jump_insn 220 219 221 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) -1 (nil))

(insn 221 220 222 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 4)
            (subreg:SI (reg:DI 213) 4))) -1 (nil))

(jump_insn 222 221 223 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 232)
            (pc))) -1 (nil))

(insn 223 222 224 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 0)
            (subreg:SI (reg:DI 213) 0))) -1 (nil))

(jump_insn 224 223 225 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) -1 (nil))

(insn 225 224 226 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 0)
            (subreg:SI (reg:DI 213) 0))) -1 (nil))

(jump_insn 226 225 227 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 232)
            (pc))) -1 (nil))

(jump_insn 227 226 228 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (label_ref 232)) -1 (nil))

(barrier 228 227 229)

(code_label 229 228 230 330 "" [0 uses])

(insn 230 229 231 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 214)
        (const_int 1 [0x1])) -1 (nil))

(insn 231 230 232 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 211)
        (subreg:QI (reg:SI 214) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(code_label 232 231 233 329 "" [0 uses])

(insn 233 232 234 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(insn 234 233 235 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 216)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 235 234 236 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 215)
        (subreg:QI (reg:SI 216) 0)) -1 (nil))

(insn 236 235 237 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 217)
        (and:SI (subreg:SI (reg:QI 211) 0)
            (subreg:SI (reg:QI 215) 0))) -1 (nil))

(insn 237 236 238 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 218)
        (subreg:QI (reg:SI 217) 0)) -1 (nil))

(insn 238 237 239 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 219)
        (zero_extend:SI (reg:QI 218))) -1 (nil))

(insn 239 238 240 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 240 239 0 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

;; Generating RTL for gimple basic block 35

;; d = d + 1;

(insn 242 241 0 arch/arm/vfp/vfpdouble.c:628 (set (reg/v:SI 142 [ d ])
        (plus:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 36

;; 

(code_label 243 242 244 328 "" [0 uses])

(note 244 243 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6039 != 0)

(insn 245 244 246 arch/arm/vfp/vfpdouble.c:629 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 246 245 0 arch/arm/vfp/vfpdouble.c:629 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 37

;; iftmp.141 = 2147483647;

(insn 248 247 0 arch/arm/vfp/vfpdouble.c:629 discrim 2 (set (reg:SI 143 [ iftmp.141 ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

;; Generating RTL for gimple basic block 38

;; 

(code_label 251 250 252 331 "" [0 uses])

(note 252 251 0 NOTE_INSN_BASIC_BLOCK)

;; iftmp.141 = 2147483648;

(insn 253 252 0 arch/arm/vfp/vfpdouble.c:629 discrim 1 (set (reg:SI 143 [ iftmp.141 ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 39

;; 

(code_label 254 253 255 332 "" [0 uses])

(note 255 254 0 NOTE_INSN_BASIC_BLOCK)

;; if (d > iftmp.141)

(insn 256 255 257 arch/arm/vfp/vfpdouble.c:629 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (reg:SI 143 [ iftmp.141 ]))) -1 (nil))

(jump_insn 257 256 0 arch/arm/vfp/vfpdouble.c:629 discrim 3 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 40

;; if (D.6039 != 0)

(insn 259 258 260 arch/arm/vfp/vfpdouble.c:630 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 260 259 0 arch/arm/vfp/vfpdouble.c:630 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 41

;; d = 2147483647;

(insn 262 261 0 arch/arm/vfp/vfpdouble.c:630 discrim 2 (set (reg/v:SI 142 [ d ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

;; Generating RTL for gimple basic block 42

;; 

(code_label 265 264 266 334 "" [0 uses])

(note 266 265 0 NOTE_INSN_BASIC_BLOCK)

;; d = 2147483648;

(insn 267 266 0 arch/arm/vfp/vfpdouble.c:630 discrim 1 (set (reg/v:SI 142 [ d ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

;; Generating RTL for gimple basic block 43

;; 

(code_label 268 267 269 335 "" [0 uses])

(note 269 268 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = exceptions | 1;

(insn 270 269 0 arch/arm/vfp/vfpdouble.c:631 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 44

;; 

(code_label 273 272 274 333 "" [0 uses])

(note 274 273 0 NOTE_INSN_BASIC_BLOCK)

;; if (rem != 0)

(insn 275 274 276 arch/arm/vfp/vfpdouble.c:632 (set (reg:SI 220)
        (subreg:SI (reg/v:DI 137 [ rem ]) 0)) -1 (nil))

(insn 276 275 277 arch/arm/vfp/vfpdouble.c:632 (set (reg:SI 220)
        (ior:SI (reg:SI 220)
            (subreg:SI (reg/v:DI 137 [ rem ]) 4))) -1 (nil))

(insn 277 276 278 arch/arm/vfp/vfpdouble.c:632 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 220)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 278 277 0 arch/arm/vfp/vfpdouble.c:632 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 45

;; exceptions = exceptions | 16;

(insn 280 279 0 arch/arm/vfp/vfpdouble.c:633 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

;; Generating RTL for gimple basic block 46

;; 

(code_label 281 280 282 336 "" [0 uses])

(note 282 281 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6039 != 0)

(insn 283 282 284 arch/arm/vfp/vfpdouble.c:635 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 284 283 0 arch/arm/vfp/vfpdouble.c:635 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 47

;; d = -d;

(insn 286 285 0 arch/arm/vfp/vfpdouble.c:636 (set (reg/v:SI 142 [ d ])
        (neg:SI (reg/v:SI 142 [ d ]))) -1 (nil))

;; Generating RTL for gimple basic block 48

;; 

(code_label 289 288 290 323 "" [0 uses])

(note 290 289 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand | (u64) D.6036 != 0)

(insn 291 290 292 arch/arm/vfp/vfpdouble.c:639 (clobber (reg:DI 221)) -1 (nil))

(insn 292 291 293 arch/arm/vfp/vfpdouble.c:639 (set (reg:SI 222)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 293 292 294 arch/arm/vfp/vfpdouble.c:639 (set (reg:DI 221)
        (sign_extend:DI (reg:SI 222))) -1 (nil))

(insn 294 293 295 arch/arm/vfp/vfpdouble.c:639 (set (reg:DI 223)
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 221))) -1 (nil))

(insn 295 294 296 arch/arm/vfp/vfpdouble.c:639 (set (reg:SI 224)
        (subreg:SI (reg:DI 223) 0)) -1 (nil))

(insn 296 295 297 arch/arm/vfp/vfpdouble.c:639 (set (reg:SI 224)
        (ior:SI (reg:SI 224)
            (subreg:SI (reg:DI 223) 4))) -1 (nil))

(insn 297 296 298 arch/arm/vfp/vfpdouble.c:639 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 298 297 0 arch/arm/vfp/vfpdouble.c:639 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 49

;; exceptions = exceptions | 16;

(insn 300 299 0 arch/arm/vfp/vfpdouble.c:640 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

;; if (rmode == 4194304)

(insn 301 300 302 arch/arm/vfp/vfpdouble.c:641 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(jump_insn 302 301 0 arch/arm/vfp/vfpdouble.c:641 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 50

;; if (D.6039 == 0)

(insn 304 303 305 arch/arm/vfp/vfpdouble.c:641 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 305 304 0 arch/arm/vfp/vfpdouble.c:641 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 51

;; d = 1;

(insn 307 306 0 arch/arm/vfp/vfpdouble.c:642 (set (reg/v:SI 142 [ d ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 52

;; 

(code_label 310 309 311 338 "" [0 uses])

(note 311 310 0 NOTE_INSN_BASIC_BLOCK)

;; if (rmode == 8388608)

(insn 312 311 313 arch/arm/vfp/vfpdouble.c:643 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 8388608 [0x800000]))) -1 (nil))

(jump_insn 313 312 0 arch/arm/vfp/vfpdouble.c:643 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5321 [0x14c9])
        (nil)))

;; Generating RTL for gimple basic block 53

;; if (D.6039 != 0)

(insn 315 314 316 arch/arm/vfp/vfpdouble.c:643 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 316 315 0 arch/arm/vfp/vfpdouble.c:643 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 54

;; d = 4294967295;

(insn 318 317 0 arch/arm/vfp/vfpdouble.c:644 (set (reg/v:SI 142 [ d ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 55

;; 

(code_label 321 320 322 337 "" [0 uses])

(note 322 321 0 NOTE_INSN_BASIC_BLOCK)

;; d = 0;

(insn 323 322 0 arch/arm/vfp/vfpdouble.c:638 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 56

;; 

(code_label 324 323 325 319 "" [0 uses])

(note 325 324 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_float ((int) d, (unsigned int) sd);

(insn 326 325 327 arch/arm/vfp/vfpdouble.c:650 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ d ])) -1 (nil))

(insn 327 326 328 arch/arm/vfp/vfpdouble.c:650 (set (reg:SI 1 r1)
        (reg/v:SI 146 [ sd ])) -1 (nil))

(call_insn 328 327 0 arch/arm/vfp/vfpdouble.c:650 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; return exceptions;

(insn 329 328 330 arch/arm/vfp/vfpdouble.c:653 (set (reg:SI 145 [ <result> ])
        (reg/v:SI 141 [ exceptions ])) -1 (nil))

(jump_insn 330 329 331 arch/arm/vfp/vfpdouble.c:653 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 331 330 0)
Predictions for insn 220 bb 34
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 222 bb 59
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 224 bb 60
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 226 bb 61
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 240 bb 64
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:586 (set (reg/v:SI 146 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:586 (set (reg/v:SI 147 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:586 (set (reg/v:SI 148 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:586 (set (reg/v:SI 149 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:592 (set (reg:SI 0 r0)
        (reg/v:SI 148 [ dm ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:592 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:592 (set (reg:DI 144 [ D.4609 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 151) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (zero_extend:SI (subreg:HI (reg:DI 151) 0))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 153)
        (ashift:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.6036 ])
        (lshiftrt:SI (reg:SI 153)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 152)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 4)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg:DI 155) 4))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 155) 0)
        (ashift:SI (subreg:SI (reg:DI 144 [ D.4609 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 157)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 157)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:309 (set (reg:HI 159)
        (subreg:HI (reg:SI 160) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (sign_extend:SI (reg:HI 159))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 162))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 158)
        (subreg:QI (reg:SI 163) 0)) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165)
            (const_int 0 [0x0]))) -1 (nil))

(insn 34 33 35 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 35 34 36 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 164)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 36 35 37 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:QI 158) 0)
            (subreg:SI (reg:QI 164) 0))) -1 (nil))

(insn 37 36 38 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 168)
        (subreg:QI (reg:SI 167) 0)) -1 (nil))

(insn 38 37 39 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 169)
        (zero_extend:SI (reg:QI 168))) -1 (nil))

(insn 39 38 40 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 40 39 41 3 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 41 40 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 170)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 43 42 44 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 170))) -1 (nil))

(jump_insn 44 43 45 4 arch/arm/vfp/vfp.h:310 (set (pc)
        (label_ref 80)) -1 (nil))
;; End of basic block 4 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 45 44 46)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [50.0%] 
(code_label 46 45 47 5 309 "" [1 uses])

(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 49 48 50 5 arch/arm/vfp/vfp.h:330 (set (reg:HI 171)
        (subreg:HI (reg:SI 172) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 50 49 51 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 51 50 52 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 174)
        (sign_extend:SI (reg:HI 171))) -1 (nil))

(insn 52 51 53 5 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 173)
            (reg:SI 174))) -1 (nil))

(jump_insn 53 52 54 5 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [56.0%]  (fallthru)
;; Succ edge  11 [44.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [56.0%]  (fallthru)
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 175)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) -1 (nil))

(insn 56 55 57 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 175)
        (ior:SI (reg:SI 175)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) -1 (nil))

(insn 57 56 58 6 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 175)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 58 57 59 6 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 59 58 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 7 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 139 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 61 60 62 7 arch/arm/vfp/vfp.h:332 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 7 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 62 61 63)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 63 62 64 8 311 "" [1 uses])

(note 64 63 65 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 177)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 66 65 67 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (and:DI (reg/v:DI 135 [ significand ])
            (reg:DI 177))) -1 (nil))

(insn 67 66 68 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (subreg:SI (reg:DI 176) 0)) -1 (nil))

(insn 68 67 69 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg:DI 176) 4))) -1 (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 70 69 71 8 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 71 70 72 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 9 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 139 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 73 72 74 9 arch/arm/vfp/vfp.h:336 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 9 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 74 73 75)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 75 74 76 10 313 "" [1 uses])

(note 76 75 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 10 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 139 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 78 77 79 10 arch/arm/vfp/vfp.h:334 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 10 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 79 78 80)

;; Start of basic block ( 5 4) -> 11
;; Pred edge  5 [44.0%] 
;; Pred edge  4 [100.0%] 
(code_label 80 79 81 11 310 "" [2 uses])

(note 81 80 82 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 11 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6036 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 83 82 84 11 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 12 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 139 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 86 85 87 12 arch/arm/vfp/vfp.h:329 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 87 86 88)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 88 87 89 13 314 "" [1 uses])

(note 89 88 90 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 179)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) -1 (nil))

(insn 91 90 92 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 179)
        (ior:SI (reg:SI 179)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) -1 (nil))

(insn 92 91 93 13 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 93 92 94 13 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 94 93 95 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 14 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 139 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 96 95 97 14 arch/arm/vfp/vfp.h:341 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 97 96 98)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 98 97 99 15 315 "" [1 uses])

(note 99 98 100 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 15 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 139 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 7 10 9 12 15 14) -> 16
;; Pred edge  7 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  9 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label 101 100 102 16 312 "" [5 uses])

(note 102 101 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 16 arch/arm/vfp/vfpdouble.c:599 (set (reg:SI 180)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 104 103 105 16 arch/arm/vfp/vfpdouble.c:599 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 105 104 106 16 arch/arm/vfp/vfpdouble.c:599 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 18 17)

;; Succ edge  18 [50.0%] 
;; Succ edge  17 [50.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 106 105 107 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 17 arch/arm/vfp/vfpdouble.c:588 (set (reg/v:SI 141 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 108 107 109 17 arch/arm/vfp/vfpdouble.c:588 (set (pc)
        (label_ref 113)) -1 (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%] 

(barrier 109 108 110)

;; Start of basic block ( 16) -> 18
;; Pred edge  16 [50.0%] 
(code_label 110 109 111 18 316 "" [1 uses])

(note 111 110 112 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 18 arch/arm/vfp/vfpdouble.c:600 (set (reg/v:SI 141 [ exceptions ])
        (const_int 128 [0x80])) -1 (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [100.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 113 112 114 19 317 "" [1 uses])

(note 114 113 115 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 19 arch/arm/vfp/vfpdouble.c:602 (set (reg:SI 181)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 116 115 117 19 arch/arm/vfp/vfpdouble.c:602 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 117 116 118 19 arch/arm/vfp/vfpdouble.c:602 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [39.0%]  (fallthru)
;; Succ edge  21 [61.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [39.0%]  (fallthru)
(note 118 117 119 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 20 arch/arm/vfp/vfpdouble.c:604 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 120 119 121 20 arch/arm/vfp/vfpdouble.c:603 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 121 120 122 20 arch/arm/vfp/vfpdouble.c:603 (set (pc)
        (label_ref 324)) -1 (nil))
;; End of basic block 20 -> ( 63)

;; Succ edge  63 [100.0%] 

(barrier 122 121 123)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [61.0%] 
(code_label 123 122 124 21 318 "" [1 uses])

(note 124 123 125 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 21 arch/arm/vfp/vfp.h:304 (set (reg:DI 183)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 126 125 127 21 arch/arm/vfp/vfp.h:304 (set (reg:DI 182)
        (and:DI (reg:DI 144 [ D.4609 ])
            (reg:DI 183))) -1 (nil))

(insn 127 126 128 21 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 185) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 182) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 128 127 129 21 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 185) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 129 128 130 21 arch/arm/vfp/vfp.h:304 (set (reg:SI 133 [ D.6039 ])
        (zero_extend:SI (subreg:HI (reg:DI 185) 0))) -1 (nil))

(insn 130 129 131 21 arch/arm/vfp/vfpdouble.c:605 (set (reg:SI 187)
        (const_int 1054 [0x41e])) -1 (nil))

(insn 131 130 132 21 arch/arm/vfp/vfpdouble.c:605 (set (reg:HI 186)
        (subreg:HI (reg:SI 187) 0)) -1 (expr_list:REG_EQUAL (const_int 1054 [0x41e])
        (nil)))

(insn 132 131 133 21 arch/arm/vfp/vfpdouble.c:605 (set (reg:SI 188)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 133 132 134 21 arch/arm/vfp/vfpdouble.c:605 (set (reg:SI 189)
        (sign_extend:SI (reg:HI 186))) -1 (nil))

(insn 134 133 135 21 arch/arm/vfp/vfpdouble.c:605 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 188)
            (reg:SI 189))) -1 (nil))

(jump_insn 135 134 136 21 arch/arm/vfp/vfpdouble.c:605 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 21 -> ( 22 26)

;; Succ edge  22 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 21) -> 22
;; Pred edge  21 [50.0%]  (fallthru)
(note 136 135 137 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 138 22 arch/arm/vfp/vfpdouble.c:607 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 138 137 139 22 arch/arm/vfp/vfpdouble.c:607 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 143)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 22 -> ( 23 24)

;; Succ edge  23 [61.0%]  (fallthru)
;; Succ edge  24 [39.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [61.0%]  (fallthru)
(note 139 138 140 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 23 arch/arm/vfp/vfpdouble.c:608 (set (reg/v:SI 142 [ d ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))

(jump_insn 141 140 142 23 arch/arm/vfp/vfpdouble.c:608 (set (pc)
        (label_ref 146)) -1 (nil))
;; End of basic block 23 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 142 141 143)

;; Start of basic block ( 22) -> 24
;; Pred edge  22 [39.0%] 
(code_label 143 142 144 24 321 "" [1 uses])

(note 144 143 145 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 145 144 146 24 arch/arm/vfp/vfpdouble.c:606 (set (reg/v:SI 142 [ d ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))
;; End of basic block 24 -> ( 25)

;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 24 23) -> 25
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  23 [100.0%] 
(code_label 146 145 147 25 322 "" [1 uses])

(note 147 146 148 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 25 arch/arm/vfp/vfpdouble.c:609 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 149 148 150 25 arch/arm/vfp/vfpdouble.c:609 (set (pc)
        (label_ref 324)) -1 (nil))
;; End of basic block 25 -> ( 63)

;; Succ edge  63 [100.0%] 

(barrier 150 149 151)

;; Start of basic block ( 21) -> 26
;; Pred edge  21 [50.0%] 
(code_label 151 150 152 26 320 "" [1 uses])

(note 152 151 153 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 26 arch/arm/vfp/vfpdouble.c:589 (set (reg/v:SI 140 [ rmode ])
        (and:SI (reg/v:SI 149 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(insn 154 153 155 26 arch/arm/vfp/vfpdouble.c:610 (set (reg:SI 191)
        (const_int 1021 [0x3fd])) -1 (nil))

(insn 155 154 156 26 arch/arm/vfp/vfpdouble.c:610 (set (reg:HI 190)
        (subreg:HI (reg:SI 191) 0)) -1 (expr_list:REG_EQUAL (const_int 1021 [0x3fd])
        (nil)))

(insn 156 155 157 26 arch/arm/vfp/vfpdouble.c:610 (set (reg:SI 192)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 157 156 158 26 arch/arm/vfp/vfpdouble.c:610 (set (reg:SI 193)
        (sign_extend:SI (reg:HI 190))) -1 (nil))

(insn 158 157 159 26 arch/arm/vfp/vfpdouble.c:610 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 192)
            (reg:SI 193))) -1 (nil))

(jump_insn 159 158 160 26 arch/arm/vfp/vfpdouble.c:610 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 289)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 26 -> ( 27 55)

;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  55 [50.0%] 

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [50.0%]  (fallthru)
(note 160 159 161 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 27 arch/arm/vfp/vfpdouble.c:611 (set (reg:SI 194)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 162 161 163 27 arch/arm/vfp/vfpdouble.c:611 (set (reg:SI 195)
        (minus:SI (const_int 1072 [0x430])
            (reg:SI 194))) -1 (nil))

(insn 163 162 164 27 arch/arm/vfp/vfpdouble.c:611 (set (reg/v:SI 138 [ shift ])
        (plus:SI (reg:SI 195)
            (const_int 14 [0xe]))) -1 (expr_list:REG_EQUAL (minus:SI (const_int 1086 [0x43e])
            (reg:SI 194))
        (nil)))

(insn 164 163 165 27 arch/arm/vfp/vfpdouble.c:614 (parallel [
            (set (reg:DI 196)
                (plus:DI (reg/v:DI 135 [ significand ])
                    (reg/v:DI 135 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 165 164 166 27 arch/arm/vfp/vfpdouble.c:614 (set (reg:DI 0 r0)
        (reg:DI 196)) -1 (nil))

(insn 166 165 167 27 arch/arm/vfp/vfpdouble.c:614 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ shift ])) -1 (nil))

(call_insn/u 167 166 168 27 arch/arm/vfp/vfpdouble.c:614 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 168 167 169 27 arch/arm/vfp/vfpdouble.c:614 (set (reg:DI 200)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 196)
            (reg/v:SI 138 [ shift ]))
        (nil)))

(insn 169 168 170 27 arch/arm/vfp/vfpdouble.c:614 (set (reg/v:SI 142 [ d ])
        (subreg:SI (reg:DI 200) 0)) -1 (nil))

(insn 170 169 171 27 arch/arm/vfp/vfpdouble.c:615 (set (reg:SI 201)
        (minus:SI (const_int 65 [0x41])
            (reg/v:SI 138 [ shift ]))) -1 (nil))

(insn 171 170 172 27 arch/arm/vfp/vfpdouble.c:615 (set (reg:DI 0 r0)
        (reg/v:DI 135 [ significand ])) -1 (nil))

(insn 172 171 173 27 arch/arm/vfp/vfpdouble.c:615 (set (reg:SI 2 r2)
        (reg:SI 201)) -1 (nil))

(call_insn/u 173 172 174 27 arch/arm/vfp/vfpdouble.c:615 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 174 173 175 27 arch/arm/vfp/vfpdouble.c:615 (set (reg:DI 202)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 135 [ significand ])
            (reg:SI 201))
        (nil)))

(insn 175 174 176 27 arch/arm/vfp/vfpdouble.c:615 (set (reg/v:DI 137 [ rem ])
        (reg:DI 202)) -1 (nil))

(insn 176 175 177 27 arch/arm/vfp/vfpdouble.c:617 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 177 176 178 27 arch/arm/vfp/vfpdouble.c:617 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 31)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 178 177 179 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 28 arch/arm/vfp/vfpdouble.c:619 (set (reg:SI 203)
        (and:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 180 179 181 28 arch/arm/vfp/vfpdouble.c:619 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 203)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 181 180 182 28 arch/arm/vfp/vfpdouble.c:619 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 28 -> ( 29 30)

;; Succ edge  29 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [50.0%]  (fallthru)
(note 182 181 183 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 184 29 arch/arm/vfp/vfpdouble.c:620 (set (reg/v:DI 136 [ incr ])
        (const_int 9223372036854775807 [0x7fffffffffffffff])) -1 (nil))

(jump_insn 184 183 185 29 arch/arm/vfp/vfpdouble.c:620 (set (pc)
        (label_ref 214)) -1 (nil))
;; End of basic block 29 -> ( 35)

;; Succ edge  35 [100.0%] 

(barrier 185 184 186)

;; Start of basic block ( 28) -> 30
;; Pred edge  28 [50.0%] 
(code_label 186 185 187 30 325 "" [1 uses])

(note 187 186 188 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 189 30 arch/arm/vfp/vfpdouble.c:618 (set (reg/v:DI 136 [ incr ])
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(jump_insn 189 188 190 30 arch/arm/vfp/vfpdouble.c:618 (set (pc)
        (label_ref 214)) -1 (nil))
;; End of basic block 30 -> ( 35)

;; Succ edge  35 [100.0%] 

(barrier 190 189 191)

;; Start of basic block ( 27) -> 31
;; Pred edge  27 [50.0%] 
(code_label 191 190 192 31 324 "" [1 uses])

(note 192 191 193 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 31 arch/arm/vfp/vfpdouble.c:621 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(jump_insn 194 193 195 31 arch/arm/vfp/vfpdouble.c:621 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 31 -> ( 34 32)

;; Succ edge  34 [28.0%] 
;; Succ edge  32 [72.0%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [72.0%]  (fallthru)
(note 195 194 196 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 197 196 198 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 205)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 198 197 199 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:QI 204)
        (subreg:QI (reg:SI 205) 0)) -1 (nil))

(insn 199 198 200 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 200 199 201 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 207)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 201 200 202 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:QI 206)
        (subreg:QI (reg:SI 207) 0)) -1 (nil))

(insn 202 201 203 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 208)
        (xor:SI (subreg:SI (reg:QI 204) 0)
            (subreg:SI (reg:QI 206) 0))) -1 (nil))

(insn 203 202 204 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:QI 209)
        (subreg:QI (reg:SI 208) 0)) -1 (nil))

(insn 204 203 205 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:SI 210)
        (zero_extend:SI (reg:QI 209))) -1 (nil))

(insn 205 204 206 32 arch/arm/vfp/vfpdouble.c:623 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 210)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 206 205 207 32 arch/arm/vfp/vfpdouble.c:623 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 32 -> ( 33 34)

;; Succ edge  33 [50.0%]  (fallthru)
;; Succ edge  34 [50.0%] 

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [50.0%]  (fallthru)
(note 207 206 208 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 33 arch/arm/vfp/vfpdouble.c:624 (set (reg/v:DI 136 [ incr ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 209 208 210 33 arch/arm/vfp/vfpdouble.c:624 (set (pc)
        (label_ref 214)) -1 (nil))
;; End of basic block 33 -> ( 35)

;; Succ edge  35 [100.0%] 

(barrier 210 209 211)

;; Start of basic block ( 32 31) -> 34
;; Pred edge  32 [50.0%] 
;; Pred edge  31 [28.0%] 
(code_label 211 210 212 34 327 "" [2 uses])

(note 212 211 213 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 214 34 arch/arm/vfp/vfpdouble.c:622 (set (reg/v:DI 136 [ incr ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 34 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 34 29 30 33) -> 35
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%] 
;; Pred edge  30 [100.0%] 
;; Pred edge  33 [100.0%] 
(code_label 214 213 215 35 326 "" [3 uses])

(note 215 214 216 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 216 215 217 35 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 212)
        (const_int 0 [0x0])) -1 (nil))

(insn 217 216 218 35 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 211)
        (subreg:QI (reg:SI 212) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 218 217 219 35 arch/arm/vfp/vfpdouble.c:627 (parallel [
            (set (reg:DI 213)
                (plus:DI (reg/v:DI 136 [ incr ])
                    (reg/v:DI 137 [ rem ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 219 218 220 35 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 4)
            (subreg:SI (reg:DI 213) 4))) -1 (nil))

(jump_insn 220 219 341 35 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 40 36)

;; Succ edge  40 [50.0%] 
;; Succ edge  36 [50.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 341 220 221 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 221 341 222 36 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 4)
            (subreg:SI (reg:DI 213) 4))) -1 (nil))

(jump_insn 222 221 342 36 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 232)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 36 -> ( 41 37)

;; Succ edge  41 [71.0%] 
;; Succ edge  37 [29.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [29.0%]  (fallthru)
(note 342 222 223 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 223 342 224 37 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 0)
            (subreg:SI (reg:DI 213) 0))) -1 (nil))

(jump_insn 224 223 343 37 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 37 -> ( 40 38)

;; Succ edge  40 [50.0%] 
;; Succ edge  38 [50.0%]  (fallthru)

;; Start of basic block ( 37) -> 38
;; Pred edge  37 [50.0%]  (fallthru)
(note 343 224 225 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 225 343 226 38 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 0)
            (subreg:SI (reg:DI 213) 0))) -1 (nil))

(jump_insn 226 225 344 38 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 232)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 38 -> ( 41 39)

;; Succ edge  41 [71.0%] 
;; Succ edge  39 [29.0%]  (fallthru)

;; Start of basic block ( 38) -> 39
;; Pred edge  38 [29.0%]  (fallthru)
(note 344 226 227 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(jump_insn 227 344 228 39 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (label_ref 232)) -1 (nil))
;; End of basic block 39 -> ( 41)

;; Succ edge  41 [100.0%] 

(barrier 228 227 229)

;; Start of basic block ( 35 37) -> 40
;; Pred edge  35 [50.0%] 
;; Pred edge  37 [50.0%] 
(code_label 229 228 345 40 330 "" [2 uses])

(note 345 229 230 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 230 345 231 40 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 214)
        (const_int 1 [0x1])) -1 (nil))

(insn 231 230 232 40 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 211)
        (subreg:QI (reg:SI 214) 0)) -1 (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
;; End of basic block 40 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 36 38 39 40) -> 41
;; Pred edge  36 [71.0%] 
;; Pred edge  38 [71.0%] 
;; Pred edge  39 [100.0%] 
;; Pred edge  40 [100.0%]  (fallthru)
(code_label 232 231 346 41 329 "" [3 uses])

(note 346 232 233 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 233 346 234 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(insn 234 233 235 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 216)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 235 234 236 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 215)
        (subreg:QI (reg:SI 216) 0)) -1 (nil))

(insn 236 235 237 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 217)
        (and:SI (subreg:SI (reg:QI 211) 0)
            (subreg:SI (reg:QI 215) 0))) -1 (nil))

(insn 237 236 238 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:QI 218)
        (subreg:QI (reg:SI 217) 0)) -1 (nil))

(insn 238 237 239 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:SI 219)
        (zero_extend:SI (reg:QI 218))) -1 (nil))

(insn 239 238 240 41 arch/arm/vfp/vfpdouble.c:627 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 240 239 241 41 arch/arm/vfp/vfpdouble.c:627 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 243)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 41 -> ( 42 43)

;; Succ edge  42 [50.0%]  (fallthru)
;; Succ edge  43 [50.0%] 

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [50.0%]  (fallthru)
(note 241 240 242 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 242 241 243 42 arch/arm/vfp/vfpdouble.c:628 (set (reg/v:SI 142 [ d ])
        (plus:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) -1 (nil))
;; End of basic block 42 -> ( 43)

;; Succ edge  43 [100.0%]  (fallthru)

;; Start of basic block ( 41 42) -> 43
;; Pred edge  41 [50.0%] 
;; Pred edge  42 [100.0%]  (fallthru)
(code_label 243 242 244 43 328 "" [1 uses])

(note 244 243 245 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 245 244 246 43 arch/arm/vfp/vfpdouble.c:629 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 246 245 247 43 arch/arm/vfp/vfpdouble.c:629 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 251)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 43 -> ( 45 44)

;; Succ edge  45 [50.0%] 
;; Succ edge  44 [50.0%]  (fallthru)

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [50.0%]  (fallthru)
(note 247 246 248 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 248 247 249 44 arch/arm/vfp/vfpdouble.c:629 discrim 2 (set (reg:SI 143 [ iftmp.141 ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

(jump_insn 249 248 250 44 arch/arm/vfp/vfpdouble.c:629 discrim 2 (set (pc)
        (label_ref 254)) -1 (nil))
;; End of basic block 44 -> ( 46)

;; Succ edge  46 [100.0%] 

(barrier 250 249 251)

;; Start of basic block ( 43) -> 45
;; Pred edge  43 [50.0%] 
(code_label 251 250 252 45 331 "" [1 uses])

(note 252 251 253 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 253 252 254 45 arch/arm/vfp/vfpdouble.c:629 discrim 1 (set (reg:SI 143 [ iftmp.141 ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))
;; End of basic block 45 -> ( 46)

;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 45 44) -> 46
;; Pred edge  45 [100.0%]  (fallthru)
;; Pred edge  44 [100.0%] 
(code_label 254 253 255 46 332 "" [1 uses])

(note 255 254 256 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 256 255 257 46 arch/arm/vfp/vfpdouble.c:629 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (reg:SI 143 [ iftmp.141 ]))) -1 (nil))

(jump_insn 257 256 258 46 arch/arm/vfp/vfpdouble.c:629 discrim 3 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 273)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 46 -> ( 47 51)

;; Succ edge  47 [50.0%]  (fallthru)
;; Succ edge  51 [50.0%] 

;; Start of basic block ( 46) -> 47
;; Pred edge  46 [50.0%]  (fallthru)
(note 258 257 259 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 47 arch/arm/vfp/vfpdouble.c:630 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 260 259 261 47 arch/arm/vfp/vfpdouble.c:630 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 47 -> ( 49 48)

;; Succ edge  49 [50.0%] 
;; Succ edge  48 [50.0%]  (fallthru)

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [50.0%]  (fallthru)
(note 261 260 262 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 262 261 263 48 arch/arm/vfp/vfpdouble.c:630 discrim 2 (set (reg/v:SI 142 [ d ])
        (const_int 2147483647 [0x7fffffff])) -1 (nil))

(jump_insn 263 262 264 48 arch/arm/vfp/vfpdouble.c:630 discrim 2 (set (pc)
        (label_ref 268)) -1 (nil))
;; End of basic block 48 -> ( 50)

;; Succ edge  50 [100.0%] 

(barrier 264 263 265)

;; Start of basic block ( 47) -> 49
;; Pred edge  47 [50.0%] 
(code_label 265 264 266 49 334 "" [1 uses])

(note 266 265 267 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 49 arch/arm/vfp/vfpdouble.c:630 discrim 1 (set (reg/v:SI 142 [ d ])
        (const_int -2147483648 [0xffffffff80000000])) -1 (nil))
;; End of basic block 49 -> ( 50)

;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 49 48) -> 50
;; Pred edge  49 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%] 
(code_label 268 267 269 50 335 "" [1 uses])

(note 269 268 270 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 270 269 271 50 arch/arm/vfp/vfpdouble.c:631 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 271 270 272 50 arch/arm/vfp/vfpdouble.c:631 (set (pc)
        (label_ref 281)) -1 (nil))
;; End of basic block 50 -> ( 53)

;; Succ edge  53 [100.0%] 

(barrier 272 271 273)

;; Start of basic block ( 46) -> 51
;; Pred edge  46 [50.0%] 
(code_label 273 272 274 51 333 "" [1 uses])

(note 274 273 275 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 275 274 276 51 arch/arm/vfp/vfpdouble.c:632 (set (reg:SI 220)
        (subreg:SI (reg/v:DI 137 [ rem ]) 0)) -1 (nil))

(insn 276 275 277 51 arch/arm/vfp/vfpdouble.c:632 (set (reg:SI 220)
        (ior:SI (reg:SI 220)
            (subreg:SI (reg/v:DI 137 [ rem ]) 4))) -1 (nil))

(insn 277 276 278 51 arch/arm/vfp/vfpdouble.c:632 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 220)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 278 277 279 51 arch/arm/vfp/vfpdouble.c:632 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 281)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 51 -> ( 52 53)

;; Succ edge  52 [50.0%]  (fallthru)
;; Succ edge  53 [50.0%] 

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [50.0%]  (fallthru)
(note 279 278 280 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 281 52 arch/arm/vfp/vfpdouble.c:633 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))
;; End of basic block 52 -> ( 53)

;; Succ edge  53 [100.0%]  (fallthru)

;; Start of basic block ( 50 51 52) -> 53
;; Pred edge  50 [100.0%] 
;; Pred edge  51 [50.0%] 
;; Pred edge  52 [100.0%]  (fallthru)
(code_label 281 280 282 53 336 "" [2 uses])

(note 282 281 283 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 283 282 284 53 arch/arm/vfp/vfpdouble.c:635 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 284 283 285 53 arch/arm/vfp/vfpdouble.c:635 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 53 -> ( 54 63)

;; Succ edge  54 [50.0%]  (fallthru)
;; Succ edge  63 [50.0%] 

;; Start of basic block ( 53) -> 54
;; Pred edge  53 [50.0%]  (fallthru)
(note 285 284 286 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 286 285 287 54 arch/arm/vfp/vfpdouble.c:636 (set (reg/v:SI 142 [ d ])
        (neg:SI (reg/v:SI 142 [ d ]))) -1 (nil))

(jump_insn 287 286 288 54 arch/arm/vfp/vfpdouble.c:636 (set (pc)
        (label_ref 324)) -1 (nil))
;; End of basic block 54 -> ( 63)

;; Succ edge  63 [100.0%] 

(barrier 288 287 289)

;; Start of basic block ( 26) -> 55
;; Pred edge  26 [50.0%] 
(code_label 289 288 290 55 323 "" [1 uses])

(note 290 289 291 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 291 290 292 55 arch/arm/vfp/vfpdouble.c:639 (clobber (reg:DI 221)) -1 (nil))

(insn 292 291 293 55 arch/arm/vfp/vfpdouble.c:639 (set (reg:SI 222)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6036 ]) 0))) -1 (nil))

(insn 293 292 294 55 arch/arm/vfp/vfpdouble.c:639 (set (reg:DI 221)
        (sign_extend:DI (reg:SI 222))) -1 (nil))

(insn 294 293 295 55 arch/arm/vfp/vfpdouble.c:639 (set (reg:DI 223)
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 221))) -1 (nil))

(insn 295 294 296 55 arch/arm/vfp/vfpdouble.c:639 (set (reg:SI 224)
        (subreg:SI (reg:DI 223) 0)) -1 (nil))

(insn 296 295 297 55 arch/arm/vfp/vfpdouble.c:639 (set (reg:SI 224)
        (ior:SI (reg:SI 224)
            (subreg:SI (reg:DI 223) 4))) -1 (nil))

(insn 297 296 298 55 arch/arm/vfp/vfpdouble.c:639 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 298 297 299 55 arch/arm/vfp/vfpdouble.c:639 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 321)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 55 -> ( 56 62)

;; Succ edge  56 [61.0%]  (fallthru)
;; Succ edge  62 [39.0%] 

;; Start of basic block ( 55) -> 56
;; Pred edge  55 [61.0%]  (fallthru)
(note 299 298 300 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 300 299 301 56 arch/arm/vfp/vfpdouble.c:640 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 301 300 302 56 arch/arm/vfp/vfpdouble.c:641 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(jump_insn 302 301 303 56 arch/arm/vfp/vfpdouble.c:641 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 310)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 56 -> ( 57 59)

;; Succ edge  57 [28.0%]  (fallthru)
;; Succ edge  59 [72.0%] 

;; Start of basic block ( 56) -> 57
;; Pred edge  56 [28.0%]  (fallthru)
(note 303 302 304 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 305 57 arch/arm/vfp/vfpdouble.c:641 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 305 304 306 57 arch/arm/vfp/vfpdouble.c:641 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 321)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 57 -> ( 58 62)

;; Succ edge  58 [39.0%]  (fallthru)
;; Succ edge  62 [61.0%] 

;; Start of basic block ( 57) -> 58
;; Pred edge  57 [39.0%]  (fallthru)
(note 306 305 307 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 307 306 308 58 arch/arm/vfp/vfpdouble.c:642 (set (reg/v:SI 142 [ d ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 308 307 309 58 arch/arm/vfp/vfpdouble.c:642 (set (pc)
        (label_ref 324)) -1 (nil))
;; End of basic block 58 -> ( 63)

;; Succ edge  63 [100.0%] 

(barrier 309 308 310)

;; Start of basic block ( 56) -> 59
;; Pred edge  56 [72.0%] 
(code_label 310 309 311 59 338 "" [1 uses])

(note 311 310 312 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 312 311 313 59 arch/arm/vfp/vfpdouble.c:643 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 8388608 [0x800000]))) -1 (nil))

(jump_insn 313 312 314 59 arch/arm/vfp/vfpdouble.c:643 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 321)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5321 [0x14c9])
        (nil)))
;; End of basic block 59 -> ( 60 62)

;; Succ edge  60 [46.8%]  (fallthru)
;; Succ edge  62 [53.2%] 

;; Start of basic block ( 59) -> 60
;; Pred edge  59 [46.8%]  (fallthru)
(note 314 313 315 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 315 314 316 60 arch/arm/vfp/vfpdouble.c:643 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ D.6039 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 316 315 317 60 arch/arm/vfp/vfpdouble.c:643 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 321)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 60 -> ( 61 62)

;; Succ edge  61 [61.0%]  (fallthru)
;; Succ edge  62 [39.0%] 

;; Start of basic block ( 60) -> 61
;; Pred edge  60 [61.0%]  (fallthru)
(note 317 316 318 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 318 317 319 61 arch/arm/vfp/vfpdouble.c:644 (set (reg/v:SI 142 [ d ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 319 318 320 61 arch/arm/vfp/vfpdouble.c:644 (set (pc)
        (label_ref 324)) -1 (nil))
;; End of basic block 61 -> ( 63)

;; Succ edge  63 [100.0%] 

(barrier 320 319 321)

;; Start of basic block ( 57 60 59 55) -> 62
;; Pred edge  57 [61.0%] 
;; Pred edge  60 [39.0%] 
;; Pred edge  59 [53.2%] 
;; Pred edge  55 [39.0%] 
(code_label 321 320 322 62 337 "" [4 uses])

(note 322 321 323 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 323 322 324 62 arch/arm/vfp/vfpdouble.c:638 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 62 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 62 20 25 53 61 54 58) -> 63
;; Pred edge  62 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%] 
;; Pred edge  25 [100.0%] 
;; Pred edge  53 [50.0%] 
;; Pred edge  61 [100.0%] 
;; Pred edge  54 [100.0%] 
;; Pred edge  58 [100.0%] 
(code_label 324 323 325 63 319 "" [6 uses])

(note 325 324 326 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 327 63 arch/arm/vfp/vfpdouble.c:650 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ d ])) -1 (nil))

(insn 327 326 328 63 arch/arm/vfp/vfpdouble.c:650 (set (reg:SI 1 r1)
        (reg/v:SI 146 [ sd ])) -1 (nil))

(call_insn 328 327 329 63 arch/arm/vfp/vfpdouble.c:650 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 329 328 330 63 arch/arm/vfp/vfpdouble.c:653 (set (reg:SI 145 [ <result> ])
        (reg/v:SI 141 [ exceptions ])) -1 (nil))

(jump_insn 330 329 331 63 arch/arm/vfp/vfpdouble.c:653 (set (pc)
        (label_ref 332)) -1 (nil))
;; End of basic block 63 -> ( 65)

;; Succ edge  65 [100.0%] 

(barrier 331 330 340)

;; Start of basic block () -> 64
(note 340 331 334 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 334 340 335 64 arch/arm/vfp/vfpdouble.c:653 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 335 334 336 64 arch/arm/vfp/vfpdouble.c:653 (clobber (reg:SI 145 [ <result> ])) -1 (nil))

(jump_insn 336 335 337 64 arch/arm/vfp/vfpdouble.c:653 (set (pc)
        (label_ref 338)) -1 (nil))
;; End of basic block 64 -> ( 66)

;; Succ edge  66 [100.0%] 

(barrier 337 336 332)

;; Start of basic block ( 63) -> 65
;; Pred edge  63 [100.0%] 
(code_label 332 337 347 65 308 "" [1 uses])

(note 347 332 333 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 333 347 338 65 arch/arm/vfp/vfpdouble.c:653 (set (reg/i:SI 0 r0)
        (reg:SI 145 [ <result> ])) -1 (nil))
;; End of basic block 65 -> ( 66)

;; Succ edge  66 [100.0%]  (fallthru)

;; Start of basic block ( 64 65) -> 66
;; Pred edge  64 [100.0%] 
;; Pred edge  65 [100.0%]  (fallthru)
(code_label 338 333 348 66 339 "" [1 uses])

(note 348 338 339 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 339 348 0 66 arch/arm/vfp/vfpdouble.c:653 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 66 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_ftosiz (vfp_double_ftosiz)[0:170]


;; Generating RTL for gimple basic block 2

;; D.4690 = vfp_double_ftosi (dd, unused, dm, 12582912); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ unused ])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) -1 (nil))

(call_insn/j 13 12 14 2 arch/arm/vfp/vfpdouble.c:657 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_ftosi") [flags 0x3] <function_decl 0x10ad5d80 vfp_double_ftosi>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:656 (set (reg/v:SI 135 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:656 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:656 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:656 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ dd ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ unused ])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:657 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) -1 (nil))

(call_insn/j 13 12 14 3 arch/arm/vfp/vfpdouble.c:657 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_ftosi") [flags 0x3] <function_decl 0x10ad5d80 vfp_double_ftosi>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 24)

;; Start of basic block () -> 4
(note 24 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpdouble.c:658 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpdouble.c:658 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpdouble.c:658 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block () -> 5
(code_label 16 21 25 5 340 "" [0 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpdouble.c:658 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 341 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpdouble.c:658 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_ftoui (vfp_double_ftoui)[0:167]


;; Generating RTL for gimple basic block 2

;; D.4518 = vfp_get_double ((unsigned int) dm);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:513 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ dm ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:513 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:513 (set (reg:DI 143 [ D.4518 ])
        (reg:DI 0 r0)) -1 (nil))

;; D.6071 = (s16) ((s64) D.4518 >> 52) & 2047;

(insn 12 11 13 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 150) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 150) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:305 (set (reg:SI 151)
        (zero_extend:SI (subreg:HI (reg:DI 150) 0))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (ashift:SI (reg:SI 151)
            (const_int 21 [0x15]))) -1 (nil))

(insn 16 15 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.6071 ])
        (lshiftrt:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 151)
            (const_int 2047 [0x7ff]))
        (nil)))

;; significand = (D.4518 << 12) >> 2;

(insn 17 16 18 arch/arm/vfp/vfp.h:308 (set (reg:SI 155)
        (lshiftrt:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 4)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 4)
        (ior:SI (reg:SI 155)
            (subreg:SI (reg:DI 154) 4))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 0)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (ashift:SI (subreg:SI (reg:DI 154) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 22 21 23 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 154) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) -1 (nil))

(insn 24 23 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 154) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.6071 != 2047 & D.6071 != 0 != 0)

(insn 25 24 26 arch/arm/vfp/vfp.h:309 (set (reg:SI 159)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:309 (set (reg:HI 158)
        (subreg:HI (reg:SI 159) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 27 26 28 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (reg:HI 158))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (reg:SI 161))) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfp.h:309 (set (reg:QI 157)
        (subreg:QI (reg:SI 162) 0)) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:309 (set (reg:SI 164)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfp.h:309 (set (reg:QI 163)
        (subreg:QI (reg:SI 165) 0)) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (and:SI (subreg:SI (reg:QI 157) 0)
            (subreg:SI (reg:QI 163) 0))) -1 (nil))

(insn 37 36 38 arch/arm/vfp/vfp.h:309 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 38 37 39 arch/arm/vfp/vfp.h:309 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) -1 (nil))

(insn 39 38 40 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 40 39 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 4611686018427387904;

(insn 42 41 43 arch/arm/vfp/vfp.h:310 (set (reg:DI 169)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 43 42 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 169))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 46 45 47 343 "" [0 uses])

(note 47 46 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6071 == 2047)

(insn 48 47 49 arch/arm/vfp/vfp.h:330 (set (reg:SI 171)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 49 48 50 arch/arm/vfp/vfp.h:330 (set (reg:HI 170)
        (subreg:HI (reg:SI 171) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 50 49 51 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 51 50 52 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (reg:HI 170))) -1 (nil))

(insn 52 51 53 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (reg:SI 173))) -1 (nil))

(jump_insn 53 52 0 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand == 0)

(insn 55 54 56 arch/arm/vfp/vfp.h:331 (set (reg:SI 174)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) -1 (nil))

(insn 56 55 57 arch/arm/vfp/vfp.h:331 (set (reg:SI 174)
        (ior:SI (reg:SI 174)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 58 57 0 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; tm = 8;

(insn 60 59 0 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 139 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 63 62 64 345 "" [0 uses])

(note 64 63 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 2305843009213693952 != 0)

(insn 65 64 66 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 66 65 67 arch/arm/vfp/vfp.h:333 (set (reg:DI 175)
        (and:DI (reg/v:DI 135 [ significand ])
            (reg:DI 176))) -1 (nil))

(insn 67 66 68 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (subreg:SI (reg:DI 175) 0)) -1 (nil))

(insn 68 67 69 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (ior:SI (reg:SI 177)
            (subreg:SI (reg:DI 175) 4))) -1 (nil))

(insn 69 68 70 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 70 69 0 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; tm = 48;

(insn 72 71 0 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 139 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 75 74 76 347 "" [0 uses])

(note 76 75 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 77 76 0 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 139 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 80 79 81 344 "" [0 uses])

(note 81 80 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6071 == 0)

(insn 82 81 83 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6071 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 83 82 0 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; tm = 1;

(insn 85 84 0 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 139 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 88 87 89 348 "" [0 uses])

(note 89 88 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand == 0)

(insn 90 89 91 arch/arm/vfp/vfp.h:338 (set (reg:SI 178)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) -1 (nil))

(insn 91 90 92 arch/arm/vfp/vfp.h:338 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) -1 (nil))

(insn 92 91 93 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 93 92 0 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; tm = 5;

(insn 95 94 0 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 139 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 98 97 99 349 "" [0 uses])

(note 99 98 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 100 99 0 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 139 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 101 100 102 346 "" [0 uses])

(note 102 101 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 4 != 0)

(insn 103 102 104 arch/arm/vfp/vfpdouble.c:519 (set (reg:SI 179)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 104 103 105 arch/arm/vfp/vfpdouble.c:519 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 105 104 0 arch/arm/vfp/vfpdouble.c:519 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 16

;; exceptions = 0;

(insn 107 106 0 arch/arm/vfp/vfpdouble.c:509 (set (reg/v:SI 141 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 17

;; 

(code_label 110 109 111 350 "" [0 uses])

(note 111 110 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 128;

(insn 112 111 0 arch/arm/vfp/vfpdouble.c:520 (set (reg/v:SI 141 [ exceptions ])
        (const_int 128 [0x80])) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 113 112 114 351 "" [0 uses])

(note 114 113 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 16 != 0)

(insn 115 114 116 arch/arm/vfp/vfpdouble.c:522 (set (reg:SI 180)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 116 115 117 arch/arm/vfp/vfpdouble.c:522 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 117 116 0 arch/arm/vfp/vfpdouble.c:522 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 19

;; vdm$sign = 0;

(insn 119 118 0 arch/arm/vfp/vfpdouble.c:523 (set (reg:SI 133 [ vdm$sign ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 122 121 123 352 "" [0 uses])

(note 123 122 0 NOTE_INSN_BASIC_BLOCK)

;; vdm$sign = (u16) ((D.4518 & 0x08000000000000000) >> 48);

(insn 124 123 125 arch/arm/vfp/vfp.h:304 (set (reg:DI 182)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 125 124 126 arch/arm/vfp/vfp.h:304 (set (reg:DI 181)
        (and:DI (reg:DI 143 [ D.4518 ])
            (reg:DI 182))) -1 (nil))

(insn 126 125 127 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 184) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 181) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 127 126 128 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 184) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 128 127 0 arch/arm/vfp/vfp.h:304 (set (reg:SI 133 [ vdm$sign ])
        (zero_extend:SI (subreg:HI (reg:DI 184) 0))) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 129 128 130 353 "" [0 uses])

(note 130 129 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6071 > 1054)

(insn 131 130 132 arch/arm/vfp/vfpdouble.c:525 (set (reg:SI 186)
        (const_int 1054 [0x41e])) -1 (nil))

(insn 132 131 133 arch/arm/vfp/vfpdouble.c:525 (set (reg:HI 185)
        (subreg:HI (reg:SI 186) 0)) -1 (expr_list:REG_EQUAL (const_int 1054 [0x41e])
        (nil)))

(insn 133 132 134 arch/arm/vfp/vfpdouble.c:525 (set (reg:SI 187)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 134 133 135 arch/arm/vfp/vfpdouble.c:525 (set (reg:SI 188)
        (sign_extend:SI (reg:HI 185))) -1 (nil))

(insn 135 134 136 arch/arm/vfp/vfpdouble.c:525 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (reg:SI 188))) -1 (nil))

(jump_insn 136 135 0 arch/arm/vfp/vfpdouble.c:525 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 22

;; if (vdm$sign != 0)

(insn 138 137 139 arch/arm/vfp/vfpdouble.c:526 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 139 138 0 arch/arm/vfp/vfpdouble.c:526 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 23

;; exceptions = 1;

(insn 141 140 0 arch/arm/vfp/vfpdouble.c:527 (set (reg/v:SI 141 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

;; d = 4294967295;

(insn 142 141 0 arch/arm/vfp/vfpdouble.c:526 discrim 2 (set (reg/v:SI 142 [ d ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 24

;; 

(code_label 145 144 146 355 "" [0 uses])

(note 146 145 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 1;

(insn 147 146 0 arch/arm/vfp/vfpdouble.c:527 (set (reg/v:SI 141 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

;; d = 0;

(insn 148 147 0 arch/arm/vfp/vfpdouble.c:526 discrim 1 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 25

;; 

(code_label 151 150 152 354 "" [0 uses])

(note 152 151 0 NOTE_INSN_BASIC_BLOCK)

;; rmode = (int) fpscr & 12582912;

(insn 153 152 0 arch/arm/vfp/vfpdouble.c:510 (set (reg/v:SI 140 [ rmode ])
        (and:SI (reg/v:SI 148 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

;; if (D.6071 > 1021)

(insn 154 153 155 arch/arm/vfp/vfpdouble.c:528 (set (reg:SI 190)
        (const_int 1021 [0x3fd])) -1 (nil))

(insn 155 154 156 arch/arm/vfp/vfpdouble.c:528 (set (reg:HI 189)
        (subreg:HI (reg:SI 190) 0)) -1 (expr_list:REG_EQUAL (const_int 1021 [0x3fd])
        (nil)))

(insn 156 155 157 arch/arm/vfp/vfpdouble.c:528 (set (reg:SI 191)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 157 156 158 arch/arm/vfp/vfpdouble.c:528 (set (reg:SI 192)
        (sign_extend:SI (reg:HI 189))) -1 (nil))

(insn 158 157 159 arch/arm/vfp/vfpdouble.c:528 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 191)
            (reg:SI 192))) -1 (nil))

(jump_insn 159 158 0 arch/arm/vfp/vfpdouble.c:528 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 26

;; shift = 1086 - (int) D.6071;

(insn 161 160 162 arch/arm/vfp/vfpdouble.c:529 (set (reg:SI 193)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 162 161 163 arch/arm/vfp/vfpdouble.c:529 (set (reg:SI 194)
        (minus:SI (const_int 1072 [0x430])
            (reg:SI 193))) -1 (nil))

(insn 163 162 0 arch/arm/vfp/vfpdouble.c:529 (set (reg/v:SI 138 [ shift ])
        (plus:SI (reg:SI 194)
            (const_int 14 [0xe]))) -1 (expr_list:REG_EQUAL (minus:SI (const_int 1086 [0x43e])
            (reg:SI 193))
        (nil)))

;; d = (u32) ((significand << 1) >> shift);

(insn 164 163 165 arch/arm/vfp/vfpdouble.c:535 (parallel [
            (set (reg:DI 195)
                (plus:DI (reg/v:DI 135 [ significand ])
                    (reg/v:DI 135 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 165 164 166 arch/arm/vfp/vfpdouble.c:535 (set (reg:DI 0 r0)
        (reg:DI 195)) -1 (nil))

(insn 166 165 167 arch/arm/vfp/vfpdouble.c:535 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ shift ])) -1 (nil))

(call_insn/u 167 166 168 arch/arm/vfp/vfpdouble.c:535 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 168 167 169 arch/arm/vfp/vfpdouble.c:535 (set (reg:DI 199)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 195)
            (reg/v:SI 138 [ shift ]))
        (nil)))

(insn 169 168 0 arch/arm/vfp/vfpdouble.c:535 (set (reg/v:SI 142 [ d ])
        (subreg:SI (reg:DI 199) 0)) -1 (nil))

;; rem = significand << 65 - shift;

(insn 170 169 171 arch/arm/vfp/vfpdouble.c:536 (set (reg:SI 200)
        (minus:SI (const_int 65 [0x41])
            (reg/v:SI 138 [ shift ]))) -1 (nil))

(insn 171 170 172 arch/arm/vfp/vfpdouble.c:536 (set (reg:DI 0 r0)
        (reg/v:DI 135 [ significand ])) -1 (nil))

(insn 172 171 173 arch/arm/vfp/vfpdouble.c:536 (set (reg:SI 2 r2)
        (reg:SI 200)) -1 (nil))

(call_insn/u 173 172 174 arch/arm/vfp/vfpdouble.c:536 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 174 173 175 arch/arm/vfp/vfpdouble.c:536 (set (reg:DI 201)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 135 [ significand ])
            (reg:SI 200))
        (nil)))

(insn 175 174 0 arch/arm/vfp/vfpdouble.c:536 (set (reg/v:DI 137 [ rem ])
        (reg:DI 201)) -1 (nil))

;; if (rmode == 0)

(insn 176 175 177 arch/arm/vfp/vfpdouble.c:538 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 177 176 0 arch/arm/vfp/vfpdouble.c:538 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 27

;; if (d & 1 == 0)

(insn 179 178 180 arch/arm/vfp/vfpdouble.c:540 (set (reg:SI 202)
        (and:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 180 179 181 arch/arm/vfp/vfpdouble.c:540 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 202)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 181 180 0 arch/arm/vfp/vfpdouble.c:540 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 28

;; incr = 9223372036854775807;

(insn 183 182 0 arch/arm/vfp/vfpdouble.c:541 (set (reg/v:DI 136 [ incr ])
        (const_int 9223372036854775807 [0x7fffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 29

;; 

(code_label 186 185 187 359 "" [0 uses])

(note 187 186 0 NOTE_INSN_BASIC_BLOCK)

;; incr = 0x08000000000000000;

(insn 188 187 0 arch/arm/vfp/vfpdouble.c:539 (set (reg/v:DI 136 [ incr ])
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

;; Generating RTL for gimple basic block 30

;; 

(code_label 191 190 192 358 "" [0 uses])

(note 192 191 0 NOTE_INSN_BASIC_BLOCK)

;; if (rmode == 12582912)

(insn 193 192 194 arch/arm/vfp/vfpdouble.c:542 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(jump_insn 194 193 0 arch/arm/vfp/vfpdouble.c:542 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 31

;; if (vdm$sign != 0 ^ rmode == 4194304 != 0)

(insn 196 195 197 arch/arm/vfp/vfpdouble.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 197 196 198 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 204)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 198 197 199 arch/arm/vfp/vfpdouble.c:544 (set (reg:QI 203)
        (subreg:QI (reg:SI 204) 0)) -1 (nil))

(insn 199 198 200 arch/arm/vfp/vfpdouble.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 200 199 201 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 206)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 201 200 202 arch/arm/vfp/vfpdouble.c:544 (set (reg:QI 205)
        (subreg:QI (reg:SI 206) 0)) -1 (nil))

(insn 202 201 203 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 207)
        (xor:SI (subreg:SI (reg:QI 203) 0)
            (subreg:SI (reg:QI 205) 0))) -1 (nil))

(insn 203 202 204 arch/arm/vfp/vfpdouble.c:544 (set (reg:QI 208)
        (subreg:QI (reg:SI 207) 0)) -1 (nil))

(insn 204 203 205 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 209)
        (zero_extend:SI (reg:QI 208))) -1 (nil))

(insn 205 204 206 arch/arm/vfp/vfpdouble.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 209)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 206 205 0 arch/arm/vfp/vfpdouble.c:544 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 32

;; incr = 0x0ffffffffffffffff;

(insn 208 207 0 arch/arm/vfp/vfpdouble.c:545 (set (reg/v:DI 136 [ incr ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 33

;; 

(code_label 211 210 212 361 "" [0 uses])

(note 212 211 0 NOTE_INSN_BASIC_BLOCK)

;; incr = 0;

(insn 213 212 0 arch/arm/vfp/vfpdouble.c:543 (set (reg/v:DI 136 [ incr ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 214 213 215 360 "" [0 uses])

(note 215 214 0 NOTE_INSN_BASIC_BLOCK)
Failed to add probability note

;; if (incr + rem < rem)

(insn 216 215 217 arch/arm/vfp/vfpdouble.c:548 (parallel [
            (set (reg:DI 210)
                (plus:DI (reg/v:DI 136 [ incr ])
                    (reg/v:DI 137 [ rem ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 217 216 218 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 4)
            (subreg:SI (reg:DI 210) 4))) -1 (nil))

(jump_insn 218 217 219 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 227)
            (pc))) -1 (nil))

(insn 219 218 220 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 4)
            (subreg:SI (reg:DI 210) 4))) -1 (nil))

(jump_insn 220 219 221 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 221 220 222 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 0)
            (subreg:SI (reg:DI 210) 0))) -1 (nil))

(jump_insn 222 221 223 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 227)
            (pc))) -1 (nil))

(insn 223 222 224 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 0)
            (subreg:SI (reg:DI 210) 0))) -1 (nil))

(jump_insn 224 223 225 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(jump_insn 225 224 226 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 226 225 227)

(code_label 227 226 0 363 "" [0 uses])

;; Generating RTL for gimple basic block 35

;; if (d != 4294967295)

(insn 229 228 230 arch/arm/vfp/vfpdouble.c:549 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(jump_insn 230 229 0 arch/arm/vfp/vfpdouble.c:549 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))

;; Generating RTL for gimple basic block 36

;; d = d + 1;

(insn 232 231 0 arch/arm/vfp/vfpdouble.c:550 (set (reg/v:SI 142 [ d ])
        (plus:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 37

;; 

(code_label 235 234 236 364 "" [0 uses])

(note 236 235 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = exceptions | 1;

(insn 237 236 0 arch/arm/vfp/vfpdouble.c:552 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

;; Generating RTL for gimple basic block 38

;; 

(code_label 240 239 241 362 "" [0 uses])

(note 241 240 0 NOTE_INSN_BASIC_BLOCK)

;; if (d != 0)

(insn 242 241 243 arch/arm/vfp/vfpdouble.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 243 242 0 arch/arm/vfp/vfpdouble.c:555 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
        (nil)))

;; Generating RTL for gimple basic block 39

;; 

(code_label 244 243 245 365 "" [0 uses])

(note 245 244 0 NOTE_INSN_BASIC_BLOCK)

;; if (vdm$sign != 0)

(insn 246 245 247 arch/arm/vfp/vfpdouble.c:555 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 247 246 0 arch/arm/vfp/vfpdouble.c:555 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 40

;; exceptions = exceptions | 1;

(insn 249 248 0 arch/arm/vfp/vfpdouble.c:557 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

;; d = 0;

(insn 250 249 0 arch/arm/vfp/vfpdouble.c:556 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 41

;; 

(code_label 253 252 254 366 "" [0 uses])

(note 254 253 0 NOTE_INSN_BASIC_BLOCK)

;; if (rem != 0)

(insn 255 254 256 arch/arm/vfp/vfpdouble.c:558 (set (reg:SI 211)
        (subreg:SI (reg/v:DI 137 [ rem ]) 0)) -1 (nil))

(insn 256 255 257 arch/arm/vfp/vfpdouble.c:558 (set (reg:SI 211)
        (ior:SI (reg:SI 211)
            (subreg:SI (reg/v:DI 137 [ rem ]) 4))) -1 (nil))

(insn 257 256 258 arch/arm/vfp/vfpdouble.c:558 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 258 257 0 arch/arm/vfp/vfpdouble.c:558 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 42

;; exceptions = exceptions | 16;

(insn 260 259 0 arch/arm/vfp/vfpdouble.c:559 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

;; Generating RTL for gimple basic block 43

;; 

(code_label 263 262 264 357 "" [0 uses])

(note 264 263 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand | (u64) D.6071 != 0)

(insn 265 264 266 arch/arm/vfp/vfpdouble.c:562 (clobber (reg:DI 212)) -1 (nil))

(insn 266 265 267 arch/arm/vfp/vfpdouble.c:562 (set (reg:SI 213)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 267 266 268 arch/arm/vfp/vfpdouble.c:562 (set (reg:DI 212)
        (sign_extend:DI (reg:SI 213))) -1 (nil))

(insn 268 267 269 arch/arm/vfp/vfpdouble.c:562 (set (reg:DI 214)
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 212))) -1 (nil))

(insn 269 268 270 arch/arm/vfp/vfpdouble.c:562 (set (reg:SI 215)
        (subreg:SI (reg:DI 214) 0)) -1 (nil))

(insn 270 269 271 arch/arm/vfp/vfpdouble.c:562 (set (reg:SI 215)
        (ior:SI (reg:SI 215)
            (subreg:SI (reg:DI 214) 4))) -1 (nil))

(insn 271 270 272 arch/arm/vfp/vfpdouble.c:562 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 272 271 0 arch/arm/vfp/vfpdouble.c:562 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 44

;; exceptions = exceptions | 16;

(insn 274 273 0 arch/arm/vfp/vfpdouble.c:563 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

;; if (rmode == 4194304)

(insn 275 274 276 arch/arm/vfp/vfpdouble.c:564 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(jump_insn 276 275 0 arch/arm/vfp/vfpdouble.c:564 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 45

;; if (vdm$sign == 0)

(insn 278 277 279 arch/arm/vfp/vfpdouble.c:564 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 279 278 0 arch/arm/vfp/vfpdouble.c:564 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 46

;; d = 1;

(insn 281 280 0 arch/arm/vfp/vfpdouble.c:565 (set (reg/v:SI 142 [ d ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 47

;; 

(code_label 284 283 285 368 "" [0 uses])

(note 285 284 0 NOTE_INSN_BASIC_BLOCK)

;; if (rmode == 8388608)

(insn 286 285 287 arch/arm/vfp/vfpdouble.c:566 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 8388608 [0x800000]))) -1 (nil))

(jump_insn 287 286 0 arch/arm/vfp/vfpdouble.c:566 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5323 [0x14cb])
        (nil)))

;; Generating RTL for gimple basic block 48

;; if (vdm$sign != 0)

(insn 289 288 290 arch/arm/vfp/vfpdouble.c:566 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 290 289 0 arch/arm/vfp/vfpdouble.c:566 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 49

;; exceptions = exceptions | 1;

(insn 292 291 0 arch/arm/vfp/vfpdouble.c:568 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

;; d = 0;

(insn 293 292 0 arch/arm/vfp/vfpdouble.c:567 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 50

;; 

(code_label 296 295 297 367 "" [0 uses])

(note 297 296 0 NOTE_INSN_BASIC_BLOCK)

;; d = 0;

(insn 298 297 0 arch/arm/vfp/vfpdouble.c:561 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 51

;; 

(code_label 299 298 300 356 "" [0 uses])

(note 300 299 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_float ((s32) d, (unsigned int) sd);

(insn 301 300 302 arch/arm/vfp/vfpdouble.c:575 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ d ])) -1 (nil))

(insn 302 301 303 arch/arm/vfp/vfpdouble.c:575 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ sd ])) -1 (nil))

(call_insn 303 302 0 arch/arm/vfp/vfpdouble.c:575 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; return exceptions;

(insn 304 303 305 arch/arm/vfp/vfpdouble.c:578 (set (reg:SI 144 [ <result> ])
        (reg/v:SI 141 [ exceptions ])) -1 (nil))

(jump_insn 305 304 306 arch/arm/vfp/vfpdouble.c:578 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 306 305 0)
Purged non-fallthru edges from bb 58
Predictions for insn 218 bb 34
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 220 bb 54
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 222 bb 55
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 224 bb 56
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:507 (set (reg/v:SI 145 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:507 (set (reg/v:SI 146 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:507 (set (reg/v:SI 147 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:507 (set (reg/v:SI 148 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:513 (set (reg:SI 0 r0)
        (reg/v:SI 147 [ dm ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:513 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:513 (set (reg:DI 143 [ D.4518 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 150) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 150) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 151)
        (zero_extend:SI (subreg:HI (reg:DI 150) 0))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (ashift:SI (reg:SI 151)
            (const_int 21 [0x15]))) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.6071 ])
        (lshiftrt:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 151)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 155)
        (lshiftrt:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 4)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 4)
        (ior:SI (reg:SI 155)
            (subreg:SI (reg:DI 154) 4))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 0)
        (ashift:SI (subreg:SI (reg:DI 143 [ D.4518 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (ashift:SI (subreg:SI (reg:DI 154) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 154) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 154) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 159)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:309 (set (reg:HI 158)
        (subreg:HI (reg:SI 159) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (reg:HI 158))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (reg:SI 161))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 157)
        (subreg:QI (reg:SI 162) 0)) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 164)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(insn 34 33 35 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 35 34 36 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 163)
        (subreg:QI (reg:SI 165) 0)) -1 (nil))

(insn 36 35 37 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (and:SI (subreg:SI (reg:QI 157) 0)
            (subreg:SI (reg:QI 163) 0))) -1 (nil))

(insn 37 36 38 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 38 37 39 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) -1 (nil))

(insn 39 38 40 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 40 39 41 3 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 41 40 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 169)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 43 42 44 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 169))) -1 (nil))

(jump_insn 44 43 45 4 arch/arm/vfp/vfp.h:310 (set (pc)
        (label_ref 80)) -1 (nil))
;; End of basic block 4 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 45 44 46)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [50.0%] 
(code_label 46 45 47 5 343 "" [1 uses])

(note 47 46 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 171)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 49 48 50 5 arch/arm/vfp/vfp.h:330 (set (reg:HI 170)
        (subreg:HI (reg:SI 171) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 50 49 51 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 51 50 52 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (reg:HI 170))) -1 (nil))

(insn 52 51 53 5 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (reg:SI 173))) -1 (nil))

(jump_insn 53 52 54 5 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 4400 [0x1130])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [56.0%]  (fallthru)
;; Succ edge  11 [44.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [56.0%]  (fallthru)
(note 54 53 55 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 174)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) -1 (nil))

(insn 56 55 57 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 174)
        (ior:SI (reg:SI 174)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) -1 (nil))

(insn 57 56 58 6 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 58 57 59 6 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 59 58 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 7 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 139 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 61 60 62 7 arch/arm/vfp/vfp.h:332 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 7 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 62 61 63)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 63 62 64 8 345 "" [1 uses])

(note 64 63 65 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 66 65 67 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 175)
        (and:DI (reg/v:DI 135 [ significand ])
            (reg:DI 176))) -1 (nil))

(insn 67 66 68 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (subreg:SI (reg:DI 175) 0)) -1 (nil))

(insn 68 67 69 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (ior:SI (reg:SI 177)
            (subreg:SI (reg:DI 175) 4))) -1 (nil))

(insn 69 68 70 8 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 70 69 71 8 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 71 70 72 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 9 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 139 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 73 72 74 9 arch/arm/vfp/vfp.h:336 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 9 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 74 73 75)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 75 74 76 10 347 "" [1 uses])

(note 76 75 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 10 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 139 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 78 77 79 10 arch/arm/vfp/vfp.h:334 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 10 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 79 78 80)

;; Start of basic block ( 5 4) -> 11
;; Pred edge  5 [44.0%] 
;; Pred edge  4 [100.0%] 
(code_label 80 79 81 11 344 "" [2 uses])

(note 81 80 82 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 82 81 83 11 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6071 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 83 82 84 11 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 12 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 139 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 86 85 87 12 arch/arm/vfp/vfp.h:329 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 87 86 88)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 88 87 89 13 348 "" [1 uses])

(note 89 88 90 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 178)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) -1 (nil))

(insn 91 90 92 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) -1 (nil))

(insn 92 91 93 13 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 93 92 94 13 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 94 93 95 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 14 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 139 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 96 95 97 14 arch/arm/vfp/vfp.h:341 (set (pc)
        (label_ref 101)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 97 96 98)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 98 97 99 15 349 "" [1 uses])

(note 99 98 100 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 100 99 101 15 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 139 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 7 10 9 12 15 14) -> 16
;; Pred edge  7 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  9 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label 101 100 102 16 346 "" [5 uses])

(note 102 101 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 16 arch/arm/vfp/vfpdouble.c:519 (set (reg:SI 179)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 104 103 105 16 arch/arm/vfp/vfpdouble.c:519 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 105 104 106 16 arch/arm/vfp/vfpdouble.c:519 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 110)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 18 17)

;; Succ edge  18 [50.0%] 
;; Succ edge  17 [50.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 106 105 107 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 107 106 108 17 arch/arm/vfp/vfpdouble.c:509 (set (reg/v:SI 141 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 108 107 109 17 arch/arm/vfp/vfpdouble.c:509 (set (pc)
        (label_ref 113)) -1 (nil))
;; End of basic block 17 -> ( 19)

;; Succ edge  19 [100.0%] 

(barrier 109 108 110)

;; Start of basic block ( 16) -> 18
;; Pred edge  16 [50.0%] 
(code_label 110 109 111 18 350 "" [1 uses])

(note 111 110 112 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 18 arch/arm/vfp/vfpdouble.c:520 (set (reg/v:SI 141 [ exceptions ])
        (const_int 128 [0x80])) -1 (nil))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [100.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 113 112 114 19 351 "" [1 uses])

(note 114 113 115 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 19 arch/arm/vfp/vfpdouble.c:522 (set (reg:SI 180)
        (and:SI (reg/v:SI 139 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 116 115 117 19 arch/arm/vfp/vfpdouble.c:522 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 180)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 117 116 118 19 arch/arm/vfp/vfpdouble.c:522 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  21 [50.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 118 117 119 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 20 arch/arm/vfp/vfpdouble.c:523 (set (reg:SI 133 [ vdm$sign ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 120 119 121 20 arch/arm/vfp/vfpdouble.c:523 (set (pc)
        (label_ref 129)) -1 (nil))
;; End of basic block 20 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 121 120 122)

;; Start of basic block ( 19) -> 21
;; Pred edge  19 [50.0%] 
(code_label 122 121 123 21 352 "" [1 uses])

(note 123 122 124 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 125 21 arch/arm/vfp/vfp.h:304 (set (reg:DI 182)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 125 124 126 21 arch/arm/vfp/vfp.h:304 (set (reg:DI 181)
        (and:DI (reg:DI 143 [ D.4518 ])
            (reg:DI 182))) -1 (nil))

(insn 126 125 127 21 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 184) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 181) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 127 126 128 21 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 184) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 128 127 129 21 arch/arm/vfp/vfp.h:304 (set (reg:SI 133 [ vdm$sign ])
        (zero_extend:SI (subreg:HI (reg:DI 184) 0))) -1 (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 22
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%] 
(code_label 129 128 130 22 353 "" [1 uses])

(note 130 129 131 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 22 arch/arm/vfp/vfpdouble.c:525 (set (reg:SI 186)
        (const_int 1054 [0x41e])) -1 (nil))

(insn 132 131 133 22 arch/arm/vfp/vfpdouble.c:525 (set (reg:HI 185)
        (subreg:HI (reg:SI 186) 0)) -1 (expr_list:REG_EQUAL (const_int 1054 [0x41e])
        (nil)))

(insn 133 132 134 22 arch/arm/vfp/vfpdouble.c:525 (set (reg:SI 187)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 134 133 135 22 arch/arm/vfp/vfpdouble.c:525 (set (reg:SI 188)
        (sign_extend:SI (reg:HI 185))) -1 (nil))

(insn 135 134 136 22 arch/arm/vfp/vfpdouble.c:525 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (reg:SI 188))) -1 (nil))

(jump_insn 136 135 137 22 arch/arm/vfp/vfpdouble.c:525 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 23 26)

;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  26 [50.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 137 136 138 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 139 23 arch/arm/vfp/vfpdouble.c:526 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 139 138 140 23 arch/arm/vfp/vfpdouble.c:526 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 145)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 23 -> ( 25 24)

;; Succ edge  25 [39.0%] 
;; Succ edge  24 [61.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [61.0%]  (fallthru)
(note 140 139 141 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 24 arch/arm/vfp/vfpdouble.c:527 (set (reg/v:SI 141 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

(insn 142 141 143 24 arch/arm/vfp/vfpdouble.c:526 discrim 2 (set (reg/v:SI 142 [ d ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 143 142 144 24 arch/arm/vfp/vfpdouble.c:526 discrim 2 (set (pc)
        (label_ref 299)) -1 (nil))
;; End of basic block 24 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 144 143 145)

;; Start of basic block ( 23) -> 25
;; Pred edge  23 [39.0%] 
(code_label 145 144 146 25 355 "" [1 uses])

(note 146 145 147 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 147 146 148 25 arch/arm/vfp/vfpdouble.c:527 (set (reg/v:SI 141 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

(insn 148 147 149 25 arch/arm/vfp/vfpdouble.c:526 discrim 1 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 149 148 150 25 arch/arm/vfp/vfpdouble.c:526 discrim 1 (set (pc)
        (label_ref 299)) -1 (nil))
;; End of basic block 25 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 150 149 151)

;; Start of basic block ( 22) -> 26
;; Pred edge  22 [50.0%] 
(code_label 151 150 152 26 354 "" [1 uses])

(note 152 151 153 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 26 arch/arm/vfp/vfpdouble.c:510 (set (reg/v:SI 140 [ rmode ])
        (and:SI (reg/v:SI 148 [ fpscr ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(insn 154 153 155 26 arch/arm/vfp/vfpdouble.c:528 (set (reg:SI 190)
        (const_int 1021 [0x3fd])) -1 (nil))

(insn 155 154 156 26 arch/arm/vfp/vfpdouble.c:528 (set (reg:HI 189)
        (subreg:HI (reg:SI 190) 0)) -1 (expr_list:REG_EQUAL (const_int 1021 [0x3fd])
        (nil)))

(insn 156 155 157 26 arch/arm/vfp/vfpdouble.c:528 (set (reg:SI 191)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 157 156 158 26 arch/arm/vfp/vfpdouble.c:528 (set (reg:SI 192)
        (sign_extend:SI (reg:HI 189))) -1 (nil))

(insn 158 157 159 26 arch/arm/vfp/vfpdouble.c:528 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 191)
            (reg:SI 192))) -1 (nil))

(jump_insn 159 158 160 26 arch/arm/vfp/vfpdouble.c:528 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 263)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 26 -> ( 27 49)

;; Succ edge  27 [50.0%]  (fallthru)
;; Succ edge  49 [50.0%] 

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [50.0%]  (fallthru)
(note 160 159 161 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 27 arch/arm/vfp/vfpdouble.c:529 (set (reg:SI 193)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 162 161 163 27 arch/arm/vfp/vfpdouble.c:529 (set (reg:SI 194)
        (minus:SI (const_int 1072 [0x430])
            (reg:SI 193))) -1 (nil))

(insn 163 162 164 27 arch/arm/vfp/vfpdouble.c:529 (set (reg/v:SI 138 [ shift ])
        (plus:SI (reg:SI 194)
            (const_int 14 [0xe]))) -1 (expr_list:REG_EQUAL (minus:SI (const_int 1086 [0x43e])
            (reg:SI 193))
        (nil)))

(insn 164 163 165 27 arch/arm/vfp/vfpdouble.c:535 (parallel [
            (set (reg:DI 195)
                (plus:DI (reg/v:DI 135 [ significand ])
                    (reg/v:DI 135 [ significand ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 165 164 166 27 arch/arm/vfp/vfpdouble.c:535 (set (reg:DI 0 r0)
        (reg:DI 195)) -1 (nil))

(insn 166 165 167 27 arch/arm/vfp/vfpdouble.c:535 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ shift ])) -1 (nil))

(call_insn/u 167 166 168 27 arch/arm/vfp/vfpdouble.c:535 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 168 167 169 27 arch/arm/vfp/vfpdouble.c:535 (set (reg:DI 199)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 195)
            (reg/v:SI 138 [ shift ]))
        (nil)))

(insn 169 168 170 27 arch/arm/vfp/vfpdouble.c:535 (set (reg/v:SI 142 [ d ])
        (subreg:SI (reg:DI 199) 0)) -1 (nil))

(insn 170 169 171 27 arch/arm/vfp/vfpdouble.c:536 (set (reg:SI 200)
        (minus:SI (const_int 65 [0x41])
            (reg/v:SI 138 [ shift ]))) -1 (nil))

(insn 171 170 172 27 arch/arm/vfp/vfpdouble.c:536 (set (reg:DI 0 r0)
        (reg/v:DI 135 [ significand ])) -1 (nil))

(insn 172 171 173 27 arch/arm/vfp/vfpdouble.c:536 (set (reg:SI 2 r2)
        (reg:SI 200)) -1 (nil))

(call_insn/u 173 172 174 27 arch/arm/vfp/vfpdouble.c:536 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 174 173 175 27 arch/arm/vfp/vfpdouble.c:536 (set (reg:DI 201)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (reg/v:DI 135 [ significand ])
            (reg:SI 200))
        (nil)))

(insn 175 174 176 27 arch/arm/vfp/vfpdouble.c:536 (set (reg/v:DI 137 [ rem ])
        (reg:DI 201)) -1 (nil))

(insn 176 175 177 27 arch/arm/vfp/vfpdouble.c:538 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 177 176 178 27 arch/arm/vfp/vfpdouble.c:538 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 28 31)

;; Succ edge  28 [50.0%]  (fallthru)
;; Succ edge  31 [50.0%] 

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 178 177 179 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 28 arch/arm/vfp/vfpdouble.c:540 (set (reg:SI 202)
        (and:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 180 179 181 28 arch/arm/vfp/vfpdouble.c:540 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 202)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 181 180 182 28 arch/arm/vfp/vfpdouble.c:540 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 28 -> ( 29 30)

;; Succ edge  29 [50.0%]  (fallthru)
;; Succ edge  30 [50.0%] 

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [50.0%]  (fallthru)
(note 182 181 183 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 183 182 184 29 arch/arm/vfp/vfpdouble.c:541 (set (reg/v:DI 136 [ incr ])
        (const_int 9223372036854775807 [0x7fffffffffffffff])) -1 (nil))

(jump_insn 184 183 185 29 arch/arm/vfp/vfpdouble.c:541 (set (pc)
        (label_ref 214)) -1 (nil))
;; End of basic block 29 -> ( 35)

;; Succ edge  35 [100.0%] 

(barrier 185 184 186)

;; Start of basic block ( 28) -> 30
;; Pred edge  28 [50.0%] 
(code_label 186 185 187 30 359 "" [1 uses])

(note 187 186 188 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 189 30 arch/arm/vfp/vfpdouble.c:539 (set (reg/v:DI 136 [ incr ])
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(jump_insn 189 188 190 30 arch/arm/vfp/vfpdouble.c:539 (set (pc)
        (label_ref 214)) -1 (nil))
;; End of basic block 30 -> ( 35)

;; Succ edge  35 [100.0%] 

(barrier 190 189 191)

;; Start of basic block ( 27) -> 31
;; Pred edge  27 [50.0%] 
(code_label 191 190 192 31 358 "" [1 uses])

(note 192 191 193 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 31 arch/arm/vfp/vfpdouble.c:542 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 12582912 [0xc00000]))) -1 (nil))

(jump_insn 194 193 195 31 arch/arm/vfp/vfpdouble.c:542 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 31 -> ( 34 32)

;; Succ edge  34 [28.0%] 
;; Succ edge  32 [72.0%]  (fallthru)

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [72.0%]  (fallthru)
(note 195 194 196 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(insn 197 196 198 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 204)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 198 197 199 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:QI 203)
        (subreg:QI (reg:SI 204) 0)) -1 (nil))

(insn 199 198 200 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(insn 200 199 201 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 206)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 201 200 202 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:QI 205)
        (subreg:QI (reg:SI 206) 0)) -1 (nil))

(insn 202 201 203 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 207)
        (xor:SI (subreg:SI (reg:QI 203) 0)
            (subreg:SI (reg:QI 205) 0))) -1 (nil))

(insn 203 202 204 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:QI 208)
        (subreg:QI (reg:SI 207) 0)) -1 (nil))

(insn 204 203 205 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:SI 209)
        (zero_extend:SI (reg:QI 208))) -1 (nil))

(insn 205 204 206 32 arch/arm/vfp/vfpdouble.c:544 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 209)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 206 205 207 32 arch/arm/vfp/vfpdouble.c:544 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 211)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 32 -> ( 33 34)

;; Succ edge  33 [50.0%]  (fallthru)
;; Succ edge  34 [50.0%] 

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [50.0%]  (fallthru)
(note 207 206 208 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 208 207 209 33 arch/arm/vfp/vfpdouble.c:545 (set (reg/v:DI 136 [ incr ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 209 208 210 33 arch/arm/vfp/vfpdouble.c:545 (set (pc)
        (label_ref 214)) -1 (nil))
;; End of basic block 33 -> ( 35)

;; Succ edge  35 [100.0%] 

(barrier 210 209 211)

;; Start of basic block ( 32 31) -> 34
;; Pred edge  32 [50.0%] 
;; Pred edge  31 [28.0%] 
(code_label 211 210 212 34 361 "" [2 uses])

(note 212 211 213 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 213 212 214 34 arch/arm/vfp/vfpdouble.c:543 (set (reg/v:DI 136 [ incr ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 34 -> ( 35)

;; Succ edge  35 [100.0%]  (fallthru)

;; Start of basic block ( 34 29 30 33) -> 35
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  29 [100.0%] 
;; Pred edge  30 [100.0%] 
;; Pred edge  33 [100.0%] 
(code_label 214 213 215 35 360 "" [3 uses])

(note 215 214 216 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 216 215 217 35 arch/arm/vfp/vfpdouble.c:548 (parallel [
            (set (reg:DI 210)
                (plus:DI (reg/v:DI 136 [ incr ])
                    (reg/v:DI 137 [ rem ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 217 216 218 35 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 4)
            (subreg:SI (reg:DI 210) 4))) -1 (nil))

(jump_insn 218 217 316 35 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 227)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 35 -> ( 40 36)

;; Succ edge  40 [50.0%] 
;; Succ edge  36 [50.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [50.0%]  (fallthru)
(note 316 218 219 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 219 316 220 36 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 4)
            (subreg:SI (reg:DI 210) 4))) -1 (nil))

(jump_insn 220 219 317 36 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 36 -> ( 44 37)

;; Succ edge  44 [71.0%] 
;; Succ edge  37 [29.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [29.0%]  (fallthru)
(note 317 220 221 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 221 317 222 37 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 0)
            (subreg:SI (reg:DI 210) 0))) -1 (nil))

(jump_insn 222 221 318 37 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 227)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 37 -> ( 40 38)

;; Succ edge  40 [50.0%] 
;; Succ edge  38 [50.0%]  (fallthru)

;; Start of basic block ( 37) -> 38
;; Pred edge  37 [50.0%]  (fallthru)
(note 318 222 223 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 223 318 224 38 arch/arm/vfp/vfpdouble.c:548 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 137 [ rem ]) 0)
            (subreg:SI (reg:DI 210) 0))) -1 (nil))

(jump_insn 224 223 319 38 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 38 -> ( 44 39)

;; Succ edge  44 [71.0%] 
;; Succ edge  39 [29.0%]  (fallthru)

;; Start of basic block ( 38) -> 39
;; Pred edge  38 [29.0%]  (fallthru)
(note 319 224 225 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(jump_insn 225 319 226 39 arch/arm/vfp/vfpdouble.c:548 (set (pc)
        (label_ref 240)) -1 (nil))
;; End of basic block 39 -> ( 44)

;; Succ edge  44 [100.0%] 

(barrier 226 225 227)

;; Start of basic block ( 35 37) -> 40
;; Pred edge  35 [50.0%] 
;; Pred edge  37 [50.0%] 
(code_label 227 226 320 40 363 "" [2 uses])

(note 320 227 228 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 40 -> ( 41)

;; Succ edge  41 [100.0%]  (fallthru)

;; Start of basic block ( 40) -> 41
;; Pred edge  40 [100.0%]  (fallthru)
(note 228 320 229 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 229 228 230 41 arch/arm/vfp/vfpdouble.c:549 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(jump_insn 230 229 231 41 arch/arm/vfp/vfpdouble.c:549 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 235)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
        (nil)))
;; End of basic block 41 -> ( 42 43)

;; Succ edge  42 [72.0%]  (fallthru)
;; Succ edge  43 [28.0%] 

;; Start of basic block ( 41) -> 42
;; Pred edge  41 [72.0%]  (fallthru)
(note 231 230 232 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 232 231 233 42 arch/arm/vfp/vfpdouble.c:550 (set (reg/v:SI 142 [ d ])
        (plus:SI (reg/v:SI 142 [ d ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 233 232 234 42 arch/arm/vfp/vfpdouble.c:550 (set (pc)
        (label_ref 244)) -1 (nil))
;; End of basic block 42 -> ( 45)

;; Succ edge  45 [100.0%] 

(barrier 234 233 235)

;; Start of basic block ( 41) -> 43
;; Pred edge  41 [28.0%] 
(code_label 235 234 236 43 364 "" [1 uses])

(note 236 235 237 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 237 236 238 43 arch/arm/vfp/vfpdouble.c:552 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 238 237 239 43 arch/arm/vfp/vfpdouble.c:552 (set (pc)
        (label_ref 244)) -1 (nil))
;; End of basic block 43 -> ( 45)

;; Succ edge  45 [100.0%] 

(barrier 239 238 240)

;; Start of basic block ( 36 38 39) -> 44
;; Pred edge  36 [71.0%] 
;; Pred edge  38 [71.0%] 
;; Pred edge  39 [100.0%] 
(code_label 240 239 241 44 362 "" [3 uses])

(note 241 240 242 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 242 241 243 44 arch/arm/vfp/vfpdouble.c:555 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 142 [ d ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 243 242 244 44 arch/arm/vfp/vfpdouble.c:555 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 10000 [0x2710])
        (nil)))
;; End of basic block 44 -> ( 45 47)

;; Succ edge  45 (fallthru)
;; Succ edge  47 [100.0%] 

;; Start of basic block ( 44 42 43) -> 45
;; Pred edge  44 (fallthru)
;; Pred edge  42 [100.0%] 
;; Pred edge  43 [100.0%] 
(code_label 244 243 245 45 365 "" [2 uses])

(note 245 244 246 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 45 arch/arm/vfp/vfpdouble.c:555 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 247 246 248 45 arch/arm/vfp/vfpdouble.c:555 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 253)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 45 -> ( 46 47)

;; Succ edge  46 [39.0%]  (fallthru)
;; Succ edge  47 [61.0%] 

;; Start of basic block ( 45) -> 46
;; Pred edge  45 [39.0%]  (fallthru)
(note 248 247 249 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 250 46 arch/arm/vfp/vfpdouble.c:557 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 250 249 251 46 arch/arm/vfp/vfpdouble.c:556 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 251 250 252 46 arch/arm/vfp/vfpdouble.c:555 discrim 2 (set (pc)
        (label_ref 299)) -1 (nil))
;; End of basic block 46 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 252 251 253)

;; Start of basic block ( 44 45) -> 47
;; Pred edge  44 [100.0%] 
;; Pred edge  45 [61.0%] 
(code_label 253 252 254 47 366 "" [2 uses])

(note 254 253 255 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 255 254 256 47 arch/arm/vfp/vfpdouble.c:558 (set (reg:SI 211)
        (subreg:SI (reg/v:DI 137 [ rem ]) 0)) -1 (nil))

(insn 256 255 257 47 arch/arm/vfp/vfpdouble.c:558 (set (reg:SI 211)
        (ior:SI (reg:SI 211)
            (subreg:SI (reg/v:DI 137 [ rem ]) 4))) -1 (nil))

(insn 257 256 258 47 arch/arm/vfp/vfpdouble.c:558 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 258 257 259 47 arch/arm/vfp/vfpdouble.c:558 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 299)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 47 -> ( 48 57)

;; Succ edge  48 [50.0%]  (fallthru)
;; Succ edge  57 [50.0%] 

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [50.0%]  (fallthru)
(note 259 258 260 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 48 arch/arm/vfp/vfpdouble.c:559 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

(jump_insn 261 260 262 48 arch/arm/vfp/vfpdouble.c:559 (set (pc)
        (label_ref 299)) -1 (nil))
;; End of basic block 48 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 262 261 263)

;; Start of basic block ( 26) -> 49
;; Pred edge  26 [50.0%] 
(code_label 263 262 264 49 357 "" [1 uses])

(note 264 263 265 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 265 264 266 49 arch/arm/vfp/vfpdouble.c:562 (clobber (reg:DI 212)) -1 (nil))

(insn 266 265 267 49 arch/arm/vfp/vfpdouble.c:562 (set (reg:SI 213)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6071 ]) 0))) -1 (nil))

(insn 267 266 268 49 arch/arm/vfp/vfpdouble.c:562 (set (reg:DI 212)
        (sign_extend:DI (reg:SI 213))) -1 (nil))

(insn 268 267 269 49 arch/arm/vfp/vfpdouble.c:562 (set (reg:DI 214)
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 212))) -1 (nil))

(insn 269 268 270 49 arch/arm/vfp/vfpdouble.c:562 (set (reg:SI 215)
        (subreg:SI (reg:DI 214) 0)) -1 (nil))

(insn 270 269 271 49 arch/arm/vfp/vfpdouble.c:562 (set (reg:SI 215)
        (ior:SI (reg:SI 215)
            (subreg:SI (reg:DI 214) 4))) -1 (nil))

(insn 271 270 272 49 arch/arm/vfp/vfpdouble.c:562 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 272 271 273 49 arch/arm/vfp/vfpdouble.c:562 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 49 -> ( 50 56)

;; Succ edge  50 [61.0%]  (fallthru)
;; Succ edge  56 [39.0%] 

;; Start of basic block ( 49) -> 50
;; Pred edge  49 [61.0%]  (fallthru)
(note 273 272 274 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 274 273 275 50 arch/arm/vfp/vfpdouble.c:563 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 275 274 276 50 arch/arm/vfp/vfpdouble.c:564 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 4194304 [0x400000]))) -1 (nil))

(jump_insn 276 275 277 50 arch/arm/vfp/vfpdouble.c:564 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 284)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 50 -> ( 51 53)

;; Succ edge  51 [28.0%]  (fallthru)
;; Succ edge  53 [72.0%] 

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [28.0%]  (fallthru)
(note 277 276 278 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 278 277 279 51 arch/arm/vfp/vfpdouble.c:564 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 279 278 280 51 arch/arm/vfp/vfpdouble.c:564 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 51 -> ( 52 56)

;; Succ edge  52 [39.0%]  (fallthru)
;; Succ edge  56 [61.0%] 

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [39.0%]  (fallthru)
(note 280 279 281 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 281 280 282 52 arch/arm/vfp/vfpdouble.c:565 (set (reg/v:SI 142 [ d ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 282 281 283 52 arch/arm/vfp/vfpdouble.c:565 (set (pc)
        (label_ref 299)) -1 (nil))
;; End of basic block 52 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 283 282 284)

;; Start of basic block ( 50) -> 53
;; Pred edge  50 [72.0%] 
(code_label 284 283 285 53 368 "" [1 uses])

(note 285 284 286 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 286 285 287 53 arch/arm/vfp/vfpdouble.c:566 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ rmode ])
            (const_int 8388608 [0x800000]))) -1 (nil))

(jump_insn 287 286 288 53 arch/arm/vfp/vfpdouble.c:566 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5323 [0x14cb])
        (nil)))
;; End of basic block 53 -> ( 54 56)

;; Succ edge  54 [46.8%]  (fallthru)
;; Succ edge  56 [53.2%] 

;; Start of basic block ( 53) -> 54
;; Pred edge  53 [46.8%]  (fallthru)
(note 288 287 289 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 289 288 290 54 arch/arm/vfp/vfpdouble.c:566 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ vdm$sign ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 290 289 291 54 arch/arm/vfp/vfpdouble.c:566 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 296)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 54 -> ( 55 56)

;; Succ edge  55 [61.0%]  (fallthru)
;; Succ edge  56 [39.0%] 

;; Start of basic block ( 54) -> 55
;; Pred edge  54 [61.0%]  (fallthru)
(note 291 290 292 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 292 291 293 55 arch/arm/vfp/vfpdouble.c:568 (set (reg/v:SI 141 [ exceptions ])
        (ior:SI (reg/v:SI 141 [ exceptions ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 293 292 294 55 arch/arm/vfp/vfpdouble.c:567 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 294 293 295 55 arch/arm/vfp/vfpdouble.c:567 (set (pc)
        (label_ref 299)) -1 (nil))
;; End of basic block 55 -> ( 57)

;; Succ edge  57 [100.0%] 

(barrier 295 294 296)

;; Start of basic block ( 51 54 49 53) -> 56
;; Pred edge  51 [61.0%] 
;; Pred edge  54 [39.0%] 
;; Pred edge  49 [39.0%] 
;; Pred edge  53 [53.2%] 
(code_label 296 295 297 56 367 "" [4 uses])

(note 297 296 298 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 298 297 299 56 arch/arm/vfp/vfpdouble.c:561 (set (reg/v:SI 142 [ d ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 56 -> ( 57)

;; Succ edge  57 [100.0%]  (fallthru)

;; Start of basic block ( 56 24 47 25 48 46 55 52) -> 57
;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%] 
;; Pred edge  47 [50.0%] 
;; Pred edge  25 [100.0%] 
;; Pred edge  48 [100.0%] 
;; Pred edge  46 [100.0%] 
;; Pred edge  55 [100.0%] 
;; Pred edge  52 [100.0%] 
(code_label 299 298 300 57 356 "" [7 uses])

(note 300 299 301 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 301 300 302 57 arch/arm/vfp/vfpdouble.c:575 (set (reg:SI 0 r0)
        (reg/v:SI 142 [ d ])) -1 (nil))

(insn 302 301 303 57 arch/arm/vfp/vfpdouble.c:575 (set (reg:SI 1 r1)
        (reg/v:SI 145 [ sd ])) -1 (nil))

(call_insn 303 302 304 57 arch/arm/vfp/vfpdouble.c:575 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 304 303 305 57 arch/arm/vfp/vfpdouble.c:578 (set (reg:SI 144 [ <result> ])
        (reg/v:SI 141 [ exceptions ])) -1 (nil))

(jump_insn 305 304 306 57 arch/arm/vfp/vfpdouble.c:578 (set (pc)
        (label_ref 307)) -1 (nil))
;; End of basic block 57 -> ( 59)

;; Succ edge  59 [100.0%] 

(barrier 306 305 315)

;; Start of basic block () -> 58
(note 315 306 309 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 309 315 310 58 arch/arm/vfp/vfpdouble.c:578 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 310 309 311 58 arch/arm/vfp/vfpdouble.c:578 (clobber (reg:SI 144 [ <result> ])) -1 (nil))

(jump_insn 311 310 312 58 arch/arm/vfp/vfpdouble.c:578 (set (pc)
        (label_ref 313)) -1 (nil))
;; End of basic block 58 -> ( 60)

;; Succ edge  60 [100.0%] 

(barrier 312 311 307)

;; Start of basic block ( 57) -> 59
;; Pred edge  57 [100.0%] 
(code_label 307 312 321 59 342 "" [1 uses])

(note 321 307 308 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 308 321 313 59 arch/arm/vfp/vfpdouble.c:578 (set (reg/i:SI 0 r0)
        (reg:SI 144 [ <result> ])) -1 (nil))
;; End of basic block 59 -> ( 60)

;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 58 59) -> 60
;; Pred edge  58 [100.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 313 308 322 60 369 "" [1 uses])

(note 322 313 314 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 314 322 0 60 arch/arm/vfp/vfpdouble.c:578 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 60 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_ftouiz (vfp_double_ftouiz)[0:168]


;; Generating RTL for gimple basic block 2

;; D.4591 = vfp_double_ftoui (sd, unused, dm, 12582912); [tail call]

(insn 9 8 10 2 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 2 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ unused ])) -1 (nil))

(insn 11 10 12 2 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 12 11 13 2 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) -1 (nil))

(call_insn/j 13 12 14 2 arch/arm/vfp/vfpdouble.c:582 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_ftoui") [flags 0x3] <function_decl 0x10ad5b80 vfp_double_ftoui>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(barrier 14 13 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:581 (set (reg/v:SI 135 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:581 (set (reg/v:SI 136 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:581 (set (reg/v:SI 137 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:581 (set (reg/v:SI 138 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ sd ])) -1 (nil))

(insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ unused ])) -1 (nil))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 2 r2)
        (reg/v:SI 137 [ dm ])) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:582 (set (reg:SI 3 r3)
        (const_int 12582912 [0xc00000])) -1 (nil))

(call_insn/j 13 12 14 3 arch/arm/vfp/vfpdouble.c:582 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_ftoui") [flags 0x3] <function_decl 0x10ad5b80 vfp_double_ftoui>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 14 13 24)

;; Start of basic block () -> 4
(note 24 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 24 19 4 arch/arm/vfp/vfpdouble.c:583 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 19 18 20 4 arch/arm/vfp/vfpdouble.c:583 (clobber (reg:SI 134 [ <result> ])) -1 (nil))

(jump_insn 20 19 21 4 arch/arm/vfp/vfpdouble.c:583 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 16)

;; Start of basic block () -> 5
(code_label 16 21 25 5 372 "" [0 uses])

(note 25 16 17 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 17 25 22 5 arch/arm/vfp/vfpdouble.c:583 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 17 26 6 373 "" [1 uses])

(note 26 22 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 26 0 6 arch/arm/vfp/vfpdouble.c:583 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fsito (vfp_double_fsito)[0:166]

Partition 0: size 16 align 8
	vdm, offset 0

;; Generating RTL for gimple basic block 2

;; D.4490 = vfp_get_float ((unsigned int) dm);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:497 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ dm ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:497 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:497 (set (reg:SI 136 [ D.4490 ])
        (reg:SI 0 r0)) -1 (nil))

;; m = (u32) D.4490;

(insn 12 11 0 arch/arm/vfp/vfpdouble.c:497 (set (reg/v:SI 133 [ m ])
        (reg:SI 136 [ D.4490 ])) -1 (nil))

;; D.4493 = (u16) ((m & 2147483648) >> 16);

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:499 (set (reg:SI 142)
        (and:SI (reg/v:SI 133 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfpdouble.c:499 (set (reg:SI 143)
        (lshiftrt:SI (reg:SI 142)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 0 arch/arm/vfp/vfpdouble.c:499 (set (reg:SI 135 [ D.4493 ])
        (zero_extend:SI (subreg:HI (reg:SI 143) 0))) -1 (nil))

;; vdm.sign = D.4493;

(insn 16 15 0 arch/arm/vfp/vfpdouble.c:499 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.4493 ]) 0)) -1 (nil))

;; vdm.exponent = 1085;

(insn 17 16 18 arch/arm/vfp/vfpdouble.c:500 (set (reg:SI 145)
        (const_int 1085 [0x43d])) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfpdouble.c:500 (set (reg:HI 144)
        (subreg:HI (reg:SI 145) 0)) -1 (expr_list:REG_EQUAL (const_int 1085 [0x43d])
        (nil)))

(insn 19 18 0 arch/arm/vfp/vfpdouble.c:500 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64])
        (reg:HI 144)) -1 (nil))

;; if (D.4493 != 0)

(insn 20 19 21 arch/arm/vfp/vfpdouble.c:501 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.4493 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 21 20 0 arch/arm/vfp/vfpdouble.c:501 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 3

;; m = -m;

(insn 23 22 0 arch/arm/vfp/vfpdouble.c:501 discrim 1 (set (reg/v:SI 133 [ m ])
        (neg:SI (reg/v:SI 133 [ m ]))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 24 23 25 375 "" [0 uses])

(note 25 24 0 NOTE_INSN_BASIC_BLOCK)

;; vdm.significand = (u64) (u64) m;

(insn 26 25 27 arch/arm/vfp/vfpdouble.c:501 discrim 3 (set (reg:DI 146)
        (zero_extend:DI (reg/v:SI 133 [ m ]))) -1 (nil))

(insn 27 26 0 arch/arm/vfp/vfpdouble.c:501 discrim 3 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 146)) -1 (nil))

;; D.4500 = vfp_double_normaliseround (dd, &vdm, fpscr, 0, &"fsito"[0]);

(insn 28 27 29 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 147)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfpdouble.c:503 (set (reg/f:SI 148)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x10ea85e0>)) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfpdouble.c:503 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 148)) -1 (nil))

(insn 31 30 32 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ dd ])) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 1 r1)
        (reg:SI 147)) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ fpscr ])) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 35 34 36 arch/arm/vfp/vfpdouble.c:503 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 36 35 0 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 134 [ D.4500 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.4500;

(insn 37 36 38 arch/arm/vfp/vfpdouble.c:504 (set (reg:SI 137 [ <result> ])
        (reg:SI 134 [ D.4500 ])) -1 (nil))

(jump_insn 38 37 39 arch/arm/vfp/vfpdouble.c:504 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 39 38 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:495 (set (reg/v:SI 138 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:495 (set (reg/v:SI 139 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:495 (set (reg/v:SI 140 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:495 (set (reg/v:SI 141 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:497 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ dm ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:497 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:497 (set (reg:SI 136 [ D.4490 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:497 (set (reg/v:SI 133 [ m ])
        (reg:SI 136 [ D.4490 ])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:499 (set (reg:SI 142)
        (and:SI (reg/v:SI 133 [ m ])
            (const_int -2147483648 [0xffffffff80000000]))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:499 (set (reg:SI 143)
        (lshiftrt:SI (reg:SI 142)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:499 (set (reg:SI 135 [ D.4493 ])
        (zero_extend:SI (subreg:HI (reg:SI 143) 0))) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:499 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 135 [ D.4493 ]) 0)) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfpdouble.c:500 (set (reg:SI 145)
        (const_int 1085 [0x43d])) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfpdouble.c:500 (set (reg:HI 144)
        (subreg:HI (reg:SI 145) 0)) -1 (expr_list:REG_EQUAL (const_int 1085 [0x43d])
        (nil)))

(insn 19 18 20 3 arch/arm/vfp/vfpdouble.c:500 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64])
        (reg:HI 144)) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfpdouble.c:501 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.4493 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 21 20 22 3 arch/arm/vfp/vfpdouble.c:501 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [61.0%]  (fallthru)
;; Succ edge  5 [39.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [61.0%]  (fallthru)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 arch/arm/vfp/vfpdouble.c:501 discrim 1 (set (reg/v:SI 133 [ m ])
        (neg:SI (reg/v:SI 133 [ m ]))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [39.0%] 
(code_label 24 23 25 5 375 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/vfp/vfpdouble.c:501 discrim 3 (set (reg:DI 146)
        (zero_extend:DI (reg/v:SI 133 [ m ]))) -1 (nil))

(insn 27 26 28 5 arch/arm/vfp/vfpdouble.c:501 discrim 3 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 146)) -1 (nil))

(insn 28 27 29 5 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 147)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 29 28 30 5 arch/arm/vfp/vfpdouble.c:503 (set (reg/f:SI 148)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x10ea85e0>)) -1 (nil))

(insn 30 29 31 5 arch/arm/vfp/vfpdouble.c:503 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 148)) -1 (nil))

(insn 31 30 32 5 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ dd ])) -1 (nil))

(insn 32 31 33 5 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 1 r1)
        (reg:SI 147)) -1 (nil))

(insn 33 32 34 5 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 2 r2)
        (reg/v:SI 141 [ fpscr ])) -1 (nil))

(insn 34 33 35 5 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 35 34 36 5 arch/arm/vfp/vfpdouble.c:503 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 36 35 37 5 arch/arm/vfp/vfpdouble.c:503 (set (reg:SI 134 [ D.4500 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 37 36 38 5 arch/arm/vfp/vfpdouble.c:504 (set (reg:SI 137 [ <result> ])
        (reg:SI 134 [ D.4500 ])) -1 (nil))

(jump_insn 38 37 39 5 arch/arm/vfp/vfpdouble.c:504 (set (pc)
        (label_ref 40)) -1 (nil))
;; End of basic block 5 -> ( 7)

;; Succ edge  7 [100.0%] 

(barrier 39 38 48)

;; Start of basic block () -> 6
(note 48 39 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 42 48 43 6 arch/arm/vfp/vfpdouble.c:504 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 43 42 44 6 arch/arm/vfp/vfpdouble.c:504 (clobber (reg:SI 137 [ <result> ])) -1 (nil))

(jump_insn 44 43 45 6 arch/arm/vfp/vfpdouble.c:504 (set (pc)
        (label_ref 46)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 45 44 40)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [100.0%] 
(code_label 40 45 49 7 374 "" [1 uses])

(note 49 40 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 41 49 46 7 arch/arm/vfp/vfpdouble.c:504 (set (reg/i:SI 0 r0)
        (reg:SI 137 [ <result> ])) -1 (nil))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 46 41 50 8 376 "" [1 uses])

(note 50 46 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 47 50 0 8 arch/arm/vfp/vfpdouble.c:504 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fuito (vfp_double_fuito)[0:165]

Partition 0: size 16 align 8
	vdm, offset 0

;; Generating RTL for gimple basic block 2

;; D.4477 = vfp_get_float ((unsigned int) dm);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:485 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ dm ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:485 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:485 (set (reg:SI 134 [ D.4477 ])
        (reg:SI 0 r0)) -1 (nil))

;; vdm.sign = 0;

(insn 12 11 13 arch/arm/vfp/vfpdouble.c:487 (set (reg:SI 141)
        (const_int 0 [0x0])) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfpdouble.c:487 (set (reg:HI 140)
        (subreg:HI (reg:SI 141) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 14 13 0 arch/arm/vfp/vfpdouble.c:487 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16])
        (reg:HI 140)) -1 (nil))

;; vdm.exponent = 1085;

(insn 15 14 16 arch/arm/vfp/vfpdouble.c:488 (set (reg:SI 143)
        (const_int 1085 [0x43d])) -1 (nil))

(insn 16 15 17 arch/arm/vfp/vfpdouble.c:488 (set (reg:HI 142)
        (subreg:HI (reg:SI 143) 0)) -1 (expr_list:REG_EQUAL (const_int 1085 [0x43d])
        (nil)))

(insn 17 16 0 arch/arm/vfp/vfpdouble.c:488 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64])
        (reg:HI 142)) -1 (nil))

;; vdm.significand = (u64) (long long unsigned int) (u32) D.4477;

(insn 18 17 19 arch/arm/vfp/vfpdouble.c:489 (set (reg:DI 144)
        (zero_extend:DI (reg:SI 134 [ D.4477 ]))) -1 (nil))

(insn 19 18 0 arch/arm/vfp/vfpdouble.c:489 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 144)) -1 (nil))

;; D.4479 = vfp_double_normaliseround (dd, &vdm, fpscr, 0, &"fuito"[0]);

(insn 20 19 21 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 145)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfpdouble.c:491 (set (reg/f:SI 146)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x10ea8640>)) -1 (nil))

(insn 22 21 23 arch/arm/vfp/vfpdouble.c:491 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 146)) -1 (nil))

(insn 23 22 24 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ dd ])) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 1 r1)
        (reg:SI 145)) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ fpscr ])) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 27 26 28 arch/arm/vfp/vfpdouble.c:491 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 28 27 0 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 133 [ D.4479 ])
        (reg:SI 0 r0)) -1 (nil))

;; return D.4479;

(insn 29 28 30 arch/arm/vfp/vfpdouble.c:492 (set (reg:SI 135 [ <result> ])
        (reg:SI 133 [ D.4479 ])) -1 (nil))

(jump_insn 30 29 31 arch/arm/vfp/vfpdouble.c:492 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 31 30 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:483 (set (reg/v:SI 136 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:483 (set (reg/v:SI 137 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:483 (set (reg/v:SI 138 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:483 (set (reg/v:SI 139 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:485 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ dm ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:485 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_float") [flags 0x41] <function_decl 0x10a9d100 vfp_get_float>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:485 (set (reg:SI 134 [ D.4477 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfpdouble.c:487 (set (reg:SI 141)
        (const_int 0 [0x0])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfpdouble.c:487 (set (reg:HI 140)
        (subreg:HI (reg:SI 141) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 14 13 15 3 arch/arm/vfp/vfpdouble.c:487 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16])
        (reg:HI 140)) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfpdouble.c:488 (set (reg:SI 143)
        (const_int 1085 [0x43d])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfpdouble.c:488 (set (reg:HI 142)
        (subreg:HI (reg:SI 143) 0)) -1 (expr_list:REG_EQUAL (const_int 1085 [0x43d])
        (nil)))

(insn 17 16 18 3 arch/arm/vfp/vfpdouble.c:488 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64])
        (reg:HI 142)) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfpdouble.c:489 (set (reg:DI 144)
        (zero_extend:DI (reg:SI 134 [ D.4477 ]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfpdouble.c:489 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 144)) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 145)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfpdouble.c:491 (set (reg/f:SI 146)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x10ea8640>)) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfpdouble.c:491 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 146)) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 0 r0)
        (reg/v:SI 136 [ dd ])) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 1 r1)
        (reg:SI 145)) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ fpscr ])) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 27 26 28 3 arch/arm/vfp/vfpdouble.c:491 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 28 27 29 3 arch/arm/vfp/vfpdouble.c:491 (set (reg:SI 133 [ D.4479 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfpdouble.c:492 (set (reg:SI 135 [ <result> ])
        (reg:SI 133 [ D.4479 ])) -1 (nil))

(jump_insn 30 29 31 3 arch/arm/vfp/vfpdouble.c:492 (set (pc)
        (label_ref 32)) -1 (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%] 

(barrier 31 30 40)

;; Start of basic block () -> 4
(note 40 31 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 34 40 35 4 arch/arm/vfp/vfpdouble.c:492 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 35 34 36 4 arch/arm/vfp/vfpdouble.c:492 (clobber (reg:SI 135 [ <result> ])) -1 (nil))

(jump_insn 36 35 37 4 arch/arm/vfp/vfpdouble.c:492 (set (pc)
        (label_ref 38)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 37 36 32)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 32 37 41 5 379 "" [1 uses])

(note 41 32 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 33 41 38 5 arch/arm/vfp/vfpdouble.c:492 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 38 33 42 6 380 "" [1 uses])

(note 42 38 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 39 42 0 6 arch/arm/vfp/vfpdouble.c:492 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fcvts (vfp_double_fcvts)[0:164]

Partition 1: size 8 align 4
	vsd, offset 0
Partition 0: size 16 align 8
	vdm, offset 0

;; Generating RTL for gimple basic block 2

;; D.4438 = vfp_get_double ((unsigned int) dm);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:446 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dm ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:446 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:446 (set (reg:DI 139 [ D.4438 ])
        (reg:DI 0 r0)) -1 (nil))

;; vdm.sign = (u16) (u16) ((D.4438 & 0x08000000000000000) >> 48);

(insn 12 11 13 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfp.h:304 (set (reg:DI 145)
        (and:DI (reg:DI 139 [ D.4438 ])
            (reg:DI 146))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 148) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 145) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 148) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 148) 0)) -1 (nil))

;; D.6097 = (s16) ((s64) D.4438 >> 52) & 2047;

(insn 17 16 18 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 150) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 150) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:305 (set (reg:SI 151)
        (zero_extend:SI (subreg:HI (reg:DI 150) 0))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (ashift:SI (reg:SI 151)
            (const_int 21 [0x15]))) -1 (nil))

(insn 21 20 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.6097 ])
        (lshiftrt:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 151)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdm.exponent = D.6097;

(insn 22 21 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0)) -1 (nil))

;; significand = (D.4438 << 12) >> 2;

(insn 23 22 24 arch/arm/vfp/vfp.h:308 (set (reg:SI 155)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 24 23 25 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 4)
        (ior:SI (reg:SI 155)
            (subreg:SI (reg:DI 154) 4))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (ashift:SI (subreg:SI (reg:DI 154) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 154) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) -1 (nil))

(insn 30 29 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 154) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.6097 != 2047 & D.6097 != 0 != 0)

(insn 31 30 32 arch/arm/vfp/vfp.h:309 (set (reg:SI 159)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 32 31 33 arch/arm/vfp/vfp.h:309 (set (reg:HI 158)
        (subreg:HI (reg:SI 159) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0))) -1 (nil))

(insn 34 33 35 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (reg:HI 158))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (reg:SI 161))) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 37 36 38 arch/arm/vfp/vfp.h:309 (set (reg:QI 157)
        (subreg:QI (reg:SI 162) 0)) -1 (nil))

(insn 38 37 39 arch/arm/vfp/vfp.h:309 (set (reg:SI 164)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0))) -1 (nil))

(insn 39 38 40 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(insn 40 39 41 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 arch/arm/vfp/vfp.h:309 (set (reg:QI 163)
        (subreg:QI (reg:SI 165) 0)) -1 (nil))

(insn 42 41 43 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (and:SI (subreg:SI (reg:QI 157) 0)
            (subreg:SI (reg:QI 163) 0))) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfp.h:309 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfp.h:309 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 4611686018427387904;

(insn 48 47 49 arch/arm/vfp/vfp.h:310 (set (reg:DI 169)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 49 48 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 169))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 50 49 51 384 "" [0 uses])

(note 51 50 0 NOTE_INSN_BASIC_BLOCK)

;; vdm.significand = significand;

(insn 52 51 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 135 [ significand ])) -1 (nil))

;; if (D.6097 == 2047)

(insn 53 52 54 arch/arm/vfp/vfp.h:330 (set (reg:SI 171)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 54 53 55 arch/arm/vfp/vfp.h:330 (set (reg:HI 170)
        (subreg:HI (reg:SI 171) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 55 54 56 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0))) -1 (nil))

(insn 56 55 57 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (reg:HI 170))) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (reg:SI 173))) -1 (nil))

(jump_insn 58 57 0 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand == 0)

(insn 60 59 61 arch/arm/vfp/vfp.h:331 (set (reg:SI 174)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) -1 (nil))

(insn 61 60 62 arch/arm/vfp/vfp.h:331 (set (reg:SI 174)
        (ior:SI (reg:SI 174)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 63 62 0 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; tm = 8;

(insn 65 64 0 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 68 67 69 386 "" [0 uses])

(note 69 68 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 2305843009213693952 != 0)

(insn 70 69 71 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 71 70 72 arch/arm/vfp/vfp.h:333 (set (reg:DI 175)
        (and:DI (reg/v:DI 135 [ significand ])
            (reg:DI 176))) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (subreg:SI (reg:DI 175) 0)) -1 (nil))

(insn 73 72 74 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (ior:SI (reg:SI 177)
            (subreg:SI (reg:DI 175) 4))) -1 (nil))

(insn 74 73 75 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 75 74 0 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; tm = 48;

(insn 77 76 0 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 137 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; exceptions = 1;

(insn 78 77 0 arch/arm/vfp/vfpdouble.c:454 (set (reg/v:SI 136 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 81 80 82 388 "" [0 uses])

(note 82 81 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 83 82 0 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 137 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 86 85 87 385 "" [0 uses])

(note 87 86 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6097 == 0)

(insn 88 87 89 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6097 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 89 88 0 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; tm = 1;

(insn 91 90 0 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 94 93 95 390 "" [0 uses])

(note 95 94 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand == 0)

(insn 96 95 97 arch/arm/vfp/vfp.h:338 (set (reg:SI 178)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfp.h:338 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 99 98 0 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; tm = 5;

(insn 101 100 0 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 137 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 104 103 105 391 "" [0 uses])

(note 105 104 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 106 105 0 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 137 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 107 106 108 387 "" [0 uses])

(note 108 107 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = 0;

(insn 109 108 0 arch/arm/vfp/vfpdouble.c:444 (set (reg/v:SI 136 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 110 109 111 389 "" [0 uses])

(note 111 110 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 4 != 0)

(insn 112 111 113 arch/arm/vfp/vfpdouble.c:456 (set (reg:SI 179)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 113 112 114 arch/arm/vfp/vfpdouble.c:456 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 114 113 0 arch/arm/vfp/vfpdouble.c:456 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 17

;; vfp_double_normalise_denormal (&vdm);

(insn 116 115 117 arch/arm/vfp/vfpdouble.c:457 (set (reg:SI 180)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 117 116 118 arch/arm/vfp/vfpdouble.c:457 (set (reg:SI 0 r0)
        (reg:SI 180)) -1 (nil))

(call_insn 118 117 0 arch/arm/vfp/vfpdouble.c:457 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 18

;; 

(code_label 119 118 120 392 "" [0 uses])

(note 120 119 0 NOTE_INSN_BASIC_BLOCK)

;; D.4446 = vdm.sign;

(insn 121 120 0 arch/arm/vfp/vfpdouble.c:459 (set (reg:SI 138 [ D.4446 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])) [0 vdm.sign+0 S2 A16]))) -1 (nil))

;; vsd.sign = D.4446;

(insn 122 121 0 arch/arm/vfp/vfpdouble.c:459 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 138 [ D.4446 ]) 0)) -1 (nil))

;; __asm__("cmp	%Q1, #1		@ vfp_hi64to32jamming
	movcc	%0, %R1
	orrcs	%0, %R1, #1" : "=r" v : "r" vdm.significand : "cc");

(insn 123 122 124 arch/arm/vfp/vfp.h:38 (set (reg:DI 181)
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.significand+0 S8 A64])) -1 (nil))

(insn 124 123 0 arch/arm/vfp/vfp.h:38 (parallel [
            (set (reg/v:SI 133 [ v ])
                (asm_operands:SI ("cmp	%Q1, #1		@ vfp_hi64to32jamming
	movcc	%0, %R1
	orrcs	%0, %R1, #1") ("=r") 0 [
                        (reg:DI 181)
                    ]
                     [
                        (asm_input:DI ("r") 0)
                    ] 1586691))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; vsd.significand = v;

(insn 125 124 0 arch/arm/vfp/vfpdouble.c:460 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg/v:SI 133 [ v ])) -1 (nil))

;; if (tm & 24 != 0)

(insn 126 125 127 arch/arm/vfp/vfpdouble.c:465 (set (reg:SI 182)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 127 126 128 arch/arm/vfp/vfpdouble.c:465 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 128 127 0 arch/arm/vfp/vfpdouble.c:465 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 19

;; vsd.exponent = 255;

(insn 130 129 131 arch/arm/vfp/vfpdouble.c:466 (set (reg:SI 184)
        (const_int 255 [0xff])) -1 (nil))

(insn 131 130 132 arch/arm/vfp/vfpdouble.c:466 (set (reg:HI 183)
        (subreg:HI (reg:SI 184) 0)) -1 (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 132 131 0 arch/arm/vfp/vfpdouble.c:466 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 183)) -1 (nil))

;; if (tm == 16)

(insn 133 132 134 arch/arm/vfp/vfpdouble.c:467 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(jump_insn 134 133 0 arch/arm/vfp/vfpdouble.c:467 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 20

;; vsd.significand = [bit_ior_expr] v | 536870912;

(insn 136 135 137 arch/arm/vfp/vfpdouble.c:468 (set (reg:SI 185)
        (ior:SI (reg/v:SI 133 [ v ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 137 136 0 arch/arm/vfp/vfpdouble.c:468 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 185)) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 140 139 141 393 "" [0 uses])

(note 141 140 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 2 != 0)

(insn 142 141 143 arch/arm/vfp/vfpdouble.c:470 (set (reg:SI 186)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 143 142 144 arch/arm/vfp/vfpdouble.c:470 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 144 143 0 arch/arm/vfp/vfpdouble.c:470 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 22

;; vsd.exponent = 0;

(insn 146 145 147 arch/arm/vfp/vfpdouble.c:471 (set (reg:SI 188)
        (const_int 0 [0x0])) -1 (nil))

(insn 147 146 148 arch/arm/vfp/vfpdouble.c:471 (set (reg:HI 187)
        (subreg:HI (reg:SI 188) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 148 147 0 arch/arm/vfp/vfpdouble.c:471 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 187)) -1 (nil))

;; Generating RTL for gimple basic block 23

;; 

(code_label 151 150 152 395 "" [0 uses])

(note 152 151 0 NOTE_INSN_BASIC_BLOCK)

;; vsd.exponent = (s16) (s16) ((short unsigned int) vdm.exponent + 64640);

(insn 153 152 154 arch/arm/vfp/vfpdouble.c:473 (set (reg:SI 190)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 vdm.exponent+0 S2 A64]))) -1 (nil))

(insn 154 153 155 arch/arm/vfp/vfpdouble.c:473 (set (reg:HI 189)
        (subreg:HI (reg:SI 190) 0)) -1 (nil))

(insn 155 154 156 arch/arm/vfp/vfpdouble.c:473 (set (reg:SI 191)
        (plus:SI (subreg:SI (reg:HI 189) 0)
            (const_int -896 [0xfffffffffffffc80]))) -1 (nil))

(insn 156 155 0 arch/arm/vfp/vfpdouble.c:473 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 191) 0)) -1 (nil))

;; Generating RTL for gimple basic block 24

;; 

(code_label 157 156 158 396 "" [0 uses])

(note 158 157 0 NOTE_INSN_BASIC_BLOCK)

;; exceptions = __vfp_single_normaliseround (sd, &vsd, fpscr, exceptions);

(insn 159 158 160 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 192)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 160 159 161 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ sd ])) -1 (nil))

(insn 161 160 162 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 1 r1)
        (reg:SI 192)) -1 (nil))

(insn 162 161 163 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ fpscr ])) -1 (nil))

(insn 163 162 164 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 3 r3)
        (reg/v:SI 136 [ exceptions ])) -1 (nil))

(call_insn 164 163 165 arch/arm/vfp/vfpdouble.c:475 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x41] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 165 164 0 arch/arm/vfp/vfpdouble.c:475 (set (reg/v:SI 136 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

;; Generating RTL for gimple basic block 25

;; 

(code_label 168 167 169 394 "" [0 uses])

(note 169 168 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_float ((s32) ((u32) (((int) D.4446 << 16) + 2139095040) + (vsd.significand >> 7)), (unsigned int) sd);

(insn 170 169 171 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 193)
        (ashift:SI (reg:SI 138 [ D.4446 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 171 170 172 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 195)
        (plus:SI (reg:SI 193)
            (const_int 2130706432 [0x7f000000]))) -1 (nil))

(insn 172 171 173 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 194)
        (plus:SI (reg:SI 195)
            (const_int 8388608 [0x800000]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 193)
            (const_int 2139095040 [0x7f800000]))
        (nil)))

(insn 173 172 174 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 197)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])) -1 (nil))

(insn 174 173 175 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 196)
        (lshiftrt:SI (reg:SI 197)
            (const_int 7 [0x7]))) -1 (nil))

(insn 175 174 176 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 198)
        (plus:SI (reg:SI 194)
            (reg:SI 196))) -1 (nil))

(insn 176 175 177 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 0 r0)
        (reg:SI 198)) -1 (nil))

(insn 177 176 178 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 1 r1)
        (reg/v:SI 141 [ sd ])) -1 (nil))

(call_insn 178 177 0 arch/arm/vfp/vfpdouble.c:478 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 26

;; 

(code_label 179 178 180 397 "" [0 uses])

(note 180 179 0 NOTE_INSN_BASIC_BLOCK)

;; return exceptions;

(insn 181 180 182 arch/arm/vfp/vfpdouble.c:480 (set (reg:SI 140 [ <result> ])
        (reg/v:SI 136 [ exceptions ])) -1 (nil))

(jump_insn 182 181 183 arch/arm/vfp/vfpdouble.c:480 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 183 182 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:440 (set (reg/v:SI 141 [ sd ])
        (reg:SI 0 r0 [ sd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:440 (set (reg/v:SI 142 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:440 (set (reg/v:SI 143 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:440 (set (reg/v:SI 144 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:446 (set (reg:SI 0 r0)
        (reg/v:SI 143 [ dm ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:446 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:446 (set (reg:DI 139 [ D.4438 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 146)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 145)
        (and:DI (reg:DI 139 [ D.4438 ])
            (reg:DI 146))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 148) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 145) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 148) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -22 [0xffffffffffffffea])) [0 vdm.sign+0 S2 A16])
        (subreg:HI (reg:DI 148) 0)) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 150) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 150) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 151)
        (zero_extend:SI (subreg:HI (reg:DI 150) 0))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 152)
        (ashift:SI (reg:SI 151)
            (const_int 21 [0x15]))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 134 [ D.6097 ])
        (lshiftrt:SI (reg:SI 152)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 151)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0)) -1 (nil))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 155)
        (lshiftrt:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 4)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 4)
        (ior:SI (reg:SI 155)
            (subreg:SI (reg:DI 154) 4))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 154) 0)
        (ashift:SI (subreg:SI (reg:DI 139 [ D.4438 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 156)
        (ashift:SI (subreg:SI (reg:DI 154) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 154) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 0)
        (ior:SI (reg:SI 156)
            (subreg:SI (reg/v:DI 135 [ significand ]) 0))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 135 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 154) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 159)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:309 (set (reg:HI 158)
        (subreg:HI (reg:SI 159) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 160)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0))) -1 (nil))

(insn 34 33 35 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 161)
        (sign_extend:SI (reg:HI 158))) -1 (nil))

(insn 35 34 36 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (reg:SI 161))) -1 (nil))

(insn 36 35 37 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 162)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 37 36 38 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 157)
        (subreg:QI (reg:SI 162) 0)) -1 (nil))

(insn 38 37 39 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 164)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0))) -1 (nil))

(insn 39 38 40 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164)
            (const_int 0 [0x0]))) -1 (nil))

(insn 40 39 41 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 163)
        (subreg:QI (reg:SI 165) 0)) -1 (nil))

(insn 42 41 43 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 166)
        (and:SI (subreg:SI (reg:QI 157) 0)
            (subreg:SI (reg:QI 163) 0))) -1 (nil))

(insn 43 42 44 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) -1 (nil))

(insn 44 43 45 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) -1 (nil))

(insn 45 44 46 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 46 45 47 3 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 50)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 169)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 135 [ significand ])
        (ior:DI (reg/v:DI 135 [ significand ])
            (reg:DI 169))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 50 49 51 5 384 "" [1 uses])

(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 135 [ significand ])) -1 (nil))

(insn 53 52 54 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 171)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 54 53 55 5 arch/arm/vfp/vfp.h:330 (set (reg:HI 170)
        (subreg:HI (reg:SI 171) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 55 54 56 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 172)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 134 [ D.6097 ]) 0))) -1 (nil))

(insn 56 55 57 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 173)
        (sign_extend:SI (reg:HI 170))) -1 (nil))

(insn 57 56 58 5 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172)
            (reg:SI 173))) -1 (nil))

(jump_insn 58 57 59 5 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  11 [72.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [28.0%]  (fallthru)
(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 174)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) -1 (nil))

(insn 61 60 62 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 174)
        (ior:SI (reg:SI 174)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) -1 (nil))

(insn 62 61 63 6 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 174)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 63 62 64 6 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 68)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 64 63 65 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 7 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 137 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 66 65 67 7 arch/arm/vfp/vfp.h:332 (set (pc)
        (label_ref 107)) -1 (nil))
;; End of basic block 7 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 67 66 68)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 68 67 69 8 386 "" [1 uses])

(note 69 68 70 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 176)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 71 70 72 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 175)
        (and:DI (reg/v:DI 135 [ significand ])
            (reg:DI 176))) -1 (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (subreg:SI (reg:DI 175) 0)) -1 (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 177)
        (ior:SI (reg:SI 177)
            (subreg:SI (reg:DI 175) 4))) -1 (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 75 74 76 8 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 76 75 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 9 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 137 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(insn 78 77 79 9 arch/arm/vfp/vfpdouble.c:454 (set (reg/v:SI 136 [ exceptions ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 79 78 80 9 arch/arm/vfp/vfpdouble.c:454 (set (pc)
        (label_ref 110)) -1 (nil))
;; End of basic block 9 -> ( 17)

;; Succ edge  17 [100.0%] 

(barrier 80 79 81)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 81 80 82 10 388 "" [1 uses])

(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 10 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 137 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 84 83 85 10 arch/arm/vfp/vfp.h:334 (set (pc)
        (label_ref 107)) -1 (nil))
;; End of basic block 10 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 85 84 86)

;; Start of basic block ( 5) -> 11
;; Pred edge  5 [72.0%] 
(code_label 86 85 87 11 385 "" [1 uses])

(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 11 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.6097 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 89 88 90 11 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 90 89 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 12 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 137 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 92 91 93 12 arch/arm/vfp/vfp.h:329 (set (pc)
        (label_ref 107)) -1 (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 93 92 94)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 94 93 95 13 390 "" [1 uses])

(note 95 94 96 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 178)
        (subreg:SI (reg/v:DI 135 [ significand ]) 0)) -1 (nil))

(insn 97 96 98 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 178)
        (ior:SI (reg:SI 178)
            (subreg:SI (reg/v:DI 135 [ significand ]) 4))) -1 (nil))

(insn 98 97 99 13 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 99 98 100 13 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 100 99 101 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 102 14 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 137 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 102 101 103 14 arch/arm/vfp/vfp.h:341 (set (pc)
        (label_ref 107)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 103 102 104)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 104 103 105 15 391 "" [1 uses])

(note 105 104 106 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 15 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 137 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 7 10 14 12 15) -> 16
;; Pred edge  7 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  14 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 107 106 108 16 387 "" [4 uses])

(note 108 107 109 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 16 arch/arm/vfp/vfpdouble.c:444 (set (reg/v:SI 136 [ exceptions ])
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 16 -> ( 17)

;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16 9) -> 17
;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 110 109 111 17 389 "" [1 uses])

(note 111 110 112 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 17 arch/arm/vfp/vfpdouble.c:456 (set (reg:SI 179)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 113 112 114 17 arch/arm/vfp/vfpdouble.c:456 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 114 113 115 17 arch/arm/vfp/vfpdouble.c:456 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [29.0%]  (fallthru)
;; Succ edge  19 [71.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [29.0%]  (fallthru)
(note 115 114 116 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 18 arch/arm/vfp/vfpdouble.c:457 (set (reg:SI 180)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 117 116 118 18 arch/arm/vfp/vfpdouble.c:457 (set (reg:SI 0 r0)
        (reg:SI 180)) -1 (nil))

(call_insn 118 117 119 18 arch/arm/vfp/vfpdouble.c:457 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 18 -> ( 19)

;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; Pred edge  17 [71.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 119 118 120 19 392 "" [1 uses])

(note 120 119 121 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 19 arch/arm/vfp/vfpdouble.c:459 (set (reg:SI 138 [ D.4446 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -22 [0xffffffffffffffea])) [0 vdm.sign+0 S2 A16]))) -1 (nil))

(insn 122 121 123 19 arch/arm/vfp/vfpdouble.c:459 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [0 vsd.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 138 [ D.4446 ]) 0)) -1 (nil))

(insn 123 122 124 19 arch/arm/vfp/vfp.h:38 (set (reg:DI 181)
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.significand+0 S8 A64])) -1 (nil))

(insn 124 123 125 19 arch/arm/vfp/vfp.h:38 (parallel [
            (set (reg/v:SI 133 [ v ])
                (asm_operands:SI ("cmp	%Q1, #1		@ vfp_hi64to32jamming
	movcc	%0, %R1
	orrcs	%0, %R1, #1") ("=r") 0 [
                        (reg:DI 181)
                    ]
                     [
                        (asm_input:DI ("r") 0)
                    ] 1586691))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 125 124 126 19 arch/arm/vfp/vfpdouble.c:460 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg/v:SI 133 [ v ])) -1 (nil))

(insn 126 125 127 19 arch/arm/vfp/vfpdouble.c:465 (set (reg:SI 182)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 127 126 128 19 arch/arm/vfp/vfpdouble.c:465 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 128 127 129 19 arch/arm/vfp/vfpdouble.c:465 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 19 -> ( 20 22)

;; Succ edge  20 [50.0%]  (fallthru)
;; Succ edge  22 [50.0%] 

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [50.0%]  (fallthru)
(note 129 128 130 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 20 arch/arm/vfp/vfpdouble.c:466 (set (reg:SI 184)
        (const_int 255 [0xff])) -1 (nil))

(insn 131 130 132 20 arch/arm/vfp/vfpdouble.c:466 (set (reg:HI 183)
        (subreg:HI (reg:SI 184) 0)) -1 (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))

(insn 132 131 133 20 arch/arm/vfp/vfpdouble.c:466 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 183)) -1 (nil))

(insn 133 132 134 20 arch/arm/vfp/vfpdouble.c:467 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(jump_insn 134 133 135 20 arch/arm/vfp/vfpdouble.c:467 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 168)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 20 -> ( 21 26)

;; Succ edge  21 [28.0%]  (fallthru)
;; Succ edge  26 [72.0%] 

;; Start of basic block ( 20) -> 21
;; Pred edge  20 [28.0%]  (fallthru)
(note 135 134 136 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 21 arch/arm/vfp/vfpdouble.c:468 (set (reg:SI 185)
        (ior:SI (reg/v:SI 133 [ v ])
            (const_int 536870912 [0x20000000]))) -1 (nil))

(insn 137 136 138 21 arch/arm/vfp/vfpdouble.c:468 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])
        (reg:SI 185)) -1 (nil))

(jump_insn 138 137 139 21 arch/arm/vfp/vfpdouble.c:468 (set (pc)
        (label_ref 168)) -1 (nil))
;; End of basic block 21 -> ( 26)

;; Succ edge  26 [100.0%] 

(barrier 139 138 140)

;; Start of basic block ( 19) -> 22
;; Pred edge  19 [50.0%] 
(code_label 140 139 141 22 393 "" [1 uses])

(note 141 140 142 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 22 arch/arm/vfp/vfpdouble.c:470 (set (reg:SI 186)
        (and:SI (reg/v:SI 137 [ tm ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 143 142 144 22 arch/arm/vfp/vfpdouble.c:470 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 186)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 144 143 145 22 arch/arm/vfp/vfpdouble.c:470 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 151)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 22 -> ( 23 24)

;; Succ edge  23 [50.0%]  (fallthru)
;; Succ edge  24 [50.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [50.0%]  (fallthru)
(note 145 144 146 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 23 arch/arm/vfp/vfpdouble.c:471 (set (reg:SI 188)
        (const_int 0 [0x0])) -1 (nil))

(insn 147 146 148 23 arch/arm/vfp/vfpdouble.c:471 (set (reg:HI 187)
        (subreg:HI (reg:SI 188) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 148 147 149 23 arch/arm/vfp/vfpdouble.c:471 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (reg:HI 187)) -1 (nil))

(jump_insn 149 148 150 23 arch/arm/vfp/vfpdouble.c:471 (set (pc)
        (label_ref 157)) -1 (nil))
;; End of basic block 23 -> ( 25)

;; Succ edge  25 [100.0%] 

(barrier 150 149 151)

;; Start of basic block ( 22) -> 24
;; Pred edge  22 [50.0%] 
(code_label 151 150 152 24 395 "" [1 uses])

(note 152 151 153 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 24 arch/arm/vfp/vfpdouble.c:473 (set (reg:SI 190)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -24 [0xffffffffffffffe8])) [0 vdm.exponent+0 S2 A64]))) -1 (nil))

(insn 154 153 155 24 arch/arm/vfp/vfpdouble.c:473 (set (reg:HI 189)
        (subreg:HI (reg:SI 190) 0)) -1 (nil))

(insn 155 154 156 24 arch/arm/vfp/vfpdouble.c:473 (set (reg:SI 191)
        (plus:SI (subreg:SI (reg:HI 189) 0)
            (const_int -896 [0xfffffffffffffc80]))) -1 (nil))

(insn 156 155 157 24 arch/arm/vfp/vfpdouble.c:473 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vsd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 191) 0)) -1 (nil))
;; End of basic block 24 -> ( 25)

;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 23 24) -> 25
;; Pred edge  23 [100.0%] 
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 157 156 158 25 396 "" [1 uses])

(note 158 157 159 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 159 158 160 25 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 192)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -8 [0xfffffffffffffff8]))) -1 (nil))

(insn 160 159 161 25 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 0 r0)
        (reg/v:SI 141 [ sd ])) -1 (nil))

(insn 161 160 162 25 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 1 r1)
        (reg:SI 192)) -1 (nil))

(insn 162 161 163 25 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ fpscr ])) -1 (nil))

(insn 163 162 164 25 arch/arm/vfp/vfpdouble.c:475 (set (reg:SI 3 r3)
        (reg/v:SI 136 [ exceptions ])) -1 (nil))

(call_insn 164 163 165 25 arch/arm/vfp/vfpdouble.c:475 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__vfp_single_normaliseround") [flags 0x41] <function_decl 0x10a9d580 __vfp_single_normaliseround>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 165 164 166 25 arch/arm/vfp/vfpdouble.c:475 (set (reg/v:SI 136 [ exceptions ])
        (reg:SI 0 r0)) -1 (nil))

(jump_insn 166 165 167 25 arch/arm/vfp/vfpdouble.c:475 (set (pc)
        (label_ref 179)) -1 (nil))
;; End of basic block 25 -> ( 27)

;; Succ edge  27 [100.0%] 

(barrier 167 166 168)

;; Start of basic block ( 20 21) -> 26
;; Pred edge  20 [72.0%] 
;; Pred edge  21 [100.0%] 
(code_label 168 167 169 26 394 "" [2 uses])

(note 169 168 170 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 170 169 171 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 193)
        (ashift:SI (reg:SI 138 [ D.4446 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 171 170 172 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 195)
        (plus:SI (reg:SI 193)
            (const_int 2130706432 [0x7f000000]))) -1 (nil))

(insn 172 171 173 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 194)
        (plus:SI (reg:SI 195)
            (const_int 8388608 [0x800000]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 193)
            (const_int 2139095040 [0x7f800000]))
        (nil)))

(insn 173 172 174 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 197)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vsd.significand+0 S4 A32])) -1 (nil))

(insn 174 173 175 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 196)
        (lshiftrt:SI (reg:SI 197)
            (const_int 7 [0x7]))) -1 (nil))

(insn 175 174 176 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 198)
        (plus:SI (reg:SI 194)
            (reg:SI 196))) -1 (nil))

(insn 176 175 177 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 0 r0)
        (reg:SI 198)) -1 (nil))

(insn 177 176 178 26 arch/arm/vfp/vfpdouble.c:478 (set (reg:SI 1 r1)
        (reg/v:SI 141 [ sd ])) -1 (nil))

(call_insn 178 177 179 26 arch/arm/vfp/vfpdouble.c:478 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_float") [flags 0x41] <function_decl 0x10a9d180 vfp_put_float>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 25 26) -> 27
;; Pred edge  25 [100.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 179 178 180 27 397 "" [1 uses])

(note 180 179 181 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 27 arch/arm/vfp/vfpdouble.c:480 (set (reg:SI 140 [ <result> ])
        (reg/v:SI 136 [ exceptions ])) -1 (nil))

(jump_insn 182 181 183 27 arch/arm/vfp/vfpdouble.c:480 (set (pc)
        (label_ref 184)) -1 (nil))
;; End of basic block 27 -> ( 29)

;; Succ edge  29 [100.0%] 

(barrier 183 182 192)

;; Start of basic block () -> 28
(note 192 183 186 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 186 192 187 28 arch/arm/vfp/vfpdouble.c:480 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 187 186 188 28 arch/arm/vfp/vfpdouble.c:480 (clobber (reg:SI 140 [ <result> ])) -1 (nil))

(jump_insn 188 187 189 28 arch/arm/vfp/vfpdouble.c:480 (set (pc)
        (label_ref 190)) -1 (nil))
;; End of basic block 28 -> ( 30)

;; Succ edge  30 [100.0%] 

(barrier 189 188 184)

;; Start of basic block ( 27) -> 29
;; Pred edge  27 [100.0%] 
(code_label 184 189 193 29 383 "" [1 uses])

(note 193 184 185 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 185 193 190 29 arch/arm/vfp/vfpdouble.c:480 (set (reg/i:SI 0 r0)
        (reg:SI 140 [ <result> ])) -1 (nil))
;; End of basic block 29 -> ( 30)

;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 28 29) -> 30
;; Pred edge  28 [100.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 190 185 194 30 398 "" [1 uses])

(note 194 190 191 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 191 194 0 30 arch/arm/vfp/vfpdouble.c:480 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 30 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function vfp_double_fsqrt (vfp_double_fsqrt)[0:158]

Partition 0: size 16 align 8
	vdm, offset 0
Partition 1: size 16 align 8
	vdd, offset 0

;; Generating RTL for gimple basic block 2

;; D.4263 = vfp_get_double ((unsigned int) dm);

(insn 9 8 10 arch/arm/vfp/vfpdouble.c:273 (set (reg:SI 0 r0)
        (reg/v:SI 190 [ dm ])) -1 (nil))

(call_insn 10 9 11 arch/arm/vfp/vfpdouble.c:273 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/vfp/vfpdouble.c:273 (set (reg:DI 186 [ D.4263 ])
        (reg:DI 0 r0)) -1 (nil))

;; D.6138 = (u16) ((D.4263 & 0x08000000000000000) >> 48);

(insn 12 11 13 arch/arm/vfp/vfp.h:304 (set (reg:DI 193)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 arch/arm/vfp/vfp.h:304 (set (reg:DI 192)
        (and:DI (reg:DI 186 [ D.4263 ])
            (reg:DI 193))) -1 (nil))

(insn 14 13 15 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 195) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 192) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 195) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 0 arch/arm/vfp/vfp.h:304 (set (reg:SI 171 [ D.6138 ])
        (zero_extend:SI (subreg:HI (reg:DI 195) 0))) -1 (nil))

;; vdm.sign = D.6138;

(insn 17 16 0 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 171 [ D.6138 ]) 0)) -1 (nil))

;; D.6135 = (s16) ((s64) D.4263 >> 52) & 2047;

(insn 18 17 19 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 197) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 19 18 20 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 197) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 20 19 21 arch/arm/vfp/vfp.h:305 (set (reg:SI 198)
        (zero_extend:SI (subreg:HI (reg:DI 197) 0))) -1 (nil))

(insn 21 20 22 arch/arm/vfp/vfp.h:305 (set (reg:SI 199)
        (ashift:SI (reg:SI 198)
            (const_int 21 [0x15]))) -1 (nil))

(insn 22 21 0 arch/arm/vfp/vfp.h:305 (set (reg:SI 172 [ D.6135 ])
        (lshiftrt:SI (reg:SI 199)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 198)
            (const_int 2047 [0x7ff]))
        (nil)))

;; vdm.exponent = D.6135;

(insn 23 22 0 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0)) -1 (nil))

;; significand = (D.4263 << 12) >> 2;

(insn 24 23 25 arch/arm/vfp/vfp.h:308 (set (reg:SI 202)
        (lshiftrt:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 25 24 26 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 201) 4)
        (ashift:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 26 25 27 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 201) 4)
        (ior:SI (reg:SI 202)
            (subreg:SI (reg:DI 201) 4))) -1 (nil))

(insn 27 26 28 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 201) 0)
        (ashift:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 28 27 29 arch/arm/vfp/vfp.h:308 (set (reg:SI 203)
        (ashift:SI (subreg:SI (reg:DI 201) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 29 28 30 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 173 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 201) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 30 29 31 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 173 [ significand ]) 0)
        (ior:SI (reg:SI 203)
            (subreg:SI (reg/v:DI 173 [ significand ]) 0))) -1 (nil))

(insn 31 30 0 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 173 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 201) 4)
            (const_int 2 [0x2]))) -1 (nil))

;; if (D.6135 != 2047 & D.6135 != 0 != 0)

(insn 32 31 33 arch/arm/vfp/vfp.h:309 (set (reg:SI 206)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 33 32 34 arch/arm/vfp/vfp.h:309 (set (reg:HI 205)
        (subreg:HI (reg:SI 206) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 34 33 35 arch/arm/vfp/vfp.h:309 (set (reg:SI 207)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0))) -1 (nil))

(insn 35 34 36 arch/arm/vfp/vfp.h:309 (set (reg:SI 208)
        (sign_extend:SI (reg:HI 205))) -1 (nil))

(insn 36 35 37 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 207)
            (reg:SI 208))) -1 (nil))

(insn 37 36 38 arch/arm/vfp/vfp.h:309 (set (reg:SI 209)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 38 37 39 arch/arm/vfp/vfp.h:309 (set (reg:QI 204)
        (subreg:QI (reg:SI 209) 0)) -1 (nil))

(insn 39 38 40 arch/arm/vfp/vfp.h:309 (set (reg:SI 211)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0))) -1 (nil))

(insn 40 39 41 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 arch/arm/vfp/vfp.h:309 (set (reg:SI 212)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 42 41 43 arch/arm/vfp/vfp.h:309 (set (reg:QI 210)
        (subreg:QI (reg:SI 212) 0)) -1 (nil))

(insn 43 42 44 arch/arm/vfp/vfp.h:309 (set (reg:SI 213)
        (and:SI (subreg:SI (reg:QI 204) 0)
            (subreg:SI (reg:QI 210) 0))) -1 (nil))

(insn 44 43 45 arch/arm/vfp/vfp.h:309 (set (reg:QI 214)
        (subreg:QI (reg:SI 213) 0)) -1 (nil))

(insn 45 44 46 arch/arm/vfp/vfp.h:309 (set (reg:SI 215)
        (zero_extend:SI (reg:QI 214))) -1 (nil))

(insn 46 45 47 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 47 46 0 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; significand = significand | 4611686018427387904;

(insn 49 48 50 arch/arm/vfp/vfp.h:310 (set (reg:DI 216)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 50 49 0 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 173 [ significand ])
        (ior:DI (reg/v:DI 173 [ significand ])
            (reg:DI 216))) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 51 50 52 400 "" [0 uses])

(note 52 51 0 NOTE_INSN_BASIC_BLOCK)

;; vdm.significand = significand;

(insn 53 52 0 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 173 [ significand ])) -1 (nil))

;; if (D.6135 == 2047)

(insn 54 53 55 arch/arm/vfp/vfp.h:330 (set (reg:SI 218)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 55 54 56 arch/arm/vfp/vfp.h:330 (set (reg:HI 217)
        (subreg:HI (reg:SI 218) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 56 55 57 arch/arm/vfp/vfp.h:330 (set (reg:SI 219)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0))) -1 (nil))

(insn 57 56 58 arch/arm/vfp/vfp.h:330 (set (reg:SI 220)
        (sign_extend:SI (reg:HI 217))) -1 (nil))

(insn 58 57 59 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219)
            (reg:SI 220))) -1 (nil))

(jump_insn 59 58 0 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 5

;; if (significand == 0)

(insn 61 60 62 arch/arm/vfp/vfp.h:331 (set (reg:SI 221)
        (subreg:SI (reg/v:DI 173 [ significand ]) 0)) -1 (nil))

(insn 62 61 63 arch/arm/vfp/vfp.h:331 (set (reg:SI 221)
        (ior:SI (reg:SI 221)
            (subreg:SI (reg/v:DI 173 [ significand ]) 4))) -1 (nil))

(insn 63 62 64 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 221)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 64 63 0 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; tm = 8;

(insn 66 65 0 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 177 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 69 68 70 402 "" [0 uses])

(note 70 69 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand & 2305843009213693952 != 0)

(insn 71 70 72 arch/arm/vfp/vfp.h:333 (set (reg:DI 223)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 72 71 73 arch/arm/vfp/vfp.h:333 (set (reg:DI 222)
        (and:DI (reg/v:DI 173 [ significand ])
            (reg:DI 223))) -1 (nil))

(insn 73 72 74 arch/arm/vfp/vfp.h:333 (set (reg:SI 224)
        (subreg:SI (reg:DI 222) 0)) -1 (nil))

(insn 74 73 75 arch/arm/vfp/vfp.h:333 (set (reg:SI 224)
        (ior:SI (reg:SI 224)
            (subreg:SI (reg:DI 222) 4))) -1 (nil))

(insn 75 74 76 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 0 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 8

;; tm = 48;

(insn 78 77 0 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 177 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 81 80 82 404 "" [0 uses])

(note 82 81 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 16;

(insn 83 82 0 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 177 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 86 85 87 401 "" [0 uses])

(note 87 86 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6135 == 0)

(insn 88 87 89 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.6135 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 89 88 0 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 11

;; tm = 1;

(insn 91 90 0 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 177 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 94 93 95 405 "" [0 uses])

(note 95 94 0 NOTE_INSN_BASIC_BLOCK)

;; if (significand == 0)

(insn 96 95 97 arch/arm/vfp/vfp.h:338 (set (reg:SI 225)
        (subreg:SI (reg/v:DI 173 [ significand ]) 0)) -1 (nil))

(insn 97 96 98 arch/arm/vfp/vfp.h:338 (set (reg:SI 225)
        (ior:SI (reg:SI 225)
            (subreg:SI (reg/v:DI 173 [ significand ]) 4))) -1 (nil))

(insn 98 97 99 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 99 98 0 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 13

;; tm = 5;

(insn 101 100 0 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 177 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

;; Generating RTL for gimple basic block 14

;; 

(code_label 104 103 105 406 "" [0 uses])

(note 105 104 0 NOTE_INSN_BASIC_BLOCK)

;; tm = 3;

(insn 106 105 0 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 177 [ tm ])
        (const_int 3 [0x3])) -1 (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 107 106 108 403 "" [0 uses])

(note 108 107 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 24 != 0)

(insn 109 108 110 arch/arm/vfp/vfpdouble.c:275 (set (reg:SI 226)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 110 109 111 arch/arm/vfp/vfpdouble.c:275 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 111 110 0 arch/arm/vfp/vfpdouble.c:275 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 16

;; if (tm & 16 != 0)

(insn 113 112 114 arch/arm/vfp/vfpdouble.c:278 (set (reg:SI 227)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 114 113 115 arch/arm/vfp/vfpdouble.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 115 114 0 arch/arm/vfp/vfpdouble.c:278 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 17

;; D.4272 = vfp_propagate_nan (&vdd, &vdm, 0B, fpscr);

(insn 117 116 118 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 228)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 118 117 119 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 229)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 119 118 120 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 0 r0)
        (reg:SI 228)) -1 (nil))

(insn 120 119 121 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 1 r1)
        (reg:SI 229)) -1 (nil))

(insn 121 120 122 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(insn 122 121 123 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 3 r3)
        (reg/v:SI 191 [ fpscr ])) -1 (nil))

(call_insn 123 122 124 arch/arm/vfp/vfpdouble.c:279 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 124 123 0 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 185 [ D.4272 ])
        (reg:SI 0 r0)) -1 (nil))

;; ret = (int) D.4272;

(insn 125 124 0 arch/arm/vfp/vfpdouble.c:279 (set (reg/v:SI 178 [ ret ])
        (reg:SI 185 [ D.4272 ])) -1 (nil))

;; vdp = &vdd;

(insn 126 125 0 arch/arm/vfp/vfpdouble.c:276 (set (reg/v/f:SI 176 [ vdp ])
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

;; Generating RTL for gimple basic block 18

;; 

(code_label 129 128 130 408 "" [0 uses])

(note 130 129 0 NOTE_INSN_BASIC_BLOCK)

;; if (D.6138 == 0)

(insn 131 130 132 arch/arm/vfp/vfpdouble.c:280 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171 [ D.6138 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 132 131 0 arch/arm/vfp/vfpdouble.c:280 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 19

;; vdp = &vdm;

(insn 134 133 0 arch/arm/vfp/vfpdouble.c:282 (set (reg/v/f:SI 176 [ vdp ])
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

;; ret = 0;

(insn 135 134 0 arch/arm/vfp/vfpdouble.c:283 (set (reg/v:SI 178 [ ret ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 138 137 139 410 "" [0 uses])

(note 139 138 0 NOTE_INSN_BASIC_BLOCK)

;; vdp = &vfp_double_default_qnan;

(insn 140 139 141 arch/arm/vfp/vfpdouble.c:286 (set (reg/f:SI 230)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 141 140 0 arch/arm/vfp/vfpdouble.c:286 (set (reg/v/f:SI 176 [ vdp ])
        (reg/f:SI 230)) -1 (nil))

;; ret = 1;

(insn 142 141 0 arch/arm/vfp/vfpdouble.c:287 (set (reg/v:SI 178 [ ret ])
        (const_int 1 [0x1])) -1 (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 143 142 144 409 "" [0 uses])

(note 144 143 0 NOTE_INSN_BASIC_BLOCK)

;; vfp_put_double ((((long long unsigned int) vdp->sign << 48) + ((long long unsigned int) vdp->exponent << 52)) + (vdp->significand >> 10), (unsigned int) dd);

(insn 145 144 146 arch/arm/vfp/vfpdouble.c:289 (clobber (reg:DI 231)) -1 (nil))

(insn 146 145 147 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 232)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 176 [ vdp ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 147 146 148 arch/arm/vfp/vfpdouble.c:289 (set (reg:DI 231)
        (zero_extend:DI (reg:SI 232))) -1 (nil))

(insn 148 147 149 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 234) 4)
        (ashift:SI (subreg:SI (reg:DI 231) 0)
            (const_int 16 [0x10]))) -1 (nil))

(insn 149 148 150 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 234) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 150 149 151 arch/arm/vfp/vfpdouble.c:289 (clobber (reg:DI 235)) -1 (nil))

(insn 151 150 152 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 236)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 176 [ vdp ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 152 151 153 arch/arm/vfp/vfpdouble.c:289 (set (reg:DI 235)
        (sign_extend:DI (reg:SI 236))) -1 (nil))

(insn 153 152 154 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 238) 4)
        (ashift:SI (subreg:SI (reg:DI 235) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 154 153 155 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 238) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 155 154 157 arch/arm/vfp/vfpdouble.c:289 (parallel [
            (set (reg:DI 239)
                (plus:DI (reg:DI 234)
                    (reg:DI 238)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 157 155 158 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 244)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 176 [ vdp ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 158 157 159 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 243)
        (ashift:SI (reg:SI 244)
            (const_int 22 [0x16]))) -1 (nil))

(insn 159 158 160 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 245)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 176 [ vdp ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 160 159 161 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 242) 0)
        (lshiftrt:SI (reg:SI 245)
            (const_int 10 [0xa]))) -1 (nil))

(insn 161 160 162 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 242) 0)
        (ior:SI (reg:SI 243)
            (subreg:SI (reg:DI 242) 0))) -1 (nil))

(insn 162 161 163 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 246)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 176 [ vdp ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 163 162 164 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 242) 4)
        (lshiftrt:SI (reg:SI 246)
            (const_int 10 [0xa]))) -1 (nil))

(insn 164 163 165 arch/arm/vfp/vfpdouble.c:289 (parallel [
            (set (reg:DI 247)
                (plus:DI (reg:DI 239)
                    (reg:DI 242)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 165 164 166 arch/arm/vfp/vfpdouble.c:289 (set (reg:DI 0 r0)
        (reg:DI 247)) -1 (nil))

(insn 166 165 167 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 2 r2)
        (reg/v:SI 188 [ dd ])) -1 (nil))

(call_insn 167 166 0 arch/arm/vfp/vfpdouble.c:289 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

;; D.4281 = (u32) ret;

(insn 168 167 0 arch/arm/vfp/vfpdouble.c:290 (set (reg:SI 184 [ D.4281 ])
        (reg/v:SI 178 [ ret ])) -1 (nil))

;; Generating RTL for gimple basic block 22

;; 

(code_label 171 170 172 407 "" [0 uses])

(note 172 171 0 NOTE_INSN_BASIC_BLOCK)

;; if (tm & 2 != 0)

(insn 174 172 175 arch/arm/vfp/vfpdouble.c:296 (set (reg:SI 248)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 175 174 176 arch/arm/vfp/vfpdouble.c:296 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 248)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 176 175 0 arch/arm/vfp/vfpdouble.c:296 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 173)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 23

;; if (tm & 4 != 0)

(insn 178 177 179 arch/arm/vfp/vfpdouble.c:302 (set (reg:SI 249)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 179 178 180 arch/arm/vfp/vfpdouble.c:302 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 180 179 0 arch/arm/vfp/vfpdouble.c:302 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 24

;; vfp_double_normalise_denormal (&vdm);

(insn 182 181 183 arch/arm/vfp/vfpdouble.c:303 (set (reg:SI 250)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 183 182 184 arch/arm/vfp/vfpdouble.c:303 (set (reg:SI 0 r0)
        (reg:SI 250)) -1 (nil))

(call_insn 184 183 0 arch/arm/vfp/vfpdouble.c:303 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; Generating RTL for gimple basic block 25

;; 

(code_label 185 184 186 413 "" [0 uses])

(note 186 185 0 NOTE_INSN_BASIC_BLOCK)

;; if (vdm.sign != 0)

(insn 187 186 188 arch/arm/vfp/vfpdouble.c:308 (set (reg:SI 251)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16]))) -1 (nil))

(insn 188 187 189 arch/arm/vfp/vfpdouble.c:308 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 251)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 189 188 0 arch/arm/vfp/vfpdouble.c:308 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 26

;; vdd.sign = 0;

(insn 191 190 192 arch/arm/vfp/vfpdouble.c:316 (set (reg:SI 253)
        (const_int 0 [0x0])) -1 (nil))

(insn 192 191 193 arch/arm/vfp/vfpdouble.c:316 (set (reg:HI 252)
        (subreg:HI (reg:SI 253) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 193 192 0 arch/arm/vfp/vfpdouble.c:316 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdd.sign+0 S2 A16])
        (reg:HI 252)) -1 (nil))

;; D.4288 = vdm.exponent;

(insn 194 193 0 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 183 [ D.4288 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64]))) -1 (nil))

;; vdd.exponent = (s16) (s16) ((short unsigned int) ((int) D.4288 + -1023 >> 1) + 1023);

(insn 195 194 196 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 254)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 183 [ D.4288 ]) 0))) -1 (nil))

(insn 196 195 197 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 256)
        (plus:SI (reg:SI 254)
            (const_int -1020 [0xfffffffffffffc04]))) -1 (nil))

(insn 197 196 198 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 255)
        (plus:SI (reg:SI 256)
            (const_int -3 [0xfffffffffffffffd]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 254)
            (const_int -1023 [0xfffffffffffffc01]))
        (nil)))

(insn 198 197 199 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 257)
        (ashiftrt:SI (reg:SI 255)
            (const_int 1 [0x1]))) -1 (nil))

(insn 199 198 200 arch/arm/vfp/vfpdouble.c:317 (set (reg:HI 258)
        (subreg:HI (reg:SI 257) 0)) -1 (nil))

(insn 200 199 201 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 260)
        (plus:SI (subreg:SI (reg:HI 258) 0)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 201 200 202 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 259)
        (plus:SI (reg:SI 260)
            (const_int 3 [0x3]))) -1 (expr_list:REG_EQUAL (plus:SI (subreg:SI (reg:HI 258) 0)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 202 201 0 arch/arm/vfp/vfpdouble.c:317 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 259) 0)) -1 (nil))

;; D.4299 = vfp_estimate_sqrt_significand ((u32) D.4288, (u32) (vdm.significand >> 32));

(insn 203 202 205 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 261)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 183 [ D.4288 ]) 0))) -1 (nil))

(insn 205 203 206 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 265)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vdm.significand+4 S4 A32])) -1 (nil))

(insn 206 205 207 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 264) 0)
        (lshiftrt:SI (reg:SI 265)
            (const_int 0 [0x0]))) -1 (nil))

(insn 207 206 208 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 264) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 208 207 209 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 0 r0)
        (reg:SI 261)) -1 (nil))

(insn 209 208 210 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 1 r1)
        (subreg:SI (reg:DI 264) 0)) -1 (nil))

(call_insn 210 209 211 arch/arm/vfp/vfpdouble.c:318 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x41] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 211 210 0 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 182 [ D.4299 ])
        (reg:SI 0 r0)) -1 (nil))

;; D.4301 = (long long unsigned int) D.4299 << 31;

(insn 212 211 213 arch/arm/vfp/vfpdouble.c:318 (set (reg:DI 266)
        (zero_extend:DI (reg:SI 182 [ D.4299 ]))) -1 (nil))

(insn 213 212 214 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 267)
        (lshiftrt:SI (subreg:SI (reg:DI 266) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 214 213 215 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
        (ashift:SI (subreg:SI (reg:DI 266) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 215 214 216 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
        (ior:SI (reg:SI 267)
            (subreg:SI (reg:DI 181 [ D.4301 ]) 4))) -1 (nil))

(insn 216 215 0 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
        (ashift:SI (subreg:SI (reg:DI 266) 0)
            (const_int 31 [0x1f]))) -1 (nil))

;; __n = vdm.significand >> ((int) (short unsigned int) vdm.exponent & 1) + 1;

(insn 217 216 218 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 268)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64]))) -1 (nil))

(insn 218 217 219 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 269)
        (and:SI (reg:SI 268)
            (const_int 1 [0x1]))) -1 (nil))

(insn 219 218 223 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 270)
        (plus:SI (reg:SI 269)
            (const_int 1 [0x1]))) -1 (nil))

(insn 223 219 224 arch/arm/vfp/vfpdouble.c:322 (set (reg:DI 0 r0)
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])) -1 (nil))

(insn 224 223 225 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 2 r2)
        (reg:SI 270)) -1 (nil))

(call_insn/u 225 224 226 arch/arm/vfp/vfpdouble.c:322 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 226 225 227 arch/arm/vfp/vfpdouble.c:322 (set (reg:DI 274)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
            (reg:SI 270))
        (nil)))

(insn 227 226 0 arch/arm/vfp/vfpdouble.c:322 (set (reg/v:DI 158 [ __n ])
        (reg:DI 274)) -1 (nil))

;; vdm.significand = __n;

(insn 228 227 0 arch/arm/vfp/vfpdouble.c:322 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 158 [ __n ])) -1 (nil))
Failed to add probability note

;; if (__n >= D.4301)

(insn 229 228 230 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
            (subreg:SI (reg/v:DI 158 [ __n ]) 4))) -1 (nil))

(jump_insn 230 229 231 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 231 230 232 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
            (subreg:SI (reg/v:DI 158 [ __n ]) 4))) -1 (nil))

(jump_insn 232 231 233 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 239)
            (pc))) -1 (nil))

(insn 233 232 234 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
            (subreg:SI (reg/v:DI 158 [ __n ]) 0))) -1 (nil))

(jump_insn 234 233 235 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 235 234 236 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
            (subreg:SI (reg/v:DI 158 [ __n ]) 0))) -1 (nil))

(jump_insn 236 235 237 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 239)
            (pc))) -1 (nil))

(jump_insn 237 236 238 arch/arm/vfp/vfp.h:117 (set (pc)
        (label_ref 239)) -1 (nil))

(barrier 238 237 239)

(code_label 239 238 0 415 "" [0 uses])

;; Generating RTL for gimple basic block 27

;; z.1257 = 0x0ffffffffffffffff;

(insn 241 240 0 arch/arm/vfp/vfp.h:118 (set (reg/v:DI 137 [ z.1257 ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

;; Generating RTL for gimple basic block 28

;; 

(code_label 244 243 245 414 "" [0 uses])

(note 245 244 0 NOTE_INSN_BASIC_BLOCK)

;; mh = D.4301 >> 32;

(insn 246 245 247 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 153 [ mh ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 247 246 0 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 153 [ mh ]) 4)
        (const_int 0 [0x0])) -1 (nil))

;; D.6380 = mh << 32;

(insn 248 247 249 arch/arm/vfp/vfp.h:120 (set (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 153 [ mh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 249 248 0 arch/arm/vfp/vfp.h:120 (set (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
        (const_int 0 [0x0])) -1 (nil))
Failed to add probability note

;; if (D.6380 <= __n)

(insn 250 249 251 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
            (subreg:SI (reg/v:DI 158 [ __n ]) 4))) -1 (nil))

(jump_insn 251 250 252 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 252 251 253 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
            (subreg:SI (reg/v:DI 158 [ __n ]) 4))) -1 (nil))

(jump_insn 253 252 254 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 260)
            (pc))) -1 (nil))

(insn 254 253 255 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
            (subreg:SI (reg/v:DI 158 [ __n ]) 0))) -1 (nil))

(jump_insn 255 254 256 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 256 255 257 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
            (subreg:SI (reg/v:DI 158 [ __n ]) 0))) -1 (nil))

(jump_insn 257 256 258 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 260)
            (pc))) -1 (nil))

(jump_insn 258 257 259 arch/arm/vfp/vfp.h:120 (set (pc)
        (label_ref 260)) -1 (nil))

(barrier 259 258 260)

(code_label 260 259 0 418 "" [0 uses])

;; Generating RTL for gimple basic block 29

;; z.1250 = 0x0ffffffff00000000;

(insn 262 261 0 arch/arm/vfp/vfp.h:121 (set (reg/v:DI 143 [ z.1250 ])
        (const_int -4294967296 [0xffffffff00000000])) -1 (nil))

;; Generating RTL for gimple basic block 30

;; 

(code_label 265 264 266 417 "" [0 uses])

(note 266 265 0 NOTE_INSN_BASIC_BLOCK)

;; __base = (unsigned int) (unsigned int) mh;

(insn 267 266 0 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (subreg:SI (reg/v:DI 153 [ mh ]) 0)) -1 (nil))

;; __n = __n;

(insn 268 267 0 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 158 [ __n ])) -1 (nil))

;; __asm__(".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64" : "=r" __rem, "=r" __res, "=r" __res : "r" __n, "r" __base : "r" __base : "cc", "lr", "ip", "lr", "ip", "ip");

(insn 269 268 0 arch/arm/vfp/vfp.h:124 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

;; z = __res;

(insn 270 269 0 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 157 [ z ])
        (reg/v:DI 2 r2 [ __res ])) -1 (nil))

;; z.1250 = z << 32;

(insn 271 270 272 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.1250 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 157 [ z ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 272 271 0 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.1250 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 31

;; 

(code_label 273 272 274 419 "" [0 uses])

(note 274 273 0 NOTE_INSN_BASIC_BLOCK)

;; D.6242 = (long long unsigned int) (u32) D.4301;

(insn 275 274 276 arch/arm/vfp/vfp.h:80 (set (reg:SI 275)
        (subreg:SI (reg:DI 181 [ D.4301 ]) 0)) -1 (nil))

(insn 276 275 0 arch/arm/vfp/vfp.h:80 (set (reg:DI 170 [ D.6242 ])
        (zero_extend:DI (reg:SI 275))) -1 (nil))

;; D.6243 = (long long unsigned int) (u32) z.1250;

(insn 277 276 278 arch/arm/vfp/vfp.h:80 (set (reg:SI 276)
        (subreg:SI (reg/v:DI 143 [ z.1250 ]) 0)) -1 (nil))

(insn 278 277 0 arch/arm/vfp/vfp.h:80 (set (reg:DI 169 [ D.6243 ])
        (zero_extend:DI (reg:SI 276))) -1 (nil))

;; rl = D.6243 * D.6242;

(insn 279 278 280 arch/arm/vfp/vfp.h:80 (set (reg:SI 277)
        (mult:SI (subreg:SI (reg:DI 170 [ D.6242 ]) 0)
            (subreg:SI (reg:DI 169 [ D.6243 ]) 4))) -1 (nil))

(insn 280 279 281 arch/arm/vfp/vfp.h:80 (set (reg:SI 278)
        (mult:SI (subreg:SI (reg:DI 169 [ D.6243 ]) 0)
            (subreg:SI (reg:DI 170 [ D.6242 ]) 4))) -1 (nil))

(insn 281 280 282 arch/arm/vfp/vfp.h:80 (set (reg:SI 277)
        (plus:SI (reg:SI 277)
            (reg:SI 278))) -1 (nil))

(insn 282 281 283 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 161 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 169 [ D.6243 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 170 [ D.6242 ]) 0)))) -1 (nil))

(insn 283 282 284 arch/arm/vfp/vfp.h:80 (set (reg:SI 277)
        (plus:SI (reg:SI 277)
            (subreg:SI (reg/v:DI 161 [ rl ]) 4))) -1 (nil))

(insn 284 283 285 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 161 [ rl ]) 4)
        (reg:SI 277)) -1 (nil))

(insn 285 284 0 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 161 [ rl ])
        (reg/v:DI 161 [ rl ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 169 [ D.6243 ])
            (reg:DI 170 [ D.6242 ]))
        (nil)))

;; __left = (unsigned int) mh;

(insn 286 285 0 arch/arm/vfp/vfp.h:82 (set (reg/v:SI 160 [ __left ])
        (subreg:SI (reg/v:DI 153 [ mh ]) 0)) -1 (nil))

;; D.6245 = (long long unsigned int) __left;

(insn 287 286 0 arch/arm/vfp/vfp.h:83 (set (reg:DI 168 [ D.6245 ])
        (zero_extend:DI (reg/v:SI 160 [ __left ]))) -1 (nil))

;; rma = D.6243 * D.6245;

(insn 288 287 289 arch/arm/vfp/vfp.h:83 (set (reg:SI 279)
        (mult:SI (subreg:SI (reg:DI 168 [ D.6245 ]) 0)
            (subreg:SI (reg:DI 169 [ D.6243 ]) 4))) -1 (nil))

(insn 289 288 290 arch/arm/vfp/vfp.h:83 (set (reg:SI 280)
        (mult:SI (subreg:SI (reg:DI 169 [ D.6243 ]) 0)
            (subreg:SI (reg:DI 168 [ D.6245 ]) 4))) -1 (nil))

(insn 290 289 291 arch/arm/vfp/vfp.h:83 (set (reg:SI 279)
        (plus:SI (reg:SI 279)
            (reg:SI 280))) -1 (nil))

(insn 291 290 292 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 163 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 169 [ D.6243 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 168 [ D.6245 ]) 0)))) -1 (nil))

(insn 292 291 293 arch/arm/vfp/vfp.h:83 (set (reg:SI 279)
        (plus:SI (reg:SI 279)
            (subreg:SI (reg/v:DI 163 [ rma ]) 4))) -1 (nil))

(insn 293 292 294 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 163 [ rma ]) 4)
        (reg:SI 279)) -1 (nil))

(insn 294 293 0 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 163 [ rma ])
        (reg/v:DI 163 [ rma ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 169 [ D.6243 ])
            (reg:DI 168 [ D.6245 ]))
        (nil)))

;; D.6247 = (long long unsigned int) (u32) (z.1250 >> 32);

(insn 295 294 296 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 282) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 143 [ z.1250 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 296 295 297 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 282) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 297 296 298 arch/arm/vfp/vfp.h:86 (set (reg:SI 283)
        (subreg:SI (reg:DI 282) 0)) -1 (nil))

(insn 298 297 0 arch/arm/vfp/vfp.h:86 (set (reg:DI 167 [ D.6247 ])
        (zero_extend:DI (reg:SI 283))) -1 (nil))

;; rmb = D.6247 * D.6242;

(insn 299 298 300 arch/arm/vfp/vfp.h:86 (set (reg:SI 284)
        (mult:SI (subreg:SI (reg:DI 170 [ D.6242 ]) 0)
            (subreg:SI (reg:DI 167 [ D.6247 ]) 4))) -1 (nil))

(insn 300 299 301 arch/arm/vfp/vfp.h:86 (set (reg:SI 285)
        (mult:SI (subreg:SI (reg:DI 167 [ D.6247 ]) 0)
            (subreg:SI (reg:DI 170 [ D.6242 ]) 4))) -1 (nil))

(insn 301 300 302 arch/arm/vfp/vfp.h:86 (set (reg:SI 284)
        (plus:SI (reg:SI 284)
            (reg:SI 285))) -1 (nil))

(insn 302 301 303 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 162 [ rmb ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 167 [ D.6247 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 170 [ D.6242 ]) 0)))) -1 (nil))

(insn 303 302 304 arch/arm/vfp/vfp.h:86 (set (reg:SI 284)
        (plus:SI (reg:SI 284)
            (subreg:SI (reg/v:DI 162 [ rmb ]) 4))) -1 (nil))

(insn 304 303 305 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg/v:DI 162 [ rmb ]) 4)
        (reg:SI 284)) -1 (nil))

(insn 305 304 0 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 162 [ rmb ])
        (reg/v:DI 162 [ rmb ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 167 [ D.6247 ])
            (reg:DI 170 [ D.6242 ]))
        (nil)))

;; rma.1251 = rmb + rma;

(insn 306 305 0 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 142 [ rma.1251 ])
                (plus:DI (reg/v:DI 162 [ rmb ])
                    (reg/v:DI 163 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; rh = D.6247 * D.6245;

(insn 307 306 308 arch/arm/vfp/vfp.h:89 (set (reg:SI 286)
        (mult:SI (subreg:SI (reg:DI 168 [ D.6245 ]) 0)
            (subreg:SI (reg:DI 167 [ D.6247 ]) 4))) -1 (nil))

(insn 308 307 309 arch/arm/vfp/vfp.h:89 (set (reg:SI 287)
        (mult:SI (subreg:SI (reg:DI 167 [ D.6247 ]) 0)
            (subreg:SI (reg:DI 168 [ D.6245 ]) 4))) -1 (nil))

(insn 309 308 310 arch/arm/vfp/vfp.h:89 (set (reg:SI 286)
        (plus:SI (reg:SI 286)
            (reg:SI 287))) -1 (nil))

(insn 310 309 311 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 164 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 167 [ D.6247 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 168 [ D.6245 ]) 0)))) -1 (nil))

(insn 311 310 312 arch/arm/vfp/vfp.h:89 (set (reg:SI 286)
        (plus:SI (reg:SI 286)
            (subreg:SI (reg/v:DI 164 [ rh ]) 4))) -1 (nil))

(insn 312 311 313 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 164 [ rh ]) 4)
        (reg:SI 286)) -1 (nil))

(insn 313 312 0 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 164 [ rh ])
        (reg/v:DI 164 [ rh ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 167 [ D.6247 ])
            (reg:DI 168 [ D.6245 ]))
        (nil)))
Failed to add probability note

;; if (rma.1251 < rmb)

(insn 314 313 315 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 4))) -1 (nil))

(jump_insn 315 314 316 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 316 315 317 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 4))) -1 (nil))

(jump_insn 317 316 318 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) -1 (nil))

(insn 318 317 319 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 0))) -1 (nil))

(jump_insn 319 318 320 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 320 319 321 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 0))) -1 (nil))

(jump_insn 321 320 322 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) -1 (nil))

(jump_insn 322 321 323 arch/arm/vfp/vfp.h:90 (set (pc)
        (label_ref 324)) -1 (nil))

(barrier 323 322 324)

(code_label 324 323 0 421 "" [0 uses])

;; Generating RTL for gimple basic block 32

;; iftmp.83 = 0;

(insn 326 325 0 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 166 [ iftmp.83 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 33

;; 

(code_label 329 328 330 420 "" [0 uses])

(note 330 329 0 NOTE_INSN_BASIC_BLOCK)

;; iftmp.83 = 4294967296;

(insn 331 330 0 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 166 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) -1 (nil))

;; Generating RTL for gimple basic block 34

;; 

(code_label 332 331 333 422 "" [0 uses])

(note 333 332 0 NOTE_INSN_BASIC_BLOCK)

;; rma.1253 = rma.1251 << 32;

(insn 334 333 335 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 335 334 0 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

;; rl.1254 = rma.1253 + rl;

(insn 336 335 0 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 139 [ rl.1254 ])
                (plus:DI (reg/v:DI 140 [ rma.1253 ])
                    (reg/v:DI 161 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; D.6250 = (rma.1251 >> 32) + rh;

(insn 337 336 338 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 289) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 338 337 339 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 289) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 339 338 0 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 165 [ D.6250 ])
                (plus:DI (reg:DI 289)
                    (reg/v:DI 164 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; rh.1252 = D.6250 + (rl.1254 < rma.1253);

(insn 340 339 341 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 290)
        (const_int 0 [0x0])) -1 (nil))

(insn 341 340 342 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 4))) -1 (nil))

(jump_insn 342 341 343 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 351)
            (pc))) -1 (nil))

(insn 343 342 344 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 4))) -1 (nil))

(jump_insn 344 343 345 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 353)
            (pc))) -1 (nil))

(insn 345 344 346 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 0)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 0))) -1 (nil))

(jump_insn 346 345 347 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 351)
            (pc))) -1 (nil))

(insn 347 346 348 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 0)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 0))) -1 (nil))

(jump_insn 348 347 349 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 353)
            (pc))) -1 (nil))

(jump_insn 349 348 350 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (label_ref 353)) -1 (nil))

(barrier 350 349 351)

(code_label 351 350 352 424 "" [0 uses])

(insn 352 351 353 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 290)
        (const_int 1 [0x1])) -1 (nil))

(code_label 353 352 354 423 "" [0 uses])

(insn 354 353 0 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 141 [ rh.1252 ])
                (plus:DI (reg:DI 165 [ D.6250 ])
                    (reg:DI 290)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; __asm__("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	" : "=r" reml, "=r" remh, "=r" remh : "0" 0, "1" __n, "r" rl.1254, "r" rh.1252 + iftmp.83 : "1" __n, "r" rl.1254, "r" rh.1252 + iftmp.83 : "r" rl.1254, "r" rh.1252 + iftmp.83 : "r" rh.1252 + iftmp.83 : "cc");

(insn 355 354 356 arch/arm/vfp/vfp.h:62 (set (reg:DI 291)
        (const_int 0 [0x0])) -1 (nil))

(insn 356 355 357 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 292)
                (plus:DI (reg/v:DI 141 [ rh.1252 ])
                    (reg:DI 166 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 357 356 0 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 156 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 291)
                        (reg/v:DI 158 [ __n ])
                        (reg/v:DI 139 [ rl.1254 ])
                        (reg:DI 292)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 155 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 291)
                        (reg/v:DI 158 [ __n ])
                        (reg/v:DI 139 [ rl.1254 ])
                        (reg:DI 292)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; ml = D.4301 << 32;

(insn 358 357 359 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 154 [ ml ]) 4)
        (ashift:SI (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 359 358 0 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 154 [ ml ]) 0)
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 35

;; z.1250 = z.1250 + 0x0ffffffff00000000;

(insn 363 362 364 arch/arm/vfp/vfp.h:131 (set (reg:DI 293)
        (const_int -4294967296 [0xffffffff00000000])) -1 (nil))

(insn 364 363 0 arch/arm/vfp/vfp.h:131 (parallel [
            (set (reg/v:DI 143 [ z.1250 ])
                (plus:DI (reg/v:DI 143 [ z.1250 ])
                    (reg:DI 293)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; __asm__("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5" : "=r" reml, "=r" remh, "=r" remh : "0" reml, "1" remh, "r" ml, "r" mh : "1" remh, "r" ml, "r" mh : "r" ml, "r" mh : "r" mh : "cc");

(insn 365 364 0 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 156 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 156 [ reml ])
                        (reg/v:DI 155 [ remh ])
                        (reg/v:DI 154 [ ml ])
                        (reg/v:DI 153 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 155 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 156 [ reml ])
                        (reg/v:DI 155 [ remh ])
                        (reg/v:DI 154 [ ml ])
                        (reg/v:DI 153 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 36

;; 

(code_label 366 365 367 425 "" [0 uses])

(note 367 366 0 NOTE_INSN_BASIC_BLOCK)
Failed to add probability note

;; if ((long long int) remh < 0)

(insn 369 367 370 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 155 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 370 369 371 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 368)
            (pc))) -1 (nil))

(insn 371 370 372 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 155 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 372 371 373 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 377)
            (pc))) -1 (nil))

(insn 373 372 374 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 155 [ remh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 374 373 375 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 377)
            (pc))) -1 (nil))

(jump_insn 375 374 376 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (label_ref 377)) -1 (nil))

(barrier 376 375 377)

(code_label 377 376 0 427 "" [0 uses])

;; Generating RTL for gimple basic block 37

;; __n = reml >> 32 | remh << 32;

(insn 379 378 380 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 295) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 156 [ reml ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 380 379 381 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 295) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 381 380 382 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 297) 4)
        (ashift:SI (subreg:SI (reg/v:DI 155 [ remh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 382 381 383 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 297) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 383 382 0 arch/arm/vfp/vfp.h:134 (set (reg/v:DI 159 [ __n ])
        (ior:DI (reg:DI 295)
            (reg:DI 297))) -1 (nil))
Failed to add probability note

;; if (D.6380 <= __n)

(insn 384 383 385 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
            (subreg:SI (reg/v:DI 159 [ __n ]) 4))) -1 (nil))

(jump_insn 385 384 386 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 386 385 387 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
            (subreg:SI (reg/v:DI 159 [ __n ]) 4))) -1 (nil))

(jump_insn 387 386 388 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 394)
            (pc))) -1 (nil))

(insn 388 387 389 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
            (subreg:SI (reg/v:DI 159 [ __n ]) 0))) -1 (nil))

(jump_insn 389 388 390 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 390 389 391 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
            (subreg:SI (reg/v:DI 159 [ __n ]) 0))) -1 (nil))

(jump_insn 391 390 392 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 394)
            (pc))) -1 (nil))

(jump_insn 392 391 393 arch/arm/vfp/vfp.h:135 (set (pc)
        (label_ref 394)) -1 (nil))

(barrier 393 392 394)

(code_label 394 393 0 429 "" [0 uses])

;; Generating RTL for gimple basic block 38

;; z.1257 = z.1250 | 4294967295;

(insn 396 395 397 arch/arm/vfp/vfp.h:136 (set (reg:DI 298)
        (const_int 4294967295 [0xffffffff])) -1 (nil))

(insn 397 396 0 arch/arm/vfp/vfp.h:136 (set (reg/v:DI 137 [ z.1257 ])
        (ior:DI (reg/v:DI 143 [ z.1250 ])
            (reg:DI 298))) -1 (nil))

;; Generating RTL for gimple basic block 39

;; 

(code_label 400 399 401 428 "" [0 uses])

(note 401 400 0 NOTE_INSN_BASIC_BLOCK)

;; __base = __left;

(insn 402 401 0 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 160 [ __left ])) -1 (nil))

;; __n = __n;

(insn 403 402 0 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 159 [ __n ])) -1 (nil))

;; __asm__(".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64" : "=r" __rem, "=r" __res, "=r" __res : "r" __n, "r" __base : "r" __base : "cc", "lr", "ip", "lr", "ip", "ip");

(insn 404 403 0 arch/arm/vfp/vfp.h:138 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

;; remh.1256 = __res;

(insn 405 404 0 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 138 [ remh.1256 ])
        (reg/v:DI 2 r2 [ __res ])) -1 (nil))

;; z.1257 = remh.1256 | z.1250;

(insn 406 405 0 arch/arm/vfp/vfp.h:139 (set (reg/v:DI 137 [ z.1257 ])
        (ior:DI (reg/v:DI 138 [ remh.1256 ])
            (reg/v:DI 143 [ z.1250 ]))) -1 (nil))

;; Generating RTL for gimple basic block 40

;; 

(code_label 407 406 408 416 "" [0 uses])

(note 408 407 0 NOTE_INSN_BASIC_BLOCK)

;; ivtmp.1234 = (D.4301 + 2) + z.1257;

(insn 409 408 410 arch/arm/vfp/vfpdouble.c:323 (set (reg:DI 300)
        (const_int 2 [0x2])) -1 (nil))

(insn 410 409 411 arch/arm/vfp/vfpdouble.c:323 (parallel [
            (set (reg:DI 299)
                (plus:DI (reg:DI 181 [ D.4301 ])
                    (reg:DI 300)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 411 410 0 arch/arm/vfp/vfpdouble.c:323 (parallel [
            (set (reg:DI 144 [ ivtmp.1234 ])
                (plus:DI (reg:DI 299)
                    (reg/v:DI 137 [ z.1257 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; vdd.significand = ivtmp.1234;

(insn 412 411 0 arch/arm/vfp/vfpdouble.c:323 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 144 [ ivtmp.1234 ])) -1 (nil))
Failed to add probability note

;; if (ivtmp.1234 & 1023 <= 5)

(insn 413 412 414 arch/arm/vfp/vfpdouble.c:330 (set (reg:DI 302)
        (const_int 1023 [0x3ff])) -1 (nil))

(insn 414 413 415 arch/arm/vfp/vfpdouble.c:330 (set (reg:DI 301)
        (and:DI (reg:DI 144 [ ivtmp.1234 ])
            (reg:DI 302))) -1 (nil))

(insn 415 414 416 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 416 415 417 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 417 416 418 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 418 417 419 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 425)
            (pc))) -1 (nil))

(insn 419 418 420 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 0)
            (const_int 5 [0x5]))) -1 (nil))

(jump_insn 420 419 421 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 421 420 422 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 0)
            (const_int 5 [0x5]))) -1 (nil))

(jump_insn 422 421 423 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 425)
            (pc))) -1 (nil))

(jump_insn 423 422 424 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (label_ref 425)) -1 (nil))

(barrier 424 423 425)

(code_label 425 424 0 431 "" [0 uses])

;; Generating RTL for gimple basic block 41
Failed to add probability note

;; if (ivtmp.1234 <= 1)

(insn 427 426 428 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 428 427 429 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 429 428 430 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 430 429 431 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 437)
            (pc))) -1 (nil))

(insn 431 430 432 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 0)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 432 431 433 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 433 432 434 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 0)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 434 433 435 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 437)
            (pc))) -1 (nil))

(jump_insn 435 434 436 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (label_ref 437)) -1 (nil))

(barrier 436 435 437)

(code_label 437 436 0 433 "" [0 uses])

;; Generating RTL for gimple basic block 42

;; vdd.significand = 0x0ffffffffffffffff;

(insn 439 438 440 arch/arm/vfp/vfpdouble.c:332 (set (reg:DI 303)
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 440 439 0 arch/arm/vfp/vfpdouble.c:332 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 303)) -1 (nil))

;; Generating RTL for gimple basic block 43

;; 

(code_label 443 442 444 432 "" [0 uses])

(note 444 443 0 NOTE_INSN_BASIC_BLOCK)

;; D.4317 = __n << 2;

(insn 445 444 446 arch/arm/vfp/vfpdouble.c:335 (set (reg:SI 304)
        (lshiftrt:SI (subreg:SI (reg/v:DI 158 [ __n ]) 0)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 446 445 447 arch/arm/vfp/vfpdouble.c:335 (set (subreg:SI (reg:DI 179 [ D.4317 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 158 [ __n ]) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 447 446 448 arch/arm/vfp/vfpdouble.c:335 (set (subreg:SI (reg:DI 179 [ D.4317 ]) 4)
        (ior:SI (reg:SI 304)
            (subreg:SI (reg:DI 179 [ D.4317 ]) 4))) -1 (nil))

(insn 448 447 0 arch/arm/vfp/vfpdouble.c:335 (set (subreg:SI (reg:DI 179 [ D.4317 ]) 0)
        (ashift:SI (subreg:SI (reg/v:DI 158 [ __n ]) 0)
            (const_int 2 [0x2]))) -1 (nil))

;; vdm.significand = D.4317;

(insn 449 448 0 arch/arm/vfp/vfpdouble.c:335 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 179 [ D.4317 ])) -1 (nil))

;; D.6411 = (long long unsigned int) (u32) ivtmp.1234;

(insn 450 449 451 arch/arm/vfp/vfp.h:80 (set (reg:SI 305)
        (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 0)) -1 (nil))

(insn 451 450 0 arch/arm/vfp/vfp.h:80 (set (reg:DI 145 [ D.6411 ])
        (zero_extend:DI (reg:SI 305))) -1 (nil))

;; rl = D.6411 * D.6411;

(insn 452 451 453 arch/arm/vfp/vfp.h:80 (set (reg:SI 306)
        (mult:SI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)
            (subreg:SI (reg:DI 145 [ D.6411 ]) 4))) -1 (nil))

(insn 453 452 454 arch/arm/vfp/vfp.h:80 (set (reg:SI 307)
        (mult:SI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)
            (subreg:SI (reg:DI 145 [ D.6411 ]) 4))) -1 (nil))

(insn 454 453 455 arch/arm/vfp/vfp.h:80 (set (reg:SI 306)
        (plus:SI (reg:SI 306)
            (reg:SI 307))) -1 (nil))

(insn 455 454 456 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 151 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 145 [ D.6411 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)))) -1 (nil))

(insn 456 455 457 arch/arm/vfp/vfp.h:80 (set (reg:SI 306)
        (plus:SI (reg:SI 306)
            (subreg:SI (reg/v:DI 151 [ rl ]) 4))) -1 (nil))

(insn 457 456 458 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 151 [ rl ]) 4)
        (reg:SI 306)) -1 (nil))

(insn 458 457 0 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 151 [ rl ])
        (reg/v:DI 151 [ rl ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 145 [ D.6411 ])
            (reg:DI 145 [ D.6411 ]))
        (nil)))

;; D.6408 = (long long unsigned int) (u32) (ivtmp.1234 >> 32);

(insn 459 458 460 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 309) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 460 459 461 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 309) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 461 460 462 arch/arm/vfp/vfp.h:83 (set (reg:SI 310)
        (subreg:SI (reg:DI 309) 0)) -1 (nil))

(insn 462 461 0 arch/arm/vfp/vfp.h:83 (set (reg:DI 146 [ D.6408 ])
        (zero_extend:DI (reg:SI 310))) -1 (nil))

;; rma = D.6408 * D.6411;

(insn 463 462 464 arch/arm/vfp/vfp.h:83 (set (reg:SI 311)
        (mult:SI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)
            (subreg:SI (reg:DI 146 [ D.6408 ]) 4))) -1 (nil))

(insn 464 463 465 arch/arm/vfp/vfp.h:83 (set (reg:SI 312)
        (mult:SI (subreg:SI (reg:DI 146 [ D.6408 ]) 0)
            (subreg:SI (reg:DI 145 [ D.6411 ]) 4))) -1 (nil))

(insn 465 464 466 arch/arm/vfp/vfp.h:83 (set (reg:SI 311)
        (plus:SI (reg:SI 311)
            (reg:SI 312))) -1 (nil))

(insn 466 465 467 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 150 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 146 [ D.6408 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)))) -1 (nil))

(insn 467 466 468 arch/arm/vfp/vfp.h:83 (set (reg:SI 311)
        (plus:SI (reg:SI 311)
            (subreg:SI (reg/v:DI 150 [ rma ]) 4))) -1 (nil))

(insn 468 467 469 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 150 [ rma ]) 4)
        (reg:SI 311)) -1 (nil))

(insn 469 468 0 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 150 [ rma ])
        (reg/v:DI 150 [ rma ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 146 [ D.6408 ])
            (reg:DI 145 [ D.6411 ]))
        (nil)))

;; rma.1258 = rma + rma;

(insn 470 469 0 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 136 [ rma.1258 ])
                (plus:DI (reg/v:DI 150 [ rma ])
                    (reg/v:DI 150 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; rh = D.6408 * D.6408;

(insn 471 470 472 arch/arm/vfp/vfp.h:89 (set (reg:SI 313)
        (mult:SI (subreg:SI (reg:DI 146 [ D.6408 ]) 0)
            (subreg:SI (reg:DI 146 [ D.6408 ]) 4))) -1 (nil))

(insn 472 471 473 arch/arm/vfp/vfp.h:89 (set (reg:SI 314)
        (mult:SI (subreg:SI (reg:DI 146 [ D.6408 ]) 0)
            (subreg:SI (reg:DI 146 [ D.6408 ]) 4))) -1 (nil))

(insn 473 472 474 arch/arm/vfp/vfp.h:89 (set (reg:SI 313)
        (plus:SI (reg:SI 313)
            (reg:SI 314))) -1 (nil))

(insn 474 473 475 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 149 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 146 [ D.6408 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 146 [ D.6408 ]) 0)))) -1 (nil))

(insn 475 474 476 arch/arm/vfp/vfp.h:89 (set (reg:SI 313)
        (plus:SI (reg:SI 313)
            (subreg:SI (reg/v:DI 149 [ rh ]) 4))) -1 (nil))

(insn 476 475 477 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 149 [ rh ]) 4)
        (reg:SI 313)) -1 (nil))

(insn 477 476 0 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 149 [ rh ])
        (reg/v:DI 149 [ rh ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 146 [ D.6408 ])
            (reg:DI 146 [ D.6408 ]))
        (nil)))
Failed to add probability note

;; if (rma.1258 < rma)

(insn 478 477 479 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 4)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 4))) -1 (nil))

(jump_insn 479 478 480 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 480 479 481 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 4)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 4))) -1 (nil))

(jump_insn 481 480 482 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 488)
            (pc))) -1 (nil))

(insn 482 481 483 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 0)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 0))) -1 (nil))

(jump_insn 483 482 484 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (nil))

(insn 484 483 485 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 0)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 0))) -1 (nil))

(jump_insn 485 484 486 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 488)
            (pc))) -1 (nil))

(jump_insn 486 485 487 arch/arm/vfp/vfp.h:90 (set (pc)
        (label_ref 488)) -1 (nil))

(barrier 487 486 488)

(code_label 488 487 0 435 "" [0 uses])

;; Generating RTL for gimple basic block 44

;; iftmp.83 = 0;

(insn 490 489 0 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 147 [ iftmp.83 ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 45

;; 

(code_label 493 492 494 434 "" [0 uses])

(note 494 493 0 NOTE_INSN_BASIC_BLOCK)

;; iftmp.83 = 4294967296;

(insn 495 494 0 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 147 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) -1 (nil))

;; Generating RTL for gimple basic block 46

;; 

(code_label 496 495 497 436 "" [0 uses])

(note 497 496 0 NOTE_INSN_BASIC_BLOCK)

;; rma.1260 = rma.1258 << 32;

(insn 498 497 499 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 499 498 0 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

;; rl.1261 = rma.1260 + rl;

(insn 500 499 0 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 133 [ rl.1261 ])
                (plus:DI (reg/v:DI 134 [ rma.1260 ])
                    (reg/v:DI 151 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; D.6403 = (rma.1258 >> 32) + rh;

(insn 501 500 502 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 316) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 502 501 503 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 316) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 503 502 0 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 148 [ D.6403 ])
                (plus:DI (reg:DI 316)
                    (reg/v:DI 149 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; rh.1259 = D.6403 + (rl.1261 < rma.1260);

(insn 504 503 505 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 317)
        (const_int 0 [0x0])) -1 (nil))

(insn 505 504 506 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 4)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 4))) -1 (nil))

(jump_insn 506 505 507 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 515)
            (pc))) -1 (nil))

(insn 507 506 508 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 4)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 4))) -1 (nil))

(jump_insn 508 507 509 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 517)
            (pc))) -1 (nil))

(insn 509 508 510 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 0)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 0))) -1 (nil))

(jump_insn 510 509 511 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 515)
            (pc))) -1 (nil))

(insn 511 510 512 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 0)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 0))) -1 (nil))

(jump_insn 512 511 513 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 517)
            (pc))) -1 (nil))

(jump_insn 513 512 514 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (label_ref 517)) -1 (nil))

(barrier 514 513 515)

(code_label 515 514 516 438 "" [0 uses])

(insn 516 515 517 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 317)
        (const_int 1 [0x1])) -1 (nil))

(code_label 517 516 518 437 "" [0 uses])

(insn 518 517 0 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 135 [ rh.1259 ])
                (plus:DI (reg:DI 148 [ D.6403 ])
                    (reg:DI 317)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

;; __asm__("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	" : "=r" reml, "=r" remh, "=r" remh : "0" 0, "1" D.4317, "r" rl.1261, "r" rh.1259 + iftmp.83 : "1" D.4317, "r" rl.1261, "r" rh.1259 + iftmp.83 : "r" rl.1261, "r" rh.1259 + iftmp.83 : "r" rh.1259 + iftmp.83 : "cc");

(insn 519 518 520 arch/arm/vfp/vfp.h:62 (set (reg:DI 318)
        (const_int 0 [0x0])) -1 (nil))

(insn 520 519 521 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 319)
                (plus:DI (reg/v:DI 135 [ rh.1259 ])
                    (reg:DI 147 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 521 520 0 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 174 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 318)
                        (reg:DI 179 [ D.4317 ])
                        (reg/v:DI 133 [ rl.1261 ])
                        (reg:DI 319)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 175 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 318)
                        (reg:DI 179 [ D.4317 ])
                        (reg/v:DI 133 [ rl.1261 ])
                        (reg:DI 319)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 47

;; __asm__("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5" : "=r" reml, "=r" remh, "=r" remh : "0" reml, "1" remh, "r" ivtmp.1234 << 1 | 1, "r" ivtmp.1234 >> 63 : "1" remh, "r" ivtmp.1234 << 1 | 1, "r" ivtmp.1234 >> 63 : "r" ivtmp.1234 << 1 | 1, "r" ivtmp.1234 >> 63 : "r" ivtmp.1234 >> 63 : "cc");

(insn 525 524 526 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg:DI 320)
                (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                    (reg:DI 144 [ ivtmp.1234 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 526 525 527 arch/arm/vfp/vfp.h:49 (set (reg:DI 322)
        (const_int 1 [0x1])) -1 (nil))

(insn 527 526 528 arch/arm/vfp/vfp.h:49 (set (reg:DI 321)
        (ior:DI (reg:DI 320)
            (reg:DI 322))) -1 (nil))

(insn 528 527 529 arch/arm/vfp/vfp.h:49 (set (subreg:SI (reg:DI 324) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 529 528 530 arch/arm/vfp/vfp.h:49 (set (subreg:SI (reg:DI 324) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 530 529 0 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 174 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 174 [ reml ])
                        (reg/v:DI 175 [ remh ])
                        (reg:DI 321)
                        (reg:DI 324)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 175 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 174 [ reml ])
                        (reg/v:DI 175 [ remh ])
                        (reg:DI 321)
                        (reg:DI 324)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; Generating RTL for gimple basic block 48

;; 

(code_label 531 530 532 439 "" [0 uses])

(note 532 531 0 NOTE_INSN_BASIC_BLOCK)

;; ivtmp.1234 = ivtmp.1234 - 1;

(insn 533 532 534 arch/arm/vfp/vfp.h:49 (set (reg:DI 325)
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 534 533 0 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg:DI 144 [ ivtmp.1234 ])
                (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                    (reg:DI 325)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))
Failed to add probability note

;; if ((long long int) remh < 0)

(insn 536 534 537 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 175 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 537 536 538 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 535)
            (pc))) -1 (nil))

(insn 538 537 539 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 175 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 539 538 540 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 544)
            (pc))) -1 (nil))

(insn 540 539 541 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 175 [ remh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 541 540 542 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 544)
            (pc))) -1 (nil))

(jump_insn 542 541 543 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (pc)
        (label_ref 544)) -1 (nil))

(barrier 543 542 544)

(code_label 544 543 0 441 "" [0 uses])

;; Generating RTL for gimple basic block 49

;; vdd.significand = [bit_ior_expr] (remh | reml) != 0 | ivtmp.1234 + 1;

(insn 546 545 547 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 326)
        (const_int 0 [0x0])) -1 (nil))

(insn 547 546 548 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 327)
        (ior:DI (reg/v:DI 175 [ remh ])
            (reg/v:DI 174 [ reml ]))) -1 (nil))

(insn 548 547 549 arch/arm/vfp/vfpdouble.c:344 (set (reg:SI 328)
        (subreg:SI (reg:DI 327) 0)) -1 (nil))

(insn 549 548 550 arch/arm/vfp/vfpdouble.c:344 (set (reg:SI 328)
        (ior:SI (reg:SI 328)
            (subreg:SI (reg:DI 327) 4))) -1 (nil))

(insn 550 549 551 arch/arm/vfp/vfpdouble.c:344 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 328)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 551 550 552 arch/arm/vfp/vfpdouble.c:344 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 553)
            (pc))) -1 (nil))

(insn 552 551 553 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 326)
        (const_int 1 [0x1])) -1 (nil))

(code_label 553 552 554 442 "" [0 uses])

(insn 554 553 555 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 330)
        (const_int 1 [0x1])) -1 (nil))

(insn 555 554 556 arch/arm/vfp/vfpdouble.c:344 (parallel [
            (set (reg:DI 329)
                (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                    (reg:DI 330)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 556 555 557 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 331)
        (ior:DI (reg:DI 326)
            (reg:DI 329))) -1 (nil))

(insn 557 556 0 arch/arm/vfp/vfpdouble.c:344 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 331)) -1 (nil))

;; Generating RTL for gimple basic block 50

;; 

(code_label 558 557 559 430 "" [0 uses])

(note 559 558 0 NOTE_INSN_BASIC_BLOCK)

;; D.4307 = vdd.significand;

(insn 560 559 0 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 180 [ D.4307 ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])) -1 (nil))

;; vdd.significand = [bit_ior_expr] D.4307 << 63 != 0 | D.4307 >> 1;

(insn 561 560 562 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 332)
        (const_int 0 [0x0])) -1 (nil))

(insn 562 561 563 arch/arm/vfp/vfpdouble.c:347 (set (subreg:SI (reg:DI 334) 4)
        (ashift:SI (subreg:SI (reg:DI 180 [ D.4307 ]) 0)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 563 562 564 arch/arm/vfp/vfpdouble.c:347 (set (subreg:SI (reg:DI 334) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 564 563 565 arch/arm/vfp/vfpdouble.c:347 (set (reg:SI 335)
        (subreg:SI (reg:DI 334) 0)) -1 (nil))

(insn 565 564 566 arch/arm/vfp/vfpdouble.c:347 (set (reg:SI 335)
        (ior:SI (reg:SI 335)
            (subreg:SI (reg:DI 334) 4))) -1 (nil))

(insn 566 565 567 arch/arm/vfp/vfpdouble.c:347 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 335)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 567 566 568 arch/arm/vfp/vfpdouble.c:347 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 569)
            (pc))) -1 (nil))

(insn 568 567 569 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 332)
        (const_int 1 [0x1])) -1 (nil))

(code_label 569 568 570 443 "" [0 uses])

(insn 570 569 571 arch/arm/vfp/vfpdouble.c:347 (parallel [
            (set (reg:DI 336)
                (lshiftrt:DI (reg:DI 180 [ D.4307 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 571 570 572 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 337)
        (ior:DI (reg:DI 332)
            (reg:DI 336))) -1 (nil))

(insn 572 571 0 arch/arm/vfp/vfpdouble.c:347 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 337)) -1 (nil))

;; D.4281 = vfp_double_normaliseround (dd, &vdd, fpscr, 0, &"fsqrt"[0]);

(insn 573 572 574 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 338)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 574 573 575 arch/arm/vfp/vfpdouble.c:349 (set (reg/f:SI 339)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x10eedd20>)) -1 (nil))

(insn 575 574 576 arch/arm/vfp/vfpdouble.c:349 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 339)) -1 (nil))

(insn 576 575 577 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 0 r0)
        (reg/v:SI 188 [ dd ])) -1 (nil))

(insn 577 576 578 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 1 r1)
        (reg:SI 338)) -1 (nil))

(insn 578 577 579 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 2 r2)
        (reg/v:SI 191 [ fpscr ])) -1 (nil))

(insn 579 578 580 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 580 579 581 arch/arm/vfp/vfpdouble.c:349 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 581 580 0 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 184 [ D.4281 ])
        (reg:SI 0 r0)) -1 (nil))

;; Generating RTL for gimple basic block 51

;; 

(code_label 582 581 583 411 "" [0 uses])

(note 583 582 0 NOTE_INSN_BASIC_BLOCK)

;; return D.4281;

(insn 584 583 585 arch/arm/vfp/vfpdouble.c:350 (set (reg:SI 187 [ <result> ])
        (reg:SI 184 [ D.4281 ])) -1 (nil))

(jump_insn 585 584 586 arch/arm/vfp/vfpdouble.c:350 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 586 585 0)
Purged non-fallthru edges from bb 58
Purged non-fallthru edges from bb 63
Purged non-fallthru edges from bb 68
Purged non-fallthru edges from bb 78
Purged non-fallthru edges from bb 83
Purged non-fallthru edges from bb 88
Purged non-fallthru edges from bb 93
Purged non-fallthru edges from bb 98
Purged non-fallthru edges from bb 108
Predictions for insn 230 bb 26
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 232 bb 54
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 234 bb 55
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 236 bb 56
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 251 bb 28
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 253 bb 59
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 255 bb 60
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 257 bb 61
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 315 bb 31
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 317 bb 64
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 319 bb 65
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 321 bb 66
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 342 bb 34
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 344 bb 69
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 346 bb 70
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 348 bb 71
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 370 bb 36
  DS theory heuristics: 21.0%
  first match heuristics (ignored): 21.0%
  combined heuristics: 21.0%
  opcode values positive heuristics: 21.0%
Predictions for insn 372 bb 75
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 374 bb 76
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 385 bb 37
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 387 bb 79
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 389 bb 80
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 391 bb 81
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 416 bb 40
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 418 bb 84
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 420 bb 85
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 422 bb 86
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 428 bb 41
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 430 bb 89
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 432 bb 90
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 434 bb 91
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 479 bb 43
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 481 bb 94
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 483 bb 95
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 485 bb 96
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 506 bb 46
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 508 bb 99
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 510 bb 100
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 512 bb 101
  DS theory heuristics: 71.0%
  first match heuristics (ignored): 71.0%
  combined heuristics: 71.0%
  opcode values nonequal heuristics: 71.0%
Predictions for insn 537 bb 48
  DS theory heuristics: 21.0%
  first match heuristics (ignored): 21.0%
  combined heuristics: 21.0%
  opcode values positive heuristics: 21.0%
Predictions for insn 539 bb 105
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 541 bb 106
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 551 bb 49
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 567 bb 50
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/vfp/vfpdouble.c:269 (set (reg/v:SI 188 [ dd ])
        (reg:SI 0 r0 [ dd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/vfp/vfpdouble.c:269 (set (reg/v:SI 189 [ unused ])
        (reg:SI 1 r1 [ unused ])) -1 (nil))

(insn 4 3 5 2 arch/arm/vfp/vfpdouble.c:269 (set (reg/v:SI 190 [ dm ])
        (reg:SI 2 r2 [ dm ])) -1 (nil))

(insn 5 4 6 2 arch/arm/vfp/vfpdouble.c:269 (set (reg/v:SI 191 [ fpscr ])
        (reg:SI 3 r3 [ fpscr ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/vfp/vfpdouble.c:273 (set (reg:SI 0 r0)
        (reg/v:SI 190 [ dm ])) -1 (nil))

(call_insn 10 9 11 3 arch/arm/vfp/vfpdouble.c:273 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_get_double") [flags 0x41] <function_decl 0x10a9d600 vfp_get_double>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/vfp/vfpdouble.c:273 (set (reg:DI 186 [ D.4263 ])
        (reg:DI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 193)
        (const_int -9223372036854775808 [0x8000000000000000])) -1 (nil))

(insn 13 12 14 3 arch/arm/vfp/vfp.h:304 (set (reg:DI 192)
        (and:DI (reg:DI 186 [ D.4263 ])
            (reg:DI 193))) -1 (nil))

(insn 14 13 15 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 195) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 192) 4)
            (const_int 16 [0x10]))) -1 (nil))

(insn 15 14 16 3 arch/arm/vfp/vfp.h:304 (set (subreg:SI (reg:DI 195) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 16 15 17 3 arch/arm/vfp/vfp.h:304 (set (reg:SI 171 [ D.6138 ])
        (zero_extend:SI (subreg:HI (reg:DI 195) 0))) -1 (nil))

(insn 17 16 18 3 arch/arm/vfp/vfp.h:304 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16])
        (subreg/s/u:HI (reg:SI 171 [ D.6138 ]) 0)) -1 (nil))

(insn 18 17 19 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 197) 0)
        (ashiftrt:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 4)
            (const_int 20 [0x14]))) -1 (nil))

(insn 19 18 20 3 arch/arm/vfp/vfp.h:305 (set (subreg:SI (reg:DI 197) 4)
        (ashiftrt:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 20 19 21 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 198)
        (zero_extend:SI (subreg:HI (reg:DI 197) 0))) -1 (nil))

(insn 21 20 22 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 199)
        (ashift:SI (reg:SI 198)
            (const_int 21 [0x15]))) -1 (nil))

(insn 22 21 23 3 arch/arm/vfp/vfp.h:305 (set (reg:SI 172 [ D.6135 ])
        (lshiftrt:SI (reg:SI 199)
            (const_int 21 [0x15]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 198)
            (const_int 2047 [0x7ff]))
        (nil)))

(insn 23 22 24 3 arch/arm/vfp/vfp.h:305 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64])
        (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0)) -1 (nil))

(insn 24 23 25 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 202)
        (lshiftrt:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 25 24 26 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 201) 4)
        (ashift:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 4)
            (const_int 12 [0xc]))) -1 (nil))

(insn 26 25 27 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 201) 4)
        (ior:SI (reg:SI 202)
            (subreg:SI (reg:DI 201) 4))) -1 (nil))

(insn 27 26 28 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg:DI 201) 0)
        (ashift:SI (subreg:SI (reg:DI 186 [ D.4263 ]) 0)
            (const_int 12 [0xc]))) -1 (nil))

(insn 28 27 29 3 arch/arm/vfp/vfp.h:308 (set (reg:SI 203)
        (ashift:SI (subreg:SI (reg:DI 201) 4)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 29 28 30 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 173 [ significand ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 201) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 30 29 31 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 173 [ significand ]) 0)
        (ior:SI (reg:SI 203)
            (subreg:SI (reg/v:DI 173 [ significand ]) 0))) -1 (nil))

(insn 31 30 32 3 arch/arm/vfp/vfp.h:308 (set (subreg:SI (reg/v:DI 173 [ significand ]) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 201) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 32 31 33 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 206)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 33 32 34 3 arch/arm/vfp/vfp.h:309 (set (reg:HI 205)
        (subreg:HI (reg:SI 206) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 34 33 35 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 207)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0))) -1 (nil))

(insn 35 34 36 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 208)
        (sign_extend:SI (reg:HI 205))) -1 (nil))

(insn 36 35 37 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 207)
            (reg:SI 208))) -1 (nil))

(insn 37 36 38 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 209)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 38 37 39 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 204)
        (subreg:QI (reg:SI 209) 0)) -1 (nil))

(insn 39 38 40 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 211)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0))) -1 (nil))

(insn 40 39 41 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 211)
            (const_int 0 [0x0]))) -1 (nil))

(insn 41 40 42 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 212)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) -1 (nil))

(insn 42 41 43 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 210)
        (subreg:QI (reg:SI 212) 0)) -1 (nil))

(insn 43 42 44 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 213)
        (and:SI (subreg:SI (reg:QI 204) 0)
            (subreg:SI (reg:QI 210) 0))) -1 (nil))

(insn 44 43 45 3 arch/arm/vfp/vfp.h:309 (set (reg:QI 214)
        (subreg:QI (reg:SI 213) 0)) -1 (nil))

(insn 45 44 46 3 arch/arm/vfp/vfp.h:309 (set (reg:SI 215)
        (zero_extend:SI (reg:QI 214))) -1 (nil))

(insn 46 45 47 3 arch/arm/vfp/vfp.h:309 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 215)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 47 46 48 3 arch/arm/vfp/vfp.h:309 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 48 47 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 4 arch/arm/vfp/vfp.h:310 (set (reg:DI 216)
        (const_int 4611686018427387904 [0x4000000000000000])) -1 (nil))

(insn 50 49 51 4 arch/arm/vfp/vfp.h:310 (set (reg/v:DI 173 [ significand ])
        (ior:DI (reg/v:DI 173 [ significand ])
            (reg:DI 216))) -1 (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 51 50 52 5 400 "" [1 uses])

(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 5 arch/arm/vfp/vfp.h:311 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 173 [ significand ])) -1 (nil))

(insn 54 53 55 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 218)
        (const_int -63489 [0xffffffffffff07ff])) -1 (nil))

(insn 55 54 56 5 arch/arm/vfp/vfp.h:330 (set (reg:HI 217)
        (subreg:HI (reg:SI 218) 0)) -1 (expr_list:REG_EQUAL (const_int 2047 [0x7ff])
        (nil)))

(insn 56 55 57 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 219)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 172 [ D.6135 ]) 0))) -1 (nil))

(insn 57 56 58 5 arch/arm/vfp/vfp.h:330 (set (reg:SI 220)
        (sign_extend:SI (reg:HI 217))) -1 (nil))

(insn 58 57 59 5 arch/arm/vfp/vfp.h:330 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219)
            (reg:SI 220))) -1 (nil))

(jump_insn 59 58 60 5 arch/arm/vfp/vfp.h:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 5 -> ( 6 11)

;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  11 [72.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [28.0%]  (fallthru)
(note 60 59 61 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 221)
        (subreg:SI (reg/v:DI 173 [ significand ]) 0)) -1 (nil))

(insn 62 61 63 6 arch/arm/vfp/vfp.h:331 (set (reg:SI 221)
        (ior:SI (reg:SI 221)
            (subreg:SI (reg/v:DI 173 [ significand ]) 4))) -1 (nil))

(insn 63 62 64 6 arch/arm/vfp/vfp.h:331 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 221)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 64 63 65 6 arch/arm/vfp/vfp.h:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 7 arch/arm/vfp/vfp.h:332 (set (reg/v:SI 177 [ tm ])
        (const_int 8 [0x8])) -1 (nil))

(jump_insn 67 66 68 7 arch/arm/vfp/vfp.h:332 (set (pc)
        (label_ref 107)) -1 (nil))
;; End of basic block 7 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 68 67 69)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 69 68 70 8 402 "" [1 uses])

(note 70 69 71 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 223)
        (const_int 2305843009213693952 [0x2000000000000000])) -1 (nil))

(insn 72 71 73 8 arch/arm/vfp/vfp.h:333 (set (reg:DI 222)
        (and:DI (reg/v:DI 173 [ significand ])
            (reg:DI 223))) -1 (nil))

(insn 73 72 74 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 224)
        (subreg:SI (reg:DI 222) 0)) -1 (nil))

(insn 74 73 75 8 arch/arm/vfp/vfp.h:333 (set (reg:SI 224)
        (ior:SI (reg:SI 224)
            (subreg:SI (reg:DI 222) 4))) -1 (nil))

(insn 75 74 76 8 arch/arm/vfp/vfp.h:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 224)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 76 75 77 8 arch/arm/vfp/vfp.h:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 10 9)

;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 77 76 78 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 9 arch/arm/vfp/vfp.h:336 (set (reg/v:SI 177 [ tm ])
        (const_int 48 [0x30])) -1 (nil))

(jump_insn 79 78 80 9 arch/arm/vfp/vfp.h:336 (set (pc)
        (label_ref 107)) -1 (nil))
;; End of basic block 9 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 80 79 81)

;; Start of basic block ( 8) -> 10
;; Pred edge  8 [50.0%] 
(code_label 81 80 82 10 404 "" [1 uses])

(note 82 81 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 10 arch/arm/vfp/vfp.h:334 (set (reg/v:SI 177 [ tm ])
        (const_int 16 [0x10])) -1 (nil))

(jump_insn 84 83 85 10 arch/arm/vfp/vfp.h:334 (set (pc)
        (label_ref 107)) -1 (nil))
;; End of basic block 10 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 85 84 86)

;; Start of basic block ( 5) -> 11
;; Pred edge  5 [72.0%] 
(code_label 86 85 87 11 401 "" [1 uses])

(note 87 86 88 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 11 arch/arm/vfp/vfp.h:337 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 172 [ D.6135 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 89 88 90 11 arch/arm/vfp/vfp.h:337 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 94)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 13 12)

;; Succ edge  13 [50.0%] 
;; Succ edge  12 [50.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 90 89 91 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 12 arch/arm/vfp/vfp.h:329 (set (reg/v:SI 177 [ tm ])
        (const_int 1 [0x1])) -1 (nil))

(jump_insn 92 91 93 12 arch/arm/vfp/vfp.h:329 (set (pc)
        (label_ref 107)) -1 (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 93 92 94)

;; Start of basic block ( 11) -> 13
;; Pred edge  11 [50.0%] 
(code_label 94 93 95 13 405 "" [1 uses])

(note 95 94 96 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 96 95 97 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 225)
        (subreg:SI (reg/v:DI 173 [ significand ]) 0)) -1 (nil))

(insn 97 96 98 13 arch/arm/vfp/vfp.h:338 (set (reg:SI 225)
        (ior:SI (reg:SI 225)
            (subreg:SI (reg/v:DI 173 [ significand ]) 4))) -1 (nil))

(insn 98 97 99 13 arch/arm/vfp/vfp.h:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 225)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 99 98 100 13 arch/arm/vfp/vfp.h:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 104)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 13 -> ( 15 14)

;; Succ edge  15 [50.0%] 
;; Succ edge  14 [50.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [50.0%]  (fallthru)
(note 100 99 101 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 102 14 arch/arm/vfp/vfp.h:341 (set (reg/v:SI 177 [ tm ])
        (const_int 5 [0x5])) -1 (nil))

(jump_insn 102 101 103 14 arch/arm/vfp/vfp.h:341 (set (pc)
        (label_ref 107)) -1 (nil))
;; End of basic block 14 -> ( 16)

;; Succ edge  16 [100.0%] 

(barrier 103 102 104)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [50.0%] 
(code_label 104 103 105 15 406 "" [1 uses])

(note 105 104 106 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 15 arch/arm/vfp/vfp.h:339 (set (reg/v:SI 177 [ tm ])
        (const_int 3 [0x3])) -1 (nil))
;; End of basic block 15 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 7 10 9 12 15 14) -> 16
;; Pred edge  7 [100.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  9 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%] 
(code_label 107 106 108 16 403 "" [5 uses])

(note 108 107 109 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 16 arch/arm/vfp/vfpdouble.c:275 (set (reg:SI 226)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 24 [0x18]))) -1 (nil))

(insn 110 109 111 16 arch/arm/vfp/vfpdouble.c:275 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 111 110 112 16 arch/arm/vfp/vfpdouble.c:275 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 171)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 16 -> ( 17 23)

;; Succ edge  17 [50.0%]  (fallthru)
;; Succ edge  23 [50.0%] 

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [50.0%]  (fallthru)
(note 112 111 113 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 17 arch/arm/vfp/vfpdouble.c:278 (set (reg:SI 227)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 114 113 115 17 arch/arm/vfp/vfpdouble.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 227)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 115 114 116 17 arch/arm/vfp/vfpdouble.c:278 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 129)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 17 -> ( 18 19)

;; Succ edge  18 [29.0%]  (fallthru)
;; Succ edge  19 [71.0%] 

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [29.0%]  (fallthru)
(note 116 115 117 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 118 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 228)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 118 117 119 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 229)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 119 118 120 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 0 r0)
        (reg:SI 228)) -1 (nil))

(insn 120 119 121 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 1 r1)
        (reg:SI 229)) -1 (nil))

(insn 121 120 122 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(insn 122 121 123 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 3 r3)
        (reg/v:SI 191 [ fpscr ])) -1 (nil))

(call_insn 123 122 124 18 arch/arm/vfp/vfpdouble.c:279 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_propagate_nan") [flags 0x3] <function_decl 0x10a9de80 vfp_propagate_nan>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 124 123 125 18 arch/arm/vfp/vfpdouble.c:279 (set (reg:SI 185 [ D.4272 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 125 124 126 18 arch/arm/vfp/vfpdouble.c:279 (set (reg/v:SI 178 [ ret ])
        (reg:SI 185 [ D.4272 ])) -1 (nil))

(insn 126 125 127 18 arch/arm/vfp/vfpdouble.c:276 (set (reg/v/f:SI 176 [ vdp ])
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(jump_insn 127 126 128 18 arch/arm/vfp/vfpdouble.c:276 (set (pc)
        (label_ref 143)) -1 (nil))
;; End of basic block 18 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 128 127 129)

;; Start of basic block ( 17) -> 19
;; Pred edge  17 [71.0%] 
(code_label 129 128 130 19 408 "" [1 uses])

(note 130 129 131 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 19 arch/arm/vfp/vfpdouble.c:280 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171 [ D.6138 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 132 131 173 19 arch/arm/vfp/vfpdouble.c:280 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 19 -> ( 20 21)

;; Succ edge  20 [39.0%]  (fallthru)
;; Succ edge  21 [61.0%] 

;; Start of basic block ( 19 23) -> 20
;; Pred edge  19 [39.0%]  (fallthru)
;; Pred edge  23 [39.0%] 
(code_label 173 132 133 20 412 "" [1 uses])

(note 133 173 134 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 20 arch/arm/vfp/vfpdouble.c:282 (set (reg/v/f:SI 176 [ vdp ])
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 135 134 136 20 arch/arm/vfp/vfpdouble.c:283 (set (reg/v:SI 178 [ ret ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 136 135 137 20 arch/arm/vfp/vfpdouble.c:283 (set (pc)
        (label_ref 143)) -1 (nil))
;; End of basic block 20 -> ( 22)

;; Succ edge  22 [100.0%] 

(barrier 137 136 138)

;; Start of basic block ( 26 19) -> 21
;; Pred edge  26 [71.0%] 
;; Pred edge  19 [61.0%] 
(code_label 138 137 139 21 410 "" [2 uses])

(note 139 138 140 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 21 arch/arm/vfp/vfpdouble.c:286 (set (reg/f:SI 230)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 141 140 142 21 arch/arm/vfp/vfpdouble.c:286 (set (reg/v/f:SI 176 [ vdp ])
        (reg/f:SI 230)) -1 (nil))

(insn 142 141 143 21 arch/arm/vfp/vfpdouble.c:287 (set (reg/v:SI 178 [ ret ])
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 21 -> ( 22)

;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20 18) -> 22
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%] 
;; Pred edge  18 [100.0%] 
(code_label 143 142 144 22 409 "" [2 uses])

(note 144 143 145 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 145 144 146 22 arch/arm/vfp/vfpdouble.c:289 (clobber (reg:DI 231)) -1 (nil))

(insn 146 145 147 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 232)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 176 [ vdp ])
                    (const_int 2 [0x2])) [0 <variable>.sign+0 S2 A16]))) -1 (nil))

(insn 147 146 148 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:DI 231)
        (zero_extend:DI (reg:SI 232))) -1 (nil))

(insn 148 147 149 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 234) 4)
        (ashift:SI (subreg:SI (reg:DI 231) 0)
            (const_int 16 [0x10]))) -1 (nil))

(insn 149 148 150 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 234) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 150 149 151 22 arch/arm/vfp/vfpdouble.c:289 (clobber (reg:DI 235)) -1 (nil))

(insn 151 150 152 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 236)
        (sign_extend:SI (mem/s/j:HI (reg/v/f:SI 176 [ vdp ]) [0 <variable>.exponent+0 S2 A64]))) -1 (nil))

(insn 152 151 153 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:DI 235)
        (sign_extend:DI (reg:SI 236))) -1 (nil))

(insn 153 152 154 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 238) 4)
        (ashift:SI (subreg:SI (reg:DI 235) 0)
            (const_int 20 [0x14]))) -1 (nil))

(insn 154 153 155 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 238) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 155 154 157 22 arch/arm/vfp/vfpdouble.c:289 (parallel [
            (set (reg:DI 239)
                (plus:DI (reg:DI 234)
                    (reg:DI 238)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 157 155 158 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 244)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 176 [ vdp ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 158 157 159 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 243)
        (ashift:SI (reg:SI 244)
            (const_int 22 [0x16]))) -1 (nil))

(insn 159 158 160 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 245)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 176 [ vdp ])
                (const_int 8 [0x8])) [0 <variable>.significand+0 S4 A64])) -1 (nil))

(insn 160 159 161 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 242) 0)
        (lshiftrt:SI (reg:SI 245)
            (const_int 10 [0xa]))) -1 (nil))

(insn 161 160 162 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 242) 0)
        (ior:SI (reg:SI 243)
            (subreg:SI (reg:DI 242) 0))) -1 (nil))

(insn 162 161 163 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 246)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 176 [ vdp ])
                (const_int 12 [0xc])) [0 <variable>.significand+4 S4 A32])) -1 (nil))

(insn 163 162 164 22 arch/arm/vfp/vfpdouble.c:289 (set (subreg:SI (reg:DI 242) 4)
        (lshiftrt:SI (reg:SI 246)
            (const_int 10 [0xa]))) -1 (nil))

(insn 164 163 165 22 arch/arm/vfp/vfpdouble.c:289 (parallel [
            (set (reg:DI 247)
                (plus:DI (reg:DI 239)
                    (reg:DI 242)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 165 164 166 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:DI 0 r0)
        (reg:DI 247)) -1 (nil))

(insn 166 165 167 22 arch/arm/vfp/vfpdouble.c:289 (set (reg:SI 2 r2)
        (reg/v:SI 188 [ dd ])) -1 (nil))

(call_insn 167 166 168 22 arch/arm/vfp/vfpdouble.c:289 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_put_double") [flags 0x41] <function_decl 0x10a9d680 vfp_put_double>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 168 167 169 22 arch/arm/vfp/vfpdouble.c:290 (set (reg:SI 184 [ D.4281 ])
        (reg/v:SI 178 [ ret ])) -1 (nil))

(jump_insn 169 168 170 22 arch/arm/vfp/vfpdouble.c:290 (set (pc)
        (label_ref 582)) -1 (nil))
;; End of basic block 22 -> ( 111)

;; Succ edge  111 [100.0%] 

(barrier 170 169 171)

;; Start of basic block ( 16) -> 23
;; Pred edge  16 [50.0%] 
(code_label 171 170 172 23 407 "" [1 uses])

(note 172 171 174 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 174 172 175 23 arch/arm/vfp/vfpdouble.c:296 (set (reg:SI 248)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 175 174 176 23 arch/arm/vfp/vfpdouble.c:296 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 248)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 176 175 177 23 arch/arm/vfp/vfpdouble.c:296 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 173)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 23 -> ( 20 24)

;; Succ edge  20 [39.0%] 
;; Succ edge  24 [61.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; Pred edge  23 [61.0%]  (fallthru)
(note 177 176 178 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 178 177 179 24 arch/arm/vfp/vfpdouble.c:302 (set (reg:SI 249)
        (and:SI (reg/v:SI 177 [ tm ])
            (const_int 4 [0x4]))) -1 (nil))

(insn 179 178 180 24 arch/arm/vfp/vfpdouble.c:302 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 180 179 181 24 arch/arm/vfp/vfpdouble.c:302 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 185)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 24 -> ( 25 26)

;; Succ edge  25 [29.0%]  (fallthru)
;; Succ edge  26 [71.0%] 

;; Start of basic block ( 24) -> 25
;; Pred edge  24 [29.0%]  (fallthru)
(note 181 180 182 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 25 arch/arm/vfp/vfpdouble.c:303 (set (reg:SI 250)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -16 [0xfffffffffffffff0]))) -1 (nil))

(insn 183 182 184 25 arch/arm/vfp/vfpdouble.c:303 (set (reg:SI 0 r0)
        (reg:SI 250)) -1 (nil))

(call_insn 184 183 185 25 arch/arm/vfp/vfpdouble.c:303 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfp_double_normalise_denormal") [flags 0x3] <function_decl 0x10a9dc80 vfp_double_normalise_denormal>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 25 -> ( 26)

;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 24 25) -> 26
;; Pred edge  24 [71.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 185 184 186 26 413 "" [1 uses])

(note 186 185 187 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 26 arch/arm/vfp/vfpdouble.c:308 (set (reg:SI 251)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -14 [0xfffffffffffffff2])) [0 vdm.sign+0 S2 A16]))) -1 (nil))

(insn 188 187 189 26 arch/arm/vfp/vfpdouble.c:308 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 251)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 189 188 190 26 arch/arm/vfp/vfpdouble.c:308 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 138)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 26 -> ( 21 27)

;; Succ edge  21 [71.0%] 
;; Succ edge  27 [29.0%]  (fallthru)

;; Start of basic block ( 26) -> 27
;; Pred edge  26 [29.0%]  (fallthru)
(note 190 189 191 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 191 190 192 27 arch/arm/vfp/vfpdouble.c:316 (set (reg:SI 253)
        (const_int 0 [0x0])) -1 (nil))

(insn 192 191 193 27 arch/arm/vfp/vfpdouble.c:316 (set (reg:HI 252)
        (subreg:HI (reg:SI 253) 0)) -1 (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 193 192 194 27 arch/arm/vfp/vfpdouble.c:316 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -30 [0xffffffffffffffe2])) [0 vdd.sign+0 S2 A16])
        (reg:HI 252)) -1 (nil))

(insn 194 193 195 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 183 [ D.4288 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64]))) -1 (nil))

(insn 195 194 196 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 254)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 183 [ D.4288 ]) 0))) -1 (nil))

(insn 196 195 197 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 256)
        (plus:SI (reg:SI 254)
            (const_int -1020 [0xfffffffffffffc04]))) -1 (nil))

(insn 197 196 198 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 255)
        (plus:SI (reg:SI 256)
            (const_int -3 [0xfffffffffffffffd]))) -1 (expr_list:REG_EQUAL (plus:SI (reg:SI 254)
            (const_int -1023 [0xfffffffffffffc01]))
        (nil)))

(insn 198 197 199 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 257)
        (ashiftrt:SI (reg:SI 255)
            (const_int 1 [0x1]))) -1 (nil))

(insn 199 198 200 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:HI 258)
        (subreg:HI (reg:SI 257) 0)) -1 (nil))

(insn 200 199 201 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 260)
        (plus:SI (subreg:SI (reg:HI 258) 0)
            (const_int 1020 [0x3fc]))) -1 (nil))

(insn 201 200 202 27 arch/arm/vfp/vfpdouble.c:317 (set (reg:SI 259)
        (plus:SI (reg:SI 260)
            (const_int 3 [0x3]))) -1 (expr_list:REG_EQUAL (plus:SI (subreg:SI (reg:HI 258) 0)
            (const_int 1023 [0x3ff]))
        (nil)))

(insn 202 201 203 27 arch/arm/vfp/vfpdouble.c:317 (set (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -32 [0xffffffffffffffe0])) [0 vdd.exponent+0 S2 A64])
        (subreg:HI (reg:SI 259) 0)) -1 (nil))

(insn 203 202 205 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 261)
        (sign_extend:SI (subreg/s/u:HI (reg:SI 183 [ D.4288 ]) 0))) -1 (nil))

(insn 205 203 206 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 265)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [0 vdm.significand+4 S4 A32])) -1 (nil))

(insn 206 205 207 27 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 264) 0)
        (lshiftrt:SI (reg:SI 265)
            (const_int 0 [0x0]))) -1 (nil))

(insn 207 206 208 27 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 264) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 208 207 209 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 0 r0)
        (reg:SI 261)) -1 (nil))

(insn 209 208 210 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 1 r1)
        (subreg:SI (reg:DI 264) 0)) -1 (nil))

(call_insn 210 209 211 27 arch/arm/vfp/vfpdouble.c:318 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_estimate_sqrt_significand") [flags 0x41] <function_decl 0x10a9da80 vfp_estimate_sqrt_significand>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 211 210 212 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 182 [ D.4299 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 212 211 213 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:DI 266)
        (zero_extend:DI (reg:SI 182 [ D.4299 ]))) -1 (nil))

(insn 213 212 214 27 arch/arm/vfp/vfpdouble.c:318 (set (reg:SI 267)
        (lshiftrt:SI (subreg:SI (reg:DI 266) 0)
            (const_int 1 [0x1]))) -1 (nil))

(insn 214 213 215 27 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
        (ashift:SI (subreg:SI (reg:DI 266) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 215 214 216 27 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
        (ior:SI (reg:SI 267)
            (subreg:SI (reg:DI 181 [ D.4301 ]) 4))) -1 (nil))

(insn 216 215 217 27 arch/arm/vfp/vfpdouble.c:318 (set (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
        (ashift:SI (subreg:SI (reg:DI 266) 0)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 217 216 218 27 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 268)
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])) [0 vdm.exponent+0 S2 A64]))) -1 (nil))

(insn 218 217 219 27 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 269)
        (and:SI (reg:SI 268)
            (const_int 1 [0x1]))) -1 (nil))

(insn 219 218 223 27 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 270)
        (plus:SI (reg:SI 269)
            (const_int 1 [0x1]))) -1 (nil))

(insn 223 219 224 27 arch/arm/vfp/vfpdouble.c:322 (set (reg:DI 0 r0)
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])) -1 (nil))

(insn 224 223 225 27 arch/arm/vfp/vfpdouble.c:322 (set (reg:SI 2 r2)
        (reg:SI 270)) -1 (nil))

(call_insn/u 225 224 226 27 arch/arm/vfp/vfpdouble.c:322 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 226 225 227 27 arch/arm/vfp/vfpdouble.c:322 (set (reg:DI 274)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
            (reg:SI 270))
        (nil)))

(insn 227 226 228 27 arch/arm/vfp/vfpdouble.c:322 (set (reg/v:DI 158 [ __n ])
        (reg:DI 274)) -1 (nil))

(insn 228 227 229 27 arch/arm/vfp/vfpdouble.c:322 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg/v:DI 158 [ __n ])) -1 (nil))

(insn 229 228 230 27 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
            (subreg:SI (reg/v:DI 158 [ __n ]) 4))) -1 (nil))

(jump_insn 230 229 596 27 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 27 -> ( 34 28)

;; Succ edge  34 [50.0%] 
;; Succ edge  28 [50.0%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [50.0%]  (fallthru)
(note 596 230 231 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 231 596 232 28 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
            (subreg:SI (reg/v:DI 158 [ __n ]) 4))) -1 (nil))

(jump_insn 232 231 597 28 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 239)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 28 -> ( 32 29)

;; Succ edge  32 [71.0%] 
;; Succ edge  29 [29.0%]  (fallthru)

;; Start of basic block ( 28) -> 29
;; Pred edge  28 [29.0%]  (fallthru)
(note 597 232 233 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 233 597 234 29 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
            (subreg:SI (reg/v:DI 158 [ __n ]) 0))) -1 (nil))

(jump_insn 234 233 598 29 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 29 -> ( 34 30)

;; Succ edge  34 [50.0%] 
;; Succ edge  30 [50.0%]  (fallthru)

;; Start of basic block ( 29) -> 30
;; Pred edge  29 [50.0%]  (fallthru)
(note 598 234 235 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 235 598 236 30 arch/arm/vfp/vfp.h:117 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
            (subreg:SI (reg/v:DI 158 [ __n ]) 0))) -1 (nil))

(jump_insn 236 235 599 30 arch/arm/vfp/vfp.h:117 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 239)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 30 -> ( 32 31)

;; Succ edge  32 [71.0%] 
;; Succ edge  31 [29.0%]  (fallthru)

;; Start of basic block ( 30) -> 31
;; Pred edge  30 [29.0%]  (fallthru)
(note 599 236 237 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(jump_insn 237 599 238 31 arch/arm/vfp/vfp.h:117 (set (pc)
        (label_ref 239)) -1 (nil))
;; End of basic block 31 -> ( 32)

;; Succ edge  32 [100.0%] 

(barrier 238 237 239)

;; Start of basic block ( 28 30 31) -> 32
;; Pred edge  28 [71.0%] 
;; Pred edge  30 [71.0%] 
;; Pred edge  31 [100.0%] 
(code_label 239 238 600 32 415 "" [3 uses])

(note 600 239 240 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 32 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32) -> 33
;; Pred edge  32 [100.0%]  (fallthru)
(note 240 600 241 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 241 240 242 33 arch/arm/vfp/vfp.h:118 (set (reg/v:DI 137 [ z.1257 ])
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(jump_insn 242 241 243 33 arch/arm/vfp/vfp.h:118 (set (pc)
        (label_ref 407)) -1 (nil))
;; End of basic block 33 -> ( 71)

;; Succ edge  71 [100.0%] 

(barrier 243 242 244)

;; Start of basic block ( 27 29) -> 34
;; Pred edge  27 [50.0%] 
;; Pred edge  29 [50.0%] 
(code_label 244 243 245 34 414 "" [2 uses])

(note 245 244 246 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 246 245 247 34 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 153 [ mh ]) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 181 [ D.4301 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 247 246 248 34 arch/arm/vfp/vfp.h:119 (set (subreg:SI (reg/v:DI 153 [ mh ]) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 248 247 249 34 arch/arm/vfp/vfp.h:120 (set (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 153 [ mh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 249 248 250 34 arch/arm/vfp/vfp.h:120 (set (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 250 249 251 34 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
            (subreg:SI (reg/v:DI 158 [ __n ]) 4))) -1 (nil))

(jump_insn 251 250 601 34 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 34 -> ( 41 35)

;; Succ edge  41 [50.0%] 
;; Succ edge  35 [50.0%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [50.0%]  (fallthru)
(note 601 251 252 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 252 601 253 35 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
            (subreg:SI (reg/v:DI 158 [ __n ]) 4))) -1 (nil))

(jump_insn 253 252 602 35 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 260)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 35 -> ( 39 36)

;; Succ edge  39 [71.0%] 
;; Succ edge  36 [29.0%]  (fallthru)

;; Start of basic block ( 35) -> 36
;; Pred edge  35 [29.0%]  (fallthru)
(note 602 253 254 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 254 602 255 36 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
            (subreg:SI (reg/v:DI 158 [ __n ]) 0))) -1 (nil))

(jump_insn 255 254 603 36 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 265)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 36 -> ( 41 37)

;; Succ edge  41 [50.0%] 
;; Succ edge  37 [50.0%]  (fallthru)

;; Start of basic block ( 36) -> 37
;; Pred edge  36 [50.0%]  (fallthru)
(note 603 255 256 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 256 603 257 37 arch/arm/vfp/vfp.h:120 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
            (subreg:SI (reg/v:DI 158 [ __n ]) 0))) -1 (nil))

(jump_insn 257 256 604 37 arch/arm/vfp/vfp.h:120 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 260)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 37 -> ( 39 38)

;; Succ edge  39 [71.0%] 
;; Succ edge  38 [29.0%]  (fallthru)

;; Start of basic block ( 37) -> 38
;; Pred edge  37 [29.0%]  (fallthru)
(note 604 257 258 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(jump_insn 258 604 259 38 arch/arm/vfp/vfp.h:120 (set (pc)
        (label_ref 260)) -1 (nil))
;; End of basic block 38 -> ( 39)

;; Succ edge  39 [100.0%] 

(barrier 259 258 260)

;; Start of basic block ( 35 37 38) -> 39
;; Pred edge  35 [71.0%] 
;; Pred edge  37 [71.0%] 
;; Pred edge  38 [100.0%] 
(code_label 260 259 605 39 418 "" [3 uses])

(note 605 260 261 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 39 -> ( 40)

;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 39) -> 40
;; Pred edge  39 [100.0%]  (fallthru)
(note 261 605 262 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 262 261 263 40 arch/arm/vfp/vfp.h:121 (set (reg/v:DI 143 [ z.1250 ])
        (const_int -4294967296 [0xffffffff00000000])) -1 (nil))

(jump_insn 263 262 264 40 arch/arm/vfp/vfp.h:121 (set (pc)
        (label_ref 273)) -1 (nil))
;; End of basic block 40 -> ( 42)

;; Succ edge  42 [100.0%] 

(barrier 264 263 265)

;; Start of basic block ( 34 36) -> 41
;; Pred edge  34 [50.0%] 
;; Pred edge  36 [50.0%] 
(code_label 265 264 266 41 417 "" [2 uses])

(note 266 265 267 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 41 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (subreg:SI (reg/v:DI 153 [ mh ]) 0)) -1 (nil))

(insn 268 267 269 41 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 158 [ __n ])) -1 (nil))

(insn 269 268 270 41 arch/arm/vfp/vfp.h:124 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779402))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

(insn 270 269 271 41 arch/arm/vfp/vfp.h:124 discrim 1 (set (reg/v:DI 157 [ z ])
        (reg/v:DI 2 r2 [ __res ])) -1 (nil))

(insn 271 270 272 41 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.1250 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 157 [ z ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 272 271 273 41 arch/arm/vfp/vfp.h:125 (set (subreg:SI (reg/v:DI 143 [ z.1250 ]) 0)
        (const_int 0 [0x0])) -1 (nil))
;; End of basic block 41 -> ( 42)

;; Succ edge  42 [100.0%]  (fallthru)

;; Start of basic block ( 40 41) -> 42
;; Pred edge  40 [100.0%] 
;; Pred edge  41 [100.0%]  (fallthru)
(code_label 273 272 274 42 419 "" [1 uses])

(note 274 273 275 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 275 274 276 42 arch/arm/vfp/vfp.h:80 (set (reg:SI 275)
        (subreg:SI (reg:DI 181 [ D.4301 ]) 0)) -1 (nil))

(insn 276 275 277 42 arch/arm/vfp/vfp.h:80 (set (reg:DI 170 [ D.6242 ])
        (zero_extend:DI (reg:SI 275))) -1 (nil))

(insn 277 276 278 42 arch/arm/vfp/vfp.h:80 (set (reg:SI 276)
        (subreg:SI (reg/v:DI 143 [ z.1250 ]) 0)) -1 (nil))

(insn 278 277 279 42 arch/arm/vfp/vfp.h:80 (set (reg:DI 169 [ D.6243 ])
        (zero_extend:DI (reg:SI 276))) -1 (nil))

(insn 279 278 280 42 arch/arm/vfp/vfp.h:80 (set (reg:SI 277)
        (mult:SI (subreg:SI (reg:DI 170 [ D.6242 ]) 0)
            (subreg:SI (reg:DI 169 [ D.6243 ]) 4))) -1 (nil))

(insn 280 279 281 42 arch/arm/vfp/vfp.h:80 (set (reg:SI 278)
        (mult:SI (subreg:SI (reg:DI 169 [ D.6243 ]) 0)
            (subreg:SI (reg:DI 170 [ D.6242 ]) 4))) -1 (nil))

(insn 281 280 282 42 arch/arm/vfp/vfp.h:80 (set (reg:SI 277)
        (plus:SI (reg:SI 277)
            (reg:SI 278))) -1 (nil))

(insn 282 281 283 42 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 161 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 169 [ D.6243 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 170 [ D.6242 ]) 0)))) -1 (nil))

(insn 283 282 284 42 arch/arm/vfp/vfp.h:80 (set (reg:SI 277)
        (plus:SI (reg:SI 277)
            (subreg:SI (reg/v:DI 161 [ rl ]) 4))) -1 (nil))

(insn 284 283 285 42 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 161 [ rl ]) 4)
        (reg:SI 277)) -1 (nil))

(insn 285 284 286 42 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 161 [ rl ])
        (reg/v:DI 161 [ rl ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 169 [ D.6243 ])
            (reg:DI 170 [ D.6242 ]))
        (nil)))

(insn 286 285 287 42 arch/arm/vfp/vfp.h:82 (set (reg/v:SI 160 [ __left ])
        (subreg:SI (reg/v:DI 153 [ mh ]) 0)) -1 (nil))

(insn 287 286 288 42 arch/arm/vfp/vfp.h:83 (set (reg:DI 168 [ D.6245 ])
        (zero_extend:DI (reg/v:SI 160 [ __left ]))) -1 (nil))

(insn 288 287 289 42 arch/arm/vfp/vfp.h:83 (set (reg:SI 279)
        (mult:SI (subreg:SI (reg:DI 168 [ D.6245 ]) 0)
            (subreg:SI (reg:DI 169 [ D.6243 ]) 4))) -1 (nil))

(insn 289 288 290 42 arch/arm/vfp/vfp.h:83 (set (reg:SI 280)
        (mult:SI (subreg:SI (reg:DI 169 [ D.6243 ]) 0)
            (subreg:SI (reg:DI 168 [ D.6245 ]) 4))) -1 (nil))

(insn 290 289 291 42 arch/arm/vfp/vfp.h:83 (set (reg:SI 279)
        (plus:SI (reg:SI 279)
            (reg:SI 280))) -1 (nil))

(insn 291 290 292 42 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 163 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 169 [ D.6243 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 168 [ D.6245 ]) 0)))) -1 (nil))

(insn 292 291 293 42 arch/arm/vfp/vfp.h:83 (set (reg:SI 279)
        (plus:SI (reg:SI 279)
            (subreg:SI (reg/v:DI 163 [ rma ]) 4))) -1 (nil))

(insn 293 292 294 42 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 163 [ rma ]) 4)
        (reg:SI 279)) -1 (nil))

(insn 294 293 295 42 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 163 [ rma ])
        (reg/v:DI 163 [ rma ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 169 [ D.6243 ])
            (reg:DI 168 [ D.6245 ]))
        (nil)))

(insn 295 294 296 42 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 282) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 143 [ z.1250 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 296 295 297 42 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg:DI 282) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 297 296 298 42 arch/arm/vfp/vfp.h:86 (set (reg:SI 283)
        (subreg:SI (reg:DI 282) 0)) -1 (nil))

(insn 298 297 299 42 arch/arm/vfp/vfp.h:86 (set (reg:DI 167 [ D.6247 ])
        (zero_extend:DI (reg:SI 283))) -1 (nil))

(insn 299 298 300 42 arch/arm/vfp/vfp.h:86 (set (reg:SI 284)
        (mult:SI (subreg:SI (reg:DI 170 [ D.6242 ]) 0)
            (subreg:SI (reg:DI 167 [ D.6247 ]) 4))) -1 (nil))

(insn 300 299 301 42 arch/arm/vfp/vfp.h:86 (set (reg:SI 285)
        (mult:SI (subreg:SI (reg:DI 167 [ D.6247 ]) 0)
            (subreg:SI (reg:DI 170 [ D.6242 ]) 4))) -1 (nil))

(insn 301 300 302 42 arch/arm/vfp/vfp.h:86 (set (reg:SI 284)
        (plus:SI (reg:SI 284)
            (reg:SI 285))) -1 (nil))

(insn 302 301 303 42 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 162 [ rmb ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 167 [ D.6247 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 170 [ D.6242 ]) 0)))) -1 (nil))

(insn 303 302 304 42 arch/arm/vfp/vfp.h:86 (set (reg:SI 284)
        (plus:SI (reg:SI 284)
            (subreg:SI (reg/v:DI 162 [ rmb ]) 4))) -1 (nil))

(insn 304 303 305 42 arch/arm/vfp/vfp.h:86 (set (subreg:SI (reg/v:DI 162 [ rmb ]) 4)
        (reg:SI 284)) -1 (nil))

(insn 305 304 306 42 arch/arm/vfp/vfp.h:86 (set (reg/v:DI 162 [ rmb ])
        (reg/v:DI 162 [ rmb ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 167 [ D.6247 ])
            (reg:DI 170 [ D.6242 ]))
        (nil)))

(insn 306 305 307 42 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 142 [ rma.1251 ])
                (plus:DI (reg/v:DI 162 [ rmb ])
                    (reg/v:DI 163 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 307 306 308 42 arch/arm/vfp/vfp.h:89 (set (reg:SI 286)
        (mult:SI (subreg:SI (reg:DI 168 [ D.6245 ]) 0)
            (subreg:SI (reg:DI 167 [ D.6247 ]) 4))) -1 (nil))

(insn 308 307 309 42 arch/arm/vfp/vfp.h:89 (set (reg:SI 287)
        (mult:SI (subreg:SI (reg:DI 167 [ D.6247 ]) 0)
            (subreg:SI (reg:DI 168 [ D.6245 ]) 4))) -1 (nil))

(insn 309 308 310 42 arch/arm/vfp/vfp.h:89 (set (reg:SI 286)
        (plus:SI (reg:SI 286)
            (reg:SI 287))) -1 (nil))

(insn 310 309 311 42 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 164 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 167 [ D.6247 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 168 [ D.6245 ]) 0)))) -1 (nil))

(insn 311 310 312 42 arch/arm/vfp/vfp.h:89 (set (reg:SI 286)
        (plus:SI (reg:SI 286)
            (subreg:SI (reg/v:DI 164 [ rh ]) 4))) -1 (nil))

(insn 312 311 313 42 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 164 [ rh ]) 4)
        (reg:SI 286)) -1 (nil))

(insn 313 312 314 42 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 164 [ rh ])
        (reg/v:DI 164 [ rh ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 167 [ D.6247 ])
            (reg:DI 168 [ D.6245 ]))
        (nil)))

(insn 314 313 315 42 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 4))) -1 (nil))

(jump_insn 315 314 606 42 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 329)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 42 -> ( 49 43)

;; Succ edge  49 [50.0%] 
;; Succ edge  43 [50.0%]  (fallthru)

;; Start of basic block ( 42) -> 43
;; Pred edge  42 [50.0%]  (fallthru)
(note 606 315 316 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 316 606 317 43 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 4)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 4))) -1 (nil))

(jump_insn 317 316 607 43 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 43 -> ( 47 44)

;; Succ edge  47 [71.0%] 
;; Succ edge  44 [29.0%]  (fallthru)

;; Start of basic block ( 43) -> 44
;; Pred edge  43 [29.0%]  (fallthru)
(note 607 317 318 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 318 607 319 44 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 0))) -1 (nil))

(jump_insn 319 318 608 44 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 329)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 44 -> ( 49 45)

;; Succ edge  49 [50.0%] 
;; Succ edge  45 [50.0%]  (fallthru)

;; Start of basic block ( 44) -> 45
;; Pred edge  44 [50.0%]  (fallthru)
(note 608 319 320 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 320 608 321 45 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 162 [ rmb ]) 0)
            (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 0))) -1 (nil))

(jump_insn 321 320 609 45 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 45 -> ( 47 46)

;; Succ edge  47 [71.0%] 
;; Succ edge  46 [29.0%]  (fallthru)

;; Start of basic block ( 45) -> 46
;; Pred edge  45 [29.0%]  (fallthru)
(note 609 321 322 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(jump_insn 322 609 323 46 arch/arm/vfp/vfp.h:90 (set (pc)
        (label_ref 324)) -1 (nil))
;; End of basic block 46 -> ( 47)

;; Succ edge  47 [100.0%] 

(barrier 323 322 324)

;; Start of basic block ( 43 45 46) -> 47
;; Pred edge  43 [71.0%] 
;; Pred edge  45 [71.0%] 
;; Pred edge  46 [100.0%] 
(code_label 324 323 610 47 421 "" [3 uses])

(note 610 324 325 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 47 -> ( 48)

;; Succ edge  48 [100.0%]  (fallthru)

;; Start of basic block ( 47) -> 48
;; Pred edge  47 [100.0%]  (fallthru)
(note 325 610 326 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 327 48 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 166 [ iftmp.83 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 327 326 328 48 arch/arm/vfp/vfp.h:90 discrim 2 (set (pc)
        (label_ref 332)) -1 (nil))
;; End of basic block 48 -> ( 50)

;; Succ edge  50 [100.0%] 

(barrier 328 327 329)

;; Start of basic block ( 42 44) -> 49
;; Pred edge  42 [50.0%] 
;; Pred edge  44 [50.0%] 
(code_label 329 328 330 49 420 "" [2 uses])

(note 330 329 331 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 331 330 332 49 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 166 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) -1 (nil))
;; End of basic block 49 -> ( 50)

;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 49 48) -> 50
;; Pred edge  49 [100.0%]  (fallthru)
;; Pred edge  48 [100.0%] 
(code_label 332 331 333 50 422 "" [1 uses])

(note 333 332 334 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 334 333 335 50 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 335 334 336 50 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 336 335 337 50 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 139 [ rl.1254 ])
                (plus:DI (reg/v:DI 140 [ rma.1253 ])
                    (reg/v:DI 161 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 337 336 338 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 289) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 142 [ rma.1251 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 338 337 339 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 289) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 339 338 340 50 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 165 [ D.6250 ])
                (plus:DI (reg:DI 289)
                    (reg/v:DI 164 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 340 339 341 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 290)
        (const_int 0 [0x0])) -1 (nil))

(insn 341 340 342 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 4))) -1 (nil))

(jump_insn 342 341 611 50 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 351)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 50 -> ( 55 51)

;; Succ edge  55 [50.0%] 
;; Succ edge  51 [50.0%]  (fallthru)

;; Start of basic block ( 50) -> 51
;; Pred edge  50 [50.0%]  (fallthru)
(note 611 342 343 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 343 611 344 51 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 4)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 4))) -1 (nil))

(jump_insn 344 343 612 51 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 353)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 51 -> ( 56 52)

;; Succ edge  56 [71.0%] 
;; Succ edge  52 [29.0%]  (fallthru)

;; Start of basic block ( 51) -> 52
;; Pred edge  51 [29.0%]  (fallthru)
(note 612 344 345 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 345 612 346 52 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 0)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 0))) -1 (nil))

(jump_insn 346 345 613 52 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 351)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 52 -> ( 55 53)

;; Succ edge  55 [50.0%] 
;; Succ edge  53 [50.0%]  (fallthru)

;; Start of basic block ( 52) -> 53
;; Pred edge  52 [50.0%]  (fallthru)
(note 613 346 347 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 347 613 348 53 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 140 [ rma.1253 ]) 0)
            (subreg:SI (reg/v:DI 139 [ rl.1254 ]) 0))) -1 (nil))

(jump_insn 348 347 614 53 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 353)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 53 -> ( 56 54)

;; Succ edge  56 [71.0%] 
;; Succ edge  54 [29.0%]  (fallthru)

;; Start of basic block ( 53) -> 54
;; Pred edge  53 [29.0%]  (fallthru)
(note 614 348 349 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(jump_insn 349 614 350 54 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (label_ref 353)) -1 (nil))
;; End of basic block 54 -> ( 56)

;; Succ edge  56 [100.0%] 

(barrier 350 349 351)

;; Start of basic block ( 50 52) -> 55
;; Pred edge  50 [50.0%] 
;; Pred edge  52 [50.0%] 
(code_label 351 350 615 55 424 "" [2 uses])

(note 615 351 352 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 352 615 353 55 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 290)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 55 -> ( 56)

;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 51 53 54 55) -> 56
;; Pred edge  51 [71.0%] 
;; Pred edge  53 [71.0%] 
;; Pred edge  54 [100.0%] 
;; Pred edge  55 [100.0%]  (fallthru)
(code_label 353 352 616 56 423 "" [3 uses])

(note 616 353 354 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 354 616 355 56 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 141 [ rh.1252 ])
                (plus:DI (reg:DI 165 [ D.6250 ])
                    (reg:DI 290)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 355 354 356 56 arch/arm/vfp/vfp.h:62 (set (reg:DI 291)
        (const_int 0 [0x0])) -1 (nil))

(insn 356 355 357 56 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 292)
                (plus:DI (reg/v:DI 141 [ rh.1252 ])
                    (reg:DI 166 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 357 356 358 56 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 156 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 291)
                        (reg/v:DI 158 [ __n ])
                        (reg/v:DI 139 [ rl.1254 ])
                        (reg:DI 292)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 155 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 291)
                        (reg/v:DI 158 [ __n ])
                        (reg/v:DI 139 [ rl.1254 ])
                        (reg:DI 292)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 358 357 359 56 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 154 [ ml ]) 4)
        (ashift:SI (subreg:SI (reg:DI 181 [ D.4301 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 359 358 360 56 arch/arm/vfp/vfp.h:129 (set (subreg:SI (reg/v:DI 154 [ ml ]) 0)
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 360 359 361 56 arch/arm/vfp/vfp.h:129 (set (pc)
        (label_ref 366)) -1 (nil))
;; End of basic block 56 -> ( 58)

;; Succ edge  58 [100.0%] 

(barrier 361 360 368)

;; Start of basic block ( 58) -> 57
;; Pred edge  58 [21.0%] 
(code_label 368 361 362 57 426 "" [1 uses])

(note 362 368 363 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 363 362 364 57 arch/arm/vfp/vfp.h:131 (set (reg:DI 293)
        (const_int -4294967296 [0xffffffff00000000])) -1 (nil))

(insn 364 363 365 57 arch/arm/vfp/vfp.h:131 (parallel [
            (set (reg/v:DI 143 [ z.1250 ])
                (plus:DI (reg/v:DI 143 [ z.1250 ])
                    (reg:DI 293)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 365 364 366 57 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 156 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 156 [ reml ])
                        (reg/v:DI 155 [ remh ])
                        (reg/v:DI 154 [ ml ])
                        (reg/v:DI 153 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 155 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 156 [ reml ])
                        (reg/v:DI 155 [ remh ])
                        (reg/v:DI 154 [ ml ])
                        (reg/v:DI 153 [ mh ])
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 57 -> ( 58)

;; Succ edge  58 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 56 57) -> 58
;; Pred edge  56 [100.0%] 
;; Pred edge  57 [100.0%]  (fallthru,dfs_back)
(code_label 366 365 367 58 425 "" [1 uses])

(note 367 366 369 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 369 367 370 58 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 155 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 370 369 617 58 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 368)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 58 -> ( 57 59)

;; Succ edge  57 [21.0%] 
;; Succ edge  59 [79.0%]  (fallthru)

;; Start of basic block ( 58) -> 59
;; Pred edge  58 [79.0%]  (fallthru)
(note 617 370 371 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 371 617 372 59 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 155 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 372 371 618 59 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 377)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 59 -> ( 62 60)

;; Succ edge  62 [50.0%] 
;; Succ edge  60 [50.0%]  (fallthru)

;; Start of basic block ( 59) -> 60
;; Pred edge  59 [50.0%]  (fallthru)
(note 618 372 373 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 373 618 374 60 arch/arm/vfp/vfp.h:130 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 155 [ remh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 374 373 619 60 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 377)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 60 -> ( 62 61)

;; Succ edge  62 [50.0%] 
;; Succ edge  61 [50.0%]  (fallthru)

;; Start of basic block ( 60) -> 61
;; Pred edge  60 [50.0%]  (fallthru)
(note 619 374 375 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(jump_insn 375 619 376 61 arch/arm/vfp/vfp.h:130 discrim 1 (set (pc)
        (label_ref 377)) -1 (nil))
;; End of basic block 61 -> ( 62)

;; Succ edge  62 [100.0%] 

(barrier 376 375 377)

;; Start of basic block ( 59 60 61) -> 62
;; Pred edge  59 [50.0%] 
;; Pred edge  60 [50.0%] 
;; Pred edge  61 [100.0%] 
(code_label 377 376 620 62 427 "" [3 uses])

(note 620 377 378 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 62 -> ( 63)

;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 62) -> 63
;; Pred edge  62 [100.0%]  (fallthru)
(note 378 620 379 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 379 378 380 63 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 295) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 156 [ reml ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 380 379 381 63 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 295) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 381 380 382 63 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 297) 4)
        (ashift:SI (subreg:SI (reg/v:DI 155 [ remh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 382 381 383 63 arch/arm/vfp/vfp.h:134 (set (subreg:SI (reg:DI 297) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 383 382 384 63 arch/arm/vfp/vfp.h:134 (set (reg/v:DI 159 [ __n ])
        (ior:DI (reg:DI 295)
            (reg:DI 297))) -1 (nil))

(insn 384 383 385 63 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
            (subreg:SI (reg/v:DI 159 [ __n ]) 4))) -1 (nil))

(jump_insn 385 384 621 63 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 400)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 63 -> ( 70 64)

;; Succ edge  70 [50.0%] 
;; Succ edge  64 [50.0%]  (fallthru)

;; Start of basic block ( 63) -> 64
;; Pred edge  63 [50.0%]  (fallthru)
(note 621 385 386 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 386 621 387 64 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 4)
            (subreg:SI (reg/v:DI 159 [ __n ]) 4))) -1 (nil))

(jump_insn 387 386 622 64 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 394)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 64 -> ( 68 65)

;; Succ edge  68 [71.0%] 
;; Succ edge  65 [29.0%]  (fallthru)

;; Start of basic block ( 64) -> 65
;; Pred edge  64 [29.0%]  (fallthru)
(note 622 387 388 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 388 622 389 65 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
            (subreg:SI (reg/v:DI 159 [ __n ]) 0))) -1 (nil))

(jump_insn 389 388 623 65 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 400)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 65 -> ( 70 66)

;; Succ edge  70 [50.0%] 
;; Succ edge  66 [50.0%]  (fallthru)

;; Start of basic block ( 65) -> 66
;; Pred edge  65 [50.0%]  (fallthru)
(note 623 389 390 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 390 623 391 66 arch/arm/vfp/vfp.h:135 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 152 [ D.6380 ]) 0)
            (subreg:SI (reg/v:DI 159 [ __n ]) 0))) -1 (nil))

(jump_insn 391 390 624 66 arch/arm/vfp/vfp.h:135 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 394)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 66 -> ( 68 67)

;; Succ edge  68 [71.0%] 
;; Succ edge  67 [29.0%]  (fallthru)

;; Start of basic block ( 66) -> 67
;; Pred edge  66 [29.0%]  (fallthru)
(note 624 391 392 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(jump_insn 392 624 393 67 arch/arm/vfp/vfp.h:135 (set (pc)
        (label_ref 394)) -1 (nil))
;; End of basic block 67 -> ( 68)

;; Succ edge  68 [100.0%] 

(barrier 393 392 394)

;; Start of basic block ( 64 66 67) -> 68
;; Pred edge  64 [71.0%] 
;; Pred edge  66 [71.0%] 
;; Pred edge  67 [100.0%] 
(code_label 394 393 625 68 429 "" [3 uses])

(note 625 394 395 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 68 -> ( 69)

;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 68) -> 69
;; Pred edge  68 [100.0%]  (fallthru)
(note 395 625 396 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 396 395 397 69 arch/arm/vfp/vfp.h:136 (set (reg:DI 298)
        (const_int 4294967295 [0xffffffff])) -1 (nil))

(insn 397 396 398 69 arch/arm/vfp/vfp.h:136 (set (reg/v:DI 137 [ z.1257 ])
        (ior:DI (reg/v:DI 143 [ z.1250 ])
            (reg:DI 298))) -1 (nil))

(jump_insn 398 397 399 69 arch/arm/vfp/vfp.h:136 (set (pc)
        (label_ref 407)) -1 (nil))
;; End of basic block 69 -> ( 71)

;; Succ edge  71 [100.0%] 

(barrier 399 398 400)

;; Start of basic block ( 63 65) -> 70
;; Pred edge  63 [50.0%] 
;; Pred edge  65 [50.0%] 
(code_label 400 399 401 70 428 "" [2 uses])

(note 401 400 402 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 402 401 403 70 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:SI 4 r4 [ __base ])
        (reg/v:SI 160 [ __left ])) -1 (nil))

(insn 403 402 404 70 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 0 r0 [ __n ])
        (reg/v:DI 159 [ __n ])) -1 (nil))

(insn 404 403 405 70 arch/arm/vfp/vfp.h:138 discrim 1 (parallel [
            (set (reg/v:SI 1 r1 [ __rem ])
                (asm_operands:SI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 0 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (set (reg/v:DI 2 r2 [ __res ])
                (asm_operands:DI (".ifnc %0,r1 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	.ifnc %2,r0 ; .err ; .endif
	.ifnc %3,r4 ; .err ; .endif
	bl	__do_div64") ("=r") 1 [
                        (reg/v:DI 0 r0 [ __n ])
                        (reg/v:SI 4 r4 [ __base ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:SI ("r") 0)
                    ] 1779457))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 12 ip))
        ]) -1 (nil))

(insn 405 404 406 70 arch/arm/vfp/vfp.h:138 discrim 1 (set (reg/v:DI 138 [ remh.1256 ])
        (reg/v:DI 2 r2 [ __res ])) -1 (nil))

(insn 406 405 407 70 arch/arm/vfp/vfp.h:139 (set (reg/v:DI 137 [ z.1257 ])
        (ior:DI (reg/v:DI 138 [ remh.1256 ])
            (reg/v:DI 143 [ z.1250 ]))) -1 (nil))
;; End of basic block 70 -> ( 71)

;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 33 70 69) -> 71
;; Pred edge  33 [100.0%] 
;; Pred edge  70 [100.0%]  (fallthru)
;; Pred edge  69 [100.0%] 
(code_label 407 406 408 71 416 "" [2 uses])

(note 408 407 409 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 71 arch/arm/vfp/vfpdouble.c:323 (set (reg:DI 300)
        (const_int 2 [0x2])) -1 (nil))

(insn 410 409 411 71 arch/arm/vfp/vfpdouble.c:323 (parallel [
            (set (reg:DI 299)
                (plus:DI (reg:DI 181 [ D.4301 ])
                    (reg:DI 300)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 411 410 412 71 arch/arm/vfp/vfpdouble.c:323 (parallel [
            (set (reg:DI 144 [ ivtmp.1234 ])
                (plus:DI (reg:DI 299)
                    (reg/v:DI 137 [ z.1257 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 412 411 413 71 arch/arm/vfp/vfpdouble.c:323 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 144 [ ivtmp.1234 ])) -1 (nil))

(insn 413 412 414 71 arch/arm/vfp/vfpdouble.c:330 (set (reg:DI 302)
        (const_int 1023 [0x3ff])) -1 (nil))

(insn 414 413 415 71 arch/arm/vfp/vfpdouble.c:330 (set (reg:DI 301)
        (and:DI (reg:DI 144 [ ivtmp.1234 ])
            (reg:DI 302))) -1 (nil))

(insn 415 414 416 71 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 416 415 626 71 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 558)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 71 -> ( 108 72)

;; Succ edge  108 [50.0%] 
;; Succ edge  72 [50.0%]  (fallthru)

;; Start of basic block ( 71) -> 72
;; Pred edge  71 [50.0%]  (fallthru)
(note 626 416 417 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 417 626 418 72 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 418 417 627 72 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 425)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 72 -> ( 76 73)

;; Succ edge  76 [50.0%] 
;; Succ edge  73 [50.0%]  (fallthru)

;; Start of basic block ( 72) -> 73
;; Pred edge  72 [50.0%]  (fallthru)
(note 627 418 419 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 419 627 420 73 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 0)
            (const_int 5 [0x5]))) -1 (nil))

(jump_insn 420 419 628 73 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 558)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 73 -> ( 108 74)

;; Succ edge  108 [50.0%] 
;; Succ edge  74 [50.0%]  (fallthru)

;; Start of basic block ( 73) -> 74
;; Pred edge  73 [50.0%]  (fallthru)
(note 628 420 421 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 421 628 422 74 arch/arm/vfp/vfpdouble.c:330 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 301) 0)
            (const_int 5 [0x5]))) -1 (nil))

(jump_insn 422 421 629 74 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 425)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 74 -> ( 76 75)

;; Succ edge  76 [71.0%] 
;; Succ edge  75 [29.0%]  (fallthru)

;; Start of basic block ( 74) -> 75
;; Pred edge  74 [29.0%]  (fallthru)
(note 629 422 423 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(jump_insn 423 629 424 75 arch/arm/vfp/vfpdouble.c:330 (set (pc)
        (label_ref 425)) -1 (nil))
;; End of basic block 75 -> ( 76)

;; Succ edge  76 [100.0%] 

(barrier 424 423 425)

;; Start of basic block ( 72 74 75) -> 76
;; Pred edge  72 [50.0%] 
;; Pred edge  74 [71.0%] 
;; Pred edge  75 [100.0%] 
(code_label 425 424 630 76 431 "" [3 uses])

(note 630 425 426 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 76 -> ( 77)

;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 76) -> 77
;; Pred edge  76 [100.0%]  (fallthru)
(note 426 630 427 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 427 426 428 77 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 428 427 631 77 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 443)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 77 -> ( 84 78)

;; Succ edge  84 [50.0%] 
;; Succ edge  78 [50.0%]  (fallthru)

;; Start of basic block ( 77) -> 78
;; Pred edge  77 [50.0%]  (fallthru)
(note 631 428 429 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 429 631 430 78 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 430 429 632 78 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 437)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 78 -> ( 82 79)

;; Succ edge  82 [50.0%] 
;; Succ edge  79 [50.0%]  (fallthru)

;; Start of basic block ( 78) -> 79
;; Pred edge  78 [50.0%]  (fallthru)
(note 632 430 431 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(insn 431 632 432 79 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 0)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 432 431 633 79 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 443)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 79 -> ( 84 80)

;; Succ edge  84 [50.0%] 
;; Succ edge  80 [50.0%]  (fallthru)

;; Start of basic block ( 79) -> 80
;; Pred edge  79 [50.0%]  (fallthru)
(note 633 432 433 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 433 633 434 80 arch/arm/vfp/vfpdouble.c:331 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 0)
            (const_int 1 [0x1]))) -1 (nil))

(jump_insn 434 433 634 80 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 437)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 80 -> ( 82 81)

;; Succ edge  82 [71.0%] 
;; Succ edge  81 [29.0%]  (fallthru)

;; Start of basic block ( 80) -> 81
;; Pred edge  80 [29.0%]  (fallthru)
(note 634 434 435 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(jump_insn 435 634 436 81 arch/arm/vfp/vfpdouble.c:331 (set (pc)
        (label_ref 437)) -1 (nil))
;; End of basic block 81 -> ( 82)

;; Succ edge  82 [100.0%] 

(barrier 436 435 437)

;; Start of basic block ( 78 80 81) -> 82
;; Pred edge  78 [50.0%] 
;; Pred edge  80 [71.0%] 
;; Pred edge  81 [100.0%] 
(code_label 437 436 635 82 433 "" [3 uses])

(note 635 437 438 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 82 -> ( 83)

;; Succ edge  83 [100.0%]  (fallthru)

;; Start of basic block ( 82) -> 83
;; Pred edge  82 [100.0%]  (fallthru)
(note 438 635 439 83 [bb 83] NOTE_INSN_BASIC_BLOCK)

(insn 439 438 440 83 arch/arm/vfp/vfpdouble.c:332 (set (reg:DI 303)
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 440 439 441 83 arch/arm/vfp/vfpdouble.c:332 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 303)) -1 (nil))

(jump_insn 441 440 442 83 arch/arm/vfp/vfpdouble.c:332 (set (pc)
        (label_ref 558)) -1 (nil))
;; End of basic block 83 -> ( 108)

;; Succ edge  108 [100.0%] 

(barrier 442 441 443)

;; Start of basic block ( 77 79) -> 84
;; Pred edge  77 [50.0%] 
;; Pred edge  79 [50.0%] 
(code_label 443 442 444 84 432 "" [2 uses])

(note 444 443 445 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(insn 445 444 446 84 arch/arm/vfp/vfpdouble.c:335 (set (reg:SI 304)
        (lshiftrt:SI (subreg:SI (reg/v:DI 158 [ __n ]) 0)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 446 445 447 84 arch/arm/vfp/vfpdouble.c:335 (set (subreg:SI (reg:DI 179 [ D.4317 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 158 [ __n ]) 4)
            (const_int 2 [0x2]))) -1 (nil))

(insn 447 446 448 84 arch/arm/vfp/vfpdouble.c:335 (set (subreg:SI (reg:DI 179 [ D.4317 ]) 4)
        (ior:SI (reg:SI 304)
            (subreg:SI (reg:DI 179 [ D.4317 ]) 4))) -1 (nil))

(insn 448 447 449 84 arch/arm/vfp/vfpdouble.c:335 (set (subreg:SI (reg:DI 179 [ D.4317 ]) 0)
        (ashift:SI (subreg:SI (reg/v:DI 158 [ __n ]) 0)
            (const_int 2 [0x2]))) -1 (nil))

(insn 449 448 450 84 arch/arm/vfp/vfpdouble.c:335 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 vdm.significand+0 S8 A64])
        (reg:DI 179 [ D.4317 ])) -1 (nil))

(insn 450 449 451 84 arch/arm/vfp/vfp.h:80 (set (reg:SI 305)
        (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 0)) -1 (nil))

(insn 451 450 452 84 arch/arm/vfp/vfp.h:80 (set (reg:DI 145 [ D.6411 ])
        (zero_extend:DI (reg:SI 305))) -1 (nil))

(insn 452 451 453 84 arch/arm/vfp/vfp.h:80 (set (reg:SI 306)
        (mult:SI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)
            (subreg:SI (reg:DI 145 [ D.6411 ]) 4))) -1 (nil))

(insn 453 452 454 84 arch/arm/vfp/vfp.h:80 (set (reg:SI 307)
        (mult:SI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)
            (subreg:SI (reg:DI 145 [ D.6411 ]) 4))) -1 (nil))

(insn 454 453 455 84 arch/arm/vfp/vfp.h:80 (set (reg:SI 306)
        (plus:SI (reg:SI 306)
            (reg:SI 307))) -1 (nil))

(insn 455 454 456 84 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 151 [ rl ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 145 [ D.6411 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)))) -1 (nil))

(insn 456 455 457 84 arch/arm/vfp/vfp.h:80 (set (reg:SI 306)
        (plus:SI (reg:SI 306)
            (subreg:SI (reg/v:DI 151 [ rl ]) 4))) -1 (nil))

(insn 457 456 458 84 arch/arm/vfp/vfp.h:80 (set (subreg:SI (reg/v:DI 151 [ rl ]) 4)
        (reg:SI 306)) -1 (nil))

(insn 458 457 459 84 arch/arm/vfp/vfp.h:80 (set (reg/v:DI 151 [ rl ])
        (reg/v:DI 151 [ rl ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 145 [ D.6411 ])
            (reg:DI 145 [ D.6411 ]))
        (nil)))

(insn 459 458 460 84 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 309) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 460 459 461 84 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg:DI 309) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 461 460 462 84 arch/arm/vfp/vfp.h:83 (set (reg:SI 310)
        (subreg:SI (reg:DI 309) 0)) -1 (nil))

(insn 462 461 463 84 arch/arm/vfp/vfp.h:83 (set (reg:DI 146 [ D.6408 ])
        (zero_extend:DI (reg:SI 310))) -1 (nil))

(insn 463 462 464 84 arch/arm/vfp/vfp.h:83 (set (reg:SI 311)
        (mult:SI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)
            (subreg:SI (reg:DI 146 [ D.6408 ]) 4))) -1 (nil))

(insn 464 463 465 84 arch/arm/vfp/vfp.h:83 (set (reg:SI 312)
        (mult:SI (subreg:SI (reg:DI 146 [ D.6408 ]) 0)
            (subreg:SI (reg:DI 145 [ D.6411 ]) 4))) -1 (nil))

(insn 465 464 466 84 arch/arm/vfp/vfp.h:83 (set (reg:SI 311)
        (plus:SI (reg:SI 311)
            (reg:SI 312))) -1 (nil))

(insn 466 465 467 84 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 150 [ rma ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 146 [ D.6408 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 145 [ D.6411 ]) 0)))) -1 (nil))

(insn 467 466 468 84 arch/arm/vfp/vfp.h:83 (set (reg:SI 311)
        (plus:SI (reg:SI 311)
            (subreg:SI (reg/v:DI 150 [ rma ]) 4))) -1 (nil))

(insn 468 467 469 84 arch/arm/vfp/vfp.h:83 (set (subreg:SI (reg/v:DI 150 [ rma ]) 4)
        (reg:SI 311)) -1 (nil))

(insn 469 468 470 84 arch/arm/vfp/vfp.h:83 (set (reg/v:DI 150 [ rma ])
        (reg/v:DI 150 [ rma ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 146 [ D.6408 ])
            (reg:DI 145 [ D.6411 ]))
        (nil)))

(insn 470 469 471 84 arch/arm/vfp/vfp.h:87 (parallel [
            (set (reg/v:DI 136 [ rma.1258 ])
                (plus:DI (reg/v:DI 150 [ rma ])
                    (reg/v:DI 150 [ rma ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 471 470 472 84 arch/arm/vfp/vfp.h:89 (set (reg:SI 313)
        (mult:SI (subreg:SI (reg:DI 146 [ D.6408 ]) 0)
            (subreg:SI (reg:DI 146 [ D.6408 ]) 4))) -1 (nil))

(insn 472 471 473 84 arch/arm/vfp/vfp.h:89 (set (reg:SI 314)
        (mult:SI (subreg:SI (reg:DI 146 [ D.6408 ]) 0)
            (subreg:SI (reg:DI 146 [ D.6408 ]) 4))) -1 (nil))

(insn 473 472 474 84 arch/arm/vfp/vfp.h:89 (set (reg:SI 313)
        (plus:SI (reg:SI 313)
            (reg:SI 314))) -1 (nil))

(insn 474 473 475 84 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 149 [ rh ])
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 146 [ D.6408 ]) 0))
            (zero_extend:DI (subreg:SI (reg:DI 146 [ D.6408 ]) 0)))) -1 (nil))

(insn 475 474 476 84 arch/arm/vfp/vfp.h:89 (set (reg:SI 313)
        (plus:SI (reg:SI 313)
            (subreg:SI (reg/v:DI 149 [ rh ]) 4))) -1 (nil))

(insn 476 475 477 84 arch/arm/vfp/vfp.h:89 (set (subreg:SI (reg/v:DI 149 [ rh ]) 4)
        (reg:SI 313)) -1 (nil))

(insn 477 476 478 84 arch/arm/vfp/vfp.h:89 (set (reg/v:DI 149 [ rh ])
        (reg/v:DI 149 [ rh ])) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 146 [ D.6408 ])
            (reg:DI 146 [ D.6408 ]))
        (nil)))

(insn 478 477 479 84 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 4)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 4))) -1 (nil))

(jump_insn 479 478 636 84 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 493)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 84 -> ( 91 85)

;; Succ edge  91 [50.0%] 
;; Succ edge  85 [50.0%]  (fallthru)

;; Start of basic block ( 84) -> 85
;; Pred edge  84 [50.0%]  (fallthru)
(note 636 479 480 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(insn 480 636 481 85 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 4)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 4))) -1 (nil))

(jump_insn 481 480 637 85 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 488)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 85 -> ( 89 86)

;; Succ edge  89 [71.0%] 
;; Succ edge  86 [29.0%]  (fallthru)

;; Start of basic block ( 85) -> 86
;; Pred edge  85 [29.0%]  (fallthru)
(note 637 481 482 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(insn 482 637 483 86 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 0)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 0))) -1 (nil))

(jump_insn 483 482 638 86 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 493)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 86 -> ( 91 87)

;; Succ edge  91 [50.0%] 
;; Succ edge  87 [50.0%]  (fallthru)

;; Start of basic block ( 86) -> 87
;; Pred edge  86 [50.0%]  (fallthru)
(note 638 483 484 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(insn 484 638 485 87 arch/arm/vfp/vfp.h:90 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 150 [ rma ]) 0)
            (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 0))) -1 (nil))

(jump_insn 485 484 639 87 arch/arm/vfp/vfp.h:90 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 488)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 87 -> ( 89 88)

;; Succ edge  89 [71.0%] 
;; Succ edge  88 [29.0%]  (fallthru)

;; Start of basic block ( 87) -> 88
;; Pred edge  87 [29.0%]  (fallthru)
(note 639 485 486 88 [bb 88] NOTE_INSN_BASIC_BLOCK)

(jump_insn 486 639 487 88 arch/arm/vfp/vfp.h:90 (set (pc)
        (label_ref 488)) -1 (nil))
;; End of basic block 88 -> ( 89)

;; Succ edge  89 [100.0%] 

(barrier 487 486 488)

;; Start of basic block ( 85 87 88) -> 89
;; Pred edge  85 [71.0%] 
;; Pred edge  87 [71.0%] 
;; Pred edge  88 [100.0%] 
(code_label 488 487 640 89 435 "" [3 uses])

(note 640 488 489 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 89 -> ( 90)

;; Succ edge  90 [100.0%]  (fallthru)

;; Start of basic block ( 89) -> 90
;; Pred edge  89 [100.0%]  (fallthru)
(note 489 640 490 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(insn 490 489 491 90 arch/arm/vfp/vfp.h:90 discrim 2 (set (reg:DI 147 [ iftmp.83 ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 491 490 492 90 arch/arm/vfp/vfp.h:90 discrim 2 (set (pc)
        (label_ref 496)) -1 (nil))
;; End of basic block 90 -> ( 92)

;; Succ edge  92 [100.0%] 

(barrier 492 491 493)

;; Start of basic block ( 84 86) -> 91
;; Pred edge  84 [50.0%] 
;; Pred edge  86 [50.0%] 
(code_label 493 492 494 91 434 "" [2 uses])

(note 494 493 495 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(insn 495 494 496 91 arch/arm/vfp/vfp.h:90 discrim 1 (set (reg:DI 147 [ iftmp.83 ])
        (const_int 4294967296 [0x100000000])) -1 (nil))
;; End of basic block 91 -> ( 92)

;; Succ edge  92 [100.0%]  (fallthru)

;; Start of basic block ( 91 90) -> 92
;; Pred edge  91 [100.0%]  (fallthru)
;; Pred edge  90 [100.0%] 
(code_label 496 495 497 92 436 "" [1 uses])

(note 497 496 498 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(insn 498 497 499 92 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 4)
        (ashift:SI (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(insn 499 498 500 92 arch/arm/vfp/vfp.h:92 (set (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 500 499 501 92 arch/arm/vfp/vfp.h:93 (parallel [
            (set (reg/v:DI 133 [ rl.1261 ])
                (plus:DI (reg/v:DI 134 [ rma.1260 ])
                    (reg/v:DI 151 [ rl ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 501 500 502 92 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 316) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 136 [ rma.1258 ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(insn 502 501 503 92 arch/arm/vfp/vfp.h:90 discrim 3 (set (subreg:SI (reg:DI 316) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 503 502 504 92 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg:DI 148 [ D.6403 ])
                (plus:DI (reg:DI 316)
                    (reg/v:DI 149 [ rh ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 504 503 505 92 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 317)
        (const_int 0 [0x0])) -1 (nil))

(insn 505 504 506 92 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 4)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 4))) -1 (nil))

(jump_insn 506 505 641 92 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 515)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 92 -> ( 97 93)

;; Succ edge  97 [50.0%] 
;; Succ edge  93 [50.0%]  (fallthru)

;; Start of basic block ( 92) -> 93
;; Pred edge  92 [50.0%]  (fallthru)
(note 641 506 507 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(insn 507 641 508 93 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 4)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 4))) -1 (nil))

(jump_insn 508 507 642 93 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 517)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 93 -> ( 98 94)

;; Succ edge  98 [71.0%] 
;; Succ edge  94 [29.0%]  (fallthru)

;; Start of basic block ( 93) -> 94
;; Pred edge  93 [29.0%]  (fallthru)
(note 642 508 509 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(insn 509 642 510 94 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 0)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 0))) -1 (nil))

(jump_insn 510 509 643 94 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 515)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 94 -> ( 97 95)

;; Succ edge  97 [50.0%] 
;; Succ edge  95 [50.0%]  (fallthru)

;; Start of basic block ( 94) -> 95
;; Pred edge  94 [50.0%]  (fallthru)
(note 643 510 511 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(insn 511 643 512 95 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 134 [ rma.1260 ]) 0)
            (subreg:SI (reg/v:DI 133 [ rl.1261 ]) 0))) -1 (nil))

(jump_insn 512 511 644 95 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 517)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 95 -> ( 98 96)

;; Succ edge  98 [71.0%] 
;; Succ edge  96 [29.0%]  (fallthru)

;; Start of basic block ( 95) -> 96
;; Pred edge  95 [29.0%]  (fallthru)
(note 644 512 513 96 [bb 96] NOTE_INSN_BASIC_BLOCK)

(jump_insn 513 644 514 96 arch/arm/vfp/vfp.h:90 discrim 3 (set (pc)
        (label_ref 517)) -1 (nil))
;; End of basic block 96 -> ( 98)

;; Succ edge  98 [100.0%] 

(barrier 514 513 515)

;; Start of basic block ( 92 94) -> 97
;; Pred edge  92 [50.0%] 
;; Pred edge  94 [50.0%] 
(code_label 515 514 645 97 438 "" [2 uses])

(note 645 515 516 97 [bb 97] NOTE_INSN_BASIC_BLOCK)

(insn 516 645 517 97 arch/arm/vfp/vfp.h:90 discrim 3 (set (reg:DI 317)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 97 -> ( 98)

;; Succ edge  98 [100.0%]  (fallthru)

;; Start of basic block ( 93 95 96 97) -> 98
;; Pred edge  93 [71.0%] 
;; Pred edge  95 [71.0%] 
;; Pred edge  96 [100.0%] 
;; Pred edge  97 [100.0%]  (fallthru)
(code_label 517 516 646 98 437 "" [3 uses])

(note 646 517 518 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(insn 518 646 519 98 arch/arm/vfp/vfp.h:90 discrim 3 (parallel [
            (set (reg/v:DI 135 [ rh.1259 ])
                (plus:DI (reg:DI 148 [ D.6403 ])
                    (reg:DI 317)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 519 518 520 98 arch/arm/vfp/vfp.h:62 (set (reg:DI 318)
        (const_int 0 [0x0])) -1 (nil))

(insn 520 519 521 98 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg:DI 319)
                (plus:DI (reg/v:DI 135 [ rh.1259 ])
                    (reg:DI 147 [ iftmp.83 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 521 520 522 98 arch/arm/vfp/vfp.h:62 (parallel [
            (set (reg/v:DI 174 [ reml ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 0 [
                        (reg:DI 318)
                        (reg:DI 179 [ D.4317 ])
                        (reg/v:DI 133 [ rl.1261 ])
                        (reg:DI 319)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (set (reg/v:DI 175 [ remh ])
                (asm_operands:DI ("subs	%Q0, %Q2, %Q4
	sbcs	%R0, %R2, %R4
	sbcs	%Q1, %Q3, %Q5
	sbc	%R1, %R3, %R5
	") ("=r") 1 [
                        (reg:DI 318)
                        (reg:DI 179 [ D.4317 ])
                        (reg/v:DI 133 [ rl.1261 ])
                        (reg:DI 319)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1589763))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(jump_insn 522 521 523 98 arch/arm/vfp/vfpdouble.c:338 (set (pc)
        (label_ref 531)) -1 (nil))
;; End of basic block 98 -> ( 100)

;; Succ edge  100 [100.0%] 

(barrier 523 522 535)

;; Start of basic block ( 100) -> 99
;; Pred edge  100 [21.0%] 
(code_label 535 523 524 99 440 "" [1 uses])

(note 524 535 525 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(insn 525 524 526 99 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg:DI 320)
                (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                    (reg:DI 144 [ ivtmp.1234 ])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 526 525 527 99 arch/arm/vfp/vfp.h:49 (set (reg:DI 322)
        (const_int 1 [0x1])) -1 (nil))

(insn 527 526 528 99 arch/arm/vfp/vfp.h:49 (set (reg:DI 321)
        (ior:DI (reg:DI 320)
            (reg:DI 322))) -1 (nil))

(insn 528 527 529 99 arch/arm/vfp/vfp.h:49 (set (subreg:SI (reg:DI 324) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 144 [ ivtmp.1234 ]) 4)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 529 528 530 99 arch/arm/vfp/vfp.h:49 (set (subreg:SI (reg:DI 324) 4)
        (const_int 0 [0x0])) -1 (nil))

(insn 530 529 531 99 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg/v:DI 174 [ reml ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 0 [
                        (reg/v:DI 174 [ reml ])
                        (reg/v:DI 175 [ remh ])
                        (reg:DI 321)
                        (reg:DI 324)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (set (reg/v:DI 175 [ remh ])
                (asm_operands:DI ("adds	%Q0, %Q2, %Q4
	adcs	%R0, %R2, %R4
	adcs	%Q1, %Q3, %Q5
	adc	%R1, %R3, %R5") ("=r") 1 [
                        (reg/v:DI 174 [ reml ])
                        (reg/v:DI 175 [ remh ])
                        (reg:DI 321)
                        (reg:DI 324)
                    ]
                     [
                        (asm_input:DI ("0") 0)
                        (asm_input:DI ("1") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 1588099))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 99 -> ( 100)

;; Succ edge  100 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 98 99) -> 100
;; Pred edge  98 [100.0%] 
;; Pred edge  99 [100.0%]  (fallthru,dfs_back)
(code_label 531 530 532 100 439 "" [1 uses])

(note 532 531 533 100 [bb 100] NOTE_INSN_BASIC_BLOCK)

(insn 533 532 534 100 arch/arm/vfp/vfp.h:49 (set (reg:DI 325)
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 534 533 536 100 arch/arm/vfp/vfp.h:49 (parallel [
            (set (reg:DI 144 [ ivtmp.1234 ])
                (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                    (reg:DI 325)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 536 534 537 100 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 175 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 537 536 647 100 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 535)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil)))
;; End of basic block 100 -> ( 99 101)

;; Succ edge  99 [21.0%] 
;; Succ edge  101 [79.0%]  (fallthru)

;; Start of basic block ( 100) -> 101
;; Pred edge  100 [79.0%]  (fallthru)
(note 647 537 538 101 [bb 101] NOTE_INSN_BASIC_BLOCK)

(insn 538 647 539 101 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 175 [ remh ]) 4)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 539 538 648 101 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 544)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 101 -> ( 104 102)

;; Succ edge  104 [50.0%] 
;; Succ edge  102 [50.0%]  (fallthru)

;; Start of basic block ( 101) -> 102
;; Pred edge  101 [50.0%]  (fallthru)
(note 648 539 540 102 [bb 102] NOTE_INSN_BASIC_BLOCK)

(insn 540 648 541 102 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg/v:DI 175 [ remh ]) 0)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 541 540 649 102 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 544)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 102 -> ( 104 103)

;; Succ edge  104 [50.0%] 
;; Succ edge  103 [50.0%]  (fallthru)

;; Start of basic block ( 102) -> 103
;; Pred edge  102 [50.0%]  (fallthru)
(note 649 541 542 103 [bb 103] NOTE_INSN_BASIC_BLOCK)

(jump_insn 542 649 543 103 arch/arm/vfp/vfpdouble.c:338 discrim 1 (set (pc)
        (label_ref 544)) -1 (nil))
;; End of basic block 103 -> ( 104)

;; Succ edge  104 [100.0%] 

(barrier 543 542 544)

;; Start of basic block ( 101 102 103) -> 104
;; Pred edge  101 [50.0%] 
;; Pred edge  102 [50.0%] 
;; Pred edge  103 [100.0%] 
(code_label 544 543 650 104 441 "" [3 uses])

(note 650 544 545 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 104 -> ( 105)

;; Succ edge  105 [100.0%]  (fallthru)

;; Start of basic block ( 104) -> 105
;; Pred edge  104 [100.0%]  (fallthru)
(note 545 650 546 105 [bb 105] NOTE_INSN_BASIC_BLOCK)

(insn 546 545 547 105 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 326)
        (const_int 0 [0x0])) -1 (nil))

(insn 547 546 548 105 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 327)
        (ior:DI (reg/v:DI 175 [ remh ])
            (reg/v:DI 174 [ reml ]))) -1 (nil))

(insn 548 547 549 105 arch/arm/vfp/vfpdouble.c:344 (set (reg:SI 328)
        (subreg:SI (reg:DI 327) 0)) -1 (nil))

(insn 549 548 550 105 arch/arm/vfp/vfpdouble.c:344 (set (reg:SI 328)
        (ior:SI (reg:SI 328)
            (subreg:SI (reg:DI 327) 4))) -1 (nil))

(insn 550 549 551 105 arch/arm/vfp/vfpdouble.c:344 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 328)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 551 550 651 105 arch/arm/vfp/vfpdouble.c:344 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 553)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 105 -> ( 107 106)

;; Succ edge  107 [50.0%] 
;; Succ edge  106 [50.0%]  (fallthru)

;; Start of basic block ( 105) -> 106
;; Pred edge  105 [50.0%]  (fallthru)
(note 651 551 552 106 [bb 106] NOTE_INSN_BASIC_BLOCK)

(insn 552 651 553 106 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 326)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 106 -> ( 107)

;; Succ edge  107 [100.0%]  (fallthru)

;; Start of basic block ( 105 106) -> 107
;; Pred edge  105 [50.0%] 
;; Pred edge  106 [100.0%]  (fallthru)
(code_label 553 552 652 107 442 "" [1 uses])

(note 652 553 554 107 [bb 107] NOTE_INSN_BASIC_BLOCK)

(insn 554 652 555 107 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 330)
        (const_int 1 [0x1])) -1 (nil))

(insn 555 554 556 107 arch/arm/vfp/vfpdouble.c:344 (parallel [
            (set (reg:DI 329)
                (plus:DI (reg:DI 144 [ ivtmp.1234 ])
                    (reg:DI 330)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 556 555 557 107 arch/arm/vfp/vfpdouble.c:344 (set (reg:DI 331)
        (ior:DI (reg:DI 326)
            (reg:DI 329))) -1 (nil))

(insn 557 556 558 107 arch/arm/vfp/vfpdouble.c:344 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 331)) -1 (nil))
;; End of basic block 107 -> ( 108)

;; Succ edge  108 [100.0%]  (fallthru)

;; Start of basic block ( 107 83 71 73) -> 108
;; Pred edge  107 [100.0%]  (fallthru)
;; Pred edge  83 [100.0%] 
;; Pred edge  71 [50.0%] 
;; Pred edge  73 [50.0%] 
(code_label 558 557 559 108 430 "" [3 uses])

(note 559 558 560 108 [bb 108] NOTE_INSN_BASIC_BLOCK)

(insn 560 559 561 108 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 180 [ D.4307 ])
        (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])) -1 (nil))

(insn 561 560 562 108 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 332)
        (const_int 0 [0x0])) -1 (nil))

(insn 562 561 563 108 arch/arm/vfp/vfpdouble.c:347 (set (subreg:SI (reg:DI 334) 4)
        (ashift:SI (subreg:SI (reg:DI 180 [ D.4307 ]) 0)
            (const_int 31 [0x1f]))) -1 (nil))

(insn 563 562 564 108 arch/arm/vfp/vfpdouble.c:347 (set (subreg:SI (reg:DI 334) 0)
        (const_int 0 [0x0])) -1 (nil))

(insn 564 563 565 108 arch/arm/vfp/vfpdouble.c:347 (set (reg:SI 335)
        (subreg:SI (reg:DI 334) 0)) -1 (nil))

(insn 565 564 566 108 arch/arm/vfp/vfpdouble.c:347 (set (reg:SI 335)
        (ior:SI (reg:SI 335)
            (subreg:SI (reg:DI 334) 4))) -1 (nil))

(insn 566 565 567 108 arch/arm/vfp/vfpdouble.c:347 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 335)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 567 566 653 108 arch/arm/vfp/vfpdouble.c:347 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 569)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 108 -> ( 110 109)

;; Succ edge  110 [50.0%] 
;; Succ edge  109 [50.0%]  (fallthru)

;; Start of basic block ( 108) -> 109
;; Pred edge  108 [50.0%]  (fallthru)
(note 653 567 568 109 [bb 109] NOTE_INSN_BASIC_BLOCK)

(insn 568 653 569 109 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 332)
        (const_int 1 [0x1])) -1 (nil))
;; End of basic block 109 -> ( 110)

;; Succ edge  110 [100.0%]  (fallthru)

;; Start of basic block ( 108 109) -> 110
;; Pred edge  108 [50.0%] 
;; Pred edge  109 [100.0%]  (fallthru)
(code_label 569 568 654 110 443 "" [1 uses])

(note 654 569 570 110 [bb 110] NOTE_INSN_BASIC_BLOCK)

(insn 570 654 571 110 arch/arm/vfp/vfpdouble.c:347 (parallel [
            (set (reg:DI 336)
                (lshiftrt:DI (reg:DI 180 [ D.4307 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 571 570 572 110 arch/arm/vfp/vfpdouble.c:347 (set (reg:DI 337)
        (ior:DI (reg:DI 332)
            (reg:DI 336))) -1 (nil))

(insn 572 571 573 110 arch/arm/vfp/vfpdouble.c:347 (set (mem/s/j/c:DI (plus:SI (reg/f:SI 129 virtual-stack-vars)
                (const_int -24 [0xffffffffffffffe8])) [0 vdd.significand+0 S8 A64])
        (reg:DI 337)) -1 (nil))

(insn 573 572 574 110 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 338)
        (plus:SI (reg/f:SI 129 virtual-stack-vars)
            (const_int -32 [0xffffffffffffffe0]))) -1 (nil))

(insn 574 573 575 110 arch/arm/vfp/vfpdouble.c:349 (set (reg/f:SI 339)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x10eedd20>)) -1 (nil))

(insn 575 574 576 110 arch/arm/vfp/vfpdouble.c:349 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg/f:SI 339)) -1 (nil))

(insn 576 575 577 110 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 0 r0)
        (reg/v:SI 188 [ dd ])) -1 (nil))

(insn 577 576 578 110 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 1 r1)
        (reg:SI 338)) -1 (nil))

(insn 578 577 579 110 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 2 r2)
        (reg/v:SI 191 [ fpscr ])) -1 (nil))

(insn 579 578 580 110 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 580 579 581 110 arch/arm/vfp/vfpdouble.c:349 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vfp_double_normaliseround") [flags 0x3] <function_decl 0x10a9da00 vfp_double_normaliseround>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 581 580 582 110 arch/arm/vfp/vfpdouble.c:349 (set (reg:SI 184 [ D.4281 ])
        (reg:SI 0 r0)) -1 (nil))
;; End of basic block 110 -> ( 111)

;; Succ edge  111 [100.0%]  (fallthru)

;; Start of basic block ( 22 110) -> 111
;; Pred edge  22 [100.0%] 
;; Pred edge  110 [100.0%]  (fallthru)
(code_label 582 581 583 111 411 "" [1 uses])

(note 583 582 584 111 [bb 111] NOTE_INSN_BASIC_BLOCK)

(insn 584 583 585 111 arch/arm/vfp/vfpdouble.c:350 (set (reg:SI 187 [ <result> ])
        (reg:SI 184 [ D.4281 ])) -1 (nil))

(jump_insn 585 584 586 111 arch/arm/vfp/vfpdouble.c:350 (set (pc)
        (label_ref 587)) -1 (nil))
;; End of basic block 111 -> ( 113)

;; Succ edge  113 [100.0%] 

(barrier 586 585 595)

;; Start of basic block () -> 112
(note 595 586 589 112 [bb 112] NOTE_INSN_BASIC_BLOCK)

(insn 589 595 590 112 arch/arm/vfp/vfpdouble.c:350 (clobber (reg/i:SI 0 r0)) -1 (nil))

(insn 590 589 591 112 arch/arm/vfp/vfpdouble.c:350 (clobber (reg:SI 187 [ <result> ])) -1 (nil))

(jump_insn 591 590 592 112 arch/arm/vfp/vfpdouble.c:350 (set (pc)
        (label_ref 593)) -1 (nil))
;; End of basic block 112 -> ( 114)

;; Succ edge  114 [100.0%] 

(barrier 592 591 587)

;; Start of basic block ( 111) -> 113
;; Pred edge  111 [100.0%] 
(code_label 587 592 655 113 399 "" [1 uses])

(note 655 587 588 113 [bb 113] NOTE_INSN_BASIC_BLOCK)

(insn 588 655 593 113 arch/arm/vfp/vfpdouble.c:350 (set (reg/i:SI 0 r0)
        (reg:SI 187 [ <result> ])) -1 (nil))
;; End of basic block 113 -> ( 114)

;; Succ edge  114 [100.0%]  (fallthru)

;; Start of basic block ( 112 113) -> 114
;; Pred edge  112 [100.0%] 
;; Pred edge  113 [100.0%]  (fallthru)
(code_label 593 588 656 114 444 "" [1 uses])

(note 656 593 594 114 [bb 114] NOTE_INSN_BASIC_BLOCK)

(insn 594 656 0 114 arch/arm/vfp/vfpdouble.c:350 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 114 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

