
PWM_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a60  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08003cf8  08003cf8  00013cf8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003d58  08003d58  00013d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003d60  08003d60  00013d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003d64  08003d64  00013d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  20000000  08003d68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000520  20000010  08003d78  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000530  08003d78  00020530  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002324f  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003f03  00000000  00000000  0004328d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000bde8  00000000  00000000  00047190  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000e18  00000000  00000000  00052f78  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000012b0  00000000  00000000  00053d90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000088f6  00000000  00000000  00055040  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000668d  00000000  00000000  0005d936  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00063fc3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000028c0  00000000  00000000  00064040  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	20000010 	.word	0x20000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08003ce0 	.word	0x08003ce0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	20000014 	.word	0x20000014
 80002d4:	08003ce0 	.word	0x08003ce0

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b97a 	b.w	80005e4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	468c      	mov	ip, r1
 800030e:	460d      	mov	r5, r1
 8000310:	4604      	mov	r4, r0
 8000312:	9e08      	ldr	r6, [sp, #32]
 8000314:	2b00      	cmp	r3, #0
 8000316:	d151      	bne.n	80003bc <__udivmoddi4+0xb4>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d96d      	bls.n	80003fa <__udivmoddi4+0xf2>
 800031e:	fab2 fe82 	clz	lr, r2
 8000322:	f1be 0f00 	cmp.w	lr, #0
 8000326:	d00b      	beq.n	8000340 <__udivmoddi4+0x38>
 8000328:	f1ce 0c20 	rsb	ip, lr, #32
 800032c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000330:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000334:	fa02 f70e 	lsl.w	r7, r2, lr
 8000338:	ea4c 0c05 	orr.w	ip, ip, r5
 800033c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000340:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000344:	0c25      	lsrs	r5, r4, #16
 8000346:	fbbc f8fa 	udiv	r8, ip, sl
 800034a:	fa1f f987 	uxth.w	r9, r7
 800034e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000352:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000356:	fb08 f309 	mul.w	r3, r8, r9
 800035a:	42ab      	cmp	r3, r5
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x6c>
 800035e:	19ed      	adds	r5, r5, r7
 8000360:	f108 32ff 	add.w	r2, r8, #4294967295
 8000364:	f080 8123 	bcs.w	80005ae <__udivmoddi4+0x2a6>
 8000368:	42ab      	cmp	r3, r5
 800036a:	f240 8120 	bls.w	80005ae <__udivmoddi4+0x2a6>
 800036e:	f1a8 0802 	sub.w	r8, r8, #2
 8000372:	443d      	add	r5, r7
 8000374:	1aed      	subs	r5, r5, r3
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb5 f0fa 	udiv	r0, r5, sl
 800037c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000380:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000384:	fb00 f909 	mul.w	r9, r0, r9
 8000388:	45a1      	cmp	r9, r4
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x98>
 800038c:	19e4      	adds	r4, r4, r7
 800038e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000392:	f080 810a 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 8000396:	45a1      	cmp	r9, r4
 8000398:	f240 8107 	bls.w	80005aa <__udivmoddi4+0x2a2>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 0409 	sub.w	r4, r4, r9
 80003a4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003a8:	2100      	movs	r1, #0
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d061      	beq.n	8000472 <__udivmoddi4+0x16a>
 80003ae:	fa24 f40e 	lsr.w	r4, r4, lr
 80003b2:	2300      	movs	r3, #0
 80003b4:	6034      	str	r4, [r6, #0]
 80003b6:	6073      	str	r3, [r6, #4]
 80003b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003bc:	428b      	cmp	r3, r1
 80003be:	d907      	bls.n	80003d0 <__udivmoddi4+0xc8>
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d054      	beq.n	800046e <__udivmoddi4+0x166>
 80003c4:	2100      	movs	r1, #0
 80003c6:	e886 0021 	stmia.w	r6, {r0, r5}
 80003ca:	4608      	mov	r0, r1
 80003cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d0:	fab3 f183 	clz	r1, r3
 80003d4:	2900      	cmp	r1, #0
 80003d6:	f040 808e 	bne.w	80004f6 <__udivmoddi4+0x1ee>
 80003da:	42ab      	cmp	r3, r5
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xdc>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80fa 	bhi.w	80005d8 <__udivmoddi4+0x2d0>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb65 0503 	sbc.w	r5, r5, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	46ac      	mov	ip, r5
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	d03f      	beq.n	8000472 <__udivmoddi4+0x16a>
 80003f2:	e886 1010 	stmia.w	r6, {r4, ip}
 80003f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fa:	b912      	cbnz	r2, 8000402 <__udivmoddi4+0xfa>
 80003fc:	2701      	movs	r7, #1
 80003fe:	fbb7 f7f2 	udiv	r7, r7, r2
 8000402:	fab7 fe87 	clz	lr, r7
 8000406:	f1be 0f00 	cmp.w	lr, #0
 800040a:	d134      	bne.n	8000476 <__udivmoddi4+0x16e>
 800040c:	1beb      	subs	r3, r5, r7
 800040e:	0c3a      	lsrs	r2, r7, #16
 8000410:	fa1f fc87 	uxth.w	ip, r7
 8000414:	2101      	movs	r1, #1
 8000416:	fbb3 f8f2 	udiv	r8, r3, r2
 800041a:	0c25      	lsrs	r5, r4, #16
 800041c:	fb02 3318 	mls	r3, r2, r8, r3
 8000420:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000424:	fb0c f308 	mul.w	r3, ip, r8
 8000428:	42ab      	cmp	r3, r5
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x134>
 800042c:	19ed      	adds	r5, r5, r7
 800042e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x132>
 8000434:	42ab      	cmp	r3, r5
 8000436:	f200 80d1 	bhi.w	80005dc <__udivmoddi4+0x2d4>
 800043a:	4680      	mov	r8, r0
 800043c:	1aed      	subs	r5, r5, r3
 800043e:	b2a3      	uxth	r3, r4
 8000440:	fbb5 f0f2 	udiv	r0, r5, r2
 8000444:	fb02 5510 	mls	r5, r2, r0, r5
 8000448:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800044c:	fb0c fc00 	mul.w	ip, ip, r0
 8000450:	45a4      	cmp	ip, r4
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x15c>
 8000454:	19e4      	adds	r4, r4, r7
 8000456:	f100 33ff 	add.w	r3, r0, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x15a>
 800045c:	45a4      	cmp	ip, r4
 800045e:	f200 80b8 	bhi.w	80005d2 <__udivmoddi4+0x2ca>
 8000462:	4618      	mov	r0, r3
 8000464:	eba4 040c 	sub.w	r4, r4, ip
 8000468:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800046c:	e79d      	b.n	80003aa <__udivmoddi4+0xa2>
 800046e:	4631      	mov	r1, r6
 8000470:	4630      	mov	r0, r6
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	f1ce 0420 	rsb	r4, lr, #32
 800047a:	fa05 f30e 	lsl.w	r3, r5, lr
 800047e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000482:	fa20 f804 	lsr.w	r8, r0, r4
 8000486:	0c3a      	lsrs	r2, r7, #16
 8000488:	fa25 f404 	lsr.w	r4, r5, r4
 800048c:	ea48 0803 	orr.w	r8, r8, r3
 8000490:	fbb4 f1f2 	udiv	r1, r4, r2
 8000494:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000498:	fb02 4411 	mls	r4, r2, r1, r4
 800049c:	fa1f fc87 	uxth.w	ip, r7
 80004a0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80004a4:	fb01 f30c 	mul.w	r3, r1, ip
 80004a8:	42ab      	cmp	r3, r5
 80004aa:	fa00 f40e 	lsl.w	r4, r0, lr
 80004ae:	d909      	bls.n	80004c4 <__udivmoddi4+0x1bc>
 80004b0:	19ed      	adds	r5, r5, r7
 80004b2:	f101 30ff 	add.w	r0, r1, #4294967295
 80004b6:	f080 808a 	bcs.w	80005ce <__udivmoddi4+0x2c6>
 80004ba:	42ab      	cmp	r3, r5
 80004bc:	f240 8087 	bls.w	80005ce <__udivmoddi4+0x2c6>
 80004c0:	3902      	subs	r1, #2
 80004c2:	443d      	add	r5, r7
 80004c4:	1aeb      	subs	r3, r5, r3
 80004c6:	fa1f f588 	uxth.w	r5, r8
 80004ca:	fbb3 f0f2 	udiv	r0, r3, r2
 80004ce:	fb02 3310 	mls	r3, r2, r0, r3
 80004d2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004d6:	fb00 f30c 	mul.w	r3, r0, ip
 80004da:	42ab      	cmp	r3, r5
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x1e6>
 80004de:	19ed      	adds	r5, r5, r7
 80004e0:	f100 38ff 	add.w	r8, r0, #4294967295
 80004e4:	d26f      	bcs.n	80005c6 <__udivmoddi4+0x2be>
 80004e6:	42ab      	cmp	r3, r5
 80004e8:	d96d      	bls.n	80005c6 <__udivmoddi4+0x2be>
 80004ea:	3802      	subs	r0, #2
 80004ec:	443d      	add	r5, r7
 80004ee:	1aeb      	subs	r3, r5, r3
 80004f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f4:	e78f      	b.n	8000416 <__udivmoddi4+0x10e>
 80004f6:	f1c1 0720 	rsb	r7, r1, #32
 80004fa:	fa22 f807 	lsr.w	r8, r2, r7
 80004fe:	408b      	lsls	r3, r1
 8000500:	fa05 f401 	lsl.w	r4, r5, r1
 8000504:	ea48 0303 	orr.w	r3, r8, r3
 8000508:	fa20 fe07 	lsr.w	lr, r0, r7
 800050c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000510:	40fd      	lsrs	r5, r7
 8000512:	ea4e 0e04 	orr.w	lr, lr, r4
 8000516:	fbb5 f9fc 	udiv	r9, r5, ip
 800051a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800051e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000522:	fa1f f883 	uxth.w	r8, r3
 8000526:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800052a:	fb09 f408 	mul.w	r4, r9, r8
 800052e:	42ac      	cmp	r4, r5
 8000530:	fa02 f201 	lsl.w	r2, r2, r1
 8000534:	fa00 fa01 	lsl.w	sl, r0, r1
 8000538:	d908      	bls.n	800054c <__udivmoddi4+0x244>
 800053a:	18ed      	adds	r5, r5, r3
 800053c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000540:	d243      	bcs.n	80005ca <__udivmoddi4+0x2c2>
 8000542:	42ac      	cmp	r4, r5
 8000544:	d941      	bls.n	80005ca <__udivmoddi4+0x2c2>
 8000546:	f1a9 0902 	sub.w	r9, r9, #2
 800054a:	441d      	add	r5, r3
 800054c:	1b2d      	subs	r5, r5, r4
 800054e:	fa1f fe8e 	uxth.w	lr, lr
 8000552:	fbb5 f0fc 	udiv	r0, r5, ip
 8000556:	fb0c 5510 	mls	r5, ip, r0, r5
 800055a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800055e:	fb00 f808 	mul.w	r8, r0, r8
 8000562:	45a0      	cmp	r8, r4
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x26e>
 8000566:	18e4      	adds	r4, r4, r3
 8000568:	f100 35ff 	add.w	r5, r0, #4294967295
 800056c:	d229      	bcs.n	80005c2 <__udivmoddi4+0x2ba>
 800056e:	45a0      	cmp	r8, r4
 8000570:	d927      	bls.n	80005c2 <__udivmoddi4+0x2ba>
 8000572:	3802      	subs	r0, #2
 8000574:	441c      	add	r4, r3
 8000576:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800057a:	eba4 0408 	sub.w	r4, r4, r8
 800057e:	fba0 8902 	umull	r8, r9, r0, r2
 8000582:	454c      	cmp	r4, r9
 8000584:	46c6      	mov	lr, r8
 8000586:	464d      	mov	r5, r9
 8000588:	d315      	bcc.n	80005b6 <__udivmoddi4+0x2ae>
 800058a:	d012      	beq.n	80005b2 <__udivmoddi4+0x2aa>
 800058c:	b156      	cbz	r6, 80005a4 <__udivmoddi4+0x29c>
 800058e:	ebba 030e 	subs.w	r3, sl, lr
 8000592:	eb64 0405 	sbc.w	r4, r4, r5
 8000596:	fa04 f707 	lsl.w	r7, r4, r7
 800059a:	40cb      	lsrs	r3, r1
 800059c:	431f      	orrs	r7, r3
 800059e:	40cc      	lsrs	r4, r1
 80005a0:	6037      	str	r7, [r6, #0]
 80005a2:	6074      	str	r4, [r6, #4]
 80005a4:	2100      	movs	r1, #0
 80005a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005aa:	4618      	mov	r0, r3
 80005ac:	e6f8      	b.n	80003a0 <__udivmoddi4+0x98>
 80005ae:	4690      	mov	r8, r2
 80005b0:	e6e0      	b.n	8000374 <__udivmoddi4+0x6c>
 80005b2:	45c2      	cmp	sl, r8
 80005b4:	d2ea      	bcs.n	800058c <__udivmoddi4+0x284>
 80005b6:	ebb8 0e02 	subs.w	lr, r8, r2
 80005ba:	eb69 0503 	sbc.w	r5, r9, r3
 80005be:	3801      	subs	r0, #1
 80005c0:	e7e4      	b.n	800058c <__udivmoddi4+0x284>
 80005c2:	4628      	mov	r0, r5
 80005c4:	e7d7      	b.n	8000576 <__udivmoddi4+0x26e>
 80005c6:	4640      	mov	r0, r8
 80005c8:	e791      	b.n	80004ee <__udivmoddi4+0x1e6>
 80005ca:	4681      	mov	r9, r0
 80005cc:	e7be      	b.n	800054c <__udivmoddi4+0x244>
 80005ce:	4601      	mov	r1, r0
 80005d0:	e778      	b.n	80004c4 <__udivmoddi4+0x1bc>
 80005d2:	3802      	subs	r0, #2
 80005d4:	443c      	add	r4, r7
 80005d6:	e745      	b.n	8000464 <__udivmoddi4+0x15c>
 80005d8:	4608      	mov	r0, r1
 80005da:	e708      	b.n	80003ee <__udivmoddi4+0xe6>
 80005dc:	f1a8 0802 	sub.w	r8, r8, #2
 80005e0:	443d      	add	r5, r7
 80005e2:	e72b      	b.n	800043c <__udivmoddi4+0x134>

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005e8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005ea:	4b0e      	ldr	r3, [pc, #56]	; (8000624 <HAL_InitTick+0x3c>)
{
 80005ec:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005ee:	4a0e      	ldr	r2, [pc, #56]	; (8000628 <HAL_InitTick+0x40>)
 80005f0:	7818      	ldrb	r0, [r3, #0]
 80005f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005f6:	fbb3 f3f0 	udiv	r3, r3, r0
 80005fa:	6810      	ldr	r0, [r2, #0]
 80005fc:	fbb0 f0f3 	udiv	r0, r0, r3
 8000600:	f000 f8a2 	bl	8000748 <HAL_SYSTICK_Config>
 8000604:	4604      	mov	r4, r0
 8000606:	b958      	cbnz	r0, 8000620 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000608:	2d0f      	cmp	r5, #15
 800060a:	d809      	bhi.n	8000620 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800060c:	4602      	mov	r2, r0
 800060e:	4629      	mov	r1, r5
 8000610:	f04f 30ff 	mov.w	r0, #4294967295
 8000614:	f000 f852 	bl	80006bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000618:	4b04      	ldr	r3, [pc, #16]	; (800062c <HAL_InitTick+0x44>)
 800061a:	4620      	mov	r0, r4
 800061c:	601d      	str	r5, [r3, #0]
 800061e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000620:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000622:	bd38      	pop	{r3, r4, r5, pc}
 8000624:	20000000 	.word	0x20000000
 8000628:	20000008 	.word	0x20000008
 800062c:	20000004 	.word	0x20000004

08000630 <HAL_Init>:
{
 8000630:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000632:	2003      	movs	r0, #3
 8000634:	f000 f830 	bl	8000698 <HAL_NVIC_SetPriorityGrouping>
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000638:	2000      	movs	r0, #0
 800063a:	f7ff ffd5 	bl	80005e8 <HAL_InitTick>
 800063e:	4604      	mov	r4, r0
 8000640:	b918      	cbnz	r0, 800064a <HAL_Init+0x1a>
  HAL_MspInit();
 8000642:	f003 f911 	bl	8003868 <HAL_MspInit>
}
 8000646:	4620      	mov	r0, r4
 8000648:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800064a:	2401      	movs	r4, #1
 800064c:	e7fb      	b.n	8000646 <HAL_Init+0x16>
	...

08000650 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000650:	4a03      	ldr	r2, [pc, #12]	; (8000660 <HAL_IncTick+0x10>)
 8000652:	4b04      	ldr	r3, [pc, #16]	; (8000664 <HAL_IncTick+0x14>)
 8000654:	6811      	ldr	r1, [r2, #0]
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	440b      	add	r3, r1
 800065a:	6013      	str	r3, [r2, #0]
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	2000002c 	.word	0x2000002c
 8000664:	20000000 	.word	0x20000000

08000668 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000668:	4b01      	ldr	r3, [pc, #4]	; (8000670 <HAL_GetTick+0x8>)
 800066a:	6818      	ldr	r0, [r3, #0]
}
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	2000002c 	.word	0x2000002c

08000674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000674:	b538      	push	{r3, r4, r5, lr}
 8000676:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000678:	f7ff fff6 	bl	8000668 <HAL_GetTick>
 800067c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800067e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000680:	bf1e      	ittt	ne
 8000682:	4b04      	ldrne	r3, [pc, #16]	; (8000694 <HAL_Delay+0x20>)
 8000684:	781b      	ldrbne	r3, [r3, #0]
 8000686:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000688:	f7ff ffee 	bl	8000668 <HAL_GetTick>
 800068c:	1b40      	subs	r0, r0, r5
 800068e:	4284      	cmp	r4, r0
 8000690:	d8fa      	bhi.n	8000688 <HAL_Delay+0x14>
  {
  }
}
 8000692:	bd38      	pop	{r3, r4, r5, pc}
 8000694:	20000000 	.word	0x20000000

08000698 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000698:	4a07      	ldr	r2, [pc, #28]	; (80006b8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800069a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800069c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800069e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006a2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80006a6:	041b      	lsls	r3, r3, #16
 80006a8:	0c1b      	lsrs	r3, r3, #16
 80006aa:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80006b2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80006b4:	60d3      	str	r3, [r2, #12]
 80006b6:	4770      	bx	lr
 80006b8:	e000ed00 	.word	0xe000ed00

080006bc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006bc:	4b19      	ldr	r3, [pc, #100]	; (8000724 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006be:	b530      	push	{r4, r5, lr}
 80006c0:	68dc      	ldr	r4, [r3, #12]
 80006c2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006c6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ca:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006cc:	2b04      	cmp	r3, #4
 80006ce:	bf28      	it	cs
 80006d0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006d2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d4:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006d8:	bf8c      	ite	hi
 80006da:	3c03      	subhi	r4, #3
 80006dc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006de:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 80006e2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80006e8:	ea01 0103 	and.w	r1, r1, r3
 80006ec:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006f0:	fa05 f404 	lsl.w	r4, r5, r4
 80006f4:	f104 34ff 	add.w	r4, r4, #4294967295
 80006f8:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006fc:	ea42 0201 	orr.w	r2, r2, r1
 8000700:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) >= 0)
 8000704:	db07      	blt.n	8000716 <HAL_NVIC_SetPriority+0x5a>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000706:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800070a:	b2d2      	uxtb	r2, r2
 800070c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000710:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 8000714:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000716:	f000 000f 	and.w	r0, r0, #15
 800071a:	b2d2      	uxtb	r2, r2
 800071c:	4b02      	ldr	r3, [pc, #8]	; (8000728 <HAL_NVIC_SetPriority+0x6c>)
 800071e:	541a      	strb	r2, [r3, r0]
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	bf00      	nop
 8000724:	e000ed00 	.word	0xe000ed00
 8000728:	e000ed14 	.word	0xe000ed14

0800072c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800072c:	2800      	cmp	r0, #0
 800072e:	db08      	blt.n	8000742 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000730:	0942      	lsrs	r2, r0, #5
 8000732:	2301      	movs	r3, #1
 8000734:	f000 001f 	and.w	r0, r0, #31
 8000738:	fa03 f000 	lsl.w	r0, r3, r0
 800073c:	4b01      	ldr	r3, [pc, #4]	; (8000744 <HAL_NVIC_EnableIRQ+0x18>)
 800073e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000742:	4770      	bx	lr
 8000744:	e000e100 	.word	0xe000e100

08000748 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000748:	3801      	subs	r0, #1
 800074a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800074e:	d20a      	bcs.n	8000766 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000750:	4b06      	ldr	r3, [pc, #24]	; (800076c <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000752:	21f0      	movs	r1, #240	; 0xf0
 8000754:	4a06      	ldr	r2, [pc, #24]	; (8000770 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000756:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000758:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800075a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800075e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000760:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000766:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	e000e010 	.word	0xe000e010
 8000770:	e000ed00 	.word	0xe000ed00

08000774 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000774:	b510      	push	{r4, lr}
  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000776:	b128      	cbz	r0, 8000784 <HAL_DMA_Abort_IT+0x10>
  {
    return HAL_ERROR;
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000778:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800077c:	2b02      	cmp	r3, #2
 800077e:	d003      	beq.n	8000788 <HAL_DMA_Abort_IT+0x14>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000780:	2380      	movs	r3, #128	; 0x80
 8000782:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000784:	2001      	movs	r0, #1
 8000786:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
  }
  else
  {
    if(IS_D2_DMA_INSTANCE(hdma) != RESET) /* D2 Domain DMA : DMA1 or DMA2*/
 8000788:	6803      	ldr	r3, [r0, #0]
 800078a:	4a1b      	ldr	r2, [pc, #108]	; (80007f8 <HAL_DMA_Abort_IT+0x84>)
 800078c:	441a      	add	r2, r3
 800078e:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 8000792:	d808      	bhi.n	80007a6 <HAL_DMA_Abort_IT+0x32>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8000794:	2204      	movs	r2, #4
 8000796:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800079a:	681a      	ldr	r2, [r3, #0]
 800079c:	f022 0201 	bic.w	r2, r2, #1
 80007a0:	601a      	str	r2, [r3, #0]
        hdma->XferAbortCallback(hdma);
      }
    }
  }

  return HAL_OK;
 80007a2:	2000      	movs	r0, #0
 80007a4:	bd10      	pop	{r4, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80007a6:	681a      	ldr	r2, [r3, #0]
 80007a8:	f022 020e 	bic.w	r2, r2, #14
 80007ac:	601a      	str	r2, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	f022 0201 	bic.w	r2, r2, #1
 80007b4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80007b6:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80007b8:	6813      	ldr	r3, [r2, #0]
 80007ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80007be:	6013      	str	r3, [r2, #0]
      BDMA->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex));
 80007c0:	2301      	movs	r3, #1
 80007c2:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80007c4:	4093      	lsls	r3, r2
 80007c6:	4a0d      	ldr	r2, [pc, #52]	; (80007fc <HAL_DMA_Abort_IT+0x88>)
 80007c8:	6053      	str	r3, [r2, #4]
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80007ca:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80007cc:	6e82      	ldr	r2, [r0, #104]	; 0x68
 80007ce:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 80007d0:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80007d2:	b133      	cbz	r3, 80007e2 <HAL_DMA_Abort_IT+0x6e>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80007d4:	681a      	ldr	r2, [r3, #0]
 80007d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80007da:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80007dc:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80007de:	6f42      	ldr	r2, [r0, #116]	; 0x74
 80007e0:	605a      	str	r2, [r3, #4]
      hdma->State = HAL_DMA_STATE_READY;
 80007e2:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 80007e4:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 80007e6:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 80007ea:	6d03      	ldr	r3, [r0, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 80007ec:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d0d6      	beq.n	80007a2 <HAL_DMA_Abort_IT+0x2e>
        hdma->XferAbortCallback(hdma);
 80007f4:	4798      	blx	r3
 80007f6:	e7d4      	b.n	80007a2 <HAL_DMA_Abort_IT+0x2e>
 80007f8:	bffdfff0 	.word	0xbffdfff0
 80007fc:	58025400 	.word	0x58025400

08000800 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000804:	680b      	ldr	r3, [r1, #0]
{
 8000806:	b085      	sub	sp, #20
      /* Configure the External Interrupt or event for the current IO */
      
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000808:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80009cc <HAL_GPIO_Init+0x1cc>
          temp |= iocurrent;
        }
        EXTI_Ptr->EMR1 = temp;
             
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800080c:	f04f 49b0 	mov.w	r9, #1476395008	; 0x58000000
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000810:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000812:	2300      	movs	r3, #0
        temp = EXTI_Ptr->IMR1;
 8000814:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 80009d0 <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 8000818:	2701      	movs	r7, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800081a:	9a01      	ldr	r2, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 800081c:	409f      	lsls	r7, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800081e:	ea07 0502 	and.w	r5, r7, r2
    if(iocurrent == ioposition)
 8000822:	42af      	cmp	r7, r5
 8000824:	f040 80b7 	bne.w	8000996 <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000828:	684a      	ldr	r2, [r1, #4]
 800082a:	f022 0610 	bic.w	r6, r2, #16
 800082e:	2e02      	cmp	r6, #2
 8000830:	d116      	bne.n	8000860 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3];
 8000832:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000836:	f003 0b07 	and.w	fp, r3, #7
 800083a:	f04f 0e0f 	mov.w	lr, #15
 800083e:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8000842:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8000846:	f8da 4020 	ldr.w	r4, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800084a:	fa0e fe0b 	lsl.w	lr, lr, fp
 800084e:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000852:	690c      	ldr	r4, [r1, #16]
 8000854:	fa04 f40b 	lsl.w	r4, r4, fp
 8000858:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3] = temp;
 800085c:	f8ca 4020 	str.w	r4, [sl, #32]
 8000860:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000864:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8000866:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800086a:	f002 0e03 	and.w	lr, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800086e:	fa04 f40a 	lsl.w	r4, r4, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000872:	3e01      	subs	r6, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000874:	fa0e fe0a 	lsl.w	lr, lr, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000878:	43e4      	mvns	r4, r4
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800087a:	2e01      	cmp	r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800087c:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000880:	ea4e 0e0b 	orr.w	lr, lr, fp
      GPIOx->MODER = temp;
 8000884:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000888:	d810      	bhi.n	80008ac <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR; 
 800088a:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800088c:	ea06 0b04 	and.w	fp, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8000890:	68ce      	ldr	r6, [r1, #12]
 8000892:	fa06 fe0a 	lsl.w	lr, r6, sl
 8000896:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 800089a:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 800089c:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800089e:	ea26 0707 	bic.w	r7, r6, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80008a2:	f3c2 1600 	ubfx	r6, r2, #4, #1
 80008a6:	409e      	lsls	r6, r3
 80008a8:	4337      	orrs	r7, r6
        GPIOx->OTYPER = temp;
 80008aa:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80008ac:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80008ae:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80008b0:	688e      	ldr	r6, [r1, #8]
 80008b2:	fa06 f60a 	lsl.w	r6, r6, sl
 80008b6:	4334      	orrs	r4, r6
      GPIOx->PUPDR = temp;
 80008b8:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80008ba:	00d4      	lsls	r4, r2, #3
 80008bc:	d56b      	bpl.n	8000996 <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008be:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 80008c2:	f023 0603 	bic.w	r6, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80008c6:	f003 0703 	and.w	r7, r3, #3
 80008ca:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ce:	f044 0402 	orr.w	r4, r4, #2
 80008d2:	f106 46b0 	add.w	r6, r6, #1476395008	; 0x58000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80008d6:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008d8:	f8c8 40f4 	str.w	r4, [r8, #244]	; 0xf4
 80008dc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80008e0:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 80008e4:	f004 0402 	and.w	r4, r4, #2
 80008e8:	9403      	str	r4, [sp, #12]
 80008ea:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80008ec:	fa0e f407 	lsl.w	r4, lr, r7
        temp = SYSCFG->EXTICR[position >> 2];
 80008f0:	f8d6 a008 	ldr.w	sl, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80008f4:	ea2a 0e04 	bic.w	lr, sl, r4
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80008f8:	4c33      	ldr	r4, [pc, #204]	; (80009c8 <HAL_GPIO_Init+0x1c8>)
 80008fa:	42a0      	cmp	r0, r4
 80008fc:	d052      	beq.n	80009a4 <HAL_GPIO_Init+0x1a4>
 80008fe:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000902:	42a0      	cmp	r0, r4
 8000904:	d050      	beq.n	80009a8 <HAL_GPIO_Init+0x1a8>
 8000906:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800090a:	42a0      	cmp	r0, r4
 800090c:	d04e      	beq.n	80009ac <HAL_GPIO_Init+0x1ac>
 800090e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000912:	42a0      	cmp	r0, r4
 8000914:	d04c      	beq.n	80009b0 <HAL_GPIO_Init+0x1b0>
 8000916:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800091a:	42a0      	cmp	r0, r4
 800091c:	d04a      	beq.n	80009b4 <HAL_GPIO_Init+0x1b4>
 800091e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000922:	42a0      	cmp	r0, r4
 8000924:	d048      	beq.n	80009b8 <HAL_GPIO_Init+0x1b8>
 8000926:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800092a:	42a0      	cmp	r0, r4
 800092c:	d046      	beq.n	80009bc <HAL_GPIO_Init+0x1bc>
 800092e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000932:	42a0      	cmp	r0, r4
 8000934:	d044      	beq.n	80009c0 <HAL_GPIO_Init+0x1c0>
 8000936:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800093a:	42a0      	cmp	r0, r4
 800093c:	d042      	beq.n	80009c4 <HAL_GPIO_Init+0x1c4>
 800093e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000942:	42a0      	cmp	r0, r4
 8000944:	bf14      	ite	ne
 8000946:	240a      	movne	r4, #10
 8000948:	2409      	moveq	r4, #9
 800094a:	40bc      	lsls	r4, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800094c:	03d7      	lsls	r7, r2, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800094e:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8000952:	60b4      	str	r4, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 8000954:	ea6f 0605 	mvn.w	r6, r5
        temp = EXTI_Ptr->IMR1;
 8000958:	f8dc 4000 	ldr.w	r4, [ip]
        temp &= ~((uint32_t)iocurrent);
 800095c:	bf54      	ite	pl
 800095e:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8000960:	432c      	orrmi	r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000962:	0397      	lsls	r7, r2, #14
        EXTI_Ptr->IMR1 = temp;
 8000964:	f8cc 4000 	str.w	r4, [ip]
        temp = EXTI_Ptr->EMR1;
 8000968:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
 800096c:	bf54      	ite	pl
 800096e:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8000970:	432c      	orrmi	r4, r5
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000972:	02d7      	lsls	r7, r2, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8000974:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_Ptr->EMR1 = temp;
 8000978:	f8cc 4004 	str.w	r4, [ip, #4]
        temp = EXTI->RTSR1;
 800097c:	f8d9 4000 	ldr.w	r4, [r9]
        temp &= ~((uint32_t)iocurrent);
 8000980:	bf54      	ite	pl
 8000982:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8000984:	432c      	orrmi	r4, r5

        temp = EXTI->FTSR1;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000986:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 8000988:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 800098a:	687c      	ldr	r4, [r7, #4]
        temp &= ~((uint32_t)iocurrent);
 800098c:	bf54      	ite	pl
 800098e:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8000990:	432c      	orrmi	r4, r5
        }
        EXTI->FTSR1 = temp;
 8000992:	f8c9 4004 	str.w	r4, [r9, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000996:	3301      	adds	r3, #1
 8000998:	2b10      	cmp	r3, #16
 800099a:	f47f af3d 	bne.w	8000818 <HAL_GPIO_Init+0x18>
      }      
    }
  }
}
 800099e:	b005      	add	sp, #20
 80009a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80009a4:	2400      	movs	r4, #0
 80009a6:	e7d0      	b.n	800094a <HAL_GPIO_Init+0x14a>
 80009a8:	2401      	movs	r4, #1
 80009aa:	e7ce      	b.n	800094a <HAL_GPIO_Init+0x14a>
 80009ac:	2402      	movs	r4, #2
 80009ae:	e7cc      	b.n	800094a <HAL_GPIO_Init+0x14a>
 80009b0:	2403      	movs	r4, #3
 80009b2:	e7ca      	b.n	800094a <HAL_GPIO_Init+0x14a>
 80009b4:	2404      	movs	r4, #4
 80009b6:	e7c8      	b.n	800094a <HAL_GPIO_Init+0x14a>
 80009b8:	2405      	movs	r4, #5
 80009ba:	e7c6      	b.n	800094a <HAL_GPIO_Init+0x14a>
 80009bc:	2406      	movs	r4, #6
 80009be:	e7c4      	b.n	800094a <HAL_GPIO_Init+0x14a>
 80009c0:	2407      	movs	r4, #7
 80009c2:	e7c2      	b.n	800094a <HAL_GPIO_Init+0x14a>
 80009c4:	2408      	movs	r4, #8
 80009c6:	e7c0      	b.n	800094a <HAL_GPIO_Init+0x14a>
 80009c8:	58020000 	.word	0x58020000
 80009cc:	58024400 	.word	0x58024400
 80009d0:	58000080 	.word	0x58000080

080009d4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80009d4:	b10a      	cbz	r2, 80009da <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 80009d6:	8301      	strh	r1, [r0, #24]
 80009d8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 80009da:	8341      	strh	r1, [r0, #26]
 80009dc:	4770      	bx	lr

080009de <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 80009de:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80009e0:	4605      	mov	r5, r0
{ 
 80009e2:	b08b      	sub	sp, #44	; 0x2c
  if(hpcd == NULL)
 80009e4:	2800      	cmp	r0, #0
 80009e6:	d06d      	beq.n	8000ac4 <HAL_PCD_Init+0xe6>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 80009e8:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 80009ea:	462c      	mov	r4, r5
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 80009ec:	466e      	mov	r6, sp
 80009ee:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 80009f0:	f880 33b9 	strb.w	r3, [r0, #953]	; 0x3b9
  HAL_PCD_MspInit(hpcd);
 80009f4:	f003 f8dc 	bl	8003bb0 <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 80009f8:	f854 0b10 	ldr.w	r0, [r4], #16
 80009fc:	f002 fcac 	bl	8003358 <USB_DisableGlobalInt>
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000a00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a02:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000a04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a06:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000a08:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000a0c:	f105 0410 	add.w	r4, r5, #16
 8000a10:	e886 0003 	stmia.w	r6, {r0, r1}
 8000a14:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000a18:	6828      	ldr	r0, [r5, #0]
 
 /* Init endpoints structures */
 for (i = 0; i < 15 ; i++)
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 8000a1a:	2601      	movs	r6, #1
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000a1c:	f002 fc61 	bl	80032e2 <USB_CoreInit>
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8000a20:	2100      	movs	r1, #0
 8000a22:	6828      	ldr	r0, [r5, #0]
 8000a24:	f002 fc9e 	bl	8003364 <USB_SetCurrentMode>
 for (i = 0; i < 15 ; i++)
 8000a28:	2100      	movs	r1, #0
 8000a2a:	462b      	mov	r3, r5
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8000a2c:	462a      	mov	r2, r5
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000a2e:	4608      	mov	r0, r1
   hpcd->IN_ep[i].num = i;
 8000a30:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
 8000a34:	321c      	adds	r2, #28
   hpcd->IN_ep[i].tx_fifo_num = i;
 8000a36:	8451      	strh	r1, [r2, #34]	; 0x22
 for (i = 0; i < 15 ; i++)
 8000a38:	3101      	adds	r1, #1
   hpcd->IN_ep[i].is_in = 1;
 8000a3a:	7756      	strb	r6, [r2, #29]
 for (i = 0; i < 15 ; i++)
 8000a3c:	290f      	cmp	r1, #15
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000a3e:	77d0      	strb	r0, [r2, #31]
   hpcd->IN_ep[i].maxpacket =  0;
 8000a40:	6250      	str	r0, [r2, #36]	; 0x24
   hpcd->IN_ep[i].xfer_buff = 0;
 8000a42:	6290      	str	r0, [r2, #40]	; 0x28
   hpcd->IN_ep[i].xfer_len = 0;
 8000a44:	6310      	str	r0, [r2, #48]	; 0x30
 for (i = 0; i < 15 ; i++)
 8000a46:	d1f3      	bne.n	8000a30 <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0;
   hpcd->OUT_ep[i].xfer_buff = 0;
   hpcd->OUT_ep[i].xfer_len = 0;
   
   hpcd->Instance->DIEPTXF[i] = 0;
 8000a48:	2200      	movs	r2, #0
 8000a4a:	f8d5 e000 	ldr.w	lr, [r5]
   hpcd->OUT_ep[i].is_in = 0;
 8000a4e:	4611      	mov	r1, r2
   hpcd->OUT_ep[i].num = i;
 8000a50:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
   hpcd->Instance->DIEPTXF[i] = 0;
 8000a54:	f102 0040 	add.w	r0, r2, #64	; 0x40
   hpcd->IN_ep[i].tx_fifo_num = i;
 8000a58:	87da      	strh	r2, [r3, #62]	; 0x3e
 for (i = 0; i < 15 ; i++)
 8000a5a:	3201      	adds	r2, #1
   hpcd->Instance->DIEPTXF[i] = 0;
 8000a5c:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
   hpcd->OUT_ep[i].is_in = 0;
 8000a60:	f883 11f9 	strb.w	r1, [r3, #505]	; 0x1f9
 for (i = 0; i < 15 ; i++)
 8000a64:	2a0f      	cmp	r2, #15
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000a66:	f883 11fb 	strb.w	r1, [r3, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0;
 8000a6a:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
 8000a6e:	f103 031c 	add.w	r3, r3, #28
   hpcd->OUT_ep[i].xfer_buff = 0;
 8000a72:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
   hpcd->OUT_ep[i].xfer_len = 0;
 8000a76:	f8c3 11f0 	str.w	r1, [r3, #496]	; 0x1f0
   hpcd->Instance->DIEPTXF[i] = 0;
 8000a7a:	6041      	str	r1, [r0, #4]
 for (i = 0; i < 15 ; i++)
 8000a7c:	d1e8      	bne.n	8000a50 <HAL_PCD_Init+0x72>
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 8000a7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a80:	466e      	mov	r6, sp
 8000a82:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000a84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a86:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000a88:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000a8c:	e886 0003 	stmia.w	r6, {r0, r1}
 8000a90:	4670      	mov	r0, lr
 8000a92:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000a96:	f002 fc7d 	bl	8003394 <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	f885 33b9 	strb.w	r3, [r5, #953]	; 0x3b9
 
 /* Activate LPM */
 if (hpcd->Init.lpm_enable == 1)
 8000aa0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d102      	bne.n	8000aac <HAL_PCD_Init+0xce>
 {
   HAL_PCDEx_ActivateLPM(hpcd);
 8000aa6:	4628      	mov	r0, r5
 8000aa8:	f000 f80e 	bl	8000ac8 <HAL_PCDEx_ActivateLPM>
 }
 
#if defined (USB_OTG_GCCFG_BCDEN)	
 /* Activate Battery charging */
 if (hpcd->Init.battery_charging_enable ==1)
 8000aac:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d102      	bne.n	8000ab8 <HAL_PCD_Init+0xda>
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 8000ab2:	4628      	mov	r0, r5
 8000ab4:	f000 f81b 	bl	8000aee <HAL_PCDEx_ActivateBCD>
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 8000ab8:	6828      	ldr	r0, [r5, #0]
 8000aba:	f002 fd3a 	bl	8003532 <USB_DevDisconnect>
 return HAL_OK;
 8000abe:	2000      	movs	r0, #0
}
 8000ac0:	b00b      	add	sp, #44	; 0x2c
 8000ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	e7fb      	b.n	8000ac0 <HAL_PCD_Init+0xe2>

08000ac8 <HAL_PCDEx_ActivateLPM>:
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
  
  hpcd->lpm_active = ENABLE;
 8000ac8:	2101      	movs	r1, #1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8000aca:	6802      	ldr	r2, [r0, #0]
{
 8000acc:	4603      	mov	r3, r0
  hpcd->lpm_active = ENABLE;
 8000ace:	f8c0 13f4 	str.w	r1, [r0, #1012]	; 0x3f4
  hpcd->LPM_State = LPM_L0;
 8000ad2:	2000      	movs	r0, #0
 8000ad4:	f883 03ec 	strb.w	r0, [r3, #1004]	; 0x3ec
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8000ad8:	6993      	ldr	r3, [r2, #24]
 8000ada:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000ade:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8000ae0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8000ae2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ae6:	f043 0303 	orr.w	r3, r3, #3
 8000aea:	6553      	str	r3, [r2, #84]	; 0x54
  
  return HAL_OK;  
}
 8000aec:	4770      	bx	lr

08000aee <HAL_PCDEx_ActivateBCD>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8000aee:	6803      	ldr	r3, [r0, #0]

  hpcd->battery_charging_active = ENABLE; 
 8000af0:	2201      	movs	r2, #1
 8000af2:	f8c0 23f8 	str.w	r2, [r0, #1016]	; 0x3f8
  
  /* Enable DCD : Data Contact Detect */
  USBx->GCCFG |= USB_OTG_GCCFG_DCDEN;
  
  return HAL_OK;  
}
 8000af6:	2000      	movs	r0, #0
  USBx->GCCFG |= (USB_OTG_GCCFG_BCDEN);
 8000af8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000afa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000afe:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG |= USB_OTG_GCCFG_DCDEN;
 8000b00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b02:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000b06:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000b08:	4770      	bx	lr
	...

08000b0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b0e:	6803      	ldr	r3, [r0, #0]
{
 8000b10:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b12:	07d8      	lsls	r0, r3, #31
 8000b14:	d45c      	bmi.n	8000bd0 <HAL_RCC_OscConfig+0xc4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b16:	682b      	ldr	r3, [r5, #0]
 8000b18:	0799      	lsls	r1, r3, #30
 8000b1a:	f100 80af 	bmi.w	8000c7c <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8000b1e:	682b      	ldr	r3, [r5, #0]
 8000b20:	06d9      	lsls	r1, r3, #27
 8000b22:	d525      	bpl.n	8000b70 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_CSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8000b24:	4bac      	ldr	r3, [pc, #688]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
 8000b26:	691a      	ldr	r2, [r3, #16]
 8000b28:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000b2c:	2a08      	cmp	r2, #8
 8000b2e:	d00b      	beq.n	8000b48 <HAL_RCC_OscConfig+0x3c>
 8000b30:	691a      	ldr	r2, [r3, #16]
 8000b32:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000b36:	2a18      	cmp	r2, #24
 8000b38:	f040 80f7 	bne.w	8000d2a <HAL_RCC_OscConfig+0x21e>
 8000b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b3e:	f003 0303 	and.w	r3, r3, #3
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	f040 80f1 	bne.w	8000d2a <HAL_RCC_OscConfig+0x21e>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000b48:	4ba3      	ldr	r3, [pc, #652]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	05d2      	lsls	r2, r2, #23
 8000b4e:	d502      	bpl.n	8000b56 <HAL_RCC_OscConfig+0x4a>
 8000b50:	69ea      	ldr	r2, [r5, #28]
 8000b52:	2a80      	cmp	r2, #128	; 0x80
 8000b54:	d153      	bne.n	8000bfe <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000b56:	6858      	ldr	r0, [r3, #4]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b58:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 8000b5c:	fa92 f2a2 	rbit	r2, r2
 8000b60:	fab2 f182 	clz	r1, r2
 8000b64:	6a2a      	ldr	r2, [r5, #32]
 8000b66:	408a      	lsls	r2, r1
 8000b68:	f020 41f8 	bic.w	r1, r0, #2080374784	; 0x7c000000
 8000b6c:	430a      	orrs	r2, r1
 8000b6e:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b70:	682b      	ldr	r3, [r5, #0]
 8000b72:	0719      	lsls	r1, r3, #28
 8000b74:	f100 810b 	bmi.w	8000d8e <HAL_RCC_OscConfig+0x282>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000b78:	682b      	ldr	r3, [r5, #0]
 8000b7a:	069a      	lsls	r2, r3, #26
 8000b7c:	f100 8130 	bmi.w	8000de0 <HAL_RCC_OscConfig+0x2d4>
        }      
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b80:	682b      	ldr	r3, [r5, #0]
 8000b82:	075c      	lsls	r4, r3, #29
 8000b84:	d51e      	bpl.n	8000bc4 <HAL_RCC_OscConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8000b86:	4c95      	ldr	r4, [pc, #596]	; (8000ddc <HAL_RCC_OscConfig+0x2d0>)
 8000b88:	6823      	ldr	r3, [r4, #0]
 8000b8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b8e:	6023      	str	r3, [r4, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8000b90:	f7ff fd6a 	bl	8000668 <HAL_GetTick>
 8000b94:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8000b96:	6823      	ldr	r3, [r4, #0]
 8000b98:	05da      	lsls	r2, r3, #23
 8000b9a:	f140 8146 	bpl.w	8000e2a <HAL_RCC_OscConfig+0x31e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b9e:	68ab      	ldr	r3, [r5, #8]
 8000ba0:	4c8d      	ldr	r4, [pc, #564]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	f040 8148 	bne.w	8000e38 <HAL_RCC_OscConfig+0x32c>
 8000ba8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000baa:	f043 0301 	orr.w	r3, r3, #1
 8000bae:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000bb0:	f241 3488 	movw	r4, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000bb4:	f7ff fd58 	bl	8000668 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bb8:	4e87      	ldr	r6, [pc, #540]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 8000bba:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000bbc:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8000bbe:	079b      	lsls	r3, r3, #30
 8000bc0:	f140 8160 	bpl.w	8000e84 <HAL_RCC_OscConfig+0x378>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bc4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000bc6:	2a00      	cmp	r2, #0
 8000bc8:	f040 8163 	bne.w	8000e92 <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000bcc:	2000      	movs	r0, #0
 8000bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8000bd0:	4b81      	ldr	r3, [pc, #516]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
 8000bd2:	691a      	ldr	r2, [r3, #16]
 8000bd4:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000bd8:	2a10      	cmp	r2, #16
 8000bda:	d009      	beq.n	8000bf0 <HAL_RCC_OscConfig+0xe4>
 8000bdc:	691a      	ldr	r2, [r3, #16]
 8000bde:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000be2:	2a18      	cmp	r2, #24
 8000be4:	d10d      	bne.n	8000c02 <HAL_RCC_OscConfig+0xf6>
 8000be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000be8:	f003 0303 	and.w	r3, r3, #3
 8000bec:	2b02      	cmp	r3, #2
 8000bee:	d108      	bne.n	8000c02 <HAL_RCC_OscConfig+0xf6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bf0:	4b79      	ldr	r3, [pc, #484]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	039a      	lsls	r2, r3, #14
 8000bf6:	d58e      	bpl.n	8000b16 <HAL_RCC_OscConfig+0xa>
 8000bf8:	686b      	ldr	r3, [r5, #4]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d18b      	bne.n	8000b16 <HAL_RCC_OscConfig+0xa>
      return HAL_ERROR;
 8000bfe:	2001      	movs	r0, #1
 8000c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c02:	686b      	ldr	r3, [r5, #4]
 8000c04:	4c74      	ldr	r4, [pc, #464]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
 8000c06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c0a:	d112      	bne.n	8000c32 <HAL_RCC_OscConfig+0x126>
 8000c0c:	6823      	ldr	r3, [r4, #0]
 8000c0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c12:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c14:	f7ff fd28 	bl	8000668 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c18:	4c6f      	ldr	r4, [pc, #444]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8000c1a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c1c:	6823      	ldr	r3, [r4, #0]
 8000c1e:	039b      	lsls	r3, r3, #14
 8000c20:	f53f af79 	bmi.w	8000b16 <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c24:	f7ff fd20 	bl	8000668 <HAL_GetTick>
 8000c28:	1b80      	subs	r0, r0, r6
 8000c2a:	2864      	cmp	r0, #100	; 0x64
 8000c2c:	d9f6      	bls.n	8000c1c <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 8000c2e:	2003      	movs	r0, #3
 8000c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c32:	b9a3      	cbnz	r3, 8000c5e <HAL_RCC_OscConfig+0x152>
 8000c34:	6823      	ldr	r3, [r4, #0]
 8000c36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c3a:	6023      	str	r3, [r4, #0]
 8000c3c:	6823      	ldr	r3, [r4, #0]
 8000c3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c42:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c44:	f7ff fd10 	bl	8000668 <HAL_GetTick>
 8000c48:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c4a:	6823      	ldr	r3, [r4, #0]
 8000c4c:	039f      	lsls	r7, r3, #14
 8000c4e:	f57f af62 	bpl.w	8000b16 <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c52:	f7ff fd09 	bl	8000668 <HAL_GetTick>
 8000c56:	1b80      	subs	r0, r0, r6
 8000c58:	2864      	cmp	r0, #100	; 0x64
 8000c5a:	d9f6      	bls.n	8000c4a <HAL_RCC_OscConfig+0x13e>
 8000c5c:	e7e7      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c5e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c62:	6823      	ldr	r3, [r4, #0]
 8000c64:	d103      	bne.n	8000c6e <HAL_RCC_OscConfig+0x162>
 8000c66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c6a:	6023      	str	r3, [r4, #0]
 8000c6c:	e7ce      	b.n	8000c0c <HAL_RCC_OscConfig+0x100>
 8000c6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c72:	6023      	str	r3, [r4, #0]
 8000c74:	6823      	ldr	r3, [r4, #0]
 8000c76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c7a:	e7ca      	b.n	8000c12 <HAL_RCC_OscConfig+0x106>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8000c7c:	4b56      	ldr	r3, [pc, #344]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
 8000c7e:	68e9      	ldr	r1, [r5, #12]
 8000c80:	691a      	ldr	r2, [r3, #16]
 8000c82:	f012 0f38 	tst.w	r2, #56	; 0x38
 8000c86:	d007      	beq.n	8000c98 <HAL_RCC_OscConfig+0x18c>
 8000c88:	691a      	ldr	r2, [r3, #16]
 8000c8a:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000c8e:	2a18      	cmp	r2, #24
 8000c90:	d128      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x1d8>
 8000c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c94:	079c      	lsls	r4, r3, #30
 8000c96:	d125      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x1d8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c98:	4a4f      	ldr	r2, [pc, #316]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
 8000c9a:	6813      	ldr	r3, [r2, #0]
 8000c9c:	0758      	lsls	r0, r3, #29
 8000c9e:	d501      	bpl.n	8000ca4 <HAL_RCC_OscConfig+0x198>
 8000ca0:	2900      	cmp	r1, #0
 8000ca2:	d0ac      	beq.n	8000bfe <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000ca4:	6813      	ldr	r3, [r2, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ca6:	4c4c      	ldr	r4, [pc, #304]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000ca8:	f023 0319 	bic.w	r3, r3, #25
 8000cac:	430b      	orrs	r3, r1
 8000cae:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000cb0:	f7ff fcda 	bl	8000668 <HAL_GetTick>
 8000cb4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cb6:	6823      	ldr	r3, [r4, #0]
 8000cb8:	075b      	lsls	r3, r3, #29
 8000cba:	d50d      	bpl.n	8000cd8 <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cbc:	6861      	ldr	r1, [r4, #4]
 8000cbe:	f44f 337c 	mov.w	r3, #258048	; 0x3f000
 8000cc2:	fa93 f3a3 	rbit	r3, r3
 8000cc6:	fab3 f283 	clz	r2, r3
 8000cca:	692b      	ldr	r3, [r5, #16]
 8000ccc:	4093      	lsls	r3, r2
 8000cce:	f421 327c 	bic.w	r2, r1, #258048	; 0x3f000
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	6063      	str	r3, [r4, #4]
 8000cd6:	e722      	b.n	8000b1e <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cd8:	f7ff fcc6 	bl	8000668 <HAL_GetTick>
 8000cdc:	1b80      	subs	r0, r0, r6
 8000cde:	2802      	cmp	r0, #2
 8000ce0:	d9e9      	bls.n	8000cb6 <HAL_RCC_OscConfig+0x1aa>
 8000ce2:	e7a4      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
 8000ce4:	4c3c      	ldr	r4, [pc, #240]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000ce6:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ce8:	b179      	cbz	r1, 8000d0a <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000cea:	f023 0319 	bic.w	r3, r3, #25
 8000cee:	430b      	orrs	r3, r1
 8000cf0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000cf2:	f7ff fcb9 	bl	8000668 <HAL_GetTick>
 8000cf6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cf8:	6823      	ldr	r3, [r4, #0]
 8000cfa:	075f      	lsls	r7, r3, #29
 8000cfc:	d4de      	bmi.n	8000cbc <HAL_RCC_OscConfig+0x1b0>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cfe:	f7ff fcb3 	bl	8000668 <HAL_GetTick>
 8000d02:	1b80      	subs	r0, r0, r6
 8000d04:	2802      	cmp	r0, #2
 8000d06:	d9f7      	bls.n	8000cf8 <HAL_RCC_OscConfig+0x1ec>
 8000d08:	e791      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_DISABLE();
 8000d0a:	f023 0301 	bic.w	r3, r3, #1
 8000d0e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000d10:	f7ff fcaa 	bl	8000668 <HAL_GetTick>
 8000d14:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d16:	6823      	ldr	r3, [r4, #0]
 8000d18:	0758      	lsls	r0, r3, #29
 8000d1a:	f57f af00 	bpl.w	8000b1e <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d1e:	f7ff fca3 	bl	8000668 <HAL_GetTick>
 8000d22:	1b80      	subs	r0, r0, r6
 8000d24:	2802      	cmp	r0, #2
 8000d26:	d9f6      	bls.n	8000d16 <HAL_RCC_OscConfig+0x20a>
 8000d28:	e781      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8000d2a:	69eb      	ldr	r3, [r5, #28]
 8000d2c:	4c2a      	ldr	r4, [pc, #168]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
 8000d2e:	b1eb      	cbz	r3, 8000d6c <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_CSI_ENABLE();
 8000d30:	6823      	ldr	r3, [r4, #0]
 8000d32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d36:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000d38:	f7ff fc96 	bl	8000668 <HAL_GetTick>
 8000d3c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 8000d3e:	6823      	ldr	r3, [r4, #0]
 8000d40:	05df      	lsls	r7, r3, #23
 8000d42:	d50d      	bpl.n	8000d60 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000d44:	6861      	ldr	r1, [r4, #4]
 8000d46:	f04f 43f8 	mov.w	r3, #2080374784	; 0x7c000000
 8000d4a:	fa93 f3a3 	rbit	r3, r3
 8000d4e:	fab3 f283 	clz	r2, r3
 8000d52:	6a2b      	ldr	r3, [r5, #32]
 8000d54:	4093      	lsls	r3, r2
 8000d56:	f021 42f8 	bic.w	r2, r1, #2080374784	; 0x7c000000
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	6063      	str	r3, [r4, #4]
 8000d5e:	e707      	b.n	8000b70 <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8000d60:	f7ff fc82 	bl	8000668 <HAL_GetTick>
 8000d64:	1b80      	subs	r0, r0, r6
 8000d66:	2802      	cmp	r0, #2
 8000d68:	d9e9      	bls.n	8000d3e <HAL_RCC_OscConfig+0x232>
 8000d6a:	e760      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_DISABLE();
 8000d6c:	6823      	ldr	r3, [r4, #0]
 8000d6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000d72:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000d74:	f7ff fc78 	bl	8000668 <HAL_GetTick>
 8000d78:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
 8000d7a:	6823      	ldr	r3, [r4, #0]
 8000d7c:	05d8      	lsls	r0, r3, #23
 8000d7e:	f57f aef7 	bpl.w	8000b70 <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8000d82:	f7ff fc71 	bl	8000668 <HAL_GetTick>
 8000d86:	1b80      	subs	r0, r0, r6
 8000d88:	2802      	cmp	r0, #2
 8000d8a:	d9f6      	bls.n	8000d7a <HAL_RCC_OscConfig+0x26e>
 8000d8c:	e74f      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000d8e:	696b      	ldr	r3, [r5, #20]
 8000d90:	4c11      	ldr	r4, [pc, #68]	; (8000dd8 <HAL_RCC_OscConfig+0x2cc>)
 8000d92:	b183      	cbz	r3, 8000db6 <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_LSI_ENABLE();
 8000d94:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8000d96:	f043 0301 	orr.w	r3, r3, #1
 8000d9a:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 8000d9c:	f7ff fc64 	bl	8000668 <HAL_GetTick>
 8000da0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000da2:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8000da4:	079b      	lsls	r3, r3, #30
 8000da6:	f53f aee7 	bmi.w	8000b78 <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000daa:	f7ff fc5d 	bl	8000668 <HAL_GetTick>
 8000dae:	1b80      	subs	r0, r0, r6
 8000db0:	2802      	cmp	r0, #2
 8000db2:	d9f6      	bls.n	8000da2 <HAL_RCC_OscConfig+0x296>
 8000db4:	e73b      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 8000db6:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8000db8:	f023 0301 	bic.w	r3, r3, #1
 8000dbc:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 8000dbe:	f7ff fc53 	bl	8000668 <HAL_GetTick>
 8000dc2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dc4:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8000dc6:	079f      	lsls	r7, r3, #30
 8000dc8:	f57f aed6 	bpl.w	8000b78 <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dcc:	f7ff fc4c 	bl	8000668 <HAL_GetTick>
 8000dd0:	1b80      	subs	r0, r0, r6
 8000dd2:	2802      	cmp	r0, #2
 8000dd4:	d9f6      	bls.n	8000dc4 <HAL_RCC_OscConfig+0x2b8>
 8000dd6:	e72a      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
 8000dd8:	58024400 	.word	0x58024400
 8000ddc:	58024800 	.word	0x58024800
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8000de0:	69ab      	ldr	r3, [r5, #24]
 8000de2:	4c6e      	ldr	r4, [pc, #440]	; (8000f9c <HAL_RCC_OscConfig+0x490>)
 8000de4:	b183      	cbz	r3, 8000e08 <HAL_RCC_OscConfig+0x2fc>
      __HAL_RCC_HSI48_ENABLE();
 8000de6:	6823      	ldr	r3, [r4, #0]
 8000de8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000dec:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8000dee:	f7ff fc3b 	bl	8000668 <HAL_GetTick>
 8000df2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000df4:	6823      	ldr	r3, [r4, #0]
 8000df6:	0498      	lsls	r0, r3, #18
 8000df8:	f53f aec2 	bmi.w	8000b80 <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8000dfc:	f7ff fc34 	bl	8000668 <HAL_GetTick>
 8000e00:	1b80      	subs	r0, r0, r6
 8000e02:	2802      	cmp	r0, #2
 8000e04:	d9f6      	bls.n	8000df4 <HAL_RCC_OscConfig+0x2e8>
 8000e06:	e712      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 8000e08:	6823      	ldr	r3, [r4, #0]
 8000e0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000e0e:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8000e10:	f7ff fc2a 	bl	8000668 <HAL_GetTick>
 8000e14:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000e16:	6823      	ldr	r3, [r4, #0]
 8000e18:	0499      	lsls	r1, r3, #18
 8000e1a:	f57f aeb1 	bpl.w	8000b80 <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8000e1e:	f7ff fc23 	bl	8000668 <HAL_GetTick>
 8000e22:	1b80      	subs	r0, r0, r6
 8000e24:	2802      	cmp	r0, #2
 8000e26:	d9f6      	bls.n	8000e16 <HAL_RCC_OscConfig+0x30a>
 8000e28:	e701      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
      if((int32_t) (HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000e2a:	f7ff fc1d 	bl	8000668 <HAL_GetTick>
 8000e2e:	1b80      	subs	r0, r0, r6
 8000e30:	2864      	cmp	r0, #100	; 0x64
 8000e32:	f67f aeb0 	bls.w	8000b96 <HAL_RCC_OscConfig+0x8a>
 8000e36:	e6fa      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e38:	b9b3      	cbnz	r3, 8000e68 <HAL_RCC_OscConfig+0x35c>
 8000e3a:	6f23      	ldr	r3, [r4, #112]	; 0x70
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e3c:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e40:	f023 0301 	bic.w	r3, r3, #1
 8000e44:	6723      	str	r3, [r4, #112]	; 0x70
 8000e46:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000e48:	f023 0304 	bic.w	r3, r3, #4
 8000e4c:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000e4e:	f7ff fc0b 	bl	8000668 <HAL_GetTick>
 8000e52:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e54:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000e56:	0798      	lsls	r0, r3, #30
 8000e58:	f57f aeb4 	bpl.w	8000bc4 <HAL_RCC_OscConfig+0xb8>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e5c:	f7ff fc04 	bl	8000668 <HAL_GetTick>
 8000e60:	1b80      	subs	r0, r0, r6
 8000e62:	42b8      	cmp	r0, r7
 8000e64:	d9f6      	bls.n	8000e54 <HAL_RCC_OscConfig+0x348>
 8000e66:	e6e2      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e68:	2b05      	cmp	r3, #5
 8000e6a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000e6c:	d103      	bne.n	8000e76 <HAL_RCC_OscConfig+0x36a>
 8000e6e:	f043 0304 	orr.w	r3, r3, #4
 8000e72:	6723      	str	r3, [r4, #112]	; 0x70
 8000e74:	e698      	b.n	8000ba8 <HAL_RCC_OscConfig+0x9c>
 8000e76:	f023 0301 	bic.w	r3, r3, #1
 8000e7a:	6723      	str	r3, [r4, #112]	; 0x70
 8000e7c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000e7e:	f023 0304 	bic.w	r3, r3, #4
 8000e82:	e694      	b.n	8000bae <HAL_RCC_OscConfig+0xa2>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e84:	f7ff fbf0 	bl	8000668 <HAL_GetTick>
 8000e88:	1bc0      	subs	r0, r0, r7
 8000e8a:	42a0      	cmp	r0, r4
 8000e8c:	f67f ae96 	bls.w	8000bbc <HAL_RCC_OscConfig+0xb0>
 8000e90:	e6cd      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8000e92:	4c42      	ldr	r4, [pc, #264]	; (8000f9c <HAL_RCC_OscConfig+0x490>)
 8000e94:	6923      	ldr	r3, [r4, #16]
 8000e96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000e9a:	2b18      	cmp	r3, #24
 8000e9c:	f43f aeaf 	beq.w	8000bfe <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_PLL_DISABLE();
 8000ea0:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ea2:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000ea4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000ea8:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000eaa:	d169      	bne.n	8000f80 <HAL_RCC_OscConfig+0x474>
        tickstart = HAL_GetTick();
 8000eac:	f7ff fbdc 	bl	8000668 <HAL_GetTick>
 8000eb0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000eb2:	6823      	ldr	r3, [r4, #0]
 8000eb4:	0199      	lsls	r1, r3, #6
 8000eb6:	d45d      	bmi.n	8000f74 <HAL_RCC_OscConfig+0x468>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000eb8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000eba:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8000ebc:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 8000ec0:	f023 0303 	bic.w	r3, r3, #3
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000ec8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8000ecc:	62a3      	str	r3, [r4, #40]	; 0x28
 8000ece:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000ed0:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8000ed2:	3b01      	subs	r3, #1
 8000ed4:	3a01      	subs	r2, #1
 8000ed6:	025b      	lsls	r3, r3, #9
 8000ed8:	0412      	lsls	r2, r2, #16
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000ee4:	3a01      	subs	r2, #1
 8000ee6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000eea:	4313      	orrs	r3, r2
 8000eec:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8000eee:	3a01      	subs	r2, #1
 8000ef0:	0612      	lsls	r2, r2, #24
 8000ef2:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	6323      	str	r3, [r4, #48]	; 0x30
 8000efa:	f64f 73f8 	movw	r3, #65528	; 0xfff8
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8000efe:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000f00:	fa93 f3a3 	rbit	r3, r3
 8000f04:	fab3 f183 	clz	r1, r3
 8000f08:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8000f0c:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8000f0e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000f12:	408b      	lsls	r3, r1
 8000f14:	4313      	orrs	r3, r2
 8000f16:	6363      	str	r3, [r4, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8000f18:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f1a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8000f1c:	f023 030c 	bic.w	r3, r3, #12
 8000f20:	4313      	orrs	r3, r2
 8000f22:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8000f24:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f26:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8000f28:	f023 0302 	bic.w	r3, r3, #2
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8000f30:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f36:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8000f38:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f3e:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8000f40:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f46:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8000f48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8000f50:	6823      	ldr	r3, [r4, #0]
 8000f52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f56:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000f58:	f7ff fb86 	bl	8000668 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f5c:	4c0f      	ldr	r4, [pc, #60]	; (8000f9c <HAL_RCC_OscConfig+0x490>)
        tickstart = HAL_GetTick();
 8000f5e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f60:	6823      	ldr	r3, [r4, #0]
 8000f62:	019a      	lsls	r2, r3, #6
 8000f64:	f53f ae32 	bmi.w	8000bcc <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f68:	f7ff fb7e 	bl	8000668 <HAL_GetTick>
 8000f6c:	1b40      	subs	r0, r0, r5
 8000f6e:	2802      	cmp	r0, #2
 8000f70:	d9f6      	bls.n	8000f60 <HAL_RCC_OscConfig+0x454>
 8000f72:	e65c      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f74:	f7ff fb78 	bl	8000668 <HAL_GetTick>
 8000f78:	1b80      	subs	r0, r0, r6
 8000f7a:	2802      	cmp	r0, #2
 8000f7c:	d999      	bls.n	8000eb2 <HAL_RCC_OscConfig+0x3a6>
 8000f7e:	e656      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 8000f80:	f7ff fb72 	bl	8000668 <HAL_GetTick>
 8000f84:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f86:	6823      	ldr	r3, [r4, #0]
 8000f88:	019b      	lsls	r3, r3, #6
 8000f8a:	f57f ae1f 	bpl.w	8000bcc <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f8e:	f7ff fb6b 	bl	8000668 <HAL_GetTick>
 8000f92:	1b40      	subs	r0, r0, r5
 8000f94:	2802      	cmp	r0, #2
 8000f96:	d9f6      	bls.n	8000f86 <HAL_RCC_OscConfig+0x47a>
 8000f98:	e649      	b.n	8000c2e <HAL_RCC_OscConfig+0x122>
 8000f9a:	bf00      	nop
 8000f9c:	58024400 	.word	0x58024400

08000fa0 <HAL_RCC_GetSysClockFreq>:
 uint32_t pllp = 1, pllsource = 0, pllm = 1 ,pllfracen =0 , hsivalue = 0;
 float fracn1=0, pllvco = 0;
 uint32_t sysclockfreq = 0;
  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000fa0:	4b48      	ldr	r3, [pc, #288]	; (80010c4 <HAL_RCC_GetSysClockFreq+0x124>)
 8000fa2:	691a      	ldr	r2, [r3, #16]
 8000fa4:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8000fa8:	2a10      	cmp	r2, #16
{
 8000faa:	b510      	push	{r4, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000fac:	d00e      	beq.n	8000fcc <HAL_RCC_GetSysClockFreq+0x2c>
 8000fae:	2a18      	cmp	r2, #24
 8000fb0:	d00e      	beq.n	8000fd0 <HAL_RCC_GetSysClockFreq+0x30>
 8000fb2:	2a00      	cmp	r2, #0
 8000fb4:	f040 8084 	bne.w	80010c0 <HAL_RCC_GetSysClockFreq+0x120>
  {
  case 0x00:  /* HSI used as system clock source */
  
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	4843      	ldr	r0, [pc, #268]	; (80010c8 <HAL_RCC_GetSysClockFreq+0x128>)
 8000fbc:	f012 0f20 	tst.w	r2, #32
 8000fc0:	d07f      	beq.n	80010c2 <HAL_RCC_GetSysClockFreq+0x122>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8000fc8:	40d8      	lsrs	r0, r3
 8000fca:	bd10      	pop	{r4, pc}
  case 0x08:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
    break;

  case 0x10:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8000fcc:	483f      	ldr	r0, [pc, #252]	; (80010cc <HAL_RCC_GetSysClockFreq+0x12c>)
 8000fce:	bd10      	pop	{r4, pc}
  case 0x18:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8000fd0:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8000fd2:	6a98      	ldr	r0, [r3, #40]	; 0x28
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8000fd4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8000fd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8000fd8:	f3c0 1005 	ubfx	r0, r0, #4, #6
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8000fdc:	f001 0101 	and.w	r1, r1, #1
 8000fe0:	eddf 5a3b 	vldr	s11, [pc, #236]	; 80010d0 <HAL_RCC_GetSysClockFreq+0x130>
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8000fe4:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8000fe8:	4351      	muls	r1, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8000fea:	f004 0203 	and.w	r2, r4, #3
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8000fee:	ee07 1a90 	vmov	s15, r1

    switch (pllsource)
 8000ff2:	2a01      	cmp	r2, #1
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8000ff4:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8000ff8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    switch (pllsource)
 8000ffc:	d002      	beq.n	8001004 <HAL_RCC_GetSysClockFreq+0x64>
 8000ffe:	d30e      	bcc.n	800101e <HAL_RCC_GetSysClockFreq+0x7e>
 8001000:	2a02      	cmp	r2, #2
 8001002:	d04c      	beq.n	800109e <HAL_RCC_GetSysClockFreq+0xfe>
    case 0x02:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
      break;

    default:
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	4a33      	ldr	r2, [pc, #204]	; (80010d4 <HAL_RCC_GetSysClockFreq+0x134>)
 8001008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800100c:	ee07 3a10 	vmov	s14, r3
 8001010:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001014:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001018:	ee37 7a27 	vadd.f32	s14, s14, s15
 800101c:	e04b      	b.n	80010b6 <HAL_RCC_GetSysClockFreq+0x116>
     if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	f012 0f20 	tst.w	r2, #32
 8001024:	4a28      	ldr	r2, [pc, #160]	; (80010c8 <HAL_RCC_GetSysClockFreq+0x128>)
 8001026:	d026      	beq.n	8001076 <HAL_RCC_GetSysClockFreq+0xd6>
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001028:	6819      	ldr	r1, [r3, #0]
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 800102a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800102c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001030:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001034:	40ca      	lsrs	r2, r1
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001036:	fbb2 f2f0 	udiv	r2, r2, r0
 800103a:	ee07 2a10 	vmov	s14, r2
 800103e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001042:	ee07 3a10 	vmov	s14, r3
 8001046:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800104a:	eea6 7a25 	vfma.f32	s14, s12, s11
 800104e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001052:	ee66 7a87 	vmul.f32	s15, s13, s14
      break;
    }
    pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1 ) ;
 8001056:	4b1b      	ldr	r3, [pc, #108]	; (80010c4 <HAL_RCC_GetSysClockFreq+0x124>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800105e:	3301      	adds	r3, #1
    sysclockfreq =  (uint32_t)(pllvco/pllp);
 8001060:	ee07 3a10 	vmov	s14, r3
 8001064:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001068:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800106c:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8001070:	ee17 0a90 	vmov	r0, s15
 8001074:	bd10      	pop	{r4, pc}
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001078:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800107c:	ee07 3a10 	vmov	s14, r3
 8001080:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001084:	fbb2 f3f0 	udiv	r3, r2, r0
 8001088:	eea6 7a25 	vfma.f32	s14, s12, s11
 800108c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001090:	ee07 3a90 	vmov	s15, r3
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001094:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001098:	ee67 7a27 	vmul.f32	s15, s14, s15
 800109c:	e7db      	b.n	8001056 <HAL_RCC_GetSysClockFreq+0xb6>
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 800109e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a0:	4a0a      	ldr	r2, [pc, #40]	; (80010cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80010a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80010a6:	ee07 3a10 	vmov	s14, r3
 80010aa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80010ae:	eea6 7a25 	vfma.f32	s14, s12, s11
 80010b2:	ee37 7a27 	vadd.f32	s14, s14, s15
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80010b6:	fbb2 f2f0 	udiv	r2, r2, r0
 80010ba:	ee07 2a90 	vmov	s15, r2
 80010be:	e7e9      	b.n	8001094 <HAL_RCC_GetSysClockFreq+0xf4>
    sysclockfreq = CSI_VALUE;
 80010c0:	4804      	ldr	r0, [pc, #16]	; (80010d4 <HAL_RCC_GetSysClockFreq+0x134>)
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 80010c2:	bd10      	pop	{r4, pc}
 80010c4:	58024400 	.word	0x58024400
 80010c8:	03d09000 	.word	0x03d09000
 80010cc:	007a1200 	.word	0x007a1200
 80010d0:	39000000 	.word	0x39000000
 80010d4:	003d0900 	.word	0x003d0900

080010d8 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010d8:	4a68      	ldr	r2, [pc, #416]	; (800127c <HAL_RCC_ClockConfig+0x1a4>)
 80010da:	6813      	ldr	r3, [r2, #0]
 80010dc:	f003 0307 	and.w	r3, r3, #7
 80010e0:	428b      	cmp	r3, r1
{
 80010e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010e6:	4604      	mov	r4, r0
 80010e8:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80010ea:	d342      	bcc.n	8001172 <HAL_RCC_ClockConfig+0x9a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010ec:	6822      	ldr	r2, [r4, #0]
 80010ee:	0797      	lsls	r7, r2, #30
 80010f0:	d44c      	bmi.n	800118c <HAL_RCC_ClockConfig+0xb4>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010f2:	07d6      	lsls	r6, r2, #31
 80010f4:	d452      	bmi.n	800119c <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80010f6:	4a61      	ldr	r2, [pc, #388]	; (800127c <HAL_RCC_ClockConfig+0x1a4>)
 80010f8:	6813      	ldr	r3, [r2, #0]
 80010fa:	f003 0307 	and.w	r3, r3, #7
 80010fe:	429d      	cmp	r5, r3
 8001100:	f0c0 80a8 	bcc.w	8001254 <HAL_RCC_ClockConfig+0x17c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001104:	6822      	ldr	r2, [r4, #0]
 8001106:	0755      	lsls	r5, r2, #29
 8001108:	f100 80af 	bmi.w	800126a <HAL_RCC_ClockConfig+0x192>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800110c:	0710      	lsls	r0, r2, #28
 800110e:	d506      	bpl.n	800111e <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001110:	495b      	ldr	r1, [pc, #364]	; (8001280 <HAL_RCC_ClockConfig+0x1a8>)
 8001112:	6960      	ldr	r0, [r4, #20]
 8001114:	69cb      	ldr	r3, [r1, #28]
 8001116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800111a:	4303      	orrs	r3, r0
 800111c:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800111e:	06d1      	lsls	r1, r2, #27
 8001120:	d506      	bpl.n	8001130 <HAL_RCC_ClockConfig+0x58>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001122:	4957      	ldr	r1, [pc, #348]	; (8001280 <HAL_RCC_ClockConfig+0x1a8>)
 8001124:	69a0      	ldr	r0, [r4, #24]
 8001126:	69cb      	ldr	r3, [r1, #28]
 8001128:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800112c:	4303      	orrs	r3, r0
 800112e:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001130:	0693      	lsls	r3, r2, #26
 8001132:	d506      	bpl.n	8001142 <HAL_RCC_ClockConfig+0x6a>
    MODIFY_REG(RCC->D3CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001134:	4a52      	ldr	r2, [pc, #328]	; (8001280 <HAL_RCC_ClockConfig+0x1a8>)
 8001136:	69e1      	ldr	r1, [r4, #28]
 8001138:	6a13      	ldr	r3, [r2, #32]
 800113a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800113e:	430b      	orrs	r3, r1
 8001140:	6213      	str	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 8001142:	f7ff ff2d 	bl	8000fa0 <HAL_RCC_GetSysClockFreq>
 8001146:	4b4e      	ldr	r3, [pc, #312]	; (8001280 <HAL_RCC_ClockConfig+0x1a8>)
 8001148:	f44f 7280 	mov.w	r2, #256	; 0x100
 800114c:	699b      	ldr	r3, [r3, #24]
 800114e:	fa92 f2a2 	rbit	r2, r2
 8001152:	fab2 f282 	clz	r2, r2
 8001156:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800115a:	40d3      	lsrs	r3, r2
 800115c:	4a49      	ldr	r2, [pc, #292]	; (8001284 <HAL_RCC_ClockConfig+0x1ac>)
 800115e:	5cd3      	ldrb	r3, [r2, r3]
 8001160:	40d8      	lsrs	r0, r3
 8001162:	4b49      	ldr	r3, [pc, #292]	; (8001288 <HAL_RCC_ClockConfig+0x1b0>)
 8001164:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001166:	2000      	movs	r0, #0
 8001168:	f7ff fa3e 	bl	80005e8 <HAL_InitTick>
  return HAL_OK;
 800116c:	2000      	movs	r0, #0
}
 800116e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001172:	6813      	ldr	r3, [r2, #0]
 8001174:	f023 0307 	bic.w	r3, r3, #7
 8001178:	430b      	orrs	r3, r1
 800117a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800117c:	6813      	ldr	r3, [r2, #0]
 800117e:	f003 0307 	and.w	r3, r3, #7
 8001182:	4299      	cmp	r1, r3
 8001184:	d0b2      	beq.n	80010ec <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001186:	2001      	movs	r0, #1
 8001188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800118c:	493c      	ldr	r1, [pc, #240]	; (8001280 <HAL_RCC_ClockConfig+0x1a8>)
 800118e:	68e0      	ldr	r0, [r4, #12]
 8001190:	698b      	ldr	r3, [r1, #24]
 8001192:	f023 030f 	bic.w	r3, r3, #15
 8001196:	4303      	orrs	r3, r0
 8001198:	618b      	str	r3, [r1, #24]
 800119a:	e7aa      	b.n	80010f2 <HAL_RCC_ClockConfig+0x1a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800119c:	4b38      	ldr	r3, [pc, #224]	; (8001280 <HAL_RCC_ClockConfig+0x1a8>)
 800119e:	68a1      	ldr	r1, [r4, #8]
 80011a0:	699a      	ldr	r2, [r3, #24]
 80011a2:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80011a6:	430a      	orrs	r2, r1
 80011a8:	619a      	str	r2, [r3, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011aa:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ac:	681a      	ldr	r2, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011ae:	2902      	cmp	r1, #2
 80011b0:	d11d      	bne.n	80011ee <HAL_RCC_ClockConfig+0x116>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011b2:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011b6:	d0e6      	beq.n	8001186 <HAL_RCC_ClockConfig+0xae>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80011b8:	691a      	ldr	r2, [r3, #16]
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011ba:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80011be:	4f30      	ldr	r7, [pc, #192]	; (8001280 <HAL_RCC_ClockConfig+0x1a8>)
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80011c0:	f022 0207 	bic.w	r2, r2, #7
 80011c4:	430a      	orrs	r2, r1
 80011c6:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 80011c8:	f7ff fa4e 	bl	8000668 <HAL_GetTick>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011cc:	6863      	ldr	r3, [r4, #4]
      tickstart = HAL_GetTick();
 80011ce:	4606      	mov	r6, r0
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d119      	bne.n	8001208 <HAL_RCC_ClockConfig+0x130>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80011da:	2b10      	cmp	r3, #16
 80011dc:	d08b      	beq.n	80010f6 <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011de:	f7ff fa43 	bl	8000668 <HAL_GetTick>
 80011e2:	1b80      	subs	r0, r0, r6
 80011e4:	4540      	cmp	r0, r8
 80011e6:	d9f5      	bls.n	80011d4 <HAL_RCC_ClockConfig+0xfc>
            return HAL_TIMEOUT;
 80011e8:	2003      	movs	r0, #3
 80011ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011ee:	2903      	cmp	r1, #3
 80011f0:	d102      	bne.n	80011f8 <HAL_RCC_ClockConfig+0x120>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011f2:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80011f6:	e7de      	b.n	80011b6 <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80011f8:	2901      	cmp	r1, #1
 80011fa:	d102      	bne.n	8001202 <HAL_RCC_ClockConfig+0x12a>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 80011fc:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001200:	e7d9      	b.n	80011b6 <HAL_RCC_ClockConfig+0xde>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001202:	f012 0f04 	tst.w	r2, #4
 8001206:	e7d6      	b.n	80011b6 <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001208:	2b03      	cmp	r3, #3
 800120a:	d10b      	bne.n	8001224 <HAL_RCC_ClockConfig+0x14c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001212:	2b18      	cmp	r3, #24
 8001214:	f43f af6f 	beq.w	80010f6 <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001218:	f7ff fa26 	bl	8000668 <HAL_GetTick>
 800121c:	1b80      	subs	r0, r0, r6
 800121e:	4540      	cmp	r0, r8
 8001220:	d9f4      	bls.n	800120c <HAL_RCC_ClockConfig+0x134>
 8001222:	e7e1      	b.n	80011e8 <HAL_RCC_ClockConfig+0x110>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001224:	2b01      	cmp	r3, #1
 8001226:	d110      	bne.n	800124a <HAL_RCC_ClockConfig+0x172>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_CSI)
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800122e:	2b08      	cmp	r3, #8
 8001230:	f43f af61 	beq.w	80010f6 <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001234:	f7ff fa18 	bl	8000668 <HAL_GetTick>
 8001238:	1b80      	subs	r0, r0, r6
 800123a:	4540      	cmp	r0, r8
 800123c:	d9f4      	bls.n	8001228 <HAL_RCC_ClockConfig+0x150>
 800123e:	e7d3      	b.n	80011e8 <HAL_RCC_ClockConfig+0x110>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001240:	f7ff fa12 	bl	8000668 <HAL_GetTick>
 8001244:	1b80      	subs	r0, r0, r6
 8001246:	4540      	cmp	r0, r8
 8001248:	d8ce      	bhi.n	80011e8 <HAL_RCC_ClockConfig+0x110>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	f013 0f38 	tst.w	r3, #56	; 0x38
 8001250:	d1f6      	bne.n	8001240 <HAL_RCC_ClockConfig+0x168>
 8001252:	e750      	b.n	80010f6 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001254:	6813      	ldr	r3, [r2, #0]
 8001256:	f023 0307 	bic.w	r3, r3, #7
 800125a:	432b      	orrs	r3, r5
 800125c:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800125e:	6813      	ldr	r3, [r2, #0]
 8001260:	f003 0307 	and.w	r3, r3, #7
 8001264:	429d      	cmp	r5, r3
 8001266:	d18e      	bne.n	8001186 <HAL_RCC_ClockConfig+0xae>
 8001268:	e74c      	b.n	8001104 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800126a:	4905      	ldr	r1, [pc, #20]	; (8001280 <HAL_RCC_ClockConfig+0x1a8>)
 800126c:	6920      	ldr	r0, [r4, #16]
 800126e:	698b      	ldr	r3, [r1, #24]
 8001270:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001274:	4303      	orrs	r3, r0
 8001276:	618b      	str	r3, [r1, #24]
 8001278:	e748      	b.n	800110c <HAL_RCC_ClockConfig+0x34>
 800127a:	bf00      	nop
 800127c:	52002000 	.word	0x52002000
 8001280:	58024400 	.word	0x58024400
 8001284:	08003d46 	.word	0x08003d46
 8001288:	20000008 	.word	0x20000008

0800128c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800128c:	b508      	push	{r3, lr}
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> POSITION_VAL(RCC_D1CFGR_HPRE_0)]);
 800128e:	f000 fed5 	bl	800203c <HAL_RCCEx_GetD1SysClockFreq>
 8001292:	4b08      	ldr	r3, [pc, #32]	; (80012b4 <HAL_RCC_GetHCLKFreq+0x28>)
 8001294:	2201      	movs	r2, #1
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	fa92 f2a2 	rbit	r2, r2
 800129c:	fab2 f282 	clz	r2, r2
 80012a0:	f003 030f 	and.w	r3, r3, #15
 80012a4:	40d3      	lsrs	r3, r2
 80012a6:	4a04      	ldr	r2, [pc, #16]	; (80012b8 <HAL_RCC_GetHCLKFreq+0x2c>)
 80012a8:	5cd3      	ldrb	r3, [r2, r3]
 80012aa:	40d8      	lsrs	r0, r3
 80012ac:	4b03      	ldr	r3, [pc, #12]	; (80012bc <HAL_RCC_GetHCLKFreq+0x30>)
 80012ae:	6018      	str	r0, [r3, #0]
  return SystemD2Clock;
}
 80012b0:	bd08      	pop	{r3, pc}
 80012b2:	bf00      	nop
 80012b4:	58024400 	.word	0x58024400
 80012b8:	08003d46 	.word	0x08003d46
 80012bc:	2000000c 	.word	0x2000000c

080012c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80012c0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> POSITION_VAL(RCC_D2CFGR_D2PPRE1_0)]);
 80012c2:	f7ff ffe3 	bl	800128c <HAL_RCC_GetHCLKFreq>
 80012c6:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012c8:	2210      	movs	r2, #16
 80012ca:	69db      	ldr	r3, [r3, #28]
 80012cc:	fa92 f2a2 	rbit	r2, r2
 80012d0:	fab2 f282 	clz	r2, r2
 80012d4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80012d8:	40d3      	lsrs	r3, r2
 80012da:	4a03      	ldr	r2, [pc, #12]	; (80012e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80012dc:	5cd3      	ldrb	r3, [r2, r3]
}
 80012de:	40d8      	lsrs	r0, r3
 80012e0:	bd08      	pop	{r3, pc}
 80012e2:	bf00      	nop
 80012e4:	58024400 	.word	0x58024400
 80012e8:	08003d46 	.word	0x08003d46

080012ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80012ec:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> POSITION_VAL(RCC_D2CFGR_D2PPRE2_0)]);
 80012ee:	f7ff ffcd 	bl	800128c <HAL_RCC_GetHCLKFreq>
 80012f2:	4b07      	ldr	r3, [pc, #28]	; (8001310 <HAL_RCC_GetPCLK2Freq+0x24>)
 80012f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	fa92 f2a2 	rbit	r2, r2
 80012fe:	fab2 f282 	clz	r2, r2
 8001302:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001306:	40d3      	lsrs	r3, r2
 8001308:	4a02      	ldr	r2, [pc, #8]	; (8001314 <HAL_RCC_GetPCLK2Freq+0x28>)
 800130a:	5cd3      	ldrb	r3, [r2, r3]
}
 800130c:	40d8      	lsrs	r0, r3
 800130e:	bd08      	pop	{r3, pc}
 8001310:	58024400 	.word	0x58024400
 8001314:	08003d46 	.word	0x08003d46

08001318 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8001318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800131a:	4c31      	ldr	r4, [pc, #196]	; (80013e0 <RCCEx_PLL2_Config+0xc8>)
{
 800131c:	4606      	mov	r6, r0
 800131e:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001320:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001322:	f003 0303 	and.w	r3, r3, #3
 8001326:	2b03      	cmp	r3, #3
 8001328:	d058      	beq.n	80013dc <RCCEx_PLL2_Config+0xc4>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800132a:	6823      	ldr	r3, [r4, #0]
 800132c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001330:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001332:	f7ff f999 	bl	8000668 <HAL_GetTick>
 8001336:	4607      	mov	r7, r0

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8001338:	6823      	ldr	r3, [r4, #0]
 800133a:	011a      	lsls	r2, r3, #4
 800133c:	d43a      	bmi.n	80013b4 <RCCEx_PLL2_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800133e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001340:	6832      	ldr	r2, [r6, #0]
 8001342:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001346:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800134a:	62a3      	str	r3, [r4, #40]	; 0x28
 800134c:	68b3      	ldr	r3, [r6, #8]
 800134e:	68f2      	ldr	r2, [r6, #12]
 8001350:	3b01      	subs	r3, #1
 8001352:	3a01      	subs	r2, #1
 8001354:	025b      	lsls	r3, r3, #9
 8001356:	0412      	lsls	r2, r2, #16
 8001358:	b29b      	uxth	r3, r3
 800135a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800135e:	4313      	orrs	r3, r2
 8001360:	6872      	ldr	r2, [r6, #4]
 8001362:	3a01      	subs	r2, #1
 8001364:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001368:	4313      	orrs	r3, r2
 800136a:	6932      	ldr	r2, [r6, #16]
 800136c:	3a01      	subs	r2, #1
 800136e:	0612      	lsls	r2, r2, #24
 8001370:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001374:	4313      	orrs	r3, r2
 8001376:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8001378:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800137a:	6972      	ldr	r2, [r6, #20]
 800137c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001380:	4313      	orrs	r3, r2
 8001382:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8001384:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001386:	69b2      	ldr	r2, [r6, #24]
 8001388:	f023 0320 	bic.w	r3, r3, #32
 800138c:	4313      	orrs	r3, r2
 800138e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001390:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001392:	b9b5      	cbnz	r5, 80013c2 <RCCEx_PLL2_Config+0xaa>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001394:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001398:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800139a:	4c11      	ldr	r4, [pc, #68]	; (80013e0 <RCCEx_PLL2_Config+0xc8>)
 800139c:	6823      	ldr	r3, [r4, #0]
 800139e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80013a2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80013a4:	f7ff f960 	bl	8000668 <HAL_GetTick>
 80013a8:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
 80013aa:	6823      	ldr	r3, [r4, #0]
 80013ac:	011b      	lsls	r3, r3, #4
 80013ae:	d50f      	bpl.n	80013d0 <RCCEx_PLL2_Config+0xb8>
    }

  }


  return status;
 80013b0:	2000      	movs	r0, #0
 80013b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80013b4:	f7ff f958 	bl	8000668 <HAL_GetTick>
 80013b8:	1bc0      	subs	r0, r0, r7
 80013ba:	2802      	cmp	r0, #2
 80013bc:	d9bc      	bls.n	8001338 <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 80013be:	2003      	movs	r0, #3
 80013c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 80013c2:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80013c4:	bf0c      	ite	eq
 80013c6:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80013ca:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 80013ce:	e7e3      	b.n	8001398 <RCCEx_PLL2_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80013d0:	f7ff f94a 	bl	8000668 <HAL_GetTick>
 80013d4:	1b40      	subs	r0, r0, r5
 80013d6:	2802      	cmp	r0, #2
 80013d8:	d9e7      	bls.n	80013aa <RCCEx_PLL2_Config+0x92>
 80013da:	e7f0      	b.n	80013be <RCCEx_PLL2_Config+0xa6>
    return HAL_ERROR;
 80013dc:	2001      	movs	r0, #1
}
 80013de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013e0:	58024400 	.word	0x58024400

080013e4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80013e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80013e6:	4c31      	ldr	r4, [pc, #196]	; (80014ac <RCCEx_PLL3_Config+0xc8>)
{
 80013e8:	4606      	mov	r6, r0
 80013ea:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80013ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80013ee:	f003 0303 	and.w	r3, r3, #3
 80013f2:	2b03      	cmp	r3, #3
 80013f4:	d058      	beq.n	80014a8 <RCCEx_PLL3_Config+0xc4>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80013f6:	6823      	ldr	r3, [r4, #0]
 80013f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013fc:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80013fe:	f7ff f933 	bl	8000668 <HAL_GetTick>
 8001402:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
 8001404:	6823      	ldr	r3, [r4, #0]
 8001406:	009a      	lsls	r2, r3, #2
 8001408:	d43a      	bmi.n	8001480 <RCCEx_PLL3_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800140a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800140c:	6832      	ldr	r2, [r6, #0]
 800140e:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8001412:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001416:	62a3      	str	r3, [r4, #40]	; 0x28
 8001418:	68b3      	ldr	r3, [r6, #8]
 800141a:	68f2      	ldr	r2, [r6, #12]
 800141c:	3b01      	subs	r3, #1
 800141e:	3a01      	subs	r2, #1
 8001420:	025b      	lsls	r3, r3, #9
 8001422:	0412      	lsls	r2, r2, #16
 8001424:	b29b      	uxth	r3, r3
 8001426:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800142a:	4313      	orrs	r3, r2
 800142c:	6872      	ldr	r2, [r6, #4]
 800142e:	3a01      	subs	r2, #1
 8001430:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001434:	4313      	orrs	r3, r2
 8001436:	6932      	ldr	r2, [r6, #16]
 8001438:	3a01      	subs	r2, #1
 800143a:	0612      	lsls	r2, r2, #24
 800143c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001440:	4313      	orrs	r3, r2
 8001442:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8001444:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001446:	6972      	ldr	r2, [r6, #20]
 8001448:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800144c:	4313      	orrs	r3, r2
 800144e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8001450:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001452:	69b2      	ldr	r2, [r6, #24]
 8001454:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001458:	4313      	orrs	r3, r2
 800145a:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800145c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 800145e:	b9b5      	cbnz	r5, 800148e <RCCEx_PLL3_Config+0xaa>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001460:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001464:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8001466:	4c11      	ldr	r4, [pc, #68]	; (80014ac <RCCEx_PLL3_Config+0xc8>)
 8001468:	6823      	ldr	r3, [r4, #0]
 800146a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800146e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001470:	f7ff f8fa 	bl	8000668 <HAL_GetTick>
 8001474:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
 8001476:	6823      	ldr	r3, [r4, #0]
 8001478:	009b      	lsls	r3, r3, #2
 800147a:	d50f      	bpl.n	800149c <RCCEx_PLL3_Config+0xb8>
    }

  }


  return status;
 800147c:	2000      	movs	r0, #0
 800147e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001480:	f7ff f8f2 	bl	8000668 <HAL_GetTick>
 8001484:	1bc0      	subs	r0, r0, r7
 8001486:	2802      	cmp	r0, #2
 8001488:	d9bc      	bls.n	8001404 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 800148a:	2003      	movs	r0, #3
 800148c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 800148e:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8001490:	bf0c      	ite	eq
 8001492:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001496:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 800149a:	e7e3      	b.n	8001464 <RCCEx_PLL3_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800149c:	f7ff f8e4 	bl	8000668 <HAL_GetTick>
 80014a0:	1b40      	subs	r0, r0, r5
 80014a2:	2802      	cmp	r0, #2
 80014a4:	d9e7      	bls.n	8001476 <RCCEx_PLL3_Config+0x92>
 80014a6:	e7f0      	b.n	800148a <RCCEx_PLL3_Config+0xa6>
    return HAL_ERROR;
 80014a8:	2001      	movs	r0, #1
}
 80014aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80014ac:	58024400 	.word	0x58024400

080014b0 <HAL_RCCEx_PeriphCLKConfig>:
{
 80014b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80014b4:	6804      	ldr	r4, [r0, #0]
{
 80014b6:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80014b8:	f014 6000 	ands.w	r0, r4, #134217728	; 0x8000000
 80014bc:	d014      	beq.n	80014e8 <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80014be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80014c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80014c4:	d018      	beq.n	80014f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
 80014c6:	d802      	bhi.n	80014ce <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80014c8:	b183      	cbz	r3, 80014ec <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = HAL_ERROR;
 80014ca:	2401      	movs	r4, #1
 80014cc:	e01b      	b.n	8001506 <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80014ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80014d2:	d023      	beq.n	800151c <HAL_RCCEx_PeriphCLKConfig+0x6c>
 80014d4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80014d8:	d1f7      	bne.n	80014ca <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80014da:	4aa6      	ldr	r2, [pc, #664]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80014dc:	6e69      	ldr	r1, [r5, #100]	; 0x64
 80014de:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80014e0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80014e4:	430b      	orrs	r3, r1
 80014e6:	6513      	str	r3, [r2, #80]	; 0x50
 80014e8:	2400      	movs	r4, #0
 80014ea:	e00c      	b.n	8001506 <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80014ec:	4aa1      	ldr	r2, [pc, #644]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80014ee:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80014f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014f4:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80014f6:	e7f0      	b.n	80014da <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80014f8:	2102      	movs	r1, #2
 80014fa:	1d28      	adds	r0, r5, #4
 80014fc:	f7ff ff0c 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001500:	4604      	mov	r4, r0
    if(ret == HAL_OK)
 8001502:	2800      	cmp	r0, #0
 8001504:	d0e9      	beq.n	80014da <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001506:	682b      	ldr	r3, [r5, #0]
 8001508:	05de      	lsls	r6, r3, #23
 800150a:	d53c      	bpl.n	8001586 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai1ClockSelection)
 800150c:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 800150e:	2b04      	cmp	r3, #4
 8001510:	d834      	bhi.n	800157c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001512:	e8df f003 	tbb	[pc, r3]
 8001516:	1009      	.short	0x1009
 8001518:	0e2d      	.short	0x0e2d
 800151a:	0e          	.byte	0x0e
 800151b:	00          	.byte	0x00
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800151c:	2102      	movs	r1, #2
 800151e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001522:	f7ff ff5f 	bl	80013e4 <RCCEx_PLL3_Config>
 8001526:	e7eb      	b.n	8001500 <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001528:	4a92      	ldr	r2, [pc, #584]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800152a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800152c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001530:	62d3      	str	r3, [r2, #44]	; 0x2c
    switch(PeriphClkInit->Sai1ClockSelection)
 8001532:	4626      	mov	r6, r4
 8001534:	e004      	b.n	8001540 <HAL_RCCEx_PeriphCLKConfig+0x90>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001536:	2100      	movs	r1, #0
 8001538:	1d28      	adds	r0, r5, #4
 800153a:	f7ff feed 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800153e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001540:	b9ee      	cbnz	r6, 800157e <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001542:	4a8c      	ldr	r2, [pc, #560]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001544:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8001546:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001548:	f023 0307 	bic.w	r3, r3, #7
 800154c:	430b      	orrs	r3, r1
 800154e:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8001550:	682b      	ldr	r3, [r5, #0]
 8001552:	0598      	lsls	r0, r3, #22
 8001554:	d527      	bpl.n	80015a6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    switch(PeriphClkInit->Sai23ClockSelection)
 8001556:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001558:	2b80      	cmp	r3, #128	; 0x80
 800155a:	d043      	beq.n	80015e4 <HAL_RCCEx_PeriphCLKConfig+0x134>
 800155c:	d815      	bhi.n	800158a <HAL_RCCEx_PeriphCLKConfig+0xda>
 800155e:	2b00      	cmp	r3, #0
 8001560:	d034      	beq.n	80015cc <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8001562:	2b40      	cmp	r3, #64	; 0x40
 8001564:	d038      	beq.n	80015d8 <HAL_RCCEx_PeriphCLKConfig+0x128>
      ret = HAL_ERROR;
 8001566:	2601      	movs	r6, #1
      status |= ret;
 8001568:	ea44 0006 	orr.w	r0, r4, r6
 800156c:	b2c4      	uxtb	r4, r0
 800156e:	e01a      	b.n	80015a6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001570:	2100      	movs	r1, #0
 8001572:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001576:	f7ff ff35 	bl	80013e4 <RCCEx_PLL3_Config>
 800157a:	e7e0      	b.n	800153e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = HAL_ERROR;
 800157c:	2601      	movs	r6, #1
      status |= ret;
 800157e:	ea44 0006 	orr.w	r0, r4, r6
 8001582:	b2c4      	uxtb	r4, r0
 8001584:	e7e4      	b.n	8001550 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8001586:	4626      	mov	r6, r4
 8001588:	e7e2      	b.n	8001550 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    switch(PeriphClkInit->Sai23ClockSelection)
 800158a:	2bc0      	cmp	r3, #192	; 0xc0
 800158c:	d002      	beq.n	8001594 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 800158e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001592:	d1e8      	bne.n	8001566 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    if(ret == HAL_OK)
 8001594:	2e00      	cmp	r6, #0
 8001596:	d1e7      	bne.n	8001568 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8001598:	4a76      	ldr	r2, [pc, #472]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800159a:	6da9      	ldr	r1, [r5, #88]	; 0x58
 800159c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800159e:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 80015a2:	430b      	orrs	r3, r1
 80015a4:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80015a6:	682b      	ldr	r3, [r5, #0]
 80015a8:	0559      	lsls	r1, r3, #21
 80015aa:	d531      	bpl.n	8001610 <HAL_RCCEx_PeriphCLKConfig+0x160>
    switch(PeriphClkInit->Sai4AClockSelection)
 80015ac:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
 80015b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015b4:	d04b      	beq.n	800164e <HAL_RCCEx_PeriphCLKConfig+0x19e>
 80015b6:	d81b      	bhi.n	80015f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d03c      	beq.n	8001636 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80015bc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80015c0:	d03f      	beq.n	8001642 <HAL_RCCEx_PeriphCLKConfig+0x192>
      ret = HAL_ERROR;
 80015c2:	2601      	movs	r6, #1
      status |= ret;
 80015c4:	ea44 0006 	orr.w	r0, r4, r6
 80015c8:	b2c4      	uxtb	r4, r0
 80015ca:	e021      	b.n	8001610 <HAL_RCCEx_PeriphCLKConfig+0x160>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80015cc:	4a69      	ldr	r2, [pc, #420]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80015ce:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80015d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015d4:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80015d6:	e7dd      	b.n	8001594 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80015d8:	2100      	movs	r1, #0
 80015da:	1d28      	adds	r0, r5, #4
 80015dc:	f7ff fe9c 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80015e0:	4606      	mov	r6, r0
      break;
 80015e2:	e7d7      	b.n	8001594 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80015e4:	2100      	movs	r1, #0
 80015e6:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80015ea:	f7ff fefb 	bl	80013e4 <RCCEx_PLL3_Config>
 80015ee:	e7f7      	b.n	80015e0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    switch(PeriphClkInit->Sai4AClockSelection)
 80015f0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80015f4:	d002      	beq.n	80015fc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80015f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80015fa:	d1e2      	bne.n	80015c2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    if(ret == HAL_OK)
 80015fc:	2e00      	cmp	r6, #0
 80015fe:	d1e1      	bne.n	80015c4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8001600:	4a5c      	ldr	r2, [pc, #368]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001602:	f8d5 10a4 	ldr.w	r1, [r5, #164]	; 0xa4
 8001606:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001608:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 800160c:	430b      	orrs	r3, r1
 800160e:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8001610:	682b      	ldr	r3, [r5, #0]
 8001612:	051a      	lsls	r2, r3, #20
 8001614:	d531      	bpl.n	800167a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    switch(PeriphClkInit->Sai4BClockSelection)
 8001616:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
 800161a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800161e:	d045      	beq.n	80016ac <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 8001620:	d81b      	bhi.n	800165a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001622:	2b00      	cmp	r3, #0
 8001624:	d036      	beq.n	8001694 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8001626:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800162a:	d039      	beq.n	80016a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      ret = HAL_ERROR;
 800162c:	2601      	movs	r6, #1
      status |= ret;
 800162e:	ea44 0006 	orr.w	r0, r4, r6
 8001632:	b2c4      	uxtb	r4, r0
 8001634:	e021      	b.n	800167a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001636:	4a4f      	ldr	r2, [pc, #316]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001638:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800163a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800163e:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001640:	e7dc      	b.n	80015fc <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001642:	2100      	movs	r1, #0
 8001644:	1d28      	adds	r0, r5, #4
 8001646:	f7ff fe67 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800164a:	4606      	mov	r6, r0
      break;
 800164c:	e7d6      	b.n	80015fc <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800164e:	2100      	movs	r1, #0
 8001650:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001654:	f7ff fec6 	bl	80013e4 <RCCEx_PLL3_Config>
 8001658:	e7f7      	b.n	800164a <HAL_RCCEx_PeriphCLKConfig+0x19a>
    switch(PeriphClkInit->Sai4BClockSelection)
 800165a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800165e:	d002      	beq.n	8001666 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8001660:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001664:	d1e2      	bne.n	800162c <HAL_RCCEx_PeriphCLKConfig+0x17c>
    if(ret == HAL_OK)
 8001666:	2e00      	cmp	r6, #0
 8001668:	d1e1      	bne.n	800162e <HAL_RCCEx_PeriphCLKConfig+0x17e>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800166a:	4a42      	ldr	r2, [pc, #264]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800166c:	f8d5 10a8 	ldr.w	r1, [r5, #168]	; 0xa8
 8001670:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001672:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001676:	430b      	orrs	r3, r1
 8001678:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800167a:	682b      	ldr	r3, [r5, #0]
 800167c:	019b      	lsls	r3, r3, #6
 800167e:	d528      	bpl.n	80016d2 <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->QspiClockSelection)
 8001680:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001682:	2b10      	cmp	r3, #16
 8001684:	d037      	beq.n	80016f6 <HAL_RCCEx_PeriphCLKConfig+0x246>
 8001686:	d817      	bhi.n	80016b8 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001688:	b1d3      	cbz	r3, 80016c0 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = HAL_ERROR;
 800168a:	2601      	movs	r6, #1
      status |= ret;
 800168c:	ea44 0006 	orr.w	r0, r4, r6
 8001690:	b2c4      	uxtb	r4, r0
 8001692:	e01e      	b.n	80016d2 <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001694:	4a37      	ldr	r2, [pc, #220]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001696:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001698:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800169c:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800169e:	e7e2      	b.n	8001666 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80016a0:	2100      	movs	r1, #0
 80016a2:	1d28      	adds	r0, r5, #4
 80016a4:	f7ff fe38 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80016a8:	4606      	mov	r6, r0
      break;
 80016aa:	e7dc      	b.n	8001666 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80016ac:	2100      	movs	r1, #0
 80016ae:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80016b2:	f7ff fe97 	bl	80013e4 <RCCEx_PLL3_Config>
 80016b6:	e7f7      	b.n	80016a8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    switch(PeriphClkInit->QspiClockSelection)
 80016b8:	2b20      	cmp	r3, #32
 80016ba:	d022      	beq.n	8001702 <HAL_RCCEx_PeriphCLKConfig+0x252>
 80016bc:	2b30      	cmp	r3, #48	; 0x30
 80016be:	d1e4      	bne.n	800168a <HAL_RCCEx_PeriphCLKConfig+0x1da>
    if(ret == HAL_OK)
 80016c0:	2e00      	cmp	r6, #0
 80016c2:	d1e3      	bne.n	800168c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80016c4:	4a2b      	ldr	r2, [pc, #172]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80016c6:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 80016c8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80016ca:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80016ce:	430b      	orrs	r3, r1
 80016d0:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80016d2:	682b      	ldr	r3, [r5, #0]
 80016d4:	04df      	lsls	r7, r3, #19
 80016d6:	d529      	bpl.n	800172c <HAL_RCCEx_PeriphCLKConfig+0x27c>
    switch(PeriphClkInit->Spi123ClockSelection)
 80016d8:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 80016da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016de:	d042      	beq.n	8001766 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 80016e0:	d815      	bhi.n	800170e <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d033      	beq.n	800174e <HAL_RCCEx_PeriphCLKConfig+0x29e>
 80016e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016ea:	d036      	beq.n	800175a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
      ret = HAL_ERROR;
 80016ec:	2601      	movs	r6, #1
      status |= ret;
 80016ee:	ea44 0006 	orr.w	r0, r4, r6
 80016f2:	b2c4      	uxtb	r4, r0
 80016f4:	e01a      	b.n	800172c <HAL_RCCEx_PeriphCLKConfig+0x27c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80016f6:	4a1f      	ldr	r2, [pc, #124]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80016f8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80016fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016fe:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001700:	e7de      	b.n	80016c0 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001702:	2102      	movs	r1, #2
 8001704:	1d28      	adds	r0, r5, #4
 8001706:	f7ff fe07 	bl	8001318 <RCCEx_PLL2_Config>
 800170a:	4606      	mov	r6, r0
      break;
 800170c:	e7d8      	b.n	80016c0 <HAL_RCCEx_PeriphCLKConfig+0x210>
    switch(PeriphClkInit->Spi123ClockSelection)
 800170e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001712:	d002      	beq.n	800171a <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8001714:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001718:	d1e8      	bne.n	80016ec <HAL_RCCEx_PeriphCLKConfig+0x23c>
    if(ret == HAL_OK)
 800171a:	2e00      	cmp	r6, #0
 800171c:	d1e7      	bne.n	80016ee <HAL_RCCEx_PeriphCLKConfig+0x23e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800171e:	4a15      	ldr	r2, [pc, #84]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001720:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 8001722:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001724:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001728:	430b      	orrs	r3, r1
 800172a:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800172c:	682b      	ldr	r3, [r5, #0]
 800172e:	0498      	lsls	r0, r3, #18
 8001730:	d534      	bpl.n	800179c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    switch(PeriphClkInit->Spi45ClockSelection)
 8001732:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001734:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001738:	d048      	beq.n	80017cc <HAL_RCCEx_PeriphCLKConfig+0x31c>
 800173a:	d81d      	bhi.n	8001778 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 800173c:	b32b      	cbz	r3, 800178a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800173e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001742:	d03d      	beq.n	80017c0 <HAL_RCCEx_PeriphCLKConfig+0x310>
      ret = HAL_ERROR;
 8001744:	2601      	movs	r6, #1
      status |= ret;
 8001746:	ea44 0006 	orr.w	r0, r4, r6
 800174a:	b2c4      	uxtb	r4, r0
 800174c:	e026      	b.n	800179c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800174e:	4a09      	ldr	r2, [pc, #36]	; (8001774 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001750:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001752:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001756:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001758:	e7df      	b.n	800171a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800175a:	2100      	movs	r1, #0
 800175c:	1d28      	adds	r0, r5, #4
 800175e:	f7ff fddb 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001762:	4606      	mov	r6, r0
      break;
 8001764:	e7d9      	b.n	800171a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001766:	2100      	movs	r1, #0
 8001768:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800176c:	f7ff fe3a 	bl	80013e4 <RCCEx_PLL3_Config>
 8001770:	e7f7      	b.n	8001762 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 8001772:	bf00      	nop
 8001774:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Spi45ClockSelection)
 8001778:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800177c:	d005      	beq.n	800178a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800177e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001782:	d002      	beq.n	800178a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8001784:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001788:	d1dc      	bne.n	8001744 <HAL_RCCEx_PeriphCLKConfig+0x294>
    if(ret == HAL_OK)
 800178a:	2e00      	cmp	r6, #0
 800178c:	d1db      	bne.n	8001746 <HAL_RCCEx_PeriphCLKConfig+0x296>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800178e:	4aa0      	ldr	r2, [pc, #640]	; (8001a10 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001790:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8001792:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001794:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8001798:	430b      	orrs	r3, r1
 800179a:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800179c:	682b      	ldr	r3, [r5, #0]
 800179e:	0459      	lsls	r1, r3, #17
 80017a0:	d52d      	bpl.n	80017fe <HAL_RCCEx_PeriphCLKConfig+0x34e>
    switch(PeriphClkInit->Spi6ClockSelection)
 80017a2:	f8d5 30ac 	ldr.w	r3, [r5, #172]	; 0xac
 80017a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80017aa:	d04c      	beq.n	8001846 <HAL_RCCEx_PeriphCLKConfig+0x396>
 80017ac:	d814      	bhi.n	80017d8 <HAL_RCCEx_PeriphCLKConfig+0x328>
 80017ae:	b1e3      	cbz	r3, 80017ea <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80017b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80017b4:	d041      	beq.n	800183a <HAL_RCCEx_PeriphCLKConfig+0x38a>
      ret = HAL_ERROR;
 80017b6:	2601      	movs	r6, #1
      status |= ret;
 80017b8:	ea44 0006 	orr.w	r0, r4, r6
 80017bc:	b2c4      	uxtb	r4, r0
 80017be:	e01e      	b.n	80017fe <HAL_RCCEx_PeriphCLKConfig+0x34e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80017c0:	2101      	movs	r1, #1
 80017c2:	1d28      	adds	r0, r5, #4
 80017c4:	f7ff fda8 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80017c8:	4606      	mov	r6, r0
      break;
 80017ca:	e7de      	b.n	800178a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80017cc:	2101      	movs	r1, #1
 80017ce:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80017d2:	f7ff fe07 	bl	80013e4 <RCCEx_PLL3_Config>
 80017d6:	e7f7      	b.n	80017c8 <HAL_RCCEx_PeriphCLKConfig+0x318>
    switch(PeriphClkInit->Spi6ClockSelection)
 80017d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017dc:	d005      	beq.n	80017ea <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80017de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017e2:	d002      	beq.n	80017ea <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80017e4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80017e8:	d1e5      	bne.n	80017b6 <HAL_RCCEx_PeriphCLKConfig+0x306>
    if(ret == HAL_OK)
 80017ea:	2e00      	cmp	r6, #0
 80017ec:	d1e4      	bne.n	80017b8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80017ee:	4a88      	ldr	r2, [pc, #544]	; (8001a10 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80017f0:	f8d5 10ac 	ldr.w	r1, [r5, #172]	; 0xac
 80017f4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80017f6:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80017fa:	430b      	orrs	r3, r1
 80017fc:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80017fe:	682b      	ldr	r3, [r5, #0]
 8001800:	041a      	lsls	r2, r3, #16
 8001802:	d50f      	bpl.n	8001824 <HAL_RCCEx_PeriphCLKConfig+0x374>
    switch(PeriphClkInit->FdcanClockSelection)
 8001804:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 8001806:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800180a:	d022      	beq.n	8001852 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 800180c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001810:	d025      	beq.n	800185e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8001812:	bb53      	cbnz	r3, 800186a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    if(ret == HAL_OK)
 8001814:	bb56      	cbnz	r6, 800186c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001816:	4a7e      	ldr	r2, [pc, #504]	; (8001a10 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001818:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
 800181a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800181c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001820:	430b      	orrs	r3, r1
 8001822:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8001824:	682b      	ldr	r3, [r5, #0]
 8001826:	01db      	lsls	r3, r3, #7
 8001828:	d532      	bpl.n	8001890 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch(PeriphClkInit->FmcClockSelection)
 800182a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800182c:	2b03      	cmp	r3, #3
 800182e:	f200 808a 	bhi.w	8001946 <HAL_RCCEx_PeriphCLKConfig+0x496>
 8001832:	e8df f003 	tbb	[pc, r3]
 8001836:	1f24      	.short	0x1f24
 8001838:	2482      	.short	0x2482
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800183a:	2101      	movs	r1, #1
 800183c:	1d28      	adds	r0, r5, #4
 800183e:	f7ff fd6b 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001842:	4606      	mov	r6, r0
      break;
 8001844:	e7d1      	b.n	80017ea <HAL_RCCEx_PeriphCLKConfig+0x33a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001846:	2101      	movs	r1, #1
 8001848:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800184c:	f7ff fdca 	bl	80013e4 <RCCEx_PLL3_Config>
 8001850:	e7f7      	b.n	8001842 <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001852:	4a6f      	ldr	r2, [pc, #444]	; (8001a10 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001854:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001856:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800185a:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800185c:	e7da      	b.n	8001814 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800185e:	2101      	movs	r1, #1
 8001860:	1d28      	adds	r0, r5, #4
 8001862:	f7ff fd59 	bl	8001318 <RCCEx_PLL2_Config>
 8001866:	4606      	mov	r6, r0
      break;
 8001868:	e7d4      	b.n	8001814 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = HAL_ERROR;
 800186a:	2601      	movs	r6, #1
      status |= ret;
 800186c:	ea44 0006 	orr.w	r0, r4, r6
 8001870:	b2c4      	uxtb	r4, r0
 8001872:	e7d7      	b.n	8001824 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001874:	4a66      	ldr	r2, [pc, #408]	; (8001a10 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001876:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001878:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800187c:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800187e:	2e00      	cmp	r6, #0
 8001880:	d162      	bne.n	8001948 <HAL_RCCEx_PeriphCLKConfig+0x498>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8001882:	4a63      	ldr	r2, [pc, #396]	; (8001a10 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001884:	6c69      	ldr	r1, [r5, #68]	; 0x44
 8001886:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001888:	f023 0303 	bic.w	r3, r3, #3
 800188c:	430b      	orrs	r3, r1
 800188e:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001890:	682b      	ldr	r3, [r5, #0]
 8001892:	025f      	lsls	r7, r3, #9
 8001894:	d542      	bpl.n	800191c <HAL_RCCEx_PeriphCLKConfig+0x46c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001896:	4f5f      	ldr	r7, [pc, #380]	; (8001a14 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800189e:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80018a0:	f7fe fee2 	bl	8000668 <HAL_GetTick>
 80018a4:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	05d8      	lsls	r0, r3, #23
 80018aa:	d551      	bpl.n	8001950 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    if(ret == HAL_OK)
 80018ac:	2e00      	cmp	r6, #0
 80018ae:	d156      	bne.n	800195e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80018b0:	4b57      	ldr	r3, [pc, #348]	; (8001a10 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80018b2:	f8d5 00b0 	ldr.w	r0, [r5, #176]	; 0xb0
 80018b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80018b8:	4042      	eors	r2, r0
 80018ba:	f412 7f40 	tst.w	r2, #768	; 0x300
 80018be:	d00b      	beq.n	80018d8 <HAL_RCCEx_PeriphCLKConfig+0x428>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80018c2:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018c4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80018c8:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80018cc:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80018ce:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80018d0:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80018d4:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 80018d6:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80018d8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80018dc:	d108      	bne.n	80018f0 <HAL_RCCEx_PeriphCLKConfig+0x440>
        tickstart = HAL_GetTick();
 80018de:	f7fe fec3 	bl	8000668 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018e2:	4f4b      	ldr	r7, [pc, #300]	; (8001a10 <HAL_RCCEx_PeriphCLKConfig+0x560>)
        tickstart = HAL_GetTick();
 80018e4:	4680      	mov	r8, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018e6:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80018ec:	0799      	lsls	r1, r3, #30
 80018ee:	d53a      	bpl.n	8001966 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80018f0:	f8d5 30b0 	ldr.w	r3, [r5, #176]	; 0xb0
 80018f4:	4946      	ldr	r1, [pc, #280]	; (8001a10 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80018f6:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80018fa:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80018fe:	d13d      	bne.n	800197c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 8001900:	6908      	ldr	r0, [r1, #16]
 8001902:	4a45      	ldr	r2, [pc, #276]	; (8001a18 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8001904:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 8001908:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800190c:	4302      	orrs	r2, r0
 800190e:	610a      	str	r2, [r1, #16]
 8001910:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001914:	4a3e      	ldr	r2, [pc, #248]	; (8001a10 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001916:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001918:	430b      	orrs	r3, r1
 800191a:	6713      	str	r3, [r2, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800191c:	682b      	ldr	r3, [r5, #0]
 800191e:	07da      	lsls	r2, r3, #31
 8001920:	d53f      	bpl.n	80019a2 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    switch(PeriphClkInit->Usart16ClockSelection)
 8001922:	6fab      	ldr	r3, [r5, #120]	; 0x78
 8001924:	2b10      	cmp	r3, #16
 8001926:	d04d      	beq.n	80019c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8001928:	d82c      	bhi.n	8001984 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800192a:	b38b      	cbz	r3, 8001990 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800192c:	2b08      	cmp	r3, #8
 800192e:	d043      	beq.n	80019b8 <HAL_RCCEx_PeriphCLKConfig+0x508>
      ret = HAL_ERROR;
 8001930:	2601      	movs	r6, #1
      status |= ret;
 8001932:	ea44 0006 	orr.w	r0, r4, r6
 8001936:	b2c4      	uxtb	r4, r0
 8001938:	e033      	b.n	80019a2 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800193a:	2102      	movs	r1, #2
 800193c:	1d28      	adds	r0, r5, #4
 800193e:	f7ff fceb 	bl	8001318 <RCCEx_PLL2_Config>
 8001942:	4606      	mov	r6, r0
      break;
 8001944:	e79b      	b.n	800187e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      ret = HAL_ERROR;
 8001946:	2601      	movs	r6, #1
      status |= ret;
 8001948:	ea44 0006 	orr.w	r0, r4, r6
 800194c:	b2c4      	uxtb	r4, r0
 800194e:	e79f      	b.n	8001890 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001950:	f7fe fe8a 	bl	8000668 <HAL_GetTick>
 8001954:	eba0 0008 	sub.w	r0, r0, r8
 8001958:	2864      	cmp	r0, #100	; 0x64
 800195a:	d9a4      	bls.n	80018a6 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
        ret = HAL_TIMEOUT;
 800195c:	2603      	movs	r6, #3
      status |= ret;
 800195e:	ea44 0006 	orr.w	r0, r4, r6
 8001962:	b2c4      	uxtb	r4, r0
 8001964:	e7da      	b.n	800191c <HAL_RCCEx_PeriphCLKConfig+0x46c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001966:	f7fe fe7f 	bl	8000668 <HAL_GetTick>
 800196a:	eba0 0008 	sub.w	r0, r0, r8
 800196e:	4548      	cmp	r0, r9
 8001970:	d9bb      	bls.n	80018ea <HAL_RCCEx_PeriphCLKConfig+0x43a>
        status |= ret;
 8001972:	f044 0003 	orr.w	r0, r4, #3
            ret = HAL_TIMEOUT;
 8001976:	2603      	movs	r6, #3
        status |= ret;
 8001978:	b2c4      	uxtb	r4, r0
 800197a:	e7cf      	b.n	800191c <HAL_RCCEx_PeriphCLKConfig+0x46c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800197c:	690a      	ldr	r2, [r1, #16]
 800197e:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8001982:	e7c4      	b.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x45e>
    switch(PeriphClkInit->Usart16ClockSelection)
 8001984:	2b20      	cmp	r3, #32
 8001986:	d003      	beq.n	8001990 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8001988:	2b28      	cmp	r3, #40	; 0x28
 800198a:	d001      	beq.n	8001990 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800198c:	2b18      	cmp	r3, #24
 800198e:	d1cf      	bne.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0x480>
    if(ret == HAL_OK)
 8001990:	2e00      	cmp	r6, #0
 8001992:	d1ce      	bne.n	8001932 <HAL_RCCEx_PeriphCLKConfig+0x482>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8001994:	4a1e      	ldr	r2, [pc, #120]	; (8001a10 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001996:	6fa9      	ldr	r1, [r5, #120]	; 0x78
 8001998:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800199a:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800199e:	430b      	orrs	r3, r1
 80019a0:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80019a2:	682b      	ldr	r3, [r5, #0]
 80019a4:	079b      	lsls	r3, r3, #30
 80019a6:	d520      	bpl.n	80019ea <HAL_RCCEx_PeriphCLKConfig+0x53a>
    switch(PeriphClkInit->Usart234578ClockSelection)
 80019a8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80019aa:	2b05      	cmp	r3, #5
 80019ac:	d836      	bhi.n	8001a1c <HAL_RCCEx_PeriphCLKConfig+0x56c>
 80019ae:	e8df f003 	tbb	[pc, r3]
 80019b2:	0f14      	.short	0x0f14
 80019b4:	14141428 	.word	0x14141428
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80019b8:	2101      	movs	r1, #1
 80019ba:	1d28      	adds	r0, r5, #4
 80019bc:	f7ff fcac 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80019c0:	4606      	mov	r6, r0
      break;
 80019c2:	e7e5      	b.n	8001990 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80019c4:	2101      	movs	r1, #1
 80019c6:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80019ca:	f7ff fd0b 	bl	80013e4 <RCCEx_PLL3_Config>
 80019ce:	e7f7      	b.n	80019c0 <HAL_RCCEx_PeriphCLKConfig+0x510>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80019d0:	2101      	movs	r1, #1
 80019d2:	1d28      	adds	r0, r5, #4
 80019d4:	f7ff fca0 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80019d8:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80019da:	bb06      	cbnz	r6, 8001a1e <HAL_RCCEx_PeriphCLKConfig+0x56e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80019dc:	4a0c      	ldr	r2, [pc, #48]	; (8001a10 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80019de:	6f69      	ldr	r1, [r5, #116]	; 0x74
 80019e0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80019e2:	f023 0307 	bic.w	r3, r3, #7
 80019e6:	430b      	orrs	r3, r1
 80019e8:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80019ea:	682b      	ldr	r3, [r5, #0]
 80019ec:	075f      	lsls	r7, r3, #29
 80019ee:	d528      	bpl.n	8001a42 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80019f0:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80019f4:	2b05      	cmp	r3, #5
 80019f6:	d83c      	bhi.n	8001a72 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
 80019f8:	e8df f003 	tbb	[pc, r3]
 80019fc:	1a35151a 	.word	0x1a35151a
 8001a00:	1a1a      	.short	0x1a1a
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001a02:	2101      	movs	r1, #1
 8001a04:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001a08:	f7ff fcec 	bl	80013e4 <RCCEx_PLL3_Config>
 8001a0c:	e7e4      	b.n	80019d8 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8001a0e:	bf00      	nop
 8001a10:	58024400 	.word	0x58024400
 8001a14:	58024800 	.word	0x58024800
 8001a18:	00ffffcf 	.word	0x00ffffcf
      ret = HAL_ERROR;
 8001a1c:	2601      	movs	r6, #1
      status |= ret;
 8001a1e:	ea44 0006 	orr.w	r0, r4, r6
 8001a22:	b2c4      	uxtb	r4, r0
 8001a24:	e7e1      	b.n	80019ea <HAL_RCCEx_PeriphCLKConfig+0x53a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001a26:	2101      	movs	r1, #1
 8001a28:	1d28      	adds	r0, r5, #4
 8001a2a:	f7ff fc75 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001a2e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001a30:	bb06      	cbnz	r6, 8001a74 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001a32:	4a99      	ldr	r2, [pc, #612]	; (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001a34:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
 8001a38:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001a3a:	f023 0307 	bic.w	r3, r3, #7
 8001a3e:	430b      	orrs	r3, r1
 8001a40:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001a42:	682b      	ldr	r3, [r5, #0]
 8001a44:	0698      	lsls	r0, r3, #26
 8001a46:	d52c      	bpl.n	8001aa2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8001a48:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 8001a4c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001a50:	d03f      	beq.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x622>
 8001a52:	d813      	bhi.n	8001a7c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8001a54:	b1db      	cbz	r3, 8001a8e <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8001a56:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001a5a:	d034      	beq.n	8001ac6 <HAL_RCCEx_PeriphCLKConfig+0x616>
      ret = HAL_ERROR;
 8001a5c:	2601      	movs	r6, #1
      status |= ret;
 8001a5e:	ea44 0006 	orr.w	r0, r4, r6
 8001a62:	b2c4      	uxtb	r4, r0
 8001a64:	e01d      	b.n	8001aa2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001a66:	2101      	movs	r1, #1
 8001a68:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001a6c:	f7ff fcba 	bl	80013e4 <RCCEx_PLL3_Config>
 8001a70:	e7dd      	b.n	8001a2e <HAL_RCCEx_PeriphCLKConfig+0x57e>
      ret = HAL_ERROR;
 8001a72:	2601      	movs	r6, #1
      status |= ret;
 8001a74:	ea44 0006 	orr.w	r0, r4, r6
 8001a78:	b2c4      	uxtb	r4, r0
 8001a7a:	e7e2      	b.n	8001a42 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8001a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a80:	d005      	beq.n	8001a8e <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8001a82:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a86:	d002      	beq.n	8001a8e <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8001a88:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8001a8c:	d1e6      	bne.n	8001a5c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    if(ret == HAL_OK)
 8001a8e:	2e00      	cmp	r6, #0
 8001a90:	d1e5      	bne.n	8001a5e <HAL_RCCEx_PeriphCLKConfig+0x5ae>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001a92:	4a81      	ldr	r2, [pc, #516]	; (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001a94:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
 8001a98:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8001a9a:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8001a9e:	430b      	orrs	r3, r1
 8001aa0:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8001aa2:	682b      	ldr	r3, [r5, #0]
 8001aa4:	0659      	lsls	r1, r3, #25
 8001aa6:	d52d      	bpl.n	8001b04 <HAL_RCCEx_PeriphCLKConfig+0x654>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8001aa8:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8001aac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001ab0:	d042      	beq.n	8001b38 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8001ab2:	d814      	bhi.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x62e>
 8001ab4:	b1e3      	cbz	r3, 8001af0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8001ab6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001aba:	d037      	beq.n	8001b2c <HAL_RCCEx_PeriphCLKConfig+0x67c>
      ret = HAL_ERROR;
 8001abc:	2601      	movs	r6, #1
      status |= ret;
 8001abe:	ea44 0006 	orr.w	r0, r4, r6
 8001ac2:	b2c4      	uxtb	r4, r0
 8001ac4:	e01e      	b.n	8001b04 <HAL_RCCEx_PeriphCLKConfig+0x654>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	1d28      	adds	r0, r5, #4
 8001aca:	f7ff fc25 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001ace:	4606      	mov	r6, r0
      break;
 8001ad0:	e7dd      	b.n	8001a8e <HAL_RCCEx_PeriphCLKConfig+0x5de>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001ad2:	2102      	movs	r1, #2
 8001ad4:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001ad8:	f7ff fc84 	bl	80013e4 <RCCEx_PLL3_Config>
 8001adc:	e7f7      	b.n	8001ace <HAL_RCCEx_PeriphCLKConfig+0x61e>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8001ade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ae2:	d005      	beq.n	8001af0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8001ae4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8001ae8:	d002      	beq.n	8001af0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8001aea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8001aee:	d1e5      	bne.n	8001abc <HAL_RCCEx_PeriphCLKConfig+0x60c>
    if(ret == HAL_OK)
 8001af0:	2e00      	cmp	r6, #0
 8001af2:	d1e4      	bne.n	8001abe <HAL_RCCEx_PeriphCLKConfig+0x60e>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001af4:	4a68      	ldr	r2, [pc, #416]	; (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001af6:	f8d5 1098 	ldr.w	r1, [r5, #152]	; 0x98
 8001afa:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001afc:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001b00:	430b      	orrs	r3, r1
 8001b02:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8001b04:	682b      	ldr	r3, [r5, #0]
 8001b06:	061a      	lsls	r2, r3, #24
 8001b08:	d52f      	bpl.n	8001b6a <HAL_RCCEx_PeriphCLKConfig+0x6ba>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8001b0a:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 8001b0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001b12:	f000 8095 	beq.w	8001c40 <HAL_RCCEx_PeriphCLKConfig+0x790>
 8001b16:	d815      	bhi.n	8001b44 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8001b18:	b1eb      	cbz	r3, 8001b56 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8001b1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b1e:	f000 8089 	beq.w	8001c34 <HAL_RCCEx_PeriphCLKConfig+0x784>
      ret = HAL_ERROR;
 8001b22:	2601      	movs	r6, #1
      status |= ret;
 8001b24:	ea44 0006 	orr.w	r0, r4, r6
 8001b28:	b2c4      	uxtb	r4, r0
 8001b2a:	e01e      	b.n	8001b6a <HAL_RCCEx_PeriphCLKConfig+0x6ba>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	1d28      	adds	r0, r5, #4
 8001b30:	f7ff fbf2 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001b34:	4606      	mov	r6, r0
      break;
 8001b36:	e7db      	b.n	8001af0 <HAL_RCCEx_PeriphCLKConfig+0x640>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001b38:	2102      	movs	r1, #2
 8001b3a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001b3e:	f7ff fc51 	bl	80013e4 <RCCEx_PLL3_Config>
 8001b42:	e7f7      	b.n	8001b34 <HAL_RCCEx_PeriphCLKConfig+0x684>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8001b44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b48:	d005      	beq.n	8001b56 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8001b4a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8001b4e:	d002      	beq.n	8001b56 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 8001b50:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8001b54:	d1e5      	bne.n	8001b22 <HAL_RCCEx_PeriphCLKConfig+0x672>
    if(ret == HAL_OK)
 8001b56:	2e00      	cmp	r6, #0
 8001b58:	d1e4      	bne.n	8001b24 <HAL_RCCEx_PeriphCLKConfig+0x674>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8001b5a:	4a4f      	ldr	r2, [pc, #316]	; (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001b5c:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 8001b60:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001b62:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001b66:	430b      	orrs	r3, r1
 8001b68:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8001b6a:	682b      	ldr	r3, [r5, #0]
 8001b6c:	071b      	lsls	r3, r3, #28
 8001b6e:	d50b      	bpl.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8001b70:	f8d5 1080 	ldr.w	r1, [r5, #128]	; 0x80
 8001b74:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001b78:	d168      	bne.n	8001c4c <HAL_RCCEx_PeriphCLKConfig+0x79c>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001b7a:	2102      	movs	r1, #2
 8001b7c:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001b80:	f7ff fc30 	bl	80013e4 <RCCEx_PLL3_Config>
 8001b84:	4304      	orrs	r4, r0
 8001b86:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001b88:	682b      	ldr	r3, [r5, #0]
 8001b8a:	06df      	lsls	r7, r3, #27
 8001b8c:	d50b      	bpl.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8001b8e:	f8d5 1094 	ldr.w	r1, [r5, #148]	; 0x94
 8001b92:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001b96:	d160      	bne.n	8001c5a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001b98:	2102      	movs	r1, #2
 8001b9a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001b9e:	f7ff fc21 	bl	80013e4 <RCCEx_PLL3_Config>
 8001ba2:	4304      	orrs	r4, r0
 8001ba4:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ba6:	682b      	ldr	r3, [r5, #0]
 8001ba8:	0318      	lsls	r0, r3, #12
 8001baa:	d517      	bpl.n	8001bdc <HAL_RCCEx_PeriphCLKConfig+0x72c>
    switch(PeriphClkInit->AdcClockSelection)
 8001bac:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8001bb0:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8001bb4:	d058      	beq.n	8001c68 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8001bb6:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8001bba:	d005      	beq.n	8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x718>
 8001bbc:	2900      	cmp	r1, #0
 8001bbe:	d159      	bne.n	8001c74 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001bc0:	1d28      	adds	r0, r5, #4
 8001bc2:	f7ff fba9 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001bc6:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001bc8:	2e00      	cmp	r6, #0
 8001bca:	d154      	bne.n	8001c76 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001bcc:	4a32      	ldr	r2, [pc, #200]	; (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001bce:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8001bd2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001bd4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001bd8:	430b      	orrs	r3, r1
 8001bda:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001bdc:	682b      	ldr	r3, [r5, #0]
 8001bde:	0359      	lsls	r1, r3, #13
 8001be0:	d519      	bpl.n	8001c16 <HAL_RCCEx_PeriphCLKConfig+0x766>
    switch(PeriphClkInit->UsbClockSelection)
 8001be2:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 8001be6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001bea:	d048      	beq.n	8001c7e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8001bec:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001bf0:	d007      	beq.n	8001c02 <HAL_RCCEx_PeriphCLKConfig+0x752>
 8001bf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001bf6:	d149      	bne.n	8001c8c <HAL_RCCEx_PeriphCLKConfig+0x7dc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001bf8:	4a27      	ldr	r2, [pc, #156]	; (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001bfa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001bfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c00:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8001c02:	2e00      	cmp	r6, #0
 8001c04:	d143      	bne.n	8001c8e <HAL_RCCEx_PeriphCLKConfig+0x7de>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001c06:	4a24      	ldr	r2, [pc, #144]	; (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001c08:	f8d5 1084 	ldr.w	r1, [r5, #132]	; 0x84
 8001c0c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8001c0e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001c12:	430b      	orrs	r3, r1
 8001c14:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8001c16:	682b      	ldr	r3, [r5, #0]
 8001c18:	03da      	lsls	r2, r3, #15
 8001c1a:	d54d      	bpl.n	8001cb8 <HAL_RCCEx_PeriphCLKConfig+0x808>
    switch(PeriphClkInit->SdmmcClockSelection)
 8001c1c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d03c      	beq.n	8001c9c <HAL_RCCEx_PeriphCLKConfig+0x7ec>
 8001c22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c26:	f000 8099 	beq.w	8001d5c <HAL_RCCEx_PeriphCLKConfig+0x8ac>
      ret = HAL_ERROR;
 8001c2a:	2601      	movs	r6, #1
      status |= ret;
 8001c2c:	ea44 0006 	orr.w	r0, r4, r6
 8001c30:	b2c4      	uxtb	r4, r0
 8001c32:	e041      	b.n	8001cb8 <HAL_RCCEx_PeriphCLKConfig+0x808>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001c34:	2100      	movs	r1, #0
 8001c36:	1d28      	adds	r0, r5, #4
 8001c38:	f7ff fb6e 	bl	8001318 <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001c3c:	4606      	mov	r6, r0
      break;
 8001c3e:	e78a      	b.n	8001b56 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001c40:	2102      	movs	r1, #2
 8001c42:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001c46:	f7ff fbcd 	bl	80013e4 <RCCEx_PLL3_Config>
 8001c4a:	e7f7      	b.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0x78c>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8001c4c:	4a12      	ldr	r2, [pc, #72]	; (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001c4e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8001c50:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c54:	430b      	orrs	r3, r1
 8001c56:	6553      	str	r3, [r2, #84]	; 0x54
 8001c58:	e796      	b.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001c5a:	4a0f      	ldr	r2, [pc, #60]	; (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8001c5c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001c5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c62:	430b      	orrs	r3, r1
 8001c64:	6593      	str	r3, [r2, #88]	; 0x58
 8001c66:	e79e      	b.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001c68:	2102      	movs	r1, #2
 8001c6a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001c6e:	f7ff fbb9 	bl	80013e4 <RCCEx_PLL3_Config>
 8001c72:	e7a8      	b.n	8001bc6 <HAL_RCCEx_PeriphCLKConfig+0x716>
      ret = HAL_ERROR;
 8001c74:	2601      	movs	r6, #1
      status |= ret;
 8001c76:	ea44 0006 	orr.w	r0, r4, r6
 8001c7a:	b2c4      	uxtb	r4, r0
 8001c7c:	e7ae      	b.n	8001bdc <HAL_RCCEx_PeriphCLKConfig+0x72c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001c7e:	2101      	movs	r1, #1
 8001c80:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001c84:	f7ff fbae 	bl	80013e4 <RCCEx_PLL3_Config>
 8001c88:	4606      	mov	r6, r0
      break;
 8001c8a:	e7ba      	b.n	8001c02 <HAL_RCCEx_PeriphCLKConfig+0x752>
      ret = HAL_ERROR;
 8001c8c:	2601      	movs	r6, #1
      status |= ret;
 8001c8e:	ea44 0006 	orr.w	r0, r4, r6
 8001c92:	b2c4      	uxtb	r4, r0
 8001c94:	e7bf      	b.n	8001c16 <HAL_RCCEx_PeriphCLKConfig+0x766>
 8001c96:	bf00      	nop
 8001c98:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001c9c:	4a3b      	ldr	r2, [pc, #236]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001c9e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001ca0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ca4:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8001ca6:	2e00      	cmp	r6, #0
 8001ca8:	d1c0      	bne.n	8001c2c <HAL_RCCEx_PeriphCLKConfig+0x77c>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8001caa:	4a38      	ldr	r2, [pc, #224]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001cac:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 8001cae:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001cb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cb4:	430b      	orrs	r3, r1
 8001cb6:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8001cb8:	682b      	ldr	r3, [r5, #0]
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	d506      	bpl.n	8001ccc <HAL_RCCEx_PeriphCLKConfig+0x81c>
    status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001cbe:	2102      	movs	r1, #2
 8001cc0:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001cc4:	f7ff fb8e 	bl	80013e4 <RCCEx_PLL3_Config>
 8001cc8:	4304      	orrs	r4, r0
 8001cca:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8001ccc:	682b      	ldr	r3, [r5, #0]
 8001cce:	039f      	lsls	r7, r3, #14
 8001cd0:	d50e      	bpl.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x840>
    switch(PeriphClkInit->RngClockSelection)
 8001cd2:	6fe9      	ldr	r1, [r5, #124]	; 0x7c
 8001cd4:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001cd8:	d051      	beq.n	8001d7e <HAL_RCCEx_PeriphCLKConfig+0x8ce>
 8001cda:	d845      	bhi.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8001cdc:	2900      	cmp	r1, #0
 8001cde:	d149      	bne.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    if(ret == HAL_OK)
 8001ce0:	2e00      	cmp	r6, #0
 8001ce2:	d148      	bne.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001ce4:	4829      	ldr	r0, [pc, #164]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001ce6:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8001ce8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001cec:	430a      	orrs	r2, r1
 8001cee:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001cf0:	02de      	lsls	r6, r3, #11
 8001cf2:	d506      	bpl.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x852>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8001cf4:	4925      	ldr	r1, [pc, #148]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001cf6:	6f28      	ldr	r0, [r5, #112]	; 0x70
 8001cf8:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8001cfa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001cfe:	4302      	orrs	r2, r0
 8001d00:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8001d02:	00d8      	lsls	r0, r3, #3
 8001d04:	d507      	bpl.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x866>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8001d06:	4921      	ldr	r1, [pc, #132]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001d08:	f8d5 00b4 	ldr.w	r0, [r5, #180]	; 0xb4
 8001d0c:	690a      	ldr	r2, [r1, #16]
 8001d0e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001d12:	4302      	orrs	r2, r0
 8001d14:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001d16:	0299      	lsls	r1, r3, #10
 8001d18:	d506      	bpl.n	8001d28 <HAL_RCCEx_PeriphCLKConfig+0x878>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001d1a:	491c      	ldr	r1, [pc, #112]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001d1c:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 8001d1e:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8001d20:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001d24:	4302      	orrs	r2, r0
 8001d26:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8001d28:	005a      	lsls	r2, r3, #1
 8001d2a:	d509      	bpl.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0x890>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001d2c:	4a17      	ldr	r2, [pc, #92]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001d2e:	6911      	ldr	r1, [r2, #16]
 8001d30:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8001d34:	6111      	str	r1, [r2, #16]
 8001d36:	6911      	ldr	r1, [r2, #16]
 8001d38:	f8d5 00b8 	ldr.w	r0, [r5, #184]	; 0xb8
 8001d3c:	4301      	orrs	r1, r0
 8001d3e:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	da06      	bge.n	8001d52 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8001d44:	4a11      	ldr	r2, [pc, #68]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001d46:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8001d48:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001d4a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001d4e:	430b      	orrs	r3, r1
 8001d50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d52:	1c20      	adds	r0, r4, #0
 8001d54:	bf18      	it	ne
 8001d56:	2001      	movne	r0, #1
}
 8001d58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001d5c:	2102      	movs	r1, #2
 8001d5e:	1d28      	adds	r0, r5, #4
 8001d60:	f7ff fada 	bl	8001318 <RCCEx_PLL2_Config>
 8001d64:	4606      	mov	r6, r0
      break;
 8001d66:	e79e      	b.n	8001ca6 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    switch(PeriphClkInit->RngClockSelection)
 8001d68:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8001d6c:	d0b8      	beq.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8001d6e:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 8001d72:	d0b5      	beq.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x830>
      ret = HAL_ERROR;
 8001d74:	2601      	movs	r6, #1
      status |= ret;
 8001d76:	ea44 0006 	orr.w	r0, r4, r6
 8001d7a:	b2c4      	uxtb	r4, r0
 8001d7c:	e7b8      	b.n	8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x840>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001d7e:	4803      	ldr	r0, [pc, #12]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8001d80:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8001d82:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001d86:	62c2      	str	r2, [r0, #44]	; 0x2c
      break;
 8001d88:	e7aa      	b.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8001d8a:	bf00      	nop
 8001d8c:	58024400 	.word	0x58024400

08001d90 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8001d90:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> POSITION_VAL(RCC_D3CFGR_D3PPRE_0)]);
 8001d92:	f7ff fa7b 	bl	800128c <HAL_RCC_GetHCLKFreq>
 8001d96:	4b07      	ldr	r3, [pc, #28]	; (8001db4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8001d98:	2210      	movs	r2, #16
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	fa92 f2a2 	rbit	r2, r2
 8001da0:	fab2 f282 	clz	r2, r2
 8001da4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001da8:	40d3      	lsrs	r3, r2
 8001daa:	4a03      	ldr	r2, [pc, #12]	; (8001db8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8001dac:	5cd3      	ldrb	r3, [r2, r3]
}
 8001dae:	40d8      	lsrs	r0, r3
 8001db0:	bd08      	pop	{r3, pc}
 8001db2:	bf00      	nop
 8001db4:	58024400 	.word	0x58024400
 8001db8:	08003d46 	.word	0x08003d46

08001dbc <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8001dbc:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001dbe:	4c4a      	ldr	r4, [pc, #296]	; (8001ee8 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 8001dc0:	eddf 5a4a 	vldr	s11, [pc, #296]	; 8001eec <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8001dc4:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 8001dc6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 8001dc8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8001dca:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 8001dcc:	f3c1 3105 	ubfx	r1, r1, #12, #6
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 8001dd0:	f003 0310 	and.w	r3, r3, #16
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8001dd4:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8001dd8:	4353      	muls	r3, r2
 8001dda:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001dde:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 8001de2:	2b01      	cmp	r3, #1
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8001de4:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001de8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 8001dec:	d002      	beq.n	8001df4 <HAL_RCCEx_GetPLL2ClockFreq+0x38>
 8001dee:	d30e      	bcc.n	8001e0e <HAL_RCCEx_GetPLL2ClockFreq+0x52>
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d068      	beq.n	8001ec6 <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001df4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001df6:	4a3e      	ldr	r2, [pc, #248]	; (8001ef0 <HAL_RCCEx_GetPLL2ClockFreq+0x134>)
 8001df8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001dfc:	ee07 3a10 	vmov	s14, r3
 8001e00:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001e04:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001e08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e0c:	e067      	b.n	8001ede <HAL_RCCEx_GetPLL2ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001e0e:	6823      	ldr	r3, [r4, #0]
 8001e10:	4a38      	ldr	r2, [pc, #224]	; (8001ef4 <HAL_RCCEx_GetPLL2ClockFreq+0x138>)
 8001e12:	f013 0f20 	tst.w	r3, #32
 8001e16:	d042      	beq.n	8001e9e <HAL_RCCEx_GetPLL2ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001e18:	6825      	ldr	r5, [r4, #0]
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001e1a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001e1c:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001e20:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001e24:	40e2      	lsrs	r2, r4
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001e26:	fbb2 f2f1 	udiv	r2, r2, r1
 8001e2a:	ee07 2a10 	vmov	s14, r2
 8001e2e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001e32:	ee07 3a10 	vmov	s14, r3
 8001e36:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001e3a:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001e3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e42:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9) + 1  )) ;
 8001e46:	4a28      	ldr	r2, [pc, #160]	; (8001ee8 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 8001e48:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001e4a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8001e4e:	3301      	adds	r3, #1
 8001e50:	ee07 3a10 	vmov	s14, r3
 8001e54:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001e58:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001e5c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8001e60:	edc0 6a00 	vstr	s13, [r0]
  PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + 1 )) ;
 8001e64:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001e66:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	ee07 3a10 	vmov	s14, r3
 8001e70:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001e74:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001e78:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8001e7c:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + 1 )) ;
 8001e80:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001e82:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8001e86:	3301      	adds	r3, #1
 8001e88:	ee07 3a10 	vmov	s14, r3
 8001e8c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001e90:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001e94:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8001e98:	edc0 6a02 	vstr	s13, [r0, #8]
 8001e9c:	bd30      	pop	{r4, r5, pc}
      pll2vco = (HSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001e9e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ea4:	ee07 3a10 	vmov	s14, r3
 8001ea8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001eac:	fbb2 f3f1 	udiv	r3, r2, r1
 8001eb0:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001eb4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001eb8:	ee07 3a90 	vmov	s15, r3
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001ebc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ec0:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 8001ec4:	e7bf      	b.n	8001e46 <HAL_RCCEx_GetPLL2ClockFreq+0x8a>
    pll2vco = (HSE_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001ec6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ec8:	4a0b      	ldr	r2, [pc, #44]	; (8001ef8 <HAL_RCCEx_GetPLL2ClockFreq+0x13c>)
 8001eca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ece:	ee07 3a10 	vmov	s14, r3
 8001ed2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001ed6:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001eda:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8001ede:	fbb2 f2f1 	udiv	r2, r2, r1
 8001ee2:	ee07 2a90 	vmov	s15, r2
 8001ee6:	e7e9      	b.n	8001ebc <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 8001ee8:	58024400 	.word	0x58024400
 8001eec:	39000000 	.word	0x39000000
 8001ef0:	003d0900 	.word	0x003d0900
 8001ef4:	03d09000 	.word	0x03d09000
 8001ef8:	007a1200 	.word	0x007a1200

08001efc <HAL_RCCEx_GetPLL3ClockFreq>:
{
 8001efc:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001efe:	4c4a      	ldr	r4, [pc, #296]	; (8002028 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 8001f00:	eddf 5a4a 	vldr	s11, [pc, #296]	; 800202c <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8001f04:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8001f06:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 8001f08:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8001f0a:	6c62      	ldr	r2, [r4, #68]	; 0x44
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8001f0c:	f3c1 5105 	ubfx	r1, r1, #20, #6
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 8001f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8001f14:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 8001f18:	4353      	muls	r3, r2
 8001f1a:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001f1e:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 8001f22:	2b01      	cmp	r3, #1
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8001f24:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8001f28:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 8001f2c:	d002      	beq.n	8001f34 <HAL_RCCEx_GetPLL3ClockFreq+0x38>
 8001f2e:	d30e      	bcc.n	8001f4e <HAL_RCCEx_GetPLL3ClockFreq+0x52>
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d068      	beq.n	8002006 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001f34:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f36:	4a3e      	ldr	r2, [pc, #248]	; (8002030 <HAL_RCCEx_GetPLL3ClockFreq+0x134>)
 8001f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f3c:	ee07 3a10 	vmov	s14, r3
 8001f40:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001f44:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001f48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f4c:	e067      	b.n	800201e <HAL_RCCEx_GetPLL3ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001f4e:	6823      	ldr	r3, [r4, #0]
 8001f50:	4a38      	ldr	r2, [pc, #224]	; (8002034 <HAL_RCCEx_GetPLL3ClockFreq+0x138>)
 8001f52:	f013 0f20 	tst.w	r3, #32
 8001f56:	d042      	beq.n	8001fde <HAL_RCCEx_GetPLL3ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001f58:	6825      	ldr	r5, [r4, #0]
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001f5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001f5c:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001f60:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001f64:	40e2      	lsrs	r2, r4
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001f66:	fbb2 f2f1 	udiv	r2, r2, r1
 8001f6a:	ee07 2a10 	vmov	s14, r2
 8001f6e:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8001f72:	ee07 3a10 	vmov	s14, r3
 8001f76:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001f7a:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001f7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f82:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + 1 )) ;
 8001f86:	4a28      	ldr	r2, [pc, #160]	; (8002028 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 8001f88:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001f8a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8001f8e:	3301      	adds	r3, #1
 8001f90:	ee07 3a10 	vmov	s14, r3
 8001f94:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001f98:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001f9c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8001fa0:	edc0 6a00 	vstr	s13, [r0]
  PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + 1 )) ;
 8001fa4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001fa6:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8001faa:	3301      	adds	r3, #1
 8001fac:	ee07 3a10 	vmov	s14, r3
 8001fb0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001fb4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001fb8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8001fbc:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + 1 )) ;
 8001fc0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001fc2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	ee07 3a10 	vmov	s14, r3
 8001fcc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001fd0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001fd4:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8001fd8:	edc0 6a02 	vstr	s13, [r0, #8]
 8001fdc:	bd30      	pop	{r4, r5, pc}
      pll3vco = (HSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001fde:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fe0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fe4:	ee07 3a10 	vmov	s14, r3
 8001fe8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001fec:	fbb2 f3f1 	udiv	r3, r2, r1
 8001ff0:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001ff4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ff8:	ee07 3a90 	vmov	s15, r3
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8001ffc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002000:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 8002004:	e7bf      	b.n	8001f86 <HAL_RCCEx_GetPLL3ClockFreq+0x8a>
    pll3vco = (HSE_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002006:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002008:	4a0b      	ldr	r2, [pc, #44]	; (8002038 <HAL_RCCEx_GetPLL3ClockFreq+0x13c>)
 800200a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800200e:	ee07 3a10 	vmov	s14, r3
 8002012:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002016:	eea6 7a25 	vfma.f32	s14, s12, s11
 800201a:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 800201e:	fbb2 f2f1 	udiv	r2, r2, r1
 8002022:	ee07 2a90 	vmov	s15, r2
 8002026:	e7e9      	b.n	8001ffc <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 8002028:	58024400 	.word	0x58024400
 800202c:	39000000 	.word	0x39000000
 8002030:	003d0900 	.word	0x003d0900
 8002034:	03d09000 	.word	0x03d09000
 8002038:	007a1200 	.word	0x007a1200

0800203c <HAL_RCCEx_GetD1SysClockFreq>:
{
 800203c:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 800203e:	f7fe ffaf 	bl	8000fa0 <HAL_RCC_GetSysClockFreq>
 8002042:	4b08      	ldr	r3, [pc, #32]	; (8002064 <HAL_RCCEx_GetD1SysClockFreq+0x28>)
 8002044:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	fa92 f2a2 	rbit	r2, r2
 800204e:	fab2 f282 	clz	r2, r2
 8002052:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002056:	40d3      	lsrs	r3, r2
 8002058:	4a03      	ldr	r2, [pc, #12]	; (8002068 <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 800205a:	5cd3      	ldrb	r3, [r2, r3]
 800205c:	40d8      	lsrs	r0, r3
 800205e:	4b03      	ldr	r3, [pc, #12]	; (800206c <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 8002060:	6018      	str	r0, [r3, #0]
}
 8002062:	bd08      	pop	{r3, pc}
 8002064:	58024400 	.word	0x58024400
 8002068:	08003d46 	.word	0x08003d46
 800206c:	20000008 	.word	0x20000008

08002070 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002070:	6a03      	ldr	r3, [r0, #32]
 8002072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
{
 8002076:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002078:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800207a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800207c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800207e:	6d42      	ldr	r2, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002080:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccmrx |= OC_Config->OCMode;
 8002084:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002086:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 800208a:	432a      	orrs	r2, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 800208c:	688d      	ldr	r5, [r1, #8]
 800208e:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002092:	4d0f      	ldr	r5, [pc, #60]	; (80020d0 <TIM_OC5_SetConfig+0x60>)
 8002094:	42a8      	cmp	r0, r5
 8002096:	d00f      	beq.n	80020b8 <TIM_OC5_SetConfig+0x48>
 8002098:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800209c:	42a8      	cmp	r0, r5
 800209e:	d00b      	beq.n	80020b8 <TIM_OC5_SetConfig+0x48>
 80020a0:	f505 5570 	add.w	r5, r5, #15360	; 0x3c00
 80020a4:	42a8      	cmp	r0, r5
 80020a6:	d007      	beq.n	80020b8 <TIM_OC5_SetConfig+0x48>
 80020a8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020ac:	42a8      	cmp	r0, r5
 80020ae:	d003      	beq.n	80020b8 <TIM_OC5_SetConfig+0x48>
 80020b0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020b4:	42a8      	cmp	r0, r5
 80020b6:	d104      	bne.n	80020c2 <TIM_OC5_SetConfig+0x52>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80020b8:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 80020bc:	694d      	ldr	r5, [r1, #20]
 80020be:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020c2:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80020c4:	6542      	str	r2, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80020c6:	684a      	ldr	r2, [r1, #4]
 80020c8:	6582      	str	r2, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80020ca:	6203      	str	r3, [r0, #32]
 80020cc:	bd30      	pop	{r4, r5, pc}
 80020ce:	bf00      	nop
 80020d0:	40010000 	.word	0x40010000

080020d4 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80020d4:	6a03      	ldr	r3, [r0, #32]
 80020d6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
{
 80020da:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80020dc:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020de:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80020e0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80020e2:	6d42      	ldr	r2, [r0, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80020e4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccmrx |= (OC_Config->OCMode << 8);
 80020e8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80020ea:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8);
 80020ee:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 80020f2:	688d      	ldr	r5, [r1, #8]
 80020f4:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80020f8:	4d0e      	ldr	r5, [pc, #56]	; (8002134 <TIM_OC6_SetConfig+0x60>)
 80020fa:	42a8      	cmp	r0, r5
 80020fc:	d00f      	beq.n	800211e <TIM_OC6_SetConfig+0x4a>
 80020fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002102:	42a8      	cmp	r0, r5
 8002104:	d00b      	beq.n	800211e <TIM_OC6_SetConfig+0x4a>
 8002106:	f505 5570 	add.w	r5, r5, #15360	; 0x3c00
 800210a:	42a8      	cmp	r0, r5
 800210c:	d007      	beq.n	800211e <TIM_OC6_SetConfig+0x4a>
 800210e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002112:	42a8      	cmp	r0, r5
 8002114:	d003      	beq.n	800211e <TIM_OC6_SetConfig+0x4a>
 8002116:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800211a:	42a8      	cmp	r0, r5
 800211c:	d104      	bne.n	8002128 <TIM_OC6_SetConfig+0x54>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800211e:	f424 3400 	bic.w	r4, r4, #131072	; 0x20000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 8002122:	694d      	ldr	r5, [r1, #20]
 8002124:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002128:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800212a:	6542      	str	r2, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800212c:	684a      	ldr	r2, [r1, #4]
 800212e:	65c2      	str	r2, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002130:	6203      	str	r3, [r0, #32]
 8002132:	bd30      	pop	{r4, r5, pc}
 8002134:	40010000 	.word	0x40010000

08002138 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002138:	6802      	ldr	r2, [r0, #0]
}
 800213a:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800213c:	68d3      	ldr	r3, [r2, #12]
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 8002144:	8813      	ldrh	r3, [r2, #0]
 8002146:	b29b      	uxth	r3, r3
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	8013      	strh	r3, [r2, #0]
}
 800214e:	4770      	bx	lr

08002150 <HAL_TIM_PWM_MspInit>:
 8002150:	4770      	bx	lr

08002152 <HAL_TIM_PeriodElapsedCallback>:
 8002152:	4770      	bx	lr

08002154 <HAL_TIM_OC_DelayElapsedCallback>:
 8002154:	4770      	bx	lr

08002156 <HAL_TIM_IC_CaptureCallback>:
 8002156:	4770      	bx	lr

08002158 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002158:	4770      	bx	lr

0800215a <HAL_TIM_TriggerCallback>:
 800215a:	4770      	bx	lr

0800215c <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800215c:	6803      	ldr	r3, [r0, #0]
 800215e:	691a      	ldr	r2, [r3, #16]
 8002160:	0791      	lsls	r1, r2, #30
{
 8002162:	b510      	push	{r4, lr}
 8002164:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002166:	d50f      	bpl.n	8002188 <HAL_TIM_IRQHandler+0x2c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002168:	68da      	ldr	r2, [r3, #12]
 800216a:	0792      	lsls	r2, r2, #30
 800216c:	d50c      	bpl.n	8002188 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800216e:	f06f 0202 	mvn.w	r2, #2
 8002172:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002174:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002176:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002178:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800217a:	0799      	lsls	r1, r3, #30
 800217c:	f000 8085 	beq.w	800228a <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002180:	f7ff ffe9 	bl	8002156 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002184:	2300      	movs	r3, #0
 8002186:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002188:	6823      	ldr	r3, [r4, #0]
 800218a:	691a      	ldr	r2, [r3, #16]
 800218c:	0752      	lsls	r2, r2, #29
 800218e:	d510      	bpl.n	80021b2 <HAL_TIM_IRQHandler+0x56>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002190:	68da      	ldr	r2, [r3, #12]
 8002192:	0750      	lsls	r0, r2, #29
 8002194:	d50d      	bpl.n	80021b2 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002196:	f06f 0204 	mvn.w	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800219a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800219c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800219e:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80021a0:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021a2:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80021a4:	f413 7f40 	tst.w	r3, #768	; 0x300
 80021a8:	d075      	beq.n	8002296 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 80021aa:	f7ff ffd4 	bl	8002156 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ae:	2300      	movs	r3, #0
 80021b0:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80021b2:	6823      	ldr	r3, [r4, #0]
 80021b4:	691a      	ldr	r2, [r3, #16]
 80021b6:	0711      	lsls	r1, r2, #28
 80021b8:	d50f      	bpl.n	80021da <HAL_TIM_IRQHandler+0x7e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80021ba:	68da      	ldr	r2, [r3, #12]
 80021bc:	0712      	lsls	r2, r2, #28
 80021be:	d50c      	bpl.n	80021da <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80021c0:	f06f 0208 	mvn.w	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 80021c4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80021c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021c8:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80021ca:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021cc:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80021ce:	079b      	lsls	r3, r3, #30
 80021d0:	d067      	beq.n	80022a2 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80021d2:	f7ff ffc0 	bl	8002156 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021d6:	2300      	movs	r3, #0
 80021d8:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80021da:	6823      	ldr	r3, [r4, #0]
 80021dc:	691a      	ldr	r2, [r3, #16]
 80021de:	06d0      	lsls	r0, r2, #27
 80021e0:	d510      	bpl.n	8002204 <HAL_TIM_IRQHandler+0xa8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80021e2:	68da      	ldr	r2, [r3, #12]
 80021e4:	06d1      	lsls	r1, r2, #27
 80021e6:	d50d      	bpl.n	8002204 <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021e8:	f06f 0210 	mvn.w	r2, #16
        HAL_TIM_IC_CaptureCallback(htim);
 80021ec:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021f0:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80021f2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021f4:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 80021f6:	f413 7f40 	tst.w	r3, #768	; 0x300
 80021fa:	d058      	beq.n	80022ae <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 80021fc:	f7ff ffab 	bl	8002156 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002200:	2300      	movs	r3, #0
 8002202:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002204:	6823      	ldr	r3, [r4, #0]
 8002206:	691a      	ldr	r2, [r3, #16]
 8002208:	07d2      	lsls	r2, r2, #31
 800220a:	d508      	bpl.n	800221e <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800220c:	68da      	ldr	r2, [r3, #12]
 800220e:	07d0      	lsls	r0, r2, #31
 8002210:	d505      	bpl.n	800221e <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002212:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8002216:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002218:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800221a:	f7ff ff9a 	bl	8002152 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800221e:	6823      	ldr	r3, [r4, #0]
 8002220:	691a      	ldr	r2, [r3, #16]
 8002222:	0611      	lsls	r1, r2, #24
 8002224:	d508      	bpl.n	8002238 <HAL_TIM_IRQHandler+0xdc>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002226:	68da      	ldr	r2, [r3, #12]
 8002228:	0612      	lsls	r2, r2, #24
 800222a:	d505      	bpl.n	8002238 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800222c:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8002230:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002232:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002234:	f000 fb93 	bl	800295e <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002238:	6823      	ldr	r3, [r4, #0]
 800223a:	691a      	ldr	r2, [r3, #16]
 800223c:	05d0      	lsls	r0, r2, #23
 800223e:	d508      	bpl.n	8002252 <HAL_TIM_IRQHandler+0xf6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002240:	68da      	ldr	r2, [r3, #12]
 8002242:	0611      	lsls	r1, r2, #24
 8002244:	d505      	bpl.n	8002252 <HAL_TIM_IRQHandler+0xf6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002246:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800224a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800224c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800224e:	f000 fb86 	bl	800295e <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002252:	6823      	ldr	r3, [r4, #0]
 8002254:	691a      	ldr	r2, [r3, #16]
 8002256:	0652      	lsls	r2, r2, #25
 8002258:	d508      	bpl.n	800226c <HAL_TIM_IRQHandler+0x110>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800225a:	68da      	ldr	r2, [r3, #12]
 800225c:	0650      	lsls	r0, r2, #25
 800225e:	d505      	bpl.n	800226c <HAL_TIM_IRQHandler+0x110>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002260:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8002264:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002266:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002268:	f7ff ff77 	bl	800215a <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800226c:	6823      	ldr	r3, [r4, #0]
 800226e:	691a      	ldr	r2, [r3, #16]
 8002270:	0691      	lsls	r1, r2, #26
 8002272:	d522      	bpl.n	80022ba <HAL_TIM_IRQHandler+0x15e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002274:	68da      	ldr	r2, [r3, #12]
 8002276:	0692      	lsls	r2, r2, #26
 8002278:	d51f      	bpl.n	80022ba <HAL_TIM_IRQHandler+0x15e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800227a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800227e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002280:	611a      	str	r2, [r3, #16]
}
 8002282:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002286:	f000 bb69 	b.w	800295c <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800228a:	f7ff ff63 	bl	8002154 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800228e:	4620      	mov	r0, r4
 8002290:	f7ff ff62 	bl	8002158 <HAL_TIM_PWM_PulseFinishedCallback>
 8002294:	e776      	b.n	8002184 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002296:	f7ff ff5d 	bl	8002154 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800229a:	4620      	mov	r0, r4
 800229c:	f7ff ff5c 	bl	8002158 <HAL_TIM_PWM_PulseFinishedCallback>
 80022a0:	e785      	b.n	80021ae <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022a2:	f7ff ff57 	bl	8002154 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80022a6:	4620      	mov	r0, r4
 80022a8:	f7ff ff56 	bl	8002158 <HAL_TIM_PWM_PulseFinishedCallback>
 80022ac:	e793      	b.n	80021d6 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ae:	f7ff ff51 	bl	8002154 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022b2:	4620      	mov	r0, r4
 80022b4:	f7ff ff50 	bl	8002158 <HAL_TIM_PWM_PulseFinishedCallback>
 80022b8:	e7a2      	b.n	8002200 <HAL_TIM_IRQHandler+0xa4>
 80022ba:	bd10      	pop	{r4, pc}

080022bc <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022bc:	4a31      	ldr	r2, [pc, #196]	; (8002384 <TIM_Base_SetConfig+0xc8>)
  tmpcr1 = TIMx->CR1;
 80022be:	8803      	ldrh	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022c0:	4290      	cmp	r0, r2
  tmpcr1 = TIMx->CR1;
 80022c2:	b29b      	uxth	r3, r3
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022c4:	d012      	beq.n	80022ec <TIM_Base_SetConfig+0x30>
 80022c6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80022ca:	d00f      	beq.n	80022ec <TIM_Base_SetConfig+0x30>
 80022cc:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80022d0:	4290      	cmp	r0, r2
 80022d2:	d00b      	beq.n	80022ec <TIM_Base_SetConfig+0x30>
 80022d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022d8:	4290      	cmp	r0, r2
 80022da:	d007      	beq.n	80022ec <TIM_Base_SetConfig+0x30>
 80022dc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80022e0:	4290      	cmp	r0, r2
 80022e2:	d003      	beq.n	80022ec <TIM_Base_SetConfig+0x30>
 80022e4:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80022e8:	4290      	cmp	r0, r2
 80022ea:	d119      	bne.n	8002320 <TIM_Base_SetConfig+0x64>
    tmpcr1 |= Structure->CounterMode;
 80022ec:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80022f2:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022f4:	4a23      	ldr	r2, [pc, #140]	; (8002384 <TIM_Base_SetConfig+0xc8>)
 80022f6:	4290      	cmp	r0, r2
 80022f8:	d01d      	beq.n	8002336 <TIM_Base_SetConfig+0x7a>
 80022fa:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80022fe:	d01a      	beq.n	8002336 <TIM_Base_SetConfig+0x7a>
 8002300:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002304:	4290      	cmp	r0, r2
 8002306:	d016      	beq.n	8002336 <TIM_Base_SetConfig+0x7a>
 8002308:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800230c:	4290      	cmp	r0, r2
 800230e:	d012      	beq.n	8002336 <TIM_Base_SetConfig+0x7a>
 8002310:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002314:	4290      	cmp	r0, r2
 8002316:	d00e      	beq.n	8002336 <TIM_Base_SetConfig+0x7a>
 8002318:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800231c:	4290      	cmp	r0, r2
 800231e:	d00a      	beq.n	8002336 <TIM_Base_SetConfig+0x7a>
 8002320:	4a19      	ldr	r2, [pc, #100]	; (8002388 <TIM_Base_SetConfig+0xcc>)
 8002322:	4290      	cmp	r0, r2
 8002324:	d007      	beq.n	8002336 <TIM_Base_SetConfig+0x7a>
 8002326:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800232a:	4290      	cmp	r0, r2
 800232c:	d003      	beq.n	8002336 <TIM_Base_SetConfig+0x7a>
 800232e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002332:	4290      	cmp	r0, r2
 8002334:	d103      	bne.n	800233e <TIM_Base_SetConfig+0x82>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002336:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800233a:	68ca      	ldr	r2, [r1, #12]
 800233c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800233e:	694a      	ldr	r2, [r1, #20]
 8002340:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002344:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002346:	b29b      	uxth	r3, r3
 8002348:	8003      	strh	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800234a:	688b      	ldr	r3, [r1, #8]
 800234c:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800234e:	880b      	ldrh	r3, [r1, #0]
 8002350:	8503      	strh	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002352:	4b0c      	ldr	r3, [pc, #48]	; (8002384 <TIM_Base_SetConfig+0xc8>)
 8002354:	4298      	cmp	r0, r3
 8002356:	d00f      	beq.n	8002378 <TIM_Base_SetConfig+0xbc>
 8002358:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800235c:	4298      	cmp	r0, r3
 800235e:	d00b      	beq.n	8002378 <TIM_Base_SetConfig+0xbc>
 8002360:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 8002364:	4298      	cmp	r0, r3
 8002366:	d007      	beq.n	8002378 <TIM_Base_SetConfig+0xbc>
 8002368:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800236c:	4298      	cmp	r0, r3
 800236e:	d003      	beq.n	8002378 <TIM_Base_SetConfig+0xbc>
 8002370:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002374:	4298      	cmp	r0, r3
 8002376:	d101      	bne.n	800237c <TIM_Base_SetConfig+0xc0>
    TIMx->RCR = Structure->RepetitionCounter;
 8002378:	8a0b      	ldrh	r3, [r1, #16]
 800237a:	8603      	strh	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800237c:	2301      	movs	r3, #1
 800237e:	6143      	str	r3, [r0, #20]
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	40010000 	.word	0x40010000
 8002388:	40014000 	.word	0x40014000

0800238c <HAL_TIM_Base_Init>:
{ 
 800238c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800238e:	4604      	mov	r4, r0
 8002390:	b1a0      	cbz	r0, 80023bc <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002392:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002396:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800239a:	b91b      	cbnz	r3, 80023a4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800239c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80023a0:	f001 fae0 	bl	8003964 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80023a4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80023a6:	6820      	ldr	r0, [r4, #0]
 80023a8:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 80023aa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80023ae:	f7ff ff85 	bl	80022bc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80023b2:	2301      	movs	r3, #1
  return HAL_OK;
 80023b4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80023b6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80023ba:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80023bc:	2001      	movs	r0, #1
}
 80023be:	bd10      	pop	{r4, pc}

080023c0 <HAL_TIM_PWM_Init>:
{
 80023c0:	b510      	push	{r4, lr}
  if(htim == NULL)
 80023c2:	4604      	mov	r4, r0
 80023c4:	b1a0      	cbz	r0, 80023f0 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80023c6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80023ca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80023ce:	b91b      	cbnz	r3, 80023d8 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80023d0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80023d4:	f7ff febc 	bl	8002150 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80023d8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80023da:	6820      	ldr	r0, [r4, #0]
 80023dc:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 80023de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80023e2:	f7ff ff6b 	bl	80022bc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80023e6:	2301      	movs	r3, #1
  return HAL_OK;
 80023e8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80023ea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80023ee:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80023f0:	2001      	movs	r0, #1
}
 80023f2:	bd10      	pop	{r4, pc}

080023f4 <TIM_OC1_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023f4:	6a03      	ldr	r3, [r0, #32]
 80023f6:	f023 0301 	bic.w	r3, r3, #1
{
 80023fa:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023fc:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80023fe:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8002400:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002402:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8002404:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx |= OC_Config->OCMode;
 8002408:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800240a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800240e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002412:	432a      	orrs	r2, r5
  tmpccer |= OC_Config->OCPolarity;
 8002414:	688d      	ldr	r5, [r1, #8]
 8002416:	432b      	orrs	r3, r5
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002418:	4d1b      	ldr	r5, [pc, #108]	; (8002488 <TIM_OC1_SetConfig+0x94>)
 800241a:	42a8      	cmp	r0, r5
 800241c:	d00f      	beq.n	800243e <TIM_OC1_SetConfig+0x4a>
 800241e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002422:	42a8      	cmp	r0, r5
 8002424:	d00b      	beq.n	800243e <TIM_OC1_SetConfig+0x4a>
 8002426:	f505 5570 	add.w	r5, r5, #15360	; 0x3c00
 800242a:	42a8      	cmp	r0, r5
 800242c:	d007      	beq.n	800243e <TIM_OC1_SetConfig+0x4a>
 800242e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002432:	42a8      	cmp	r0, r5
 8002434:	d003      	beq.n	800243e <TIM_OC1_SetConfig+0x4a>
 8002436:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800243a:	42a8      	cmp	r0, r5
 800243c:	d11e      	bne.n	800247c <TIM_OC1_SetConfig+0x88>
    tmpccer |= OC_Config->OCNPolarity;
 800243e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002440:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002444:	432b      	orrs	r3, r5
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002446:	4d10      	ldr	r5, [pc, #64]	; (8002488 <TIM_OC1_SetConfig+0x94>)
 8002448:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800244a:	f023 0304 	bic.w	r3, r3, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800244e:	d00f      	beq.n	8002470 <TIM_OC1_SetConfig+0x7c>
 8002450:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002454:	42a8      	cmp	r0, r5
 8002456:	d00b      	beq.n	8002470 <TIM_OC1_SetConfig+0x7c>
 8002458:	f505 5570 	add.w	r5, r5, #15360	; 0x3c00
 800245c:	42a8      	cmp	r0, r5
 800245e:	d007      	beq.n	8002470 <TIM_OC1_SetConfig+0x7c>
 8002460:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002464:	42a8      	cmp	r0, r5
 8002466:	d003      	beq.n	8002470 <TIM_OC1_SetConfig+0x7c>
 8002468:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800246c:	42a8      	cmp	r0, r5
 800246e:	d105      	bne.n	800247c <TIM_OC1_SetConfig+0x88>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002470:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8002474:	698e      	ldr	r6, [r1, #24]
 8002476:	694c      	ldr	r4, [r1, #20]
 8002478:	4334      	orrs	r4, r6
 800247a:	432c      	orrs	r4, r5
  TIMx->CR2 = tmpcr2;
 800247c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800247e:	6182      	str	r2, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002480:	684a      	ldr	r2, [r1, #4]
 8002482:	6342      	str	r2, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 8002484:	6203      	str	r3, [r0, #32]
 8002486:	bd70      	pop	{r4, r5, r6, pc}
 8002488:	40010000 	.word	0x40010000

0800248c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800248c:	6a03      	ldr	r3, [r0, #32]
 800248e:	f023 0310 	bic.w	r3, r3, #16
{
 8002492:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002494:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002496:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8002498:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800249a:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800249c:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx |= (OC_Config->OCMode << 8);
 80024a0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80024a2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80024a6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 80024aa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4);
 80024ae:	688d      	ldr	r5, [r1, #8]
 80024b0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80024b4:	4d16      	ldr	r5, [pc, #88]	; (8002510 <TIM_OC2_SetConfig+0x84>)
 80024b6:	42a8      	cmp	r0, r5
 80024b8:	d003      	beq.n	80024c2 <TIM_OC2_SetConfig+0x36>
 80024ba:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024be:	42a8      	cmp	r0, r5
 80024c0:	d10d      	bne.n	80024de <TIM_OC2_SetConfig+0x52>
    tmpccer |= (OC_Config->OCNPolarity << 4);
 80024c2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80024c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4);
 80024c8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80024cc:	4d10      	ldr	r5, [pc, #64]	; (8002510 <TIM_OC2_SetConfig+0x84>)
 80024ce:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 80024d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80024d4:	d00e      	beq.n	80024f4 <TIM_OC2_SetConfig+0x68>
 80024d6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024da:	42a8      	cmp	r0, r5
 80024dc:	d00a      	beq.n	80024f4 <TIM_OC2_SetConfig+0x68>
 80024de:	4d0d      	ldr	r5, [pc, #52]	; (8002514 <TIM_OC2_SetConfig+0x88>)
 80024e0:	42a8      	cmp	r0, r5
 80024e2:	d007      	beq.n	80024f4 <TIM_OC2_SetConfig+0x68>
 80024e4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024e8:	42a8      	cmp	r0, r5
 80024ea:	d003      	beq.n	80024f4 <TIM_OC2_SetConfig+0x68>
 80024ec:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024f0:	42a8      	cmp	r0, r5
 80024f2:	d106      	bne.n	8002502 <TIM_OC2_SetConfig+0x76>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80024f4:	f424 6540 	bic.w	r5, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80024f8:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80024fa:	694c      	ldr	r4, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80024fc:	4334      	orrs	r4, r6
 80024fe:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8002502:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002504:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002506:	684a      	ldr	r2, [r1, #4]
 8002508:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;  
 800250a:	6203      	str	r3, [r0, #32]
 800250c:	bd70      	pop	{r4, r5, r6, pc}
 800250e:	bf00      	nop
 8002510:	40010000 	.word	0x40010000
 8002514:	40014000 	.word	0x40014000

08002518 <TIM_OC3_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002518:	6a03      	ldr	r3, [r0, #32]
 800251a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
{
 800251e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002520:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002522:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8002524:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002526:	69c4      	ldr	r4, [r0, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8002528:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx |= OC_Config->OCMode;
 800252c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800252e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002532:	432c      	orrs	r4, r5
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002534:	688d      	ldr	r5, [r1, #8]
 8002536:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800253a:	4d16      	ldr	r5, [pc, #88]	; (8002594 <TIM_OC3_SetConfig+0x7c>)
 800253c:	42a8      	cmp	r0, r5
 800253e:	d003      	beq.n	8002548 <TIM_OC3_SetConfig+0x30>
 8002540:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002544:	42a8      	cmp	r0, r5
 8002546:	d10d      	bne.n	8002564 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8002548:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800254a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8);
 800254e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002552:	4d10      	ldr	r5, [pc, #64]	; (8002594 <TIM_OC3_SetConfig+0x7c>)
 8002554:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8002556:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800255a:	d00e      	beq.n	800257a <TIM_OC3_SetConfig+0x62>
 800255c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002560:	42a8      	cmp	r0, r5
 8002562:	d00a      	beq.n	800257a <TIM_OC3_SetConfig+0x62>
 8002564:	4d0c      	ldr	r5, [pc, #48]	; (8002598 <TIM_OC3_SetConfig+0x80>)
 8002566:	42a8      	cmp	r0, r5
 8002568:	d007      	beq.n	800257a <TIM_OC3_SetConfig+0x62>
 800256a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800256e:	42a8      	cmp	r0, r5
 8002570:	d003      	beq.n	800257a <TIM_OC3_SetConfig+0x62>
 8002572:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002576:	42a8      	cmp	r0, r5
 8002578:	d106      	bne.n	8002588 <TIM_OC3_SetConfig+0x70>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800257a:	f422 5540 	bic.w	r5, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 800257e:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8002580:	694a      	ldr	r2, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8002582:	4332      	orrs	r2, r6
 8002584:	ea45 1202 	orr.w	r2, r5, r2, lsl #4
  TIMx->CR2 = tmpcr2;
 8002588:	6042      	str	r2, [r0, #4]
  TIMx->CCR3 = OC_Config->Pulse;
 800258a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800258c:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800258e:	63c2      	str	r2, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;  
 8002590:	6203      	str	r3, [r0, #32]
 8002592:	bd70      	pop	{r4, r5, r6, pc}
 8002594:	40010000 	.word	0x40010000
 8002598:	40014000 	.word	0x40014000

0800259c <TIM_OC4_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800259c:	6a03      	ldr	r3, [r0, #32]
 800259e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 80025a2:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025a4:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80025a6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 80025a8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80025aa:	69c2      	ldr	r2, [r0, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 80025ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmrx |= (OC_Config->OCMode << 8);
 80025b0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80025b2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8);
 80025b6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12);
 80025ba:	688d      	ldr	r5, [r1, #8]
 80025bc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80025c0:	4d0e      	ldr	r5, [pc, #56]	; (80025fc <TIM_OC4_SetConfig+0x60>)
 80025c2:	42a8      	cmp	r0, r5
 80025c4:	d00f      	beq.n	80025e6 <TIM_OC4_SetConfig+0x4a>
 80025c6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80025ca:	42a8      	cmp	r0, r5
 80025cc:	d00b      	beq.n	80025e6 <TIM_OC4_SetConfig+0x4a>
 80025ce:	f505 5570 	add.w	r5, r5, #15360	; 0x3c00
 80025d2:	42a8      	cmp	r0, r5
 80025d4:	d007      	beq.n	80025e6 <TIM_OC4_SetConfig+0x4a>
 80025d6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80025da:	42a8      	cmp	r0, r5
 80025dc:	d003      	beq.n	80025e6 <TIM_OC4_SetConfig+0x4a>
 80025de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80025e2:	42a8      	cmp	r0, r5
 80025e4:	d104      	bne.n	80025f0 <TIM_OC4_SetConfig+0x54>
    tmpcr2 &= ~TIM_CR2_OIS4;
 80025e6:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80025ea:	694d      	ldr	r5, [r1, #20]
 80025ec:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  TIMx->CR2 = tmpcr2;
 80025f0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80025f2:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80025f4:	684a      	ldr	r2, [r1, #4]
 80025f6:	6402      	str	r2, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;  
 80025f8:	6203      	str	r3, [r0, #32]
 80025fa:	bd30      	pop	{r4, r5, pc}
 80025fc:	40010000 	.word	0x40010000

08002600 <HAL_TIM_PWM_ConfigChannel>:
{
 8002600:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002602:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002606:	4604      	mov	r4, r0
 8002608:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 800260a:	2b01      	cmp	r3, #1
 800260c:	d010      	beq.n	8002630 <HAL_TIM_PWM_ConfigChannel+0x30>
 800260e:	2301      	movs	r3, #1
  switch (Channel)
 8002610:	2a08      	cmp	r2, #8
  htim->State = HAL_TIM_STATE_BUSY;
 8002612:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002616:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 800261a:	d043      	beq.n	80026a4 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800261c:	d809      	bhi.n	8002632 <HAL_TIM_PWM_ConfigChannel+0x32>
 800261e:	b1fa      	cbz	r2, 8002660 <HAL_TIM_PWM_ConfigChannel+0x60>
 8002620:	2a04      	cmp	r2, #4
 8002622:	d02e      	beq.n	8002682 <HAL_TIM_PWM_ConfigChannel+0x82>
  htim->State = HAL_TIM_STATE_READY;
 8002624:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002626:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002628:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800262c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002630:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8002632:	2a10      	cmp	r2, #16
 8002634:	d047      	beq.n	80026c6 <HAL_TIM_PWM_ConfigChannel+0xc6>
 8002636:	2a14      	cmp	r2, #20
 8002638:	d056      	beq.n	80026e8 <HAL_TIM_PWM_ConfigChannel+0xe8>
 800263a:	2a0c      	cmp	r2, #12
 800263c:	d1f2      	bne.n	8002624 <HAL_TIM_PWM_ConfigChannel+0x24>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800263e:	6820      	ldr	r0, [r4, #0]
 8002640:	f7ff ffac 	bl	800259c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002644:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002646:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002648:	69da      	ldr	r2, [r3, #28]
 800264a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800264e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002650:	69da      	ldr	r2, [r3, #28]
 8002652:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002656:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002658:	69da      	ldr	r2, [r3, #28]
 800265a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800265e:	e030      	b.n	80026c2 <HAL_TIM_PWM_ConfigChannel+0xc2>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002660:	6820      	ldr	r0, [r4, #0]
 8002662:	f7ff fec7 	bl	80023f4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002666:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002668:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800266a:	699a      	ldr	r2, [r3, #24]
 800266c:	f042 0208 	orr.w	r2, r2, #8
 8002670:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002672:	699a      	ldr	r2, [r3, #24]
 8002674:	f022 0204 	bic.w	r2, r2, #4
 8002678:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800267a:	699a      	ldr	r2, [r3, #24]
 800267c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800267e:	619a      	str	r2, [r3, #24]
    break;
 8002680:	e7d0      	b.n	8002624 <HAL_TIM_PWM_ConfigChannel+0x24>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002682:	6820      	ldr	r0, [r4, #0]
 8002684:	f7ff ff02 	bl	800248c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002688:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800268a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800268c:	699a      	ldr	r2, [r3, #24]
 800268e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002692:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002694:	699a      	ldr	r2, [r3, #24]
 8002696:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800269a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800269c:	699a      	ldr	r2, [r3, #24]
 800269e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80026a2:	e7ec      	b.n	800267e <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80026a4:	6820      	ldr	r0, [r4, #0]
 80026a6:	f7ff ff37 	bl	8002518 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80026aa:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80026ac:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80026ae:	69da      	ldr	r2, [r3, #28]
 80026b0:	f042 0208 	orr.w	r2, r2, #8
 80026b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80026b6:	69da      	ldr	r2, [r3, #28]
 80026b8:	f022 0204 	bic.w	r2, r2, #4
 80026bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80026be:	69da      	ldr	r2, [r3, #28]
 80026c0:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80026c2:	61da      	str	r2, [r3, #28]
    break;
 80026c4:	e7ae      	b.n	8002624 <HAL_TIM_PWM_ConfigChannel+0x24>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80026c6:	6820      	ldr	r0, [r4, #0]
 80026c8:	f7ff fcd2 	bl	8002070 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80026cc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80026ce:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80026d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80026d2:	f042 0208 	orr.w	r2, r2, #8
 80026d6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80026d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80026da:	f022 0204 	bic.w	r2, r2, #4
 80026de:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80026e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80026e2:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;
 80026e4:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 80026e6:	e79d      	b.n	8002624 <HAL_TIM_PWM_ConfigChannel+0x24>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80026e8:	6820      	ldr	r0, [r4, #0]
 80026ea:	f7ff fcf3 	bl	80020d4 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80026ee:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;
 80026f0:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80026f2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80026f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026f8:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80026fa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80026fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002700:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;
 8002702:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002704:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002708:	e7ec      	b.n	80026e4 <HAL_TIM_PWM_ConfigChannel+0xe4>

0800270a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800270a:	b510      	push	{r4, lr}

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800270c:	430a      	orrs	r2, r1
  tmpsmcr = TIMx->SMCR;
 800270e:	6884      	ldr	r4, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002710:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002714:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002718:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800271a:	6083      	str	r3, [r0, #8]
 800271c:	bd10      	pop	{r4, pc}
	...

08002720 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002720:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002724:	2b01      	cmp	r3, #1
{
 8002726:	b570      	push	{r4, r5, r6, lr}
 8002728:	4604      	mov	r4, r0
 800272a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800272e:	d01a      	beq.n	8002766 <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8002730:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002734:	2301      	movs	r3, #1
  tmpsmcr = htim->Instance->SMCR;
 8002736:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8002738:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800273c:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800273e:	4b59      	ldr	r3, [pc, #356]	; (80028a4 <HAL_TIM_ConfigClockSource+0x184>)
 8002740:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8002742:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002744:	680b      	ldr	r3, [r1, #0]
 8002746:	2b40      	cmp	r3, #64	; 0x40
 8002748:	d07b      	beq.n	8002842 <HAL_TIM_ConfigClockSource+0x122>
 800274a:	d81a      	bhi.n	8002782 <HAL_TIM_ConfigClockSource+0x62>
 800274c:	2b10      	cmp	r3, #16
 800274e:	f000 8099 	beq.w	8002884 <HAL_TIM_ConfigClockSource+0x164>
 8002752:	d809      	bhi.n	8002768 <HAL_TIM_ConfigClockSource+0x48>
 8002754:	2b00      	cmp	r3, #0
 8002756:	f000 808d 	beq.w	8002874 <HAL_TIM_ConfigClockSource+0x154>
  htim->State = HAL_TIM_STATE_READY;
 800275a:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800275c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800275e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002762:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002766:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002768:	2b20      	cmp	r3, #32
 800276a:	f000 8093 	beq.w	8002894 <HAL_TIM_ConfigClockSource+0x174>
 800276e:	2b30      	cmp	r3, #48	; 0x30
 8002770:	d1f3      	bne.n	800275a <HAL_TIM_ConfigClockSource+0x3a>
   tmpsmcr = TIMx->SMCR;
 8002772:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002774:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002778:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800277c:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8002780:	e035      	b.n	80027ee <HAL_TIM_ConfigClockSource+0xce>
  switch (sClockSourceConfig->ClockSource)
 8002782:	2b70      	cmp	r3, #112	; 0x70
 8002784:	d035      	beq.n	80027f2 <HAL_TIM_ConfigClockSource+0xd2>
 8002786:	d81d      	bhi.n	80027c4 <HAL_TIM_ConfigClockSource+0xa4>
 8002788:	2b50      	cmp	r3, #80	; 0x50
 800278a:	d041      	beq.n	8002810 <HAL_TIM_ConfigClockSource+0xf0>
 800278c:	2b60      	cmp	r3, #96	; 0x60
 800278e:	d1e4      	bne.n	800275a <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8002790:	684d      	ldr	r5, [r1, #4]
 8002792:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002794:	6a01      	ldr	r1, [r0, #32]
 8002796:	f021 0110 	bic.w	r1, r1, #16
 800279a:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800279c:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800279e:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027a0:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80027a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12);
 80027a8:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  tmpccer |= (TIM_ICPolarity << 4);
 80027ac:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 80027b0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80027b2:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 80027b4:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80027b6:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80027ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80027be:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 80027c2:	e014      	b.n	80027ee <HAL_TIM_ConfigClockSource+0xce>
  switch (sClockSourceConfig->ClockSource)
 80027c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027c8:	d00c      	beq.n	80027e4 <HAL_TIM_ConfigClockSource+0xc4>
 80027ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027ce:	d1c4      	bne.n	800275a <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 80027d0:	68cb      	ldr	r3, [r1, #12]
 80027d2:	684a      	ldr	r2, [r1, #4]
 80027d4:	6889      	ldr	r1, [r1, #8]
 80027d6:	f7ff ff98 	bl	800270a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027da:	6822      	ldr	r2, [r4, #0]
 80027dc:	6893      	ldr	r3, [r2, #8]
 80027de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027e2:	e013      	b.n	800280c <HAL_TIM_ConfigClockSource+0xec>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80027e4:	6883      	ldr	r3, [r0, #8]
 80027e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027ea:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 80027ee:	6083      	str	r3, [r0, #8]
 80027f0:	e7b3      	b.n	800275a <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 80027f2:	68cb      	ldr	r3, [r1, #12]
 80027f4:	684a      	ldr	r2, [r1, #4]
 80027f6:	6889      	ldr	r1, [r1, #8]
 80027f8:	f7ff ff87 	bl	800270a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80027fc:	6822      	ldr	r2, [r4, #0]
 80027fe:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002800:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8002804:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002808:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800280c:	6093      	str	r3, [r2, #8]
    break;
 800280e:	e7a4      	b.n	800275a <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002810:	684a      	ldr	r2, [r1, #4]
 8002812:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002814:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002816:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002818:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800281c:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 8002820:	430a      	orrs	r2, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002822:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002824:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002826:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 800282a:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800282e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002830:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8002832:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002834:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002838:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800283c:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 8002840:	e7d5      	b.n	80027ee <HAL_TIM_ConfigClockSource+0xce>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002842:	684a      	ldr	r2, [r1, #4]
 8002844:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002846:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002848:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800284a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800284e:	f025 0501 	bic.w	r5, r5, #1
  tmpccer |= TIM_ICPolarity;
 8002852:	430a      	orrs	r2, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002854:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002856:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002858:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 800285c:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8002860:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002862:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8002864:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002866:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800286a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800286e:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8002872:	e7bc      	b.n	80027ee <HAL_TIM_ConfigClockSource+0xce>
   tmpsmcr = TIMx->SMCR;
 8002874:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002876:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800287a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800287e:	f043 0307 	orr.w	r3, r3, #7
 8002882:	e7b4      	b.n	80027ee <HAL_TIM_ConfigClockSource+0xce>
   tmpsmcr = TIMx->SMCR;
 8002884:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002886:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800288a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800288e:	f043 0317 	orr.w	r3, r3, #23
 8002892:	e7ac      	b.n	80027ee <HAL_TIM_ConfigClockSource+0xce>
   tmpsmcr = TIMx->SMCR;
 8002894:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002896:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800289a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800289e:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 80028a2:	e7a4      	b.n	80027ee <HAL_TIM_ConfigClockSource+0xce>
 80028a4:	ffce0088 	.word	0xffce0088

080028a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80028a8:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80028aa:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80028ac:	6a03      	ldr	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80028ae:	408a      	lsls	r2, r1
  tmp = TIM_CCER_CC1E << Channel;
 80028b0:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80028b2:	ea23 0304 	bic.w	r3, r3, r4
 80028b6:	6203      	str	r3, [r0, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80028b8:	6a03      	ldr	r3, [r0, #32]
 80028ba:	431a      	orrs	r2, r3
 80028bc:	6202      	str	r2, [r0, #32]
 80028be:	bd10      	pop	{r4, pc}

080028c0 <HAL_TIM_PWM_Start>:
{
 80028c0:	b510      	push	{r4, lr}
 80028c2:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80028c4:	2201      	movs	r2, #1
 80028c6:	6800      	ldr	r0, [r0, #0]
 80028c8:	f7ff ffee 	bl	80028a8 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 80028cc:	6823      	ldr	r3, [r4, #0]
 80028ce:	4a0f      	ldr	r2, [pc, #60]	; (800290c <HAL_TIM_PWM_Start+0x4c>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d00f      	beq.n	80028f4 <HAL_TIM_PWM_Start+0x34>
 80028d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80028d8:	4293      	cmp	r3, r2
 80028da:	d00b      	beq.n	80028f4 <HAL_TIM_PWM_Start+0x34>
 80028dc:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d007      	beq.n	80028f4 <HAL_TIM_PWM_Start+0x34>
 80028e4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d003      	beq.n	80028f4 <HAL_TIM_PWM_Start+0x34>
 80028ec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d103      	bne.n	80028fc <HAL_TIM_PWM_Start+0x3c>
    __HAL_TIM_MOE_ENABLE(htim);
 80028f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028fa:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80028fc:	881a      	ldrh	r2, [r3, #0]
} 
 80028fe:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8002900:	b292      	uxth	r2, r2
 8002902:	f042 0201 	orr.w	r2, r2, #1
 8002906:	801a      	strh	r2, [r3, #0]
} 
 8002908:	bd10      	pop	{r4, pc}
 800290a:	bf00      	nop
 800290c:	40010000 	.word	0x40010000

08002910 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002910:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002914:	2b01      	cmp	r3, #1
{
 8002916:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8002918:	d01c      	beq.n	8002954 <HAL_TIMEx_MasterConfigSynchronization+0x44>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800291a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800291c:	4d0e      	ldr	r5, [pc, #56]	; (8002958 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 800291e:	6853      	ldr	r3, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002920:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 8002922:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002924:	d003      	beq.n	800292e <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 8002926:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800292a:	42aa      	cmp	r2, r5
 800292c:	d103      	bne.n	8002936 <HAL_TIMEx_MasterConfigSynchronization+0x26>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800292e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002932:	684d      	ldr	r5, [r1, #4]
 8002934:	432b      	orrs	r3, r5
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002936:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002938:	f023 0370 	bic.w	r3, r3, #112	; 0x70

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800293c:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 800293e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002942:	432b      	orrs	r3, r5
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002944:	4321      	orrs	r1, r4
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002946:	6053      	str	r3, [r2, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8002948:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 800294a:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 800294c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  return HAL_OK;
 8002950:	4618      	mov	r0, r3
 8002952:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8002954:	2002      	movs	r0, #2
} 
 8002956:	bd30      	pop	{r4, r5, pc}
 8002958:	40010000 	.word	0x40010000

0800295c <HAL_TIMEx_CommutationCallback>:
 800295c:	4770      	bx	lr

0800295e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800295e:	4770      	bx	lr

08002960 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002960:	6803      	ldr	r3, [r0, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002968:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	f022 0201 	bic.w	r2, r2, #1
 8002970:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002972:	2320      	movs	r3, #32
 8002974:	f880 307a 	strb.w	r3, [r0, #122]	; 0x7a
 8002978:	4770      	bx	lr

0800297a <HAL_UART_TxCpltCallback>:
 800297a:	4770      	bx	lr

0800297c <HAL_UART_RxCpltCallback>:
 800297c:	4770      	bx	lr

0800297e <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800297e:	f890 307a 	ldrb.w	r3, [r0, #122]	; 0x7a
 8002982:	6801      	ldr	r1, [r0, #0]
 8002984:	2b22      	cmp	r3, #34	; 0x22
{
 8002986:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002988:	d129      	bne.n	80029de <UART_Receive_IT+0x60>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800298a:	6883      	ldr	r3, [r0, #8]
  uint16_t  uhMask = huart->Mask;
 800298c:	f8b0 206c 	ldrh.w	r2, [r0, #108]	; 0x6c
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002990:	8c89      	ldrh	r1, [r1, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002992:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002996:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8002998:	ea02 0201 	and.w	r2, r2, r1
 800299c:	d11b      	bne.n	80029d6 <UART_Receive_IT+0x58>
 800299e:	6901      	ldr	r1, [r0, #16]
 80029a0:	b9c9      	cbnz	r1, 80029d6 <UART_Receive_IT+0x58>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 80029a2:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr +=2;
 80029a6:	6643      	str	r3, [r0, #100]	; 0x64
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 80029a8:	f8b0 406a 	ldrh.w	r4, [r0, #106]	; 0x6a
 80029ac:	3c01      	subs	r4, #1
 80029ae:	b2a4      	uxth	r4, r4
 80029b0:	f8a0 406a 	strh.w	r4, [r0, #106]	; 0x6a
 80029b4:	b96c      	cbnz	r4, 80029d2 <UART_Receive_IT+0x54>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029b6:	6803      	ldr	r3, [r0, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80029be:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	f022 0201 	bic.w	r2, r2, #1
 80029c6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80029c8:	2320      	movs	r3, #32
 80029ca:	f880 307a 	strb.w	r3, [r0, #122]	; 0x7a

      HAL_UART_RxCpltCallback(huart);
 80029ce:	f7ff ffd5 	bl	800297c <HAL_UART_RxCpltCallback>

      return HAL_OK;
    }

    return HAL_OK;
 80029d2:	2000      	movs	r0, #0
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 80029d4:	bd10      	pop	{r4, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 80029d6:	1c59      	adds	r1, r3, #1
 80029d8:	6641      	str	r1, [r0, #100]	; 0x64
 80029da:	701a      	strb	r2, [r3, #0]
 80029dc:	e7e4      	b.n	80029a8 <UART_Receive_IT+0x2a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80029de:	8b0b      	ldrh	r3, [r1, #24]
    return HAL_BUSY;
 80029e0:	2002      	movs	r0, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	f043 0308 	orr.w	r3, r3, #8
 80029e8:	830b      	strh	r3, [r1, #24]
    return HAL_BUSY;
 80029ea:	bd10      	pop	{r4, pc}

080029ec <HAL_UART_ErrorCallback>:
 80029ec:	4770      	bx	lr
	...

080029f0 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80029f0:	6803      	ldr	r3, [r0, #0]
 80029f2:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80029f4:	6819      	ldr	r1, [r3, #0]
{
 80029f6:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 80029f8:	0715      	lsls	r5, r2, #28
{
 80029fa:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80029fc:	6898      	ldr	r0, [r3, #8]
  if (errorflags == RESET)
 80029fe:	d10a      	bne.n	8002a16 <HAL_UART_IRQHandler+0x26>
    if(((isrflags & USART_ISR_RXNE) != RESET)
 8002a00:	0696      	lsls	r6, r2, #26
 8002a02:	d56a      	bpl.n	8002ada <HAL_UART_IRQHandler+0xea>
     && (   ((cr1its & USART_CR1_RXNEIE) != RESET)
 8002a04:	068d      	lsls	r5, r1, #26
 8002a06:	d401      	bmi.n	8002a0c <HAL_UART_IRQHandler+0x1c>
         || ((cr3its & USART_CR3_RXFTIE) != RESET)) )
 8002a08:	00c6      	lsls	r6, r0, #3
 8002a0a:	d566      	bpl.n	8002ada <HAL_UART_IRQHandler+0xea>
      UART_Receive_IT(huart);
 8002a0c:	4620      	mov	r0, r4
}
 8002a0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002a12:	f7ff bfb4 	b.w	800297e <UART_Receive_IT>
     && (   ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != RESET)
 8002a16:	4e61      	ldr	r6, [pc, #388]	; (8002b9c <HAL_UART_IRQHandler+0x1ac>)
 8002a18:	4006      	ands	r6, r0
 8002a1a:	d102      	bne.n	8002a22 <HAL_UART_IRQHandler+0x32>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a1c:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002a20:	d05b      	beq.n	8002ada <HAL_UART_IRQHandler+0xea>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a22:	07d5      	lsls	r5, r2, #31
 8002a24:	d507      	bpl.n	8002a36 <HAL_UART_IRQHandler+0x46>
 8002a26:	05cd      	lsls	r5, r1, #23
 8002a28:	d505      	bpl.n	8002a36 <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8002a2a:	2501      	movs	r5, #1
 8002a2c:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a2e:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 8002a30:	f045 0501 	orr.w	r5, r5, #1
 8002a34:	67e5      	str	r5, [r4, #124]	; 0x7c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a36:	0795      	lsls	r5, r2, #30
 8002a38:	d507      	bpl.n	8002a4a <HAL_UART_IRQHandler+0x5a>
 8002a3a:	07c5      	lsls	r5, r0, #31
 8002a3c:	d505      	bpl.n	8002a4a <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8002a3e:	2502      	movs	r5, #2
 8002a40:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a42:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 8002a44:	f045 0504 	orr.w	r5, r5, #4
 8002a48:	67e5      	str	r5, [r4, #124]	; 0x7c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a4a:	0755      	lsls	r5, r2, #29
 8002a4c:	d507      	bpl.n	8002a5e <HAL_UART_IRQHandler+0x6e>
 8002a4e:	07c5      	lsls	r5, r0, #31
 8002a50:	d505      	bpl.n	8002a5e <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8002a52:	2504      	movs	r5, #4
 8002a54:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a56:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 8002a58:	f045 0502 	orr.w	r5, r5, #2
 8002a5c:	67e5      	str	r5, [r4, #124]	; 0x7c
    if(   ((isrflags & USART_ISR_ORE) != RESET)
 8002a5e:	0715      	lsls	r5, r2, #28
 8002a60:	d507      	bpl.n	8002a72 <HAL_UART_IRQHandler+0x82>
        &&(  ((cr1its & USART_CR1_RXNEIE) != RESET) ||
 8002a62:	068d      	lsls	r5, r1, #26
 8002a64:	d400      	bmi.n	8002a68 <HAL_UART_IRQHandler+0x78>
             ((cr3its & USART_CR3_RXFTIE) != RESET) ||
 8002a66:	b126      	cbz	r6, 8002a72 <HAL_UART_IRQHandler+0x82>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8002a68:	2508      	movs	r5, #8
 8002a6a:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a6c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002a6e:	432b      	orrs	r3, r5
 8002a70:	67e3      	str	r3, [r4, #124]	; 0x7c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a72:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d05a      	beq.n	8002b2e <HAL_UART_IRQHandler+0x13e>
      if(((isrflags & USART_ISR_RXNE) != RESET)
 8002a78:	0696      	lsls	r6, r2, #26
 8002a7a:	d506      	bpl.n	8002a8a <HAL_UART_IRQHandler+0x9a>
         && (   ((cr1its & USART_CR1_RXNEIE) != RESET)
 8002a7c:	068d      	lsls	r5, r1, #26
 8002a7e:	d401      	bmi.n	8002a84 <HAL_UART_IRQHandler+0x94>
             || ((cr3its & USART_CR3_RXFTIE) != RESET)) )
 8002a80:	00c0      	lsls	r0, r0, #3
 8002a82:	d502      	bpl.n	8002a8a <HAL_UART_IRQHandler+0x9a>
        UART_Receive_IT(huart);
 8002a84:	4620      	mov	r0, r4
 8002a86:	f7ff ff7a 	bl	800297e <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002a8a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
        UART_EndRxTransfer(huart);
 8002a8c:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002a8e:	0719      	lsls	r1, r3, #28
 8002a90:	d404      	bmi.n	8002a9c <HAL_UART_IRQHandler+0xac>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8002a92:	6823      	ldr	r3, [r4, #0]
 8002a94:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002a96:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002a9a:	d01a      	beq.n	8002ad2 <HAL_UART_IRQHandler+0xe2>
        UART_EndRxTransfer(huart);
 8002a9c:	f7ff ff60 	bl	8002960 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aa0:	6823      	ldr	r3, [r4, #0]
 8002aa2:	689a      	ldr	r2, [r3, #8]
 8002aa4:	0652      	lsls	r2, r2, #25
 8002aa6:	d510      	bpl.n	8002aca <HAL_UART_IRQHandler+0xda>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002aa8:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002aaa:	6f60      	ldr	r0, [r4, #116]	; 0x74
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002aac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ab0:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002ab2:	b150      	cbz	r0, 8002aca <HAL_UART_IRQHandler+0xda>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ab4:	4b3a      	ldr	r3, [pc, #232]	; (8002ba0 <HAL_UART_IRQHandler+0x1b0>)
 8002ab6:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ab8:	f7fd fe5c 	bl	8000774 <HAL_DMA_Abort_IT>
 8002abc:	2800      	cmp	r0, #0
 8002abe:	d036      	beq.n	8002b2e <HAL_UART_IRQHandler+0x13e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ac0:	6f60      	ldr	r0, [r4, #116]	; 0x74
}
 8002ac2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ac6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002ac8:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002aca:	4620      	mov	r0, r4
 8002acc:	f7ff ff8e 	bl	80029ec <HAL_UART_ErrorCallback>
 8002ad0:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002ad2:	f7ff ff8b 	bl	80029ec <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ad6:	67e5      	str	r5, [r4, #124]	; 0x7c
 8002ad8:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8002ada:	02d6      	lsls	r6, r2, #11
 8002adc:	d50e      	bpl.n	8002afc <HAL_UART_IRQHandler+0x10c>
 8002ade:	0245      	lsls	r5, r0, #9
 8002ae0:	d50c      	bpl.n	8002afc <HAL_UART_IRQHandler+0x10c>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8002ae2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8002ae6:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8002ae8:	621a      	str	r2, [r3, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8002aea:	2320      	movs	r3, #32
 8002aec:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
    huart->RxState = HAL_UART_STATE_READY;
 8002af0:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
}
 8002af4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8002af8:	f000 bbf2 	b.w	80032e0 <HAL_UARTEx_WakeupCallback>
  if(((isrflags & USART_ISR_TXE) != RESET)
 8002afc:	0616      	lsls	r6, r2, #24
 8002afe:	d535      	bpl.n	8002b6c <HAL_UART_IRQHandler+0x17c>
     && (   ((cr1its & USART_CR1_TXEIE) != RESET)
 8002b00:	060d      	lsls	r5, r1, #24
 8002b02:	d401      	bmi.n	8002b08 <HAL_UART_IRQHandler+0x118>
         || ((cr3its & USART_CR3_TXFTIE) != RESET)) )
 8002b04:	0200      	lsls	r0, r0, #8
 8002b06:	d531      	bpl.n	8002b6c <HAL_UART_IRQHandler+0x17c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002b08:	f894 2079 	ldrb.w	r2, [r4, #121]	; 0x79
 8002b0c:	2a21      	cmp	r2, #33	; 0x21
 8002b0e:	d10e      	bne.n	8002b2e <HAL_UART_IRQHandler+0x13e>
    if(huart->TxXferCount == 0U)
 8002b10:	f8b4 2062 	ldrh.w	r2, [r4, #98]	; 0x62
 8002b14:	b292      	uxth	r2, r2
 8002b16:	b982      	cbnz	r2, 8002b3a <HAL_UART_IRQHandler+0x14a>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_FIFOEN) != RESET)
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	0092      	lsls	r2, r2, #2
 8002b1c:	d508      	bpl.n	8002b30 <HAL_UART_IRQHandler+0x140>
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8002b24:	609a      	str	r2, [r3, #8]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXFEIE);
 8002b2c:	601a      	str	r2, [r3, #0]
 8002b2e:	bd70      	pop	{r4, r5, r6, pc}
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	e7f5      	b.n	8002b26 <HAL_UART_IRQHandler+0x136>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b3a:	68a2      	ldr	r2, [r4, #8]
 8002b3c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002b40:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002b42:	d10e      	bne.n	8002b62 <HAL_UART_IRQHandler+0x172>
 8002b44:	6921      	ldr	r1, [r4, #16]
 8002b46:	b961      	cbnz	r1, 8002b62 <HAL_UART_IRQHandler+0x172>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002b48:	f832 1b02 	ldrh.w	r1, [r2], #2
 8002b4c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002b50:	8519      	strh	r1, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8002b52:	65e2      	str	r2, [r4, #92]	; 0x5c
      huart->TxXferCount--;
 8002b54:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
 8002b60:	bd70      	pop	{r4, r5, r6, pc}
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8002b62:	1c51      	adds	r1, r2, #1
 8002b64:	65e1      	str	r1, [r4, #92]	; 0x5c
 8002b66:	7812      	ldrb	r2, [r2, #0]
 8002b68:	851a      	strh	r2, [r3, #40]	; 0x28
 8002b6a:	e7f3      	b.n	8002b54 <HAL_UART_IRQHandler+0x164>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b6c:	0656      	lsls	r6, r2, #25
 8002b6e:	d50c      	bpl.n	8002b8a <HAL_UART_IRQHandler+0x19a>
 8002b70:	064d      	lsls	r5, r1, #25
 8002b72:	d50a      	bpl.n	8002b8a <HAL_UART_IRQHandler+0x19a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002b74:	681a      	ldr	r2, [r3, #0]
  HAL_UART_TxCpltCallback(huart);
 8002b76:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002b78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b7c:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002b7e:	2320      	movs	r3, #32
 8002b80:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  HAL_UART_TxCpltCallback(huart);
 8002b84:	f7ff fef9 	bl	800297a <HAL_UART_TxCpltCallback>
 8002b88:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_TXFE) != RESET) && ((cr1its & USART_CR1_TXFEIE) != RESET))
 8002b8a:	0210      	lsls	r0, r2, #8
 8002b8c:	d5cf      	bpl.n	8002b2e <HAL_UART_IRQHandler+0x13e>
 8002b8e:	004a      	lsls	r2, r1, #1
 8002b90:	d5cd      	bpl.n	8002b2e <HAL_UART_IRQHandler+0x13e>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXFEIE);
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002b98:	e7c8      	b.n	8002b2c <HAL_UART_IRQHandler+0x13c>
 8002b9a:	bf00      	nop
 8002b9c:	10000001 	.word	0x10000001
 8002ba0:	08002ba5 	.word	0x08002ba5

08002ba4 <UART_DMAAbortOnError>:
{
 8002ba4:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8002ba6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  huart->TxXferCount = 0U;
 8002bae:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  HAL_UART_ErrorCallback(huart);
 8002bb2:	f7ff ff1b 	bl	80029ec <HAL_UART_ErrorCallback>
 8002bb6:	bd08      	pop	{r3, pc}

08002bb8 <UART_SetConfig>:
{
 8002bb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002bbc:	4604      	mov	r4, r0
  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 8002bbe:	6a81      	ldr	r1, [r0, #40]	; 0x28
  if(UART_INSTANCE_LOWPOWER(huart))
 8002bc0:	6805      	ldr	r5, [r0, #0]
{
 8002bc2:	b087      	sub	sp, #28
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 8002bc4:	68a3      	ldr	r3, [r4, #8]
 8002bc6:	6922      	ldr	r2, [r4, #16]
 8002bc8:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002bca:	682e      	ldr	r6, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bcc:	69c0      	ldr	r0, [r0, #28]
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	6962      	ldr	r2, [r4, #20]
 8002bd2:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002bd4:	4ab3      	ldr	r2, [pc, #716]	; (8002ea4 <UART_SetConfig+0x2ec>)
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 8002bd6:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002bd8:	4032      	ands	r2, r6
 8002bda:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bdc:	68e2      	ldr	r2, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002bde:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002be0:	686b      	ldr	r3, [r5, #4]
 8002be2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002be6:	4313      	orrs	r3, r2
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002be8:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bea:	606b      	str	r3, [r5, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002bec:	4bae      	ldr	r3, [pc, #696]	; (8002ea8 <UART_SetConfig+0x2f0>)
 8002bee:	429d      	cmp	r5, r3
    tmpreg |= huart->Init.OneBitSampling;
 8002bf0:	bf1c      	itt	ne
 8002bf2:	6a23      	ldrne	r3, [r4, #32]
 8002bf4:	431a      	orrne	r2, r3
  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 8002bf6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 8002bfa:	bf02      	ittt	eq
 8002bfc:	6ae3      	ldreq	r3, [r4, #44]	; 0x2c
 8002bfe:	6b21      	ldreq	r1, [r4, #48]	; 0x30
 8002c00:	430b      	orreq	r3, r1
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 8002c02:	6a61      	ldr	r1, [r4, #36]	; 0x24
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 8002c04:	bf08      	it	eq
 8002c06:	431a      	orreq	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c08:	68ab      	ldr	r3, [r5, #8]
 8002c0a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8002c0e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8002c12:	4313      	orrs	r3, r2
 8002c14:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 8002c16:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002c18:	f023 030f 	bic.w	r3, r3, #15
 8002c1c:	430b      	orrs	r3, r1
 8002c1e:	62eb      	str	r3, [r5, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c20:	4ba2      	ldr	r3, [pc, #648]	; (8002eac <UART_SetConfig+0x2f4>)
 8002c22:	429d      	cmp	r5, r3
 8002c24:	d11c      	bne.n	8002c60 <UART_SetConfig+0xa8>
 8002c26:	4ba2      	ldr	r3, [pc, #648]	; (8002eb0 <UART_SetConfig+0x2f8>)
 8002c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c2a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c2e:	2b28      	cmp	r3, #40	; 0x28
 8002c30:	f200 825e 	bhi.w	80030f0 <UART_SetConfig+0x538>
 8002c34:	4a9f      	ldr	r2, [pc, #636]	; (8002eb4 <UART_SetConfig+0x2fc>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c36:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002c3a:	5cd3      	ldrb	r3, [r2, r3]
 8002c3c:	f040 81e6 	bne.w	800300c <UART_SetConfig+0x454>
    switch (clocksource)
 8002c40:	2b08      	cmp	r3, #8
 8002c42:	f000 81ba 	beq.w	8002fba <UART_SetConfig+0x402>
 8002c46:	f200 816e 	bhi.w	8002f26 <UART_SetConfig+0x36e>
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	f000 8197 	beq.w	8002f7e <UART_SetConfig+0x3c6>
 8002c50:	f0c0 817d 	bcc.w	8002f4e <UART_SetConfig+0x396>
 8002c54:	2b04      	cmp	r3, #4
 8002c56:	f000 8195 	beq.w	8002f84 <UART_SetConfig+0x3cc>
        ret = HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
  uint16_t usartdiv                   = 0x0000U;
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	e186      	b.n	8002f6e <UART_SetConfig+0x3b6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c60:	4b95      	ldr	r3, [pc, #596]	; (8002eb8 <UART_SetConfig+0x300>)
 8002c62:	429d      	cmp	r5, r3
 8002c64:	d108      	bne.n	8002c78 <UART_SetConfig+0xc0>
 8002c66:	4b92      	ldr	r3, [pc, #584]	; (8002eb0 <UART_SetConfig+0x2f8>)
 8002c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c6a:	f003 0307 	and.w	r3, r3, #7
 8002c6e:	2b05      	cmp	r3, #5
 8002c70:	f200 823e 	bhi.w	80030f0 <UART_SetConfig+0x538>
 8002c74:	4a91      	ldr	r2, [pc, #580]	; (8002ebc <UART_SetConfig+0x304>)
 8002c76:	e7de      	b.n	8002c36 <UART_SetConfig+0x7e>
 8002c78:	4b91      	ldr	r3, [pc, #580]	; (8002ec0 <UART_SetConfig+0x308>)
 8002c7a:	429d      	cmp	r5, r3
 8002c7c:	d108      	bne.n	8002c90 <UART_SetConfig+0xd8>
 8002c7e:	4b8c      	ldr	r3, [pc, #560]	; (8002eb0 <UART_SetConfig+0x2f8>)
 8002c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c82:	f003 0307 	and.w	r3, r3, #7
 8002c86:	2b05      	cmp	r3, #5
 8002c88:	f200 8232 	bhi.w	80030f0 <UART_SetConfig+0x538>
 8002c8c:	4a8d      	ldr	r2, [pc, #564]	; (8002ec4 <UART_SetConfig+0x30c>)
 8002c8e:	e7d2      	b.n	8002c36 <UART_SetConfig+0x7e>
 8002c90:	4b8d      	ldr	r3, [pc, #564]	; (8002ec8 <UART_SetConfig+0x310>)
 8002c92:	429d      	cmp	r5, r3
 8002c94:	d108      	bne.n	8002ca8 <UART_SetConfig+0xf0>
 8002c96:	4b86      	ldr	r3, [pc, #536]	; (8002eb0 <UART_SetConfig+0x2f8>)
 8002c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c9a:	f003 0307 	and.w	r3, r3, #7
 8002c9e:	2b05      	cmp	r3, #5
 8002ca0:	f200 8226 	bhi.w	80030f0 <UART_SetConfig+0x538>
 8002ca4:	4a89      	ldr	r2, [pc, #548]	; (8002ecc <UART_SetConfig+0x314>)
 8002ca6:	e7c6      	b.n	8002c36 <UART_SetConfig+0x7e>
 8002ca8:	4b89      	ldr	r3, [pc, #548]	; (8002ed0 <UART_SetConfig+0x318>)
 8002caa:	429d      	cmp	r5, r3
 8002cac:	d108      	bne.n	8002cc0 <UART_SetConfig+0x108>
 8002cae:	4b80      	ldr	r3, [pc, #512]	; (8002eb0 <UART_SetConfig+0x2f8>)
 8002cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cb2:	f003 0307 	and.w	r3, r3, #7
 8002cb6:	2b05      	cmp	r3, #5
 8002cb8:	f200 821a 	bhi.w	80030f0 <UART_SetConfig+0x538>
 8002cbc:	4a85      	ldr	r2, [pc, #532]	; (8002ed4 <UART_SetConfig+0x31c>)
 8002cbe:	e7ba      	b.n	8002c36 <UART_SetConfig+0x7e>
 8002cc0:	4b85      	ldr	r3, [pc, #532]	; (8002ed8 <UART_SetConfig+0x320>)
 8002cc2:	429d      	cmp	r5, r3
 8002cc4:	d108      	bne.n	8002cd8 <UART_SetConfig+0x120>
 8002cc6:	4b7a      	ldr	r3, [pc, #488]	; (8002eb0 <UART_SetConfig+0x2f8>)
 8002cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002cce:	2b28      	cmp	r3, #40	; 0x28
 8002cd0:	f200 820e 	bhi.w	80030f0 <UART_SetConfig+0x538>
 8002cd4:	4a81      	ldr	r2, [pc, #516]	; (8002edc <UART_SetConfig+0x324>)
 8002cd6:	e7ae      	b.n	8002c36 <UART_SetConfig+0x7e>
 8002cd8:	4b81      	ldr	r3, [pc, #516]	; (8002ee0 <UART_SetConfig+0x328>)
 8002cda:	429d      	cmp	r5, r3
 8002cdc:	d108      	bne.n	8002cf0 <UART_SetConfig+0x138>
 8002cde:	4b74      	ldr	r3, [pc, #464]	; (8002eb0 <UART_SetConfig+0x2f8>)
 8002ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ce2:	f003 0307 	and.w	r3, r3, #7
 8002ce6:	2b05      	cmp	r3, #5
 8002ce8:	f200 8202 	bhi.w	80030f0 <UART_SetConfig+0x538>
 8002cec:	4a7d      	ldr	r2, [pc, #500]	; (8002ee4 <UART_SetConfig+0x32c>)
 8002cee:	e7a2      	b.n	8002c36 <UART_SetConfig+0x7e>
 8002cf0:	4b7d      	ldr	r3, [pc, #500]	; (8002ee8 <UART_SetConfig+0x330>)
 8002cf2:	429d      	cmp	r5, r3
 8002cf4:	d108      	bne.n	8002d08 <UART_SetConfig+0x150>
 8002cf6:	4b6e      	ldr	r3, [pc, #440]	; (8002eb0 <UART_SetConfig+0x2f8>)
 8002cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	2b05      	cmp	r3, #5
 8002d00:	f200 81f6 	bhi.w	80030f0 <UART_SetConfig+0x538>
 8002d04:	4a79      	ldr	r2, [pc, #484]	; (8002eec <UART_SetConfig+0x334>)
 8002d06:	e796      	b.n	8002c36 <UART_SetConfig+0x7e>
 8002d08:	4b67      	ldr	r3, [pc, #412]	; (8002ea8 <UART_SetConfig+0x2f0>)
 8002d0a:	429d      	cmp	r5, r3
 8002d0c:	f040 81f0 	bne.w	80030f0 <UART_SetConfig+0x538>
 8002d10:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8002d14:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002d16:	f002 0207 	and.w	r2, r2, #7
 8002d1a:	2a05      	cmp	r2, #5
 8002d1c:	d901      	bls.n	8002d22 <UART_SetConfig+0x16a>
        ret = HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
  return ret;
 8002d20:	e080      	b.n	8002e24 <UART_SetConfig+0x26c>
 8002d22:	4973      	ldr	r1, [pc, #460]	; (8002ef0 <UART_SetConfig+0x338>)
 8002d24:	5c8d      	ldrb	r5, [r1, r2]
    switch (clocksource)
 8002d26:	2d08      	cmp	r5, #8
 8002d28:	d02f      	beq.n	8002d8a <UART_SetConfig+0x1d2>
 8002d2a:	d808      	bhi.n	8002d3e <UART_SetConfig+0x186>
 8002d2c:	2d02      	cmp	r5, #2
 8002d2e:	d021      	beq.n	8002d74 <UART_SetConfig+0x1bc>
 8002d30:	2d04      	cmp	r5, #4
 8002d32:	d1f4      	bne.n	8002d1e <UART_SetConfig+0x166>
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002d34:	4668      	mov	r0, sp
 8002d36:	f7ff f841 	bl	8001dbc <HAL_RCCEx_GetPLL2ClockFreq>
      tmpreg = pll2_clocks.PLL2_Q_Frequency;
 8002d3a:	9801      	ldr	r0, [sp, #4]
      break;
 8002d3c:	e01c      	b.n	8002d78 <UART_SetConfig+0x1c0>
    switch (clocksource)
 8002d3e:	2d20      	cmp	r5, #32
 8002d40:	d005      	beq.n	8002d4e <UART_SetConfig+0x196>
 8002d42:	2d40      	cmp	r5, #64	; 0x40
 8002d44:	d01c      	beq.n	8002d80 <UART_SetConfig+0x1c8>
 8002d46:	2d10      	cmp	r5, #16
 8002d48:	d1e9      	bne.n	8002d1e <UART_SetConfig+0x166>
      tmpreg =(uint32_t) CSI_VALUE;
 8002d4a:	486a      	ldr	r0, [pc, #424]	; (8002ef4 <UART_SetConfig+0x33c>)
 8002d4c:	e001      	b.n	8002d52 <UART_SetConfig+0x19a>
      tmpreg = (uint32_t) LSE_VALUE;
 8002d4e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 8002d52:	6866      	ldr	r6, [r4, #4]
 8002d54:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8002d58:	4283      	cmp	r3, r0
 8002d5a:	d8e0      	bhi.n	8002d1e <UART_SetConfig+0x166>
 8002d5c:	ebb0 3f06 	cmp.w	r0, r6, lsl #12
 8002d60:	d8dd      	bhi.n	8002d1e <UART_SetConfig+0x166>
        switch (clocksource)
 8002d62:	2d08      	cmp	r5, #8
 8002d64:	d078      	beq.n	8002e58 <UART_SetConfig+0x2a0>
 8002d66:	d81a      	bhi.n	8002d9e <UART_SetConfig+0x1e6>
 8002d68:	2d02      	cmp	r5, #2
 8002d6a:	d038      	beq.n	8002dde <UART_SetConfig+0x226>
 8002d6c:	2d04      	cmp	r5, #4
 8002d6e:	d05d      	beq.n	8002e2c <UART_SetConfig+0x274>
          ret = HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e04f      	b.n	8002e14 <UART_SetConfig+0x25c>
      tmpreg = HAL_RCCEx_GetD3PCLK1Freq();
 8002d74:	f7ff f80c 	bl	8001d90 <HAL_RCCEx_GetD3PCLK1Freq>
    if (tmpreg != 0U)
 8002d78:	2800      	cmp	r0, #0
 8002d7a:	d1ea      	bne.n	8002d52 <UART_SetConfig+0x19a>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d7c:	2300      	movs	r3, #0
      break;
 8002d7e:	e051      	b.n	8002e24 <UART_SetConfig+0x26c>
      HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002d80:	a803      	add	r0, sp, #12
 8002d82:	f7ff f8bb 	bl	8001efc <HAL_RCCEx_GetPLL3ClockFreq>
      tmpreg = pll3_clocks.PLL3_Q_Frequency;
 8002d86:	9804      	ldr	r0, [sp, #16]
      break;
 8002d88:	e7f6      	b.n	8002d78 <UART_SetConfig+0x1c0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	485a      	ldr	r0, [pc, #360]	; (8002ef8 <UART_SetConfig+0x340>)
 8002d8e:	f012 0f20 	tst.w	r2, #32
 8002d92:	d0de      	beq.n	8002d52 <UART_SetConfig+0x19a>
        tmpreg = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002d9a:	40d8      	lsrs	r0, r3
 8002d9c:	e7d9      	b.n	8002d52 <UART_SetConfig+0x19a>
        switch (clocksource)
 8002d9e:	2d20      	cmp	r5, #32
 8002da0:	f000 80b0 	beq.w	8002f04 <UART_SetConfig+0x34c>
 8002da4:	2d40      	cmp	r5, #64	; 0x40
 8002da6:	d04c      	beq.n	8002e42 <UART_SetConfig+0x28a>
 8002da8:	2d10      	cmp	r5, #16
 8002daa:	d1e1      	bne.n	8002d70 <UART_SetConfig+0x1b8>
          tmpreg = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002dac:	4b53      	ldr	r3, [pc, #332]	; (8002efc <UART_SetConfig+0x344>)
 8002dae:	2100      	movs	r1, #0
 8002db0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002db2:	4850      	ldr	r0, [pc, #320]	; (8002ef4 <UART_SetConfig+0x33c>)
 8002db4:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002db8:	2300      	movs	r3, #0
 8002dba:	f7fd fa8d 	bl	80002d8 <__aeabi_uldivmod>
 8002dbe:	4632      	mov	r2, r6
 8002dc0:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	ea4f 2800 	mov.w	r8, r0, lsl #8
 8002dca:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 8002dce:	0870      	lsrs	r0, r6, #1
 8002dd0:	eb18 0500 	adds.w	r5, r8, r0
 8002dd4:	f149 0600 	adc.w	r6, r9, #0
 8002dd8:	4628      	mov	r0, r5
 8002dda:	4631      	mov	r1, r6
 8002ddc:	e017      	b.n	8002e0e <UART_SetConfig+0x256>
          tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCCEx_GetD3PCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002dde:	f7fe ffd7 	bl	8001d90 <HAL_RCCEx_GetD3PCLK1Freq>
 8002de2:	4b46      	ldr	r3, [pc, #280]	; (8002efc <UART_SetConfig+0x344>)
 8002de4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002de6:	6865      	ldr	r5, [r4, #4]
 8002de8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002dec:	2300      	movs	r3, #0
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002dee:	2100      	movs	r1, #0
 8002df0:	f7fd fa72 	bl	80002d8 <__aeabi_uldivmod>
 8002df4:	462a      	mov	r2, r5
 8002df6:	020f      	lsls	r7, r1, #8
 8002df8:	2300      	movs	r3, #0
 8002dfa:	0206      	lsls	r6, r0, #8
 8002dfc:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8002e00:	0868      	lsrs	r0, r5, #1
 8002e02:	eb16 0800 	adds.w	r8, r6, r0
 8002e06:	f147 0900 	adc.w	r9, r7, #0
 8002e0a:	4640      	mov	r0, r8
 8002e0c:	4649      	mov	r1, r9
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002e0e:	f7fd fa63 	bl	80002d8 <__aeabi_uldivmod>
          break;
 8002e12:	2300      	movs	r3, #0
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 8002e14:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002e18:	4a39      	ldr	r2, [pc, #228]	; (8002f00 <UART_SetConfig+0x348>)
 8002e1a:	4291      	cmp	r1, r2
 8002e1c:	f63f af7f 	bhi.w	8002d1e <UART_SetConfig+0x166>
           huart->Instance->BRR = tmpreg;
 8002e20:	6822      	ldr	r2, [r4, #0]
 8002e22:	60d0      	str	r0, [r2, #12]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	b007      	add	sp, #28
 8002e28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002e2c:	4668      	mov	r0, sp
 8002e2e:	f7fe ffc5 	bl	8001dbc <HAL_RCCEx_GetPLL2ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002e32:	4b32      	ldr	r3, [pc, #200]	; (8002efc <UART_SetConfig+0x344>)
 8002e34:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002e36:	6865      	ldr	r5, [r4, #4]
 8002e38:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	9801      	ldr	r0, [sp, #4]
 8002e40:	e7d5      	b.n	8002dee <UART_SetConfig+0x236>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002e42:	a803      	add	r0, sp, #12
 8002e44:	f7ff f85a 	bl	8001efc <HAL_RCCEx_GetPLL3ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002e48:	4b2c      	ldr	r3, [pc, #176]	; (8002efc <UART_SetConfig+0x344>)
 8002e4a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002e4c:	6865      	ldr	r5, [r4, #4]
 8002e4e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002e52:	2300      	movs	r3, #0
 8002e54:	9804      	ldr	r0, [sp, #16]
 8002e56:	e7ca      	b.n	8002dee <UART_SetConfig+0x236>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e58:	4915      	ldr	r1, [pc, #84]	; (8002eb0 <UART_SetConfig+0x2f8>)
 8002e5a:	0877      	lsrs	r7, r6, #1
 8002e5c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002e5e:	680d      	ldr	r5, [r1, #0]
 8002e60:	4b26      	ldr	r3, [pc, #152]	; (8002efc <UART_SetConfig+0x344>)
 8002e62:	f015 0520 	ands.w	r5, r5, #32
 8002e66:	d017      	beq.n	8002e98 <UART_SetConfig+0x2e0>
            tmpreg = (uint32_t)(UART_DIV_LPUART((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8002e68:	6809      	ldr	r1, [r1, #0]
 8002e6a:	4823      	ldr	r0, [pc, #140]	; (8002ef8 <UART_SetConfig+0x340>)
 8002e6c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8002e70:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002e74:	2300      	movs	r3, #0
 8002e76:	40c8      	lsrs	r0, r1
 8002e78:	2100      	movs	r1, #0
 8002e7a:	f7fd fa2d 	bl	80002d8 <__aeabi_uldivmod>
 8002e7e:	4632      	mov	r2, r6
 8002e80:	ea4f 2901 	mov.w	r9, r1, lsl #8
 8002e84:	2300      	movs	r3, #0
 8002e86:	ea4f 2800 	mov.w	r8, r0, lsl #8
 8002e8a:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 8002e8e:	eb18 0007 	adds.w	r0, r8, r7
 8002e92:	f149 0100 	adc.w	r1, r9, #0
 8002e96:	e7ba      	b.n	8002e0e <UART_SetConfig+0x256>
            tmpreg = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002e98:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	4816      	ldr	r0, [pc, #88]	; (8002ef8 <UART_SetConfig+0x340>)
 8002ea0:	e7ea      	b.n	8002e78 <UART_SetConfig+0x2c0>
 8002ea2:	bf00      	nop
 8002ea4:	cfff69f3 	.word	0xcfff69f3
 8002ea8:	58000c00 	.word	0x58000c00
 8002eac:	40011000 	.word	0x40011000
 8002eb0:	58024400 	.word	0x58024400
 8002eb4:	08003cf8 	.word	0x08003cf8
 8002eb8:	40004400 	.word	0x40004400
 8002ebc:	08003d21 	.word	0x08003d21
 8002ec0:	40004800 	.word	0x40004800
 8002ec4:	08003d21 	.word	0x08003d21
 8002ec8:	40004c00 	.word	0x40004c00
 8002ecc:	08003d21 	.word	0x08003d21
 8002ed0:	40005000 	.word	0x40005000
 8002ed4:	08003d21 	.word	0x08003d21
 8002ed8:	40011400 	.word	0x40011400
 8002edc:	08003cf8 	.word	0x08003cf8
 8002ee0:	40007800 	.word	0x40007800
 8002ee4:	08003d21 	.word	0x08003d21
 8002ee8:	40007c00 	.word	0x40007c00
 8002eec:	08003d21 	.word	0x08003d21
 8002ef0:	08003d27 	.word	0x08003d27
 8002ef4:	003d0900 	.word	0x003d0900
 8002ef8:	03d09000 	.word	0x03d09000
 8002efc:	08003d2e 	.word	0x08003d2e
 8002f00:	000ffcff 	.word	0x000ffcff
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002f04:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002f06:	f44f 4500 	mov.w	r5, #32768	; 0x8000
 8002f0a:	4b7c      	ldr	r3, [pc, #496]	; (80030fc <UART_SetConfig+0x544>)
 8002f0c:	0870      	lsrs	r0, r6, #1
 8002f0e:	2100      	movs	r1, #0
 8002f10:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002f14:	4632      	mov	r2, r6
 8002f16:	f44f 7680 	mov.w	r6, #256	; 0x100
 8002f1a:	fbb5 f5f3 	udiv	r5, r5, r3
 8002f1e:	2300      	movs	r3, #0
 8002f20:	fbe5 0106 	umlal	r0, r1, r5, r6
 8002f24:	e773      	b.n	8002e0e <UART_SetConfig+0x256>
    switch (clocksource)
 8002f26:	2b20      	cmp	r3, #32
 8002f28:	d068      	beq.n	8002ffc <UART_SetConfig+0x444>
 8002f2a:	2b40      	cmp	r3, #64	; 0x40
 8002f2c:	d03b      	beq.n	8002fa6 <UART_SetConfig+0x3ee>
 8002f2e:	2b10      	cmp	r3, #16
 8002f30:	f47f ae93 	bne.w	8002c5a <UART_SetConfig+0xa2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002f34:	4b71      	ldr	r3, [pc, #452]	; (80030fc <UART_SetConfig+0x544>)
 8002f36:	4a72      	ldr	r2, [pc, #456]	; (8003100 <UART_SetConfig+0x548>)
 8002f38:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002f3c:	6860      	ldr	r0, [r4, #4]
 8002f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f42:	0842      	lsrs	r2, r0, #1
 8002f44:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8002f48:	fbb2 f2f0 	udiv	r2, r2, r0
 8002f4c:	e00d      	b.n	8002f6a <UART_SetConfig+0x3b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002f4e:	f7fe f9b7 	bl	80012c0 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002f52:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002f54:	4a69      	ldr	r2, [pc, #420]	; (80030fc <UART_SetConfig+0x544>)
 8002f56:	6863      	ldr	r3, [r4, #4]
 8002f58:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8002f5c:	fbb0 f0f2 	udiv	r0, r0, r2
 8002f60:	085a      	lsrs	r2, r3, #1
 8002f62:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8002f66:	fbb2 f2f3 	udiv	r2, r2, r3
 8002f6a:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f6c:	2300      	movs	r3, #0
    brrtemp = usartdiv & 0xFFF0U;
 8002f6e:	f022 010f 	bic.w	r1, r2, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f72:	f3c2 0242 	ubfx	r2, r2, #1, #3
    huart->Instance->BRR = brrtemp;
 8002f76:	6820      	ldr	r0, [r4, #0]
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	60c2      	str	r2, [r0, #12]
 8002f7c:	e752      	b.n	8002e24 <UART_SetConfig+0x26c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8002f7e:	f7fe f9b5 	bl	80012ec <HAL_RCC_GetPCLK2Freq>
 8002f82:	e7e6      	b.n	8002f52 <UART_SetConfig+0x39a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8002f84:	4668      	mov	r0, sp
 8002f86:	f7fe ff19 	bl	8001dbc <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002f8a:	4b5c      	ldr	r3, [pc, #368]	; (80030fc <UART_SetConfig+0x544>)
 8002f8c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002f8e:	6861      	ldr	r1, [r4, #4]
 8002f90:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002f94:	9b01      	ldr	r3, [sp, #4]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002f96:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f9a:	084a      	lsrs	r2, r1, #1
 8002f9c:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8002fa0:	fbb2 f2f1 	udiv	r2, r2, r1
 8002fa4:	e7e1      	b.n	8002f6a <UART_SetConfig+0x3b2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8002fa6:	a803      	add	r0, sp, #12
 8002fa8:	f7fe ffa8 	bl	8001efc <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8002fac:	4b53      	ldr	r3, [pc, #332]	; (80030fc <UART_SetConfig+0x544>)
 8002fae:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002fb0:	6861      	ldr	r1, [r4, #4]
 8002fb2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002fb6:	9b04      	ldr	r3, [sp, #16]
 8002fb8:	e7ed      	b.n	8002f96 <UART_SetConfig+0x3de>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002fba:	4a52      	ldr	r2, [pc, #328]	; (8003104 <UART_SetConfig+0x54c>)
 8002fbc:	4852      	ldr	r0, [pc, #328]	; (8003108 <UART_SetConfig+0x550>)
 8002fbe:	6813      	ldr	r3, [r2, #0]
 8002fc0:	6865      	ldr	r5, [r4, #4]
 8002fc2:	f013 0320 	ands.w	r3, r3, #32
 8002fc6:	4e4d      	ldr	r6, [pc, #308]	; (80030fc <UART_SetConfig+0x544>)
 8002fc8:	d00d      	beq.n	8002fe6 <UART_SetConfig+0x42e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8002fca:	6812      	ldr	r2, [r2, #0]
 8002fcc:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002fd0:	40d0      	lsrs	r0, r2
 8002fd2:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 8002fd6:	fbb0 f0f2 	udiv	r0, r0, r2
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002fda:	086a      	lsrs	r2, r5, #1
 8002fdc:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8002fe0:	fbb2 f2f5 	udiv	r2, r2, r5
 8002fe4:	e7c1      	b.n	8002f6a <UART_SetConfig+0x3b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002fe6:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 8002fea:	fbb0 f0f2 	udiv	r0, r0, r2
 8002fee:	086a      	lsrs	r2, r5, #1
 8002ff0:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8002ff4:	fbb2 f2f5 	udiv	r2, r2, r5
 8002ff8:	b292      	uxth	r2, r2
 8002ffa:	e7b8      	b.n	8002f6e <UART_SetConfig+0x3b6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8002ffc:	4b3f      	ldr	r3, [pc, #252]	; (80030fc <UART_SetConfig+0x544>)
 8002ffe:	6865      	ldr	r5, [r4, #4]
 8003000:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003004:	fbb0 f0f3 	udiv	r0, r0, r3
 8003008:	b280      	uxth	r0, r0
 800300a:	e7e6      	b.n	8002fda <UART_SetConfig+0x422>
    switch (clocksource)
 800300c:	2b08      	cmp	r3, #8
 800300e:	d046      	beq.n	800309e <UART_SetConfig+0x4e6>
 8003010:	d818      	bhi.n	8003044 <UART_SetConfig+0x48c>
 8003012:	2b01      	cmp	r3, #1
 8003014:	d035      	beq.n	8003082 <UART_SetConfig+0x4ca>
 8003016:	d324      	bcc.n	8003062 <UART_SetConfig+0x4aa>
 8003018:	2b04      	cmp	r3, #4
 800301a:	f47f ae80 	bne.w	8002d1e <UART_SetConfig+0x166>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800301e:	4668      	mov	r0, sp
 8003020:	f7fe fecc 	bl	8001dbc <HAL_RCCEx_GetPLL2ClockFreq>
        huart->Instance->BRR =  (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003024:	4b35      	ldr	r3, [pc, #212]	; (80030fc <UART_SetConfig+0x544>)
 8003026:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003028:	e894 0006 	ldmia.w	r4, {r1, r2}
 800302c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8003030:	9b01      	ldr	r3, [sp, #4]
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003032:	fbb3 f3f0 	udiv	r3, r3, r0
 8003036:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800303a:	fbb3 f3f2 	udiv	r3, r3, r2
 800303e:	b29b      	uxth	r3, r3
 8003040:	60cb      	str	r3, [r1, #12]
 8003042:	e69b      	b.n	8002d7c <UART_SetConfig+0x1c4>
    switch (clocksource)
 8003044:	2b20      	cmp	r3, #32
 8003046:	d04c      	beq.n	80030e2 <UART_SetConfig+0x52a>
 8003048:	2b40      	cmp	r3, #64	; 0x40
 800304a:	d01d      	beq.n	8003088 <UART_SetConfig+0x4d0>
 800304c:	2b10      	cmp	r3, #16
 800304e:	f47f ae66 	bne.w	8002d1e <UART_SetConfig+0x166>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003052:	4b2a      	ldr	r3, [pc, #168]	; (80030fc <UART_SetConfig+0x544>)
 8003054:	6862      	ldr	r2, [r4, #4]
 8003056:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800305a:	4b29      	ldr	r3, [pc, #164]	; (8003100 <UART_SetConfig+0x548>)
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800305c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003060:	e008      	b.n	8003074 <UART_SetConfig+0x4bc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003062:	f7fe f92d 	bl	80012c0 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003066:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003068:	4b24      	ldr	r3, [pc, #144]	; (80030fc <UART_SetConfig+0x544>)
 800306a:	6862      	ldr	r2, [r4, #4]
 800306c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003070:	fbb0 f3f3 	udiv	r3, r0, r3
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003074:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8003078:	fbb3 f3f2 	udiv	r3, r3, r2
 800307c:	b29b      	uxth	r3, r3
 800307e:	60eb      	str	r3, [r5, #12]
 8003080:	e67c      	b.n	8002d7c <UART_SetConfig+0x1c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003082:	f7fe f933 	bl	80012ec <HAL_RCC_GetPCLK2Freq>
 8003086:	e7ee      	b.n	8003066 <UART_SetConfig+0x4ae>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003088:	a803      	add	r0, sp, #12
 800308a:	f7fe ff37 	bl	8001efc <HAL_RCCEx_GetPLL3ClockFreq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800308e:	4b1b      	ldr	r3, [pc, #108]	; (80030fc <UART_SetConfig+0x544>)
 8003090:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003092:	e894 0006 	ldmia.w	r4, {r1, r2}
 8003096:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 800309a:	9b04      	ldr	r3, [sp, #16]
 800309c:	e7c9      	b.n	8003032 <UART_SetConfig+0x47a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800309e:	4e19      	ldr	r6, [pc, #100]	; (8003104 <UART_SetConfig+0x54c>)
 80030a0:	6860      	ldr	r0, [r4, #4]
 80030a2:	6833      	ldr	r3, [r6, #0]
 80030a4:	4a18      	ldr	r2, [pc, #96]	; (8003108 <UART_SetConfig+0x550>)
 80030a6:	f013 0320 	ands.w	r3, r3, #32
 80030aa:	4c14      	ldr	r4, [pc, #80]	; (80030fc <UART_SetConfig+0x544>)
 80030ac:	d00e      	beq.n	80030cc <UART_SetConfig+0x514>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 80030ae:	6833      	ldr	r3, [r6, #0]
 80030b0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80030b4:	40da      	lsrs	r2, r3
 80030b6:	f834 3011 	ldrh.w	r3, [r4, r1, lsl #1]
 80030ba:	fbb2 f2f3 	udiv	r2, r2, r3
 80030be:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 80030c2:	fbb2 f2f0 	udiv	r2, r2, r0
 80030c6:	b292      	uxth	r2, r2
 80030c8:	60ea      	str	r2, [r5, #12]
 80030ca:	e657      	b.n	8002d7c <UART_SetConfig+0x1c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 80030cc:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
 80030d0:	fbb2 f2f1 	udiv	r2, r2, r1
 80030d4:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 80030d8:	fbb2 f2f0 	udiv	r2, r2, r0
 80030dc:	b292      	uxth	r2, r2
 80030de:	60ea      	str	r2, [r5, #12]
 80030e0:	e6a0      	b.n	8002e24 <UART_SetConfig+0x26c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 80030e2:	4b06      	ldr	r3, [pc, #24]	; (80030fc <UART_SetConfig+0x544>)
 80030e4:	6862      	ldr	r2, [r4, #4]
 80030e6:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 80030ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030ee:	e7b5      	b.n	800305c <UART_SetConfig+0x4a4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030f0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80030f4:	f47f ae13 	bne.w	8002d1e <UART_SetConfig+0x166>
 80030f8:	e5af      	b.n	8002c5a <UART_SetConfig+0xa2>
 80030fa:	bf00      	nop
 80030fc:	08003d2e 	.word	0x08003d2e
 8003100:	003d0900 	.word	0x003d0900
 8003104:	58024400 	.word	0x58024400
 8003108:	03d09000 	.word	0x03d09000

0800310c <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800310c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800310e:	07da      	lsls	r2, r3, #31
{
 8003110:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003112:	d506      	bpl.n	8003122 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003114:	6801      	ldr	r1, [r0, #0]
 8003116:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003118:	684a      	ldr	r2, [r1, #4]
 800311a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800311e:	4322      	orrs	r2, r4
 8003120:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003122:	079c      	lsls	r4, r3, #30
 8003124:	d506      	bpl.n	8003134 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003126:	6801      	ldr	r1, [r0, #0]
 8003128:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800312a:	684a      	ldr	r2, [r1, #4]
 800312c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003130:	4322      	orrs	r2, r4
 8003132:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003134:	0759      	lsls	r1, r3, #29
 8003136:	d506      	bpl.n	8003146 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003138:	6801      	ldr	r1, [r0, #0]
 800313a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800313c:	684a      	ldr	r2, [r1, #4]
 800313e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003142:	4322      	orrs	r2, r4
 8003144:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003146:	071a      	lsls	r2, r3, #28
 8003148:	d506      	bpl.n	8003158 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800314a:	6801      	ldr	r1, [r0, #0]
 800314c:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800314e:	684a      	ldr	r2, [r1, #4]
 8003150:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003154:	4322      	orrs	r2, r4
 8003156:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003158:	06dc      	lsls	r4, r3, #27
 800315a:	d506      	bpl.n	800316a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800315c:	6801      	ldr	r1, [r0, #0]
 800315e:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8003160:	688a      	ldr	r2, [r1, #8]
 8003162:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003166:	4322      	orrs	r2, r4
 8003168:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800316a:	0699      	lsls	r1, r3, #26
 800316c:	d506      	bpl.n	800317c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800316e:	6801      	ldr	r1, [r0, #0]
 8003170:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8003172:	688a      	ldr	r2, [r1, #8]
 8003174:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003178:	4322      	orrs	r2, r4
 800317a:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800317c:	065a      	lsls	r2, r3, #25
 800317e:	d510      	bpl.n	80031a2 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003180:	6801      	ldr	r1, [r0, #0]
 8003182:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8003184:	684a      	ldr	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003186:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800318a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800318e:	ea42 0204 	orr.w	r2, r2, r4
 8003192:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003194:	d105      	bne.n	80031a2 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003196:	684a      	ldr	r2, [r1, #4]
 8003198:	6d44      	ldr	r4, [r0, #84]	; 0x54
 800319a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800319e:	4322      	orrs	r2, r4
 80031a0:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80031a2:	061b      	lsls	r3, r3, #24
 80031a4:	d506      	bpl.n	80031b4 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80031a6:	6802      	ldr	r2, [r0, #0]
 80031a8:	6d81      	ldr	r1, [r0, #88]	; 0x58
 80031aa:	6853      	ldr	r3, [r2, #4]
 80031ac:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80031b0:	430b      	orrs	r3, r1
 80031b2:	6053      	str	r3, [r2, #4]
 80031b4:	bd10      	pop	{r4, pc}

080031b6 <UART_WaitOnFlagUntilTimeout>:
{
 80031b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031ba:	9d06      	ldr	r5, [sp, #24]
 80031bc:	4604      	mov	r4, r0
 80031be:	460f      	mov	r7, r1
 80031c0:	4616      	mov	r6, r2
 80031c2:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031c4:	6821      	ldr	r1, [r4, #0]
 80031c6:	69ca      	ldr	r2, [r1, #28]
 80031c8:	ea37 0302 	bics.w	r3, r7, r2
 80031cc:	bf0c      	ite	eq
 80031ce:	2201      	moveq	r2, #1
 80031d0:	2200      	movne	r2, #0
 80031d2:	42b2      	cmp	r2, r6
 80031d4:	d002      	beq.n	80031dc <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80031d6:	2000      	movs	r0, #0
}
 80031d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80031dc:	1c6b      	adds	r3, r5, #1
 80031de:	d0f2      	beq.n	80031c6 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80031e0:	b99d      	cbnz	r5, 800320a <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031e2:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 80031e4:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80031ec:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	f022 0201 	bic.w	r2, r2, #1
 80031f4:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80031f6:	2320      	movs	r3, #32
 80031f8:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
        huart->RxState = HAL_UART_STATE_READY;
 80031fc:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
        __HAL_UNLOCK(huart);
 8003200:	2300      	movs	r3, #0
 8003202:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
 8003206:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800320a:	f7fd fa2d 	bl	8000668 <HAL_GetTick>
 800320e:	eba0 0008 	sub.w	r0, r0, r8
 8003212:	4285      	cmp	r5, r0
 8003214:	d2d6      	bcs.n	80031c4 <UART_WaitOnFlagUntilTimeout+0xe>
 8003216:	e7e4      	b.n	80031e2 <UART_WaitOnFlagUntilTimeout+0x2c>

08003218 <UART_CheckIdleState>:
{
 8003218:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800321a:	2600      	movs	r6, #0
{
 800321c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800321e:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8003220:	f7fd fa22 	bl	8000668 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003224:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003226:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	071a      	lsls	r2, r3, #28
 800322c:	d417      	bmi.n	800325e <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800322e:	6823      	ldr	r3, [r4, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	075b      	lsls	r3, r3, #29
 8003234:	d50a      	bpl.n	800324c <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003236:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800323a:	2200      	movs	r2, #0
 800323c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003240:	4620      	mov	r0, r4
 8003242:	9300      	str	r3, [sp, #0]
 8003244:	462b      	mov	r3, r5
 8003246:	f7ff ffb6 	bl	80031b6 <UART_WaitOnFlagUntilTimeout>
 800324a:	b9a0      	cbnz	r0, 8003276 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 800324c:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800324e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003250:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UNLOCK(huart);
 8003254:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003258:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
  return HAL_OK;
 800325c:	e00c      	b.n	8003278 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800325e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003262:	4632      	mov	r2, r6
 8003264:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	4603      	mov	r3, r0
 800326c:	4620      	mov	r0, r4
 800326e:	f7ff ffa2 	bl	80031b6 <UART_WaitOnFlagUntilTimeout>
 8003272:	2800      	cmp	r0, #0
 8003274:	d0db      	beq.n	800322e <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003276:	2003      	movs	r0, #3
}
 8003278:	b002      	add	sp, #8
 800327a:	bd70      	pop	{r4, r5, r6, pc}

0800327c <HAL_UART_Init>:
{
 800327c:	b510      	push	{r4, lr}
  if(huart == NULL)
 800327e:	4604      	mov	r4, r0
 8003280:	b360      	cbz	r0, 80032dc <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8003282:	f890 3079 	ldrb.w	r3, [r0, #121]	; 0x79
 8003286:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800328a:	b91b      	cbnz	r3, 8003294 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800328c:	f880 2078 	strb.w	r2, [r0, #120]	; 0x78
    HAL_UART_MspInit(huart);
 8003290:	f000 fc36 	bl	8003b00 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003294:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003296:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003298:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800329a:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UART_DISABLE(huart);
 800329e:	6813      	ldr	r3, [r2, #0]
 80032a0:	f023 0301 	bic.w	r3, r3, #1
 80032a4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032a6:	f7ff fc87 	bl	8002bb8 <UART_SetConfig>
 80032aa:	2801      	cmp	r0, #1
 80032ac:	d016      	beq.n	80032dc <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80032b0:	b113      	cbz	r3, 80032b8 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 80032b2:	4620      	mov	r0, r4
 80032b4:	f7ff ff2a 	bl	800310c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032b8:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 80032ba:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032bc:	685a      	ldr	r2, [r3, #4]
 80032be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032c4:	689a      	ldr	r2, [r3, #8]
 80032c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032ca:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	f042 0201 	orr.w	r2, r2, #1
}
 80032d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 80032d6:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80032d8:	f7ff bf9e 	b.w	8003218 <UART_CheckIdleState>
}
 80032dc:	2001      	movs	r0, #1
 80032de:	bd10      	pop	{r4, pc}

080032e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart: UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80032e0:	4770      	bx	lr

080032e2 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80032e2:	b084      	sub	sp, #16
 80032e4:	b538      	push	{r3, r4, r5, lr}
 80032e6:	ad05      	add	r5, sp, #20
 80032e8:	4604      	mov	r4, r0
 80032ea:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80032ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d127      	bne.n	8003344 <USB_CoreInit+0x62>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);		
 80032f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80032f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032fa:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80032fc:	68c3      	ldr	r3, [r0, #12]
 80032fe:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003302:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003306:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003308:	68c3      	ldr	r3, [r0, #12]
 800330a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800330e:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1)
 8003310:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003312:	2b01      	cmp	r3, #1
 8003314:	d103      	bne.n	800331e <USB_CoreInit+0x3c>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003316:	68c3      	ldr	r3, [r0, #12]
 8003318:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800331c:	60c3      	str	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 800331e:	4620      	mov	r0, r4
 8003320:	f000 f914 	bl	800354c <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
  }
 
  if(cfg.dma_enable == ENABLE)
 8003324:	9b08      	ldr	r3, [sp, #32]
 8003326:	2b01      	cmp	r3, #1
 8003328:	d107      	bne.n	800333a <USB_CoreInit+0x58>
  {
    USBx->GAHBCFG |= (USB_OTG_GAHBCFG_HBSTLEN_1 | USB_OTG_GAHBCFG_HBSTLEN_2);
 800332a:	68a3      	ldr	r3, [r4, #8]
 800332c:	f043 030c 	orr.w	r3, r3, #12
 8003330:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003332:	68a3      	ldr	r3, [r4, #8]
 8003334:	f043 0320 	orr.w	r3, r3, #32
 8003338:	60a3      	str	r3, [r4, #8]
  }  

  return HAL_OK;
}
 800333a:	2000      	movs	r0, #0
 800333c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003340:	b004      	add	sp, #16
 8003342:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003344:	68c3      	ldr	r3, [r0, #12]
 8003346:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800334a:	60c3      	str	r3, [r0, #12]
    USB_CoreReset(USBx);
 800334c:	f000 f8fe 	bl	800354c <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8003350:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003354:	63a3      	str	r3, [r4, #56]	; 0x38
 8003356:	e7e5      	b.n	8003324 <USB_CoreInit+0x42>

08003358 <USB_DisableGlobalInt>:
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003358:	6883      	ldr	r3, [r0, #8]
 800335a:	f023 0301 	bic.w	r3, r3, #1
 800335e:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8003360:	2000      	movs	r0, #0
 8003362:	4770      	bx	lr

08003364 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8003364:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8003366:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 8003368:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 800336a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800336e:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 8003370:	d108      	bne.n	8003384 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8003372:	68c3      	ldr	r3, [r0, #12]
 8003374:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003378:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50);
 800337a:	2032      	movs	r0, #50	; 0x32
 800337c:	f7fd f97a 	bl	8000674 <HAL_Delay>
  
  return HAL_OK;
}
 8003380:	2000      	movs	r0, #0
 8003382:	bd08      	pop	{r3, pc}
  else if ( mode == USB_OTG_DEVICE_MODE)
 8003384:	2900      	cmp	r1, #0
 8003386:	d1f8      	bne.n	800337a <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8003388:	68c3      	ldr	r3, [r0, #12]
 800338a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800338e:	60c3      	str	r3, [r0, #12]
 8003390:	e7f3      	b.n	800337a <USB_SetCurrentMode+0x16>
	...

08003394 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003394:	b084      	sub	sp, #16
 8003396:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800339a:	4604      	mov	r4, r0
 800339c:	a807      	add	r0, sp, #28
 800339e:	4688      	mov	r8, r1
 80033a0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t i = 0;

  /*Activate VBUS Sensing B */
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80033a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80033a6:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80033a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80033ac:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80033ae:	63a3      	str	r3, [r4, #56]	; 0x38
  
  if (cfg.vbus_sensing_enable == 0)
 80033b0:	b95e      	cbnz	r6, 80033ca <USB_DevInit+0x36>
  {
    /*Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~ USB_OTG_GCCFG_VBDEN;
 80033b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80033b4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80033b8:	63a3      	str	r3, [r4, #56]	; 0x38
    
    /* B-peripheral session valid override enable*/ 
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80033ba:	6823      	ldr	r3, [r4, #0]
 80033bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033c0:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033c8:	6023      	str	r3, [r4, #0]
  }
   
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0;
 80033ca:	2300      	movs	r3, #0

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80033cc:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  USBx_PCGCCTL = 0;
 80033d0:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80033d4:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 80033d8:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 80033dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d158      	bne.n	8003494 <USB_DevInit+0x100>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 80033e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80033e4:	b919      	cbnz	r1, 80033ee <USB_DevInit+0x5a>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 80033e6:	4620      	mov	r0, r4
 80033e8:	f000 f89c 	bl	8003524 <USB_SetDevSpeed>
 80033ec:	e003      	b.n	80033f6 <USB_DevInit+0x62>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 80033ee:	4619      	mov	r1, r3
 80033f0:	4620      	mov	r0, r4
 80033f2:	f000 f897 	bl	8003524 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10); /* all Tx FIFOs */
 80033f6:	2110      	movs	r1, #16
 80033f8:	4620      	mov	r0, r4
 80033fa:	f000 f871 	bl	80034e0 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 80033fe:	4620      	mov	r0, r4
 8003400:	f000 f880 	bl	8003504 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0;
 8003404:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0;
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8003406:	f04f 32ff 	mov.w	r2, #4294967295
  
  for (i = 0; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 800340a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USBx_DEVICE->DIEPMSK = 0;
 800340e:	612b      	str	r3, [r5, #16]
 8003410:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0;
 8003412:	616b      	str	r3, [r5, #20]
    {
      USBx_INEP(i)->DIEPCTL = 0;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0;
    USBx_INEP(i)->DIEPINT  = 0xFF;
 8003414:	f04f 0eff 	mov.w	lr, #255	; 0xff
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 8003418:	61aa      	str	r2, [r5, #24]
 800341a:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  USBx_DEVICE->DAINTMSK = 0;
 800341e:	61eb      	str	r3, [r5, #28]
  for (i = 0; i < cfg.dev_endpoints; i++)
 8003420:	4543      	cmp	r3, r8
 8003422:	d139      	bne.n	8003498 <USB_DevInit+0x104>
 8003424:	2100      	movs	r1, #0
 8003426:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
  
  for (i = 0; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 800342a:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0;
    USBx_OUTEP(i)->DOEPINT  = 0xFF;
 800342e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003432:	4608      	mov	r0, r1
  for (i = 0; i < cfg.dev_endpoints; i++)
 8003434:	428b      	cmp	r3, r1
 8003436:	d13d      	bne.n	80034b4 <USB_DevInit+0x120>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003438:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1)
 800343a:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800343c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003440:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1)
 8003442:	d106      	bne.n	8003452 <USB_DevInit+0xbe>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_8 | USB_OTG_DTHRCTL_RXTHRLEN_8);
 8003444:	4b23      	ldr	r3, [pc, #140]	; (80034d4 <USB_DevInit+0x140>)
 8003446:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN | 0x08000000);
 8003448:	4b23      	ldr	r3, [pc, #140]	; (80034d8 <USB_DevInit+0x144>)
 800344a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800344c:	4313      	orrs	r3, r2
 800344e:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 8003450:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0;
 8003452:	2300      	movs	r3, #0
 8003454:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFF;
 8003456:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800345a:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 800345c:	b91f      	cbnz	r7, 8003466 <USB_DevInit+0xd2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 800345e:	69a3      	ldr	r3, [r4, #24]
 8003460:	f043 0310 	orr.w	r3, r3, #16
 8003464:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 8003466:	69a2      	ldr	r2, [r4, #24]
 8003468:	4b1c      	ldr	r3, [pc, #112]	; (80034dc <USB_DevInit+0x148>)
 800346a:	4313      	orrs	r3, r2
 800346c:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 800346e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003470:	b11b      	cbz	r3, 800347a <USB_DevInit+0xe6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003472:	69a3      	ldr	r3, [r4, #24]
 8003474:	f043 0308 	orr.w	r3, r3, #8
 8003478:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 800347a:	2e01      	cmp	r6, #1
 800347c:	d105      	bne.n	800348a <USB_DevInit+0xf6>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 800347e:	69a3      	ldr	r3, [r4, #24]
 8003480:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003484:	f043 0304 	orr.w	r3, r3, #4
 8003488:	61a3      	str	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 800348a:	2000      	movs	r0, #0
 800348c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003490:	b004      	add	sp, #16
 8003492:	4770      	bx	lr
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8003494:	2103      	movs	r1, #3
 8003496:	e7a6      	b.n	80033e6 <USB_DevInit+0x52>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003498:	f8d2 c000 	ldr.w	ip, [r2]
 800349c:	f1bc 0f00 	cmp.w	ip, #0
 80034a0:	da06      	bge.n	80034b0 <USB_DevInit+0x11c>
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80034a2:	6010      	str	r0, [r2, #0]
    USBx_INEP(i)->DIEPTSIZ = 0;
 80034a4:	6111      	str	r1, [r2, #16]
  for (i = 0; i < cfg.dev_endpoints; i++)
 80034a6:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPINT  = 0xFF;
 80034a8:	f8c2 e008 	str.w	lr, [r2, #8]
 80034ac:	3220      	adds	r2, #32
 80034ae:	e7b7      	b.n	8003420 <USB_DevInit+0x8c>
      USBx_INEP(i)->DIEPCTL = 0;
 80034b0:	6011      	str	r1, [r2, #0]
 80034b2:	e7f7      	b.n	80034a4 <USB_DevInit+0x110>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80034b4:	f8d2 8000 	ldr.w	r8, [r2]
 80034b8:	f1b8 0f00 	cmp.w	r8, #0
 80034bc:	da07      	bge.n	80034ce <USB_DevInit+0x13a>
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 80034be:	f8c2 e000 	str.w	lr, [r2]
    USBx_OUTEP(i)->DOEPTSIZ = 0;
 80034c2:	6110      	str	r0, [r2, #16]
  for (i = 0; i < cfg.dev_endpoints; i++)
 80034c4:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPINT  = 0xFF;
 80034c6:	f8c2 c008 	str.w	ip, [r2, #8]
 80034ca:	3220      	adds	r2, #32
 80034cc:	e7b2      	b.n	8003434 <USB_DevInit+0xa0>
      USBx_OUTEP(i)->DOEPCTL = 0;
 80034ce:	6010      	str	r0, [r2, #0]
 80034d0:	e7f7      	b.n	80034c2 <USB_DevInit+0x12e>
 80034d2:	bf00      	nop
 80034d4:	02000400 	.word	0x02000400
 80034d8:	08010003 	.word	0x08010003
 80034dc:	803c3800 	.word	0x803c3800

080034e0 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 80034e0:	0189      	lsls	r1, r1, #6
 80034e2:	4a07      	ldr	r2, [pc, #28]	; (8003500 <USB_FlushTxFifo+0x20>)
 80034e4:	f041 0120 	orr.w	r1, r1, #32
 80034e8:	6101      	str	r1, [r0, #16]
 
  do
  {
    if (++count > 200000)
 80034ea:	3a01      	subs	r2, #1
 80034ec:	d005      	beq.n	80034fa <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80034ee:	6903      	ldr	r3, [r0, #16]
 80034f0:	f013 0320 	ands.w	r3, r3, #32
 80034f4:	d1f9      	bne.n	80034ea <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 80034f6:	4618      	mov	r0, r3
 80034f8:	4770      	bx	lr
      return HAL_TIMEOUT;
 80034fa:	2003      	movs	r0, #3
}
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	00030d41 	.word	0x00030d41

08003504 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003504:	2310      	movs	r3, #16
 8003506:	4a06      	ldr	r2, [pc, #24]	; (8003520 <USB_FlushRxFifo+0x1c>)
 8003508:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 800350a:	3a01      	subs	r2, #1
 800350c:	d005      	beq.n	800351a <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800350e:	6903      	ldr	r3, [r0, #16]
 8003510:	f013 0310 	ands.w	r3, r3, #16
 8003514:	d1f9      	bne.n	800350a <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 8003516:	4618      	mov	r0, r3
 8003518:	4770      	bx	lr
      return HAL_TIMEOUT;
 800351a:	2003      	movs	r0, #3
}
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	00030d41 	.word	0x00030d41

08003524 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 8003524:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8003528:	4319      	orrs	r1, r3
 800352a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 800352e:	2000      	movs	r0, #0
 8003530:	4770      	bx	lr

08003532 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 8003532:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 8003534:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8003538:	f043 0302 	orr.w	r3, r3, #2
 800353c:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3);
 8003540:	2003      	movs	r0, #3
 8003542:	f7fd f897 	bl	8000674 <HAL_Delay>
  
  return HAL_OK;  
}
 8003546:	2000      	movs	r0, #0
 8003548:	bd08      	pop	{r3, pc}
	...

0800354c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx : Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800354c:	4b0a      	ldr	r3, [pc, #40]	; (8003578 <USB_CoreReset+0x2c>)
  uint32_t count = 0;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 800354e:	3b01      	subs	r3, #1
 8003550:	d101      	bne.n	8003556 <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 8003552:	2003      	movs	r0, #3
 8003554:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 8003556:	6902      	ldr	r2, [r0, #16]
 8003558:	2a00      	cmp	r2, #0
 800355a:	daf8      	bge.n	800354e <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800355c:	6903      	ldr	r3, [r0, #16]
 800355e:	4a06      	ldr	r2, [pc, #24]	; (8003578 <USB_CoreReset+0x2c>)
 8003560:	f043 0301 	orr.w	r3, r3, #1
 8003564:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000)
 8003566:	3a01      	subs	r2, #1
 8003568:	d0f3      	beq.n	8003552 <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800356a:	6903      	ldr	r3, [r0, #16]
 800356c:	f013 0301 	ands.w	r3, r3, #1
 8003570:	d1f9      	bne.n	8003566 <USB_CoreReset+0x1a>
  
  return HAL_OK;
 8003572:	4618      	mov	r0, r3
}
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	00030d41 	.word	0x00030d41

0800357c <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 800357c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003580:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003582:	2214      	movs	r2, #20
 8003584:	2100      	movs	r1, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8003586:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800372c <MX_GPIO_Init+0x1b0>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800358a:	a807      	add	r0, sp, #28

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800358c:	4d62      	ldr	r5, [pc, #392]	; (8003718 <MX_GPIO_Init+0x19c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800358e:	f000 fb9f 	bl	8003cd0 <memset>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003592:	4b62      	ldr	r3, [pc, #392]	; (800371c <MX_GPIO_Init+0x1a0>)
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8003594:	4640      	mov	r0, r8
 8003596:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800359a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800359e:	2400      	movs	r4, #0

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80035a0:	f8df a18c 	ldr.w	sl, [pc, #396]	; 8003730 <MX_GPIO_Init+0x1b4>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80035a4:	f44f 5900 	mov.w	r9, #8192	; 0x2000
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035a8:	f042 0210 	orr.w	r2, r2, #16

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ac:	2702      	movs	r7, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80035ae:	260b      	movs	r6, #11
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035b0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80035b4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80035b8:	f002 0210 	and.w	r2, r2, #16
 80035bc:	9200      	str	r2, [sp, #0]
 80035be:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035c0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80035c4:	f042 0204 	orr.w	r2, r2, #4
 80035c8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80035cc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80035d0:	f002 0204 	and.w	r2, r2, #4
 80035d4:	9201      	str	r2, [sp, #4]
 80035d6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80035d8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80035dc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80035e0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80035e4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80035e8:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80035ec:	9202      	str	r2, [sp, #8]
 80035ee:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035f0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80035f4:	f042 0201 	orr.w	r2, r2, #1
 80035f8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80035fc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003600:	f002 0201 	and.w	r2, r2, #1
 8003604:	9203      	str	r2, [sp, #12]
 8003606:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003608:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800360c:	f042 0202 	orr.w	r2, r2, #2
 8003610:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003614:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003618:	f002 0202 	and.w	r2, r2, #2
 800361c:	9204      	str	r2, [sp, #16]
 800361e:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003620:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003624:	f042 0208 	orr.w	r2, r2, #8
 8003628:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800362c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003630:	f002 0208 	and.w	r2, r2, #8
 8003634:	9205      	str	r2, [sp, #20]
 8003636:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003638:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800363c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003640:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8003644:	2200      	movs	r2, #0
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003646:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800364a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800364e:	9306      	str	r3, [sp, #24]
 8003650:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8003652:	f7fd f9bf 	bl	80009d4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8003656:	2200      	movs	r2, #0
 8003658:	4628      	mov	r0, r5
 800365a:	2140      	movs	r1, #64	; 0x40
 800365c:	f7fd f9ba 	bl	80009d4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003660:	2308      	movs	r3, #8
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003662:	a907      	add	r1, sp, #28
 8003664:	482e      	ldr	r0, [pc, #184]	; (8003720 <MX_GPIO_Init+0x1a4>)
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003666:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003668:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800366c:	f7fd f8c8 	bl	8000800 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003670:	4b2c      	ldr	r3, [pc, #176]	; (8003724 <MX_GPIO_Init+0x1a8>)
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8003672:	a907      	add	r1, sp, #28
 8003674:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8003676:	f8cd 901c 	str.w	r9, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800367a:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800367c:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800367e:	f7fd f8bf 	bl	8000800 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8003682:	2332      	movs	r3, #50	; 0x32
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003684:	a907      	add	r1, sp, #28
 8003686:	4650      	mov	r0, sl
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003688:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800368a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800368c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800368e:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003690:	960b      	str	r6, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003692:	f7fd f8b5 	bl	8000800 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8003696:	2386      	movs	r3, #134	; 0x86
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003698:	a907      	add	r1, sp, #28
 800369a:	4823      	ldr	r0, [pc, #140]	; (8003728 <MX_GPIO_Init+0x1ac>)
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800369c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800369e:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036a2:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80036a4:	960b      	str	r6, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036a6:	f7fd f8ab 	bl	8000800 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80036aa:	a907      	add	r1, sp, #28
 80036ac:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80036ae:	f8cd 901c 	str.w	r9, [sp, #28]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036b2:	f04f 0901 	mov.w	r9, #1
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b6:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b8:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036ba:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80036bc:	960b      	str	r6, [sp, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80036be:	f7fd f89f 	bl	8000800 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD3_Pin;
 80036c2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80036c6:	a907      	add	r1, sp, #28
 80036c8:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ca:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pin = LD3_Pin;
 80036ce:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036d2:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80036d4:	f7fd f894 	bl	8000800 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80036d8:	2340      	movs	r3, #64	; 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80036da:	a907      	add	r1, sp, #28
 80036dc:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036de:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80036e2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e4:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036e6:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80036e8:	f7fd f88a 	bl	8000800 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80036ec:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80036ee:	a907      	add	r1, sp, #28
 80036f0:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036f2:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80036f4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f6:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80036f8:	f7fd f882 	bl	8000800 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80036fc:	f44f 5320 	mov.w	r3, #10240	; 0x2800
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003700:	a907      	add	r1, sp, #28
 8003702:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003704:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8003706:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003708:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800370a:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800370c:	960b      	str	r6, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800370e:	f7fd f877 	bl	8000800 <HAL_GPIO_Init>

}
 8003712:	b00c      	add	sp, #48	; 0x30
 8003714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003718:	58021800 	.word	0x58021800
 800371c:	58024400 	.word	0x58024400
 8003720:	58021000 	.word	0x58021000
 8003724:	11110000 	.word	0x11110000
 8003728:	58020000 	.word	0x58020000
 800372c:	58020400 	.word	0x58020400
 8003730:	58020800 	.word	0x58020800

08003734 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003734:	b530      	push	{r4, r5, lr}
 8003736:	b0cd      	sub	sp, #308	; 0x134
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003738:	224c      	movs	r2, #76	; 0x4c
 800373a:	2100      	movs	r1, #0
 800373c:	a80a      	add	r0, sp, #40	; 0x28
 800373e:	f000 fac7 	bl	8003cd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003742:	2220      	movs	r2, #32
 8003744:	2100      	movs	r1, #0
 8003746:	a802      	add	r0, sp, #8
 8003748:	f000 fac2 	bl	8003cd0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800374c:	22bc      	movs	r2, #188	; 0xbc
 800374e:	2100      	movs	r1, #0
 8003750:	a81d      	add	r0, sp, #116	; 0x74
 8003752:	f000 fabd 	bl	8003cd0 <memset>

  /**Supply configuration update enable 
  */
  MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
 8003756:	4b22      	ldr	r3, [pc, #136]	; (80037e0 <SystemClock_Config+0xac>)
 8003758:	68da      	ldr	r2, [r3, #12]
 800375a:	f022 0204 	bic.w	r2, r2, #4
 800375e:	60da      	str	r2, [r3, #12]
  /**Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003760:	2200      	movs	r2, #0
 8003762:	9201      	str	r2, [sp, #4]
 8003764:	699a      	ldr	r2, [r3, #24]
 8003766:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800376a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800376e:	619a      	str	r2, [r3, #24]
 8003770:	699a      	ldr	r2, [r3, #24]
 8003772:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8003776:	9201      	str	r2, [sp, #4]
 8003778:	9a01      	ldr	r2, [sp, #4]

  while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY) 
 800377a:	699a      	ldr	r2, [r3, #24]
 800377c:	0492      	lsls	r2, r2, #18
 800377e:	d5fc      	bpl.n	800377a <SystemClock_Config+0x46>
    
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003780:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 24;
 8003784:	2218      	movs	r2, #24
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003786:	2400      	movs	r4, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003788:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800378a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800378c:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 24;
 800378e:	9216      	str	r2, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003790:	2204      	movs	r2, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003792:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003794:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003796:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003798:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800379a:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800379c:	230c      	movs	r3, #12
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800379e:	9218      	str	r2, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80037a0:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80037a2:	950a      	str	r5, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 1;
 80037a4:	9515      	str	r5, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80037a6:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80037a8:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80037aa:	f7fd f9af 	bl	8000b0c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80037ae:	233f      	movs	r3, #63	; 0x3f
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80037b0:	4629      	mov	r1, r5
 80037b2:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80037b4:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80037b6:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80037b8:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80037ba:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80037bc:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80037be:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80037c0:	9407      	str	r4, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80037c2:	9408      	str	r4, [sp, #32]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80037c4:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80037c6:	f7fd fc87 	bl	80010d8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USB;
 80037ca:	4b06      	ldr	r3, [pc, #24]	; (80037e4 <SystemClock_Config+0xb0>)
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80037cc:	a81d      	add	r0, sp, #116	; 0x74
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80037ce:	943a      	str	r4, [sp, #232]	; 0xe8
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USB;
 80037d0:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80037d2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037d6:	933e      	str	r3, [sp, #248]	; 0xf8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80037d8:	f7fd fe6a 	bl	80014b0 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80037dc:	b04d      	add	sp, #308	; 0x134
 80037de:	bd30      	pop	{r4, r5, pc}
 80037e0:	58024800 	.word	0x58024800
 80037e4:	00040002 	.word	0x00040002

080037e8 <main>:
{
 80037e8:	b570      	push	{r4, r5, r6, lr}
  HAL_Init();
 80037ea:	f7fc ff21 	bl	8000630 <HAL_Init>
  uint16_t ccr=0;
 80037ee:	2400      	movs	r4, #0
  SystemClock_Config();
 80037f0:	f7ff ffa0 	bl	8003734 <SystemClock_Config>
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, ccr);
 80037f4:	4e18      	ldr	r6, [pc, #96]	; (8003858 <main+0x70>)
  MX_GPIO_Init();
 80037f6:	f7ff fec1 	bl	800357c <MX_GPIO_Init>
    if (ccr > TIM4->ARR) ccr = 0;
 80037fa:	4d18      	ldr	r5, [pc, #96]	; (800385c <main+0x74>)
  MX_USART3_UART_Init();
 80037fc:	f000 f95e 	bl	8003abc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8003800:	f000 f9b6 	bl	8003b70 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM7_Init();
 8003804:	f000 f88a 	bl	800391c <MX_TIM7_Init>
  MX_TIM4_Init();
 8003808:	f000 f902 	bl	8003a10 <MX_TIM4_Init>
  * @retval None
  */
static void MX_NVIC_Init(void)
{
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800380c:	2200      	movs	r2, #0
 800380e:	2027      	movs	r0, #39	; 0x27
 8003810:	4611      	mov	r1, r2
 8003812:	f7fc ff53 	bl	80006bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003816:	2027      	movs	r0, #39	; 0x27
 8003818:	f7fc ff88 	bl	800072c <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800381c:	2200      	movs	r2, #0
 800381e:	2037      	movs	r0, #55	; 0x37
 8003820:	4611      	mov	r1, r2
 8003822:	f7fc ff4b 	bl	80006bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003826:	2037      	movs	r0, #55	; 0x37
 8003828:	f7fc ff80 	bl	800072c <HAL_NVIC_EnableIRQ>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2); //This code is for activating pwm.
 800382c:	2104      	movs	r1, #4
 800382e:	480a      	ldr	r0, [pc, #40]	; (8003858 <main+0x70>)
 8003830:	f7ff f846 	bl	80028c0 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim7); //This code is for activate timer 7. Address should be write in ().
 8003834:	480a      	ldr	r0, [pc, #40]	; (8003860 <main+0x78>)
 8003836:	f7fe fc7f 	bl	8002138 <HAL_TIM_Base_Start_IT>
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, ccr);
 800383a:	6833      	ldr	r3, [r6, #0]
    HAL_Delay(1000);
 800383c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, ccr);
 8003840:	639c      	str	r4, [r3, #56]	; 0x38
    ccr+=1000;
 8003842:	f504 747a 	add.w	r4, r4, #1000	; 0x3e8
    if (ccr > TIM4->ARR) ccr = 0;
 8003846:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    ccr+=1000;
 8003848:	b2a4      	uxth	r4, r4
    if (ccr > TIM4->ARR) ccr = 0;
 800384a:	429c      	cmp	r4, r3
 800384c:	bf88      	it	hi
 800384e:	2400      	movhi	r4, #0
    HAL_Delay(1000);
 8003850:	f7fc ff10 	bl	8000674 <HAL_Delay>
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, ccr);
 8003854:	e7f1      	b.n	800383a <main+0x52>
 8003856:	bf00      	nop
 8003858:	20000030 	.word	0x20000030
 800385c:	40000800 	.word	0x40000800
 8003860:	20000070 	.word	0x20000070

08003864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003864:	4770      	bx	lr
	...

08003868 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003868:	4b07      	ldr	r3, [pc, #28]	; (8003888 <HAL_MspInit+0x20>)
{
 800386a:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800386c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003870:	f042 0202 	orr.w	r2, r2, #2
 8003874:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8003878:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	9301      	str	r3, [sp, #4]
 8003882:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003884:	b002      	add	sp, #8
 8003886:	4770      	bx	lr
 8003888:	58024400 	.word	0x58024400

0800388c <NMI_Handler>:
 800388c:	4770      	bx	lr

0800388e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800388e:	e7fe      	b.n	800388e <HardFault_Handler>

08003890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003890:	e7fe      	b.n	8003890 <MemManage_Handler>

08003892 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003892:	e7fe      	b.n	8003892 <BusFault_Handler>

08003894 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003894:	e7fe      	b.n	8003894 <UsageFault_Handler>

08003896 <SVC_Handler>:
 8003896:	4770      	bx	lr

08003898 <DebugMon_Handler>:
 8003898:	4770      	bx	lr

0800389a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800389a:	4770      	bx	lr

0800389c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800389c:	f7fc bed8 	b.w	8000650 <HAL_IncTick>

080038a0 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80038a0:	4801      	ldr	r0, [pc, #4]	; (80038a8 <USART3_IRQHandler+0x8>)
 80038a2:	f7ff b8a5 	b.w	80029f0 <HAL_UART_IRQHandler>
 80038a6:	bf00      	nop
 80038a8:	200000b0 	.word	0x200000b0

080038ac <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80038ac:	4801      	ldr	r0, [pc, #4]	; (80038b4 <TIM7_IRQHandler+0x8>)
 80038ae:	f7fe bc55 	b.w	800215c <HAL_TIM_IRQHandler>
 80038b2:	bf00      	nop
 80038b4:	20000070 	.word	0x20000070

080038b8 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038b8:	4914      	ldr	r1, [pc, #80]	; (800390c <SystemInit+0x54>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 80038ba:	4815      	ldr	r0, [pc, #84]	; (8003910 <SystemInit+0x58>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038bc:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80038c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 80038c4:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= RCC_CR_HSION;
 80038ca:	4b12      	ldr	r3, [pc, #72]	; (8003914 <SystemInit+0x5c>)
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	f042 0201 	orr.w	r2, r2, #1
 80038d2:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80038d4:	2200      	movs	r2, #0
 80038d6:	611a      	str	r2, [r3, #16]
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 80038d8:	681c      	ldr	r4, [r3, #0]
 80038da:	4020      	ands	r0, r4
 80038dc:	6018      	str	r0, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80038de:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80038e0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80038e2:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 80038e4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 80038e6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 80038e8:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80038ea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 80038ec:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80038ee:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 80038f0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80038f2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80038f4:	6818      	ldr	r0, [r3, #0]
 80038f6:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 80038fa:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80038fc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  *((__IO uint32_t*)0x51008108) = 0x00000001;
 80038fe:	2201      	movs	r2, #1
 8003900:	4b05      	ldr	r3, [pc, #20]	; (8003918 <SystemInit+0x60>)
 8003902:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal ITCMSRAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8003904:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003908:	608b      	str	r3, [r1, #8]
 800390a:	bd10      	pop	{r4, pc}
 800390c:	e000ed00 	.word	0xe000ed00
 8003910:	eaf6ed7f 	.word	0xeaf6ed7f
 8003914:	58024400 	.word	0x58024400
 8003918:	51008108 	.word	0x51008108

0800391c <MX_TIM7_Init>:
  HAL_TIM_MspPostInit(&htim4);

}
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800391c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim7.Instance = TIM7;
 800391e:	480f      	ldr	r0, [pc, #60]	; (800395c <MX_TIM7_Init+0x40>)
  htim7.Init.Prescaler = 9999;
 8003920:	f242 730f 	movw	r3, #9999	; 0x270f
 8003924:	4a0e      	ldr	r2, [pc, #56]	; (8003960 <MX_TIM7_Init+0x44>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003926:	2400      	movs	r4, #0
  htim7.Init.Prescaler = 9999;
 8003928:	e880 000c 	stmia.w	r0, {r2, r3}
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim7.Init.Period = 9599;
 800392c:	f242 537f 	movw	r3, #9599	; 0x257f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003930:	9401      	str	r4, [sp, #4]
 8003932:	9402      	str	r4, [sp, #8]
 8003934:	9403      	str	r4, [sp, #12]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003936:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 9599;
 8003938:	60c3      	str	r3, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800393a:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800393c:	f7fe fd26 	bl	800238c <HAL_TIM_Base_Init>
 8003940:	b108      	cbz	r0, 8003946 <MX_TIM7_Init+0x2a>
  {
    Error_Handler();
 8003942:	f7ff ff8f 	bl	8003864 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003946:	a901      	add	r1, sp, #4
 8003948:	4804      	ldr	r0, [pc, #16]	; (800395c <MX_TIM7_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800394a:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800394c:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800394e:	f7fe ffdf 	bl	8002910 <HAL_TIMEx_MasterConfigSynchronization>
 8003952:	b108      	cbz	r0, 8003958 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8003954:	f7ff ff86 	bl	8003864 <Error_Handler>
  }

}
 8003958:	b004      	add	sp, #16
 800395a:	bd10      	pop	{r4, pc}
 800395c:	20000070 	.word	0x20000070
 8003960:	40001400 	.word	0x40001400

08003964 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM4)
 8003964:	6803      	ldr	r3, [r0, #0]
{
 8003966:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM4)
 8003968:	4a11      	ldr	r2, [pc, #68]	; (80039b0 <HAL_TIM_Base_MspInit+0x4c>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d10e      	bne.n	800398c <HAL_TIM_Base_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800396e:	4b11      	ldr	r3, [pc, #68]	; (80039b4 <HAL_TIM_Base_MspInit+0x50>)
 8003970:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003974:	f042 0204 	orr.w	r2, r2, #4
 8003978:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 800397c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003980:	f003 0304 	and.w	r3, r3, #4
 8003984:	9300      	str	r3, [sp, #0]
 8003986:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8003988:	b002      	add	sp, #8
 800398a:	4770      	bx	lr
  else if(tim_baseHandle->Instance==TIM7)
 800398c:	4a0a      	ldr	r2, [pc, #40]	; (80039b8 <HAL_TIM_Base_MspInit+0x54>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d1fa      	bne.n	8003988 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003992:	4b08      	ldr	r3, [pc, #32]	; (80039b4 <HAL_TIM_Base_MspInit+0x50>)
 8003994:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003998:	f042 0220 	orr.w	r2, r2, #32
 800399c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80039a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80039a4:	f003 0320 	and.w	r3, r3, #32
 80039a8:	9301      	str	r3, [sp, #4]
 80039aa:	9b01      	ldr	r3, [sp, #4]
}
 80039ac:	e7ec      	b.n	8003988 <HAL_TIM_Base_MspInit+0x24>
 80039ae:	bf00      	nop
 80039b0:	40000800 	.word	0x40000800
 80039b4:	58024400 	.word	0x58024400
 80039b8:	40001400 	.word	0x40001400

080039bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80039bc:	b510      	push	{r4, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c2:	2214      	movs	r2, #20
 80039c4:	2100      	movs	r1, #0
 80039c6:	a801      	add	r0, sp, #4
 80039c8:	f000 f982 	bl	8003cd0 <memset>
  if(timHandle->Instance==TIM4)
 80039cc:	6822      	ldr	r2, [r4, #0]
 80039ce:	4b0d      	ldr	r3, [pc, #52]	; (8003a04 <HAL_TIM_MspPostInit+0x48>)
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d115      	bne.n	8003a00 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039d4:	4b0c      	ldr	r3, [pc, #48]	; (8003a08 <HAL_TIM_MspPostInit+0x4c>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039d6:	a901      	add	r1, sp, #4
 80039d8:	480c      	ldr	r0, [pc, #48]	; (8003a0c <HAL_TIM_MspPostInit+0x50>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039da:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80039de:	f042 0202 	orr.w	r2, r2, #2
 80039e2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80039e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80039f2:	2380      	movs	r3, #128	; 0x80
 80039f4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039f6:	2302      	movs	r3, #2
 80039f8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80039fa:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039fc:	f7fc ff00 	bl	8000800 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003a00:	b006      	add	sp, #24
 8003a02:	bd10      	pop	{r4, pc}
 8003a04:	40000800 	.word	0x40000800
 8003a08:	58024400 	.word	0x58024400
 8003a0c:	58020400 	.word	0x58020400

08003a10 <MX_TIM4_Init>:
{
 8003a10:	b510      	push	{r4, lr}
 8003a12:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a14:	2210      	movs	r2, #16
 8003a16:	2100      	movs	r1, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a18:	2400      	movs	r4, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a1a:	a803      	add	r0, sp, #12
 8003a1c:	f000 f958 	bl	8003cd0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a20:	221c      	movs	r2, #28
 8003a22:	4621      	mov	r1, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a24:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a26:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a2a:	9401      	str	r4, [sp, #4]
 8003a2c:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a2e:	f000 f94f 	bl	8003cd0 <memset>
  htim4.Instance = TIM4;
 8003a32:	4820      	ldr	r0, [pc, #128]	; (8003ab4 <MX_TIM4_Init+0xa4>)
  htim4.Init.Prescaler = 1000-1;
 8003a34:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003a38:	4a1f      	ldr	r2, [pc, #124]	; (8003ab8 <MX_TIM4_Init+0xa8>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a3a:	6084      	str	r4, [r0, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a3c:	6104      	str	r4, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a3e:	6184      	str	r4, [r0, #24]
  htim4.Init.Prescaler = 1000-1;
 8003a40:	e880 000c 	stmia.w	r0, {r2, r3}
  htim4.Init.Period = 9600-1;
 8003a44:	f242 537f 	movw	r3, #9599	; 0x257f
 8003a48:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003a4a:	f7fe fc9f 	bl	800238c <HAL_TIM_Base_Init>
 8003a4e:	b108      	cbz	r0, 8003a54 <MX_TIM4_Init+0x44>
    Error_Handler();
 8003a50:	f7ff ff08 	bl	8003864 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003a58:	a903      	add	r1, sp, #12
 8003a5a:	4816      	ldr	r0, [pc, #88]	; (8003ab4 <MX_TIM4_Init+0xa4>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a5c:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003a5e:	f7fe fe5f 	bl	8002720 <HAL_TIM_ConfigClockSource>
 8003a62:	b108      	cbz	r0, 8003a68 <MX_TIM4_Init+0x58>
    Error_Handler();
 8003a64:	f7ff fefe 	bl	8003864 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003a68:	4812      	ldr	r0, [pc, #72]	; (8003ab4 <MX_TIM4_Init+0xa4>)
 8003a6a:	f7fe fca9 	bl	80023c0 <HAL_TIM_PWM_Init>
 8003a6e:	b108      	cbz	r0, 8003a74 <MX_TIM4_Init+0x64>
    Error_Handler();
 8003a70:	f7ff fef8 	bl	8003864 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a74:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003a76:	4669      	mov	r1, sp
 8003a78:	480e      	ldr	r0, [pc, #56]	; (8003ab4 <MX_TIM4_Init+0xa4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a7a:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a7c:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003a7e:	f7fe ff47 	bl	8002910 <HAL_TIMEx_MasterConfigSynchronization>
 8003a82:	b108      	cbz	r0, 8003a88 <MX_TIM4_Init+0x78>
    Error_Handler();
 8003a84:	f7ff feee 	bl	8003864 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1; //Change this code to decide Pulse HtoL or LtoH
 8003a88:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) //LED2 uses TIM4 CH2.
 8003a8a:	2204      	movs	r2, #4
 8003a8c:	a907      	add	r1, sp, #28
 8003a8e:	4809      	ldr	r0, [pc, #36]	; (8003ab4 <MX_TIM4_Init+0xa4>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1; //Change this code to decide Pulse HtoL or LtoH
 8003a90:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 48000-1;
 8003a92:	f64b 337f 	movw	r3, #47999	; 0xbb7f
 8003a96:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH; //Change this code to decide Pulse HtoL or LtoH
 8003a98:	2300      	movs	r3, #0
 8003a9a:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a9c:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) //LED2 uses TIM4 CH2.
 8003a9e:	f7fe fdaf 	bl	8002600 <HAL_TIM_PWM_ConfigChannel>
 8003aa2:	b108      	cbz	r0, 8003aa8 <MX_TIM4_Init+0x98>
    Error_Handler();
 8003aa4:	f7ff fede 	bl	8003864 <Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 8003aa8:	4802      	ldr	r0, [pc, #8]	; (8003ab4 <MX_TIM4_Init+0xa4>)
 8003aaa:	f7ff ff87 	bl	80039bc <HAL_TIM_MspPostInit>
}
 8003aae:	b00e      	add	sp, #56	; 0x38
 8003ab0:	bd10      	pop	{r4, pc}
 8003ab2:	bf00      	nop
 8003ab4:	20000030 	.word	0x20000030
 8003ab8:	40000800 	.word	0x40000800

08003abc <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003abc:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 8003abe:	480e      	ldr	r0, [pc, #56]	; (8003af8 <MX_USART3_UART_Init+0x3c>)
  huart3.Init.BaudRate = 115200;
 8003ac0:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8003ac4:	4b0d      	ldr	r3, [pc, #52]	; (8003afc <MX_USART3_UART_Init+0x40>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003ac6:	220c      	movs	r2, #12
  huart3.Init.BaudRate = 115200;
 8003ac8:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003acc:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003ace:	6142      	str	r2, [r0, #20]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003ad0:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003ad2:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003ad4:	6103      	str	r3, [r0, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ad6:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ad8:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ada:	6203      	str	r3, [r0, #32]
  huart3.Init.Prescaler = UART_PRESCALER_DIV1;
 8003adc:	6243      	str	r3, [r0, #36]	; 0x24
  huart3.Init.FIFOMode = UART_FIFOMODE_DISABLE;
 8003ade:	6283      	str	r3, [r0, #40]	; 0x28
  huart3.Init.TXFIFOThreshold = UART_TXFIFO_THRESHOLD_1_8;
 8003ae0:	62c3      	str	r3, [r0, #44]	; 0x2c
  huart3.Init.RXFIFOThreshold = UART_RXFIFO_THRESHOLD_1_8;
 8003ae2:	6303      	str	r3, [r0, #48]	; 0x30
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ae4:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003ae6:	f7ff fbc9 	bl	800327c <HAL_UART_Init>
 8003aea:	b118      	cbz	r0, 8003af4 <MX_USART3_UART_Init+0x38>
  {
    Error_Handler();
  }

}
 8003aec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003af0:	f7ff beb8 	b.w	8003864 <Error_Handler>
 8003af4:	bd08      	pop	{r3, pc}
 8003af6:	bf00      	nop
 8003af8:	200000b0 	.word	0x200000b0
 8003afc:	40004800 	.word	0x40004800

08003b00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b00:	b510      	push	{r4, lr}
 8003b02:	b088      	sub	sp, #32
 8003b04:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b06:	2214      	movs	r2, #20
 8003b08:	2100      	movs	r1, #0
 8003b0a:	a803      	add	r0, sp, #12
 8003b0c:	f000 f8e0 	bl	8003cd0 <memset>
  if(uartHandle->Instance==USART3)
 8003b10:	6822      	ldr	r2, [r4, #0]
 8003b12:	4b14      	ldr	r3, [pc, #80]	; (8003b64 <HAL_UART_MspInit+0x64>)
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d123      	bne.n	8003b60 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003b18:	4b13      	ldr	r3, [pc, #76]	; (8003b68 <HAL_UART_MspInit+0x68>)
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b1a:	a903      	add	r1, sp, #12
 8003b1c:	4813      	ldr	r0, [pc, #76]	; (8003b6c <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8003b1e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003b22:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003b26:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003b2a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003b2e:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003b32:	9201      	str	r2, [sp, #4]
 8003b34:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b36:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003b3a:	f042 0208 	orr.w	r2, r2, #8
 8003b3e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003b46:	f003 0308 	and.w	r3, r3, #8
 8003b4a:	9302      	str	r3, [sp, #8]
 8003b4c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003b4e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003b52:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b54:	2302      	movs	r3, #2
 8003b56:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003b58:	2307      	movs	r3, #7
 8003b5a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b5c:	f7fc fe50 	bl	8000800 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003b60:	b008      	add	sp, #32
 8003b62:	bd10      	pop	{r4, pc}
 8003b64:	40004800 	.word	0x40004800
 8003b68:	58024400 	.word	0x58024400
 8003b6c:	58020c00 	.word	0x58020c00

08003b70 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8003b70:	b508      	push	{r3, lr}

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003b72:	480d      	ldr	r0, [pc, #52]	; (8003ba8 <MX_USB_OTG_FS_PCD_Init+0x38>)
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8003b74:	2309      	movs	r3, #9
 8003b76:	4a0d      	ldr	r2, [pc, #52]	; (8003bac <MX_USB_OTG_FS_PCD_Init+0x3c>)
 8003b78:	e880 000c 	stmia.w	r0, {r2, r3}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003b7c:	2202      	movs	r2, #2
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003b7e:	2300      	movs	r3, #0
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003b80:	60c2      	str	r2, [r0, #12]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003b82:	6182      	str	r2, [r0, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8003b84:	2201      	movs	r2, #1
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003b86:	6103      	str	r3, [r0, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8003b88:	6143      	str	r3, [r0, #20]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8003b8a:	61c2      	str	r2, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003b8c:	6203      	str	r3, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003b8e:	6283      	str	r3, [r0, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8003b90:	6242      	str	r2, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8003b92:	62c2      	str	r2, [r0, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003b94:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003b96:	f7fc ff22 	bl	80009de <HAL_PCD_Init>
 8003b9a:	b118      	cbz	r0, 8003ba4 <MX_USB_OTG_FS_PCD_Init+0x34>
  {
    Error_Handler();
  }

}
 8003b9c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003ba0:	f7ff be60 	b.w	8003864 <Error_Handler>
 8003ba4:	bd08      	pop	{r3, pc}
 8003ba6:	bf00      	nop
 8003ba8:	20000130 	.word	0x20000130
 8003bac:	40080000 	.word	0x40080000

08003bb0 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003bb0:	b510      	push	{r4, lr}
 8003bb2:	b088      	sub	sp, #32
 8003bb4:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bb6:	2214      	movs	r2, #20
 8003bb8:	2100      	movs	r1, #0
 8003bba:	a803      	add	r0, sp, #12
 8003bbc:	f000 f888 	bl	8003cd0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8003bc0:	6822      	ldr	r2, [r4, #0]
 8003bc2:	4b19      	ldr	r3, [pc, #100]	; (8003c28 <HAL_PCD_MspInit+0x78>)
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d12d      	bne.n	8003c24 <HAL_PCD_MspInit+0x74>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bc8:	4c18      	ldr	r4, [pc, #96]	; (8003c2c <HAL_PCD_MspInit+0x7c>)
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bca:	a903      	add	r1, sp, #12
 8003bcc:	4818      	ldr	r0, [pc, #96]	; (8003c30 <HAL_PCD_MspInit+0x80>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bce:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8003bd2:	f043 0301 	orr.w	r3, r3, #1
 8003bd6:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8003bda:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	9301      	str	r3, [sp, #4]
 8003be4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8003be6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8003bea:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bec:	2302      	movs	r3, #2
 8003bee:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8003bf0:	230a      	movs	r3, #10
 8003bf2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bf4:	f7fc fe04 	bl	8000800 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003bf8:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003bfc:	a903      	add	r1, sp, #12
 8003bfe:	480c      	ldr	r0, [pc, #48]	; (8003c30 <HAL_PCD_MspInit+0x80>)
    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003c00:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c02:	2300      	movs	r3, #0
 8003c04:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c06:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003c08:	f7fc fdfa 	bl	8000800 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003c0c:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8003c10:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003c14:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8003c18:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8003c1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c20:	9302      	str	r3, [sp, #8]
 8003c22:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8003c24:	b008      	add	sp, #32
 8003c26:	bd10      	pop	{r4, pc}
 8003c28:	40080000 	.word	0x40080000
 8003c2c:	58024400 	.word	0x58024400
 8003c30:	58020000 	.word	0x58020000

08003c34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003c34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c6c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003c38:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003c3a:	e003      	b.n	8003c44 <LoopCopyDataInit>

08003c3c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003c3c:	4b0c      	ldr	r3, [pc, #48]	; (8003c70 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003c3e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003c40:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003c42:	3104      	adds	r1, #4

08003c44 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003c44:	480b      	ldr	r0, [pc, #44]	; (8003c74 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003c46:	4b0c      	ldr	r3, [pc, #48]	; (8003c78 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003c48:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003c4a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003c4c:	d3f6      	bcc.n	8003c3c <CopyDataInit>
  ldr  r2, =_sbss
 8003c4e:	4a0b      	ldr	r2, [pc, #44]	; (8003c7c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003c50:	e002      	b.n	8003c58 <LoopFillZerobss>

08003c52 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003c52:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003c54:	f842 3b04 	str.w	r3, [r2], #4

08003c58 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003c58:	4b09      	ldr	r3, [pc, #36]	; (8003c80 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003c5a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003c5c:	d3f9      	bcc.n	8003c52 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003c5e:	f7ff fe2b 	bl	80038b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003c62:	f000 f811 	bl	8003c88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c66:	f7ff fdbf 	bl	80037e8 <main>
  bx  lr    
 8003c6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003c6c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003c70:	08003d68 	.word	0x08003d68
  ldr  r0, =_sdata
 8003c74:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003c78:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8003c7c:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8003c80:	20000530 	.word	0x20000530

08003c84 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c84:	e7fe      	b.n	8003c84 <ADC3_IRQHandler>
	...

08003c88 <__libc_init_array>:
 8003c88:	b570      	push	{r4, r5, r6, lr}
 8003c8a:	4e0d      	ldr	r6, [pc, #52]	; (8003cc0 <__libc_init_array+0x38>)
 8003c8c:	4c0d      	ldr	r4, [pc, #52]	; (8003cc4 <__libc_init_array+0x3c>)
 8003c8e:	1ba4      	subs	r4, r4, r6
 8003c90:	10a4      	asrs	r4, r4, #2
 8003c92:	2500      	movs	r5, #0
 8003c94:	42a5      	cmp	r5, r4
 8003c96:	d109      	bne.n	8003cac <__libc_init_array+0x24>
 8003c98:	4e0b      	ldr	r6, [pc, #44]	; (8003cc8 <__libc_init_array+0x40>)
 8003c9a:	4c0c      	ldr	r4, [pc, #48]	; (8003ccc <__libc_init_array+0x44>)
 8003c9c:	f000 f820 	bl	8003ce0 <_init>
 8003ca0:	1ba4      	subs	r4, r4, r6
 8003ca2:	10a4      	asrs	r4, r4, #2
 8003ca4:	2500      	movs	r5, #0
 8003ca6:	42a5      	cmp	r5, r4
 8003ca8:	d105      	bne.n	8003cb6 <__libc_init_array+0x2e>
 8003caa:	bd70      	pop	{r4, r5, r6, pc}
 8003cac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003cb0:	4798      	blx	r3
 8003cb2:	3501      	adds	r5, #1
 8003cb4:	e7ee      	b.n	8003c94 <__libc_init_array+0xc>
 8003cb6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003cba:	4798      	blx	r3
 8003cbc:	3501      	adds	r5, #1
 8003cbe:	e7f2      	b.n	8003ca6 <__libc_init_array+0x1e>
 8003cc0:	08003d60 	.word	0x08003d60
 8003cc4:	08003d60 	.word	0x08003d60
 8003cc8:	08003d60 	.word	0x08003d60
 8003ccc:	08003d64 	.word	0x08003d64

08003cd0 <memset>:
 8003cd0:	4402      	add	r2, r0
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d100      	bne.n	8003cda <memset+0xa>
 8003cd8:	4770      	bx	lr
 8003cda:	f803 1b01 	strb.w	r1, [r3], #1
 8003cde:	e7f9      	b.n	8003cd4 <memset+0x4>

08003ce0 <_init>:
 8003ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ce2:	bf00      	nop
 8003ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ce6:	bc08      	pop	{r3}
 8003ce8:	469e      	mov	lr, r3
 8003cea:	4770      	bx	lr

08003cec <_fini>:
 8003cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cee:	bf00      	nop
 8003cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cf2:	bc08      	pop	{r3}
 8003cf4:	469e      	mov	lr, r3
 8003cf6:	4770      	bx	lr
