Some glue code use to integrate the Silver processor with our FPGA board.

The cache layer is currently unused.

The nonsense "_wrapper" files are only needed because Vivado do not allow SystemVerilog at the top-level in the block integrator.
