![Speech256](assets/logo_small.png)

An FPGA implementation of a classic 80ies speech synthesizer in Verilog.

## Introduction

## License
TBD.


This project was done during the [Retro Challenge 2017/10 contest](http://www.retrochallenge.org).
<br>
![Retrochallenge](assets/retrochallenge_logo.png)