\doxysection{SYSCFG\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_s_y_s_c_f_g___type_def}{}\label{struct_s_y_s_c_f_g___type_def}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}


System configuration controller.  




{\ttfamily \#include $<$stm32l471xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{MEMRMP}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}{EXTICR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ac47be9a014592341e7bf863ae3d6195d}{SCSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a3e9b568118f73101acf1006c5d5f10a2}{SWPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a8400cd28474edc58d9a34316039bc125}{SKR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
System configuration controller. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR1@{CFGR1}}
\index{CFGR1@{CFGR1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR1}{CFGR1}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR1}

SYSCFG configuration register 1, Address offset\+: 0x04 ~\newline
 \Hypertarget{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR2}

SYSCFG configuration register 2, Address offset\+: 0x1C ~\newline
 \Hypertarget{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTICR}{EXTICR}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTICR\mbox{[}4\mbox{]}}

SYSCFG external interrupt configuration registers, Address offset\+: 0x08-\/0x14 \Hypertarget{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!MEMRMP@{MEMRMP}}
\index{MEMRMP@{MEMRMP}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MEMRMP}{MEMRMP}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MEMRMP}

SYSCFG memory remap register, Address offset\+: 0x00 ~\newline
 \Hypertarget{struct_s_y_s_c_f_g___type_def_ac47be9a014592341e7bf863ae3d6195d}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!SCSR@{SCSR}}
\index{SCSR@{SCSR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCSR}{SCSR}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_ac47be9a014592341e7bf863ae3d6195d} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCSR}

SYSCFG SRAM2 control and status register, Address offset\+: 0x18 ~\newline
 \Hypertarget{struct_s_y_s_c_f_g___type_def_a8400cd28474edc58d9a34316039bc125}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!SKR@{SKR}}
\index{SKR@{SKR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SKR}{SKR}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_a8400cd28474edc58d9a34316039bc125} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SKR}

SYSCFG SRAM2 key register, Address offset\+: 0x24 ~\newline
 \Hypertarget{struct_s_y_s_c_f_g___type_def_a3e9b568118f73101acf1006c5d5f10a2}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!SWPR@{SWPR}}
\index{SWPR@{SWPR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWPR}{SWPR}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_a3e9b568118f73101acf1006c5d5f10a2} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SWPR}

SYSCFG SRAM2 write protection register, Address offset\+: 0x20 ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l471xx_8h}{stm32l471xx.\+h}}\end{DoxyCompactItemize}
