#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 11 19:30:03 2022
# Process ID: 2204
# Current directory: E:/lab5_pipeline/数据冒险+控制冒险+未上板
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2952 E:\lab5_pipeline\数据冒险+控制冒险+未上板\pipeline_cpu.xpr
# Log file: E:/lab5_pipeline/数据冒险+控制冒险+未上板/vivado.log
# Journal file: E:/lab5_pipeline/数据冒险+控制冒险+未上板\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {E:/lab5_pipeline/test.coe/hazard_text_2.coe}] [get_ips single_text_mem]
reset_simulation -simset sim_1 -mode behavioral
generate_target Simulation [get_files E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci]
export_ip_user_files -of_objects [get_files E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/计组/实验文件/lab4/single_cpu/single_cpu.srcs/sources_1/ip/single_text_mem/single_text_mem.xci] -directory E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.ip_user_files -ipstatic_source_dir E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.cache/compile_simlib/modelsim} {questa=E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.cache/compile_simlib/questa} {riviera=E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.cache/compile_simlib/riviera} {activehdl=E:/lab5_pipeline/数据冒险+控制冒险+未上板/pipeline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source pipeline_sim.tcl
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/pc}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/pcin}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/im/spo}} 
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/if_id1/command}} 
relaunch_sim
current_wave_config {Untitled 1}
add_wave {{/pipeline_sim/pipeline1/cpuex/ir}} 
relaunch_sim
close_sim
