Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/lab1_mma/Lab1/lab1Testing123_isim_beh.exe -prj E:/lab1_mma/Lab1/lab1Testing123_beh.prj work.lab1Testing123 work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "E:/lab1_mma/Lab1/lab1Testing123.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
ERROR:HDLCompiler:1654 - "E:/lab1_mma/Lab1/lab1Testing123.v" Line 36: Instantiating <uut> from unknown module <lab1>
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
