Analysis & Synthesis report for DE0
Sun May 17 09:07:28 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DE0|CONTROLLER_FSM:contr0|cs
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Port Connectivity Checks: "BYTE_REGISTER:specreg0"
 14. Port Connectivity Checks: "SEG_DISPLAY:disp0|D_FLIPFLOP:ff0"
 15. Port Connectivity Checks: "SEG_DISPLAY:disp0"
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 17 09:07:28 2015      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; DE0                                        ;
; Top-level Entity Name              ; DE0                                        ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 66                                         ;
;     Total combinational functions  ; 63                                         ;
;     Dedicated logic registers      ; 40                                         ;
; Total registers                    ; 40                                         ;
; Total pins                         ; 252                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; DE0                ; DE0                ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                     ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+---------+
; COMPARATOR.vhd                   ; yes             ; User VHDL File  ; /media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/COMPARATOR.vhd         ;         ;
; ADDER.vhd                        ; yes             ; User VHDL File  ; /media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd              ;         ;
; CLK_SOURCE.vhd                   ; yes             ; User VHDL File  ; /media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CLK_SOURCE.vhd         ;         ;
; CONTROLLER_FSM.vhd               ; yes             ; User VHDL File  ; /media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd     ;         ;
; REGISTER_BANK.vhd                ; yes             ; User VHDL File  ; /media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/REGISTER_BANK.vhd      ;         ;
; BYTE_REGISTER.vhd                ; yes             ; User VHDL File  ; /media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/BYTE_REGISTER.vhd      ;         ;
; D_FLIPFLOP.vhd                   ; yes             ; User VHDL File  ; /media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd         ;         ;
; 7SEG_DISPLAY.vhd                 ; yes             ; User VHDL File  ; /media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd       ;         ;
; DE0.vhd                          ; yes             ; User VHDL File  ; /media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd                ;         ;
; INSTRUCTION_READER.vhd           ; yes             ; User VHDL File  ; /media/elan/Work/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 66             ;
;                                             ;                ;
; Total combinational functions               ; 63             ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 10             ;
;     -- 3 input functions                    ; 2              ;
;     -- <=2 input functions                  ; 51             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 32             ;
;     -- arithmetic mode                      ; 31             ;
;                                             ;                ;
; Total registers                             ; 40             ;
;     -- Dedicated logic registers            ; 40             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 252            ;
; Embedded Multiplier 9-bit elements          ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 27             ;
; Total fan-out                               ; 553            ;
; Average fan-out                             ; 0.83           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                        ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+
; Compilation Hierarchy Node     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name            ; Library Name ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+
; |DE0                           ; 63 (0)            ; 40 (0)       ; 0           ; 0            ; 0       ; 0         ; 252  ; 0            ; |DE0                           ; work         ;
;    |CLK_SOURCE:clk0|           ; 49 (49)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|CLK_SOURCE:clk0           ; work         ;
;    |CONTROLLER_FSM:contr0|     ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|CONTROLLER_FSM:contr0     ; work         ;
;    |INSTRUCTION_READER:instr0| ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|INSTRUCTION_READER:instr0 ; work         ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0|CONTROLLER_FSM:contr0|cs                                                                                                                           ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+--------+
; Name   ; cs.no1 ; cs.cj2 ; cs.cj1 ; cs.ju1 ; cs.eq4 ; cs.eq3 ; cs.eq2 ; cs.eq1 ; cs.ad4 ; cs.ad3 ; cs.ad2 ; cs.ad1 ; cs.d11 ; cs.d01 ; cs.cp1 ; cs.wr1 ; cs.rs ; cs.rst ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+--------+
; cs.rst ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 0      ;
; cs.rs  ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1     ; 1      ;
; cs.wr1 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0     ; 1      ;
; cs.cp1 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0     ; 1      ;
; cs.d01 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0     ; 1      ;
; cs.d11 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0     ; 1      ;
; cs.ad1 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ;
; cs.ad2 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ;
; cs.ad3 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ;
; cs.ad4 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ;
; cs.eq1 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ;
; cs.eq2 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ;
; cs.eq3 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ;
; cs.eq4 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ;
; cs.ju1 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ;
; cs.cj1 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ;
; cs.cj2 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ;
; cs.no1 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0     ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+-------+--------+


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                    ;
+-------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                           ; Reason for Removal                          ;
+-------------------------------------------------------------------------+---------------------------------------------+
; CONTROLLER_FSM:contr0|REG_PR_N                                          ; Stuck at VCC due to stuck port data_in      ;
; INSTRUCTION_READER:instr0|MEM_ENABLED                                   ; Stuck at GND due to stuck port clock        ;
; INSTRUCTION_READER:instr0|TEMP_BYTE1[0..7]                              ; Stuck at GND due to stuck port clock_enable ;
; INSTRUCTION_READER:instr0|TEMP_BYTE2[0..7]                              ; Stuck at GND due to stuck port clock_enable ;
; INSTRUCTION_READER:instr0|FL_OE_N                                       ; Stuck at GND due to stuck port clock_enable ;
; INSTRUCTION_READER:instr0|FL_CE_N                                       ; Stuck at GND due to stuck port clock_enable ;
; INSTRUCTION_READER:instr0|FL_ADDR[0..21]                                ; Stuck at GND due to stuck port clock_enable ;
; INSTRUCTION_READER:instr0|CURR_STATE[0]                                 ; Stuck at VCC due to stuck port preset       ;
; INSTRUCTION_READER:instr0|CURR_STATE[1,2]                               ; Stuck at GND due to stuck port clear        ;
; CONTROLLER_FSM:contr0|DISP_EN                                           ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|DISP_BYTE_SELECT                                  ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|DISP_PWR                                          ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|REG_CPY_N                                         ; Stuck at VCC due to stuck port data_in      ;
; SEG_DISPLAY:disp0|HEX0Q[0..6]                                           ; Stuck at VCC due to stuck port clock_enable ;
; SEG_DISPLAY:disp0|HEX1Q[0..6]                                           ; Stuck at VCC due to stuck port clock_enable ;
; SEG_DISPLAY:disp0|HEX2Q[0..6]                                           ; Stuck at VCC due to stuck port clock_enable ;
; SEG_DISPLAY:disp0|HEX3Q[0..6]                                           ; Stuck at VCC due to stuck port clock_enable ;
; SEG_DISPLAY:disp0|D_FLIPFLOP:ff0|CURR_STATE                             ; Stuck at GND due to stuck port clock_enable ;
; CONTROLLER_FSM:contr0|COMP_EN                                           ; Merged with CONTROLLER_FSM:contr0|COMP_SEL  ;
; CONTROLLER_FSM:contr0|SPEC_REG_RE_N                                     ; Merged with CONTROLLER_FSM:contr0|REG_RE_N  ;
; CONTROLLER_FSM:contr0|ARITH_EN                                          ; Merged with CONTROLLER_FSM:contr0|ARITH_SEL ;
; ADDER:arith0|NUM1[0..7]                                                 ; Stuck at GND due to stuck port clock_enable ;
; COMPARATOR:comp0|NUM1[0..7]                                             ; Stuck at GND due to stuck port clock_enable ;
; CONTROLLER_FSM:contr0|cs.rst                                            ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|cs.wr1                                            ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|cs.cp1                                            ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|cs.d01                                            ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|cs.d11                                            ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|cs.ad4                                            ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|cs.eq4                                            ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|cs.ju1                                            ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|cs.cj2                                            ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|cs.no1                                            ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|cs.ad1                                            ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|cs.eq1                                            ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|cs.cj1                                            ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|SEL_ADDR                                          ; Stuck at VCC due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|cs.ad2                                            ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|cs.ad3                                            ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|cs.eq2                                            ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|cs.eq3                                            ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|SET_INSTR_NUMBER                                  ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|COMP_OE                                           ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|ARITH_OE                                          ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|ARITH_SEL                                         ; Stuck at GND due to stuck port data_in      ;
; CONTROLLER_FSM:contr0|COMP_SEL                                          ; Stuck at GND due to stuck port data_in      ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop0|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop0|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop0|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop0|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop0|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop0|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop0|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop0|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop0|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop0|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop0|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop0|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop0|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop0|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop0|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop1|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop1|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop1|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop1|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop1|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop1|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop1|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop1|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop1|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop1|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop1|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop1|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop1|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop1|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop1|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop2|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop2|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop2|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop2|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop2|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop2|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop2|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop2|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop2|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop2|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop2|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop2|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop2|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop2|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop2|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop3|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop3|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop3|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop3|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop3|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop3|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop3|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop3|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop3|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop3|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop3|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop3|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop3|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop3|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop3|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop4|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop4|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop4|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop4|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop4|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop4|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop4|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop4|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop4|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop4|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop4|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop4|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop4|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop4|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop4|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop5|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop5|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop5|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop5|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop5|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop5|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop5|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop5|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop5|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop5|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop5|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop5|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop5|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop5|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop5|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop6|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop6|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop6|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop6|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop6|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop6|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop6|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop6|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop6|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop6|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop6|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop6|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop6|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop6|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop6|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop7|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop7|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop7|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop7|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop7|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop7|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop7|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop7|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop7|CURR_STATE  ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop7|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop7|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop7|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop7|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop7|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop7|CURR_STATE ; Stuck at GND due to stuck port clock_enable ;
; INSTRUCTION_READER:instr0|SET_INSTR_NUMBER_FLAG                         ; Stuck at GND due to stuck port clock        ;
; CONTROLLER_FSM:contr0|REG_RE_N                                          ; Stuck at VCC due to stuck port data_in      ;
; ADDER:arith0|NUM2[0]                                                    ; Stuck at GND due to stuck port clock_enable ;
; COMPARATOR:comp0|NUM2[0..7]                                             ; Stuck at GND due to stuck port clock_enable ;
; ADDER:arith0|NUM2[1..7]                                                 ; Stuck at GND due to stuck port clock_enable ;
; BYTE_REGISTER:specreg0|D_FLIPFLOP:flipflop0|CURR_STATE                  ; Lost fanout                                 ;
; BYTE_REGISTER:specreg0|D_FLIPFLOP:flipflop1|CURR_STATE                  ; Lost fanout                                 ;
; BYTE_REGISTER:specreg0|D_FLIPFLOP:flipflop2|CURR_STATE                  ; Lost fanout                                 ;
; BYTE_REGISTER:specreg0|D_FLIPFLOP:flipflop3|CURR_STATE                  ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|SPEC_REG_WR_N                                     ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|INSTR_OE                                          ; Lost fanout                                 ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop0|CURR_STATE  ; Lost fanout                                 ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop1|CURR_STATE  ; Lost fanout                                 ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop2|CURR_STATE  ; Lost fanout                                 ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop3|CURR_STATE  ; Lost fanout                                 ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop4|CURR_STATE  ; Lost fanout                                 ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop5|CURR_STATE  ; Lost fanout                                 ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop6|CURR_STATE  ; Lost fanout                                 ;
; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop7|CURR_STATE  ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|REG_CL_N                                          ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|REG_WR_N                                          ; Lost fanout                                 ;
; CONTROLLER_FSM:contr0|cs.rs                                             ; Merged with CONTROLLER_FSM:contr0|INSTR_EN  ;
; INSTRUCTION_READER:instr0|FL_DQ15_AM1~reg0                              ; Stuck at GND due to stuck port data_in      ;
; INSTRUCTION_READER:instr0|MEM_CLK                                       ; Lost fanout                                 ;
; INSTRUCTION_READER:instr0|MEM_CLK_COUNT[0..2]                           ; Lost fanout                                 ;
; Total Number of Removed Registers = 280                                 ;                                             ;
+-------------------------------------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                   ;
+-----------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+-----------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; INSTRUCTION_READER:instr0|MEM_ENABLED   ; Stuck at GND              ; INSTRUCTION_READER:instr0|TEMP_BYTE1[0], INSTRUCTION_READER:instr0|TEMP_BYTE1[1],       ;
;                                         ; due to stuck port clock   ; INSTRUCTION_READER:instr0|TEMP_BYTE1[2], INSTRUCTION_READER:instr0|TEMP_BYTE1[3],       ;
;                                         ;                           ; INSTRUCTION_READER:instr0|TEMP_BYTE1[4], INSTRUCTION_READER:instr0|TEMP_BYTE1[5],       ;
;                                         ;                           ; INSTRUCTION_READER:instr0|TEMP_BYTE1[6], INSTRUCTION_READER:instr0|TEMP_BYTE1[7],       ;
;                                         ;                           ; INSTRUCTION_READER:instr0|TEMP_BYTE2[0], INSTRUCTION_READER:instr0|TEMP_BYTE2[1],       ;
;                                         ;                           ; INSTRUCTION_READER:instr0|TEMP_BYTE2[2], INSTRUCTION_READER:instr0|TEMP_BYTE2[3],       ;
;                                         ;                           ; INSTRUCTION_READER:instr0|TEMP_BYTE2[4], INSTRUCTION_READER:instr0|TEMP_BYTE2[5],       ;
;                                         ;                           ; INSTRUCTION_READER:instr0|TEMP_BYTE2[6], INSTRUCTION_READER:instr0|TEMP_BYTE2[7],       ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_OE_N, INSTRUCTION_READER:instr0|FL_CE_N,                   ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_ADDR[0], INSTRUCTION_READER:instr0|FL_ADDR[1],             ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_ADDR[2], INSTRUCTION_READER:instr0|FL_ADDR[3],             ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_ADDR[4], INSTRUCTION_READER:instr0|FL_ADDR[5],             ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_ADDR[6], INSTRUCTION_READER:instr0|FL_ADDR[7],             ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_ADDR[8], INSTRUCTION_READER:instr0|FL_ADDR[9],             ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_ADDR[10], INSTRUCTION_READER:instr0|FL_ADDR[11],           ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_ADDR[12], INSTRUCTION_READER:instr0|FL_ADDR[13],           ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_ADDR[14], INSTRUCTION_READER:instr0|FL_ADDR[15],           ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_ADDR[16], INSTRUCTION_READER:instr0|FL_ADDR[17],           ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_ADDR[18], INSTRUCTION_READER:instr0|FL_ADDR[19],           ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_ADDR[20], INSTRUCTION_READER:instr0|FL_ADDR[21],           ;
;                                         ;                           ; CONTROLLER_FSM:contr0|DISP_EN, CONTROLLER_FSM:contr0|DISP_BYTE_SELECT,                  ;
;                                         ;                           ; CONTROLLER_FSM:contr0|DISP_PWR, CONTROLLER_FSM:contr0|REG_CPY_N,                        ;
;                                         ;                           ; SEG_DISPLAY:disp0|HEX0Q[6], SEG_DISPLAY:disp0|HEX0Q[5], SEG_DISPLAY:disp0|HEX0Q[4],     ;
;                                         ;                           ; SEG_DISPLAY:disp0|HEX0Q[3], SEG_DISPLAY:disp0|HEX0Q[2], SEG_DISPLAY:disp0|HEX0Q[1],     ;
;                                         ;                           ; SEG_DISPLAY:disp0|HEX0Q[0], SEG_DISPLAY:disp0|HEX1Q[6], SEG_DISPLAY:disp0|HEX1Q[5],     ;
;                                         ;                           ; SEG_DISPLAY:disp0|HEX1Q[4], SEG_DISPLAY:disp0|HEX1Q[3], SEG_DISPLAY:disp0|HEX1Q[2],     ;
;                                         ;                           ; SEG_DISPLAY:disp0|HEX1Q[1], SEG_DISPLAY:disp0|HEX1Q[0], SEG_DISPLAY:disp0|HEX2Q[6],     ;
;                                         ;                           ; SEG_DISPLAY:disp0|HEX2Q[5], SEG_DISPLAY:disp0|HEX2Q[4], SEG_DISPLAY:disp0|HEX2Q[3],     ;
;                                         ;                           ; SEG_DISPLAY:disp0|HEX2Q[2], SEG_DISPLAY:disp0|HEX2Q[1], SEG_DISPLAY:disp0|HEX2Q[0],     ;
;                                         ;                           ; SEG_DISPLAY:disp0|HEX3Q[6], SEG_DISPLAY:disp0|HEX3Q[5], SEG_DISPLAY:disp0|HEX3Q[4],     ;
;                                         ;                           ; SEG_DISPLAY:disp0|HEX3Q[3], SEG_DISPLAY:disp0|HEX3Q[2], SEG_DISPLAY:disp0|HEX3Q[1],     ;
;                                         ;                           ; SEG_DISPLAY:disp0|HEX3Q[0], SEG_DISPLAY:disp0|D_FLIPFLOP:ff0|CURR_STATE,                ;
;                                         ;                           ; ADDER:arith0|NUM1[7], ADDER:arith0|NUM1[6], ADDER:arith0|NUM1[5], ADDER:arith0|NUM1[4], ;
;                                         ;                           ; ADDER:arith0|NUM1[3], ADDER:arith0|NUM1[2], ADDER:arith0|NUM1[1], ADDER:arith0|NUM1[0], ;
;                                         ;                           ; COMPARATOR:comp0|NUM1[7], COMPARATOR:comp0|NUM1[6], COMPARATOR:comp0|NUM1[5],           ;
;                                         ;                           ; COMPARATOR:comp0|NUM1[4], COMPARATOR:comp0|NUM1[3], COMPARATOR:comp0|NUM1[2],           ;
;                                         ;                           ; COMPARATOR:comp0|NUM1[1], COMPARATOR:comp0|NUM1[0], CONTROLLER_FSM:contr0|SEL_ADDR,     ;
;                                         ;                           ; CONTROLLER_FSM:contr0|SET_INSTR_NUMBER,                                                 ;
;                                         ;                           ; INSTRUCTION_READER:instr0|SET_INSTR_NUMBER_FLAG, CONTROLLER_FSM:contr0|REG_RE_N,        ;
;                                         ;                           ; ADDER:arith0|NUM2[0], COMPARATOR:comp0|NUM2[0], COMPARATOR:comp0|NUM2[1],               ;
;                                         ;                           ; COMPARATOR:comp0|NUM2[2], COMPARATOR:comp0|NUM2[3], COMPARATOR:comp0|NUM2[4],           ;
;                                         ;                           ; COMPARATOR:comp0|NUM2[5], COMPARATOR:comp0|NUM2[6], COMPARATOR:comp0|NUM2[7],           ;
;                                         ;                           ; ADDER:arith0|NUM2[1], ADDER:arith0|NUM2[2], ADDER:arith0|NUM2[3], ADDER:arith0|NUM2[4], ;
;                                         ;                           ; ADDER:arith0|NUM2[5], ADDER:arith0|NUM2[6], ADDER:arith0|NUM2[7],                       ;
;                                         ;                           ; BYTE_REGISTER:specreg0|D_FLIPFLOP:flipflop0|CURR_STATE,                                 ;
;                                         ;                           ; BYTE_REGISTER:specreg0|D_FLIPFLOP:flipflop1|CURR_STATE,                                 ;
;                                         ;                           ; BYTE_REGISTER:specreg0|D_FLIPFLOP:flipflop2|CURR_STATE,                                 ;
;                                         ;                           ; BYTE_REGISTER:specreg0|D_FLIPFLOP:flipflop3|CURR_STATE,                                 ;
;                                         ;                           ; CONTROLLER_FSM:contr0|SPEC_REG_WR_N, CONTROLLER_FSM:contr0|INSTR_OE,                    ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop0|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop1|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop2|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop3|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop4|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop5|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop6|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop7|CURR_STATE,                 ;
;                                         ;                           ; INSTRUCTION_READER:instr0|FL_DQ15_AM1~reg0                                              ;
; CONTROLLER_FSM:contr0|REG_PR_N          ; Stuck at VCC              ; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop0|CURR_STATE,                 ;
;                                         ; due to stuck port data_in ; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop0|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop0|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop0|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop0|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop0|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop0|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop0|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop0|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop0|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop0|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop0|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop0|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop0|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop0|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop1|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop1|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop1|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop1|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop1|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop1|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop1|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop1|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop1|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop1|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop1|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop1|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop1|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop1|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop1|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop2|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop2|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop2|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop2|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop2|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop2|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop2|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop2|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop2|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop2|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop2|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop2|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop2|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop2|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop2|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop3|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop3|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop3|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop3|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop3|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop3|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop3|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop3|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop3|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop3|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop3|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop3|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop3|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop3|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop3|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop4|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop4|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop4|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop4|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop4|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop4|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop4|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop4|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop4|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop4|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop4|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop4|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop4|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop4|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop4|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop5|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop5|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop5|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop5|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop5|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop5|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop5|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop5|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop5|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop5|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop5|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop5|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop5|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop5|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop5|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop6|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop6|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop6|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop6|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop6|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop6|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop6|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop6|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop6|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop6|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop6|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop6|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop6|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop6|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop6|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg1|D_FLIPFLOP:flipflop7|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg2|D_FLIPFLOP:flipflop7|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop7|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop7|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop7|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop7|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop7|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg8|D_FLIPFLOP:flipflop7|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg9|D_FLIPFLOP:flipflop7|CURR_STATE,                 ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop7|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop7|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg12|D_FLIPFLOP:flipflop7|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop7|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop7|CURR_STATE,                ;
;                                         ;                           ; REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop7|CURR_STATE,                ;
;                                         ;                           ; CONTROLLER_FSM:contr0|REG_CL_N, CONTROLLER_FSM:contr0|REG_WR_N                          ;
; INSTRUCTION_READER:instr0|CURR_STATE[1] ; Stuck at GND              ; INSTRUCTION_READER:instr0|MEM_CLK, INSTRUCTION_READER:instr0|MEM_CLK_COUNT[0],          ;
;                                         ; due to stuck port clear   ; INSTRUCTION_READER:instr0|MEM_CLK_COUNT[2],                                             ;
;                                         ;                           ; INSTRUCTION_READER:instr0|MEM_CLK_COUNT[1]                                              ;
; CONTROLLER_FSM:contr0|cs.ad2            ; Stuck at GND              ; CONTROLLER_FSM:contr0|ARITH_SEL                                                         ;
;                                         ; due to stuck port data_in ;                                                                                         ;
; CONTROLLER_FSM:contr0|cs.ad3            ; Stuck at GND              ; CONTROLLER_FSM:contr0|ARITH_OE                                                          ;
;                                         ; due to stuck port data_in ;                                                                                         ;
; CONTROLLER_FSM:contr0|cs.eq2            ; Stuck at GND              ; CONTROLLER_FSM:contr0|COMP_SEL                                                          ;
;                                         ; due to stuck port data_in ;                                                                                         ;
; CONTROLLER_FSM:contr0|cs.eq3            ; Stuck at GND              ; CONTROLLER_FSM:contr0|COMP_OE                                                           ;
;                                         ; due to stuck port data_in ;                                                                                         ;
+-----------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 40    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 13    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; CONTROLLER_FSM:contr0|RESET_INSTR_NUMBER ; 1       ;
; Total number of inverted registers = 1   ;         ;
+------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BYTE_REGISTER:specreg0"                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------+
; pr_n    ; Input ; Info     ; Stuck at VCC                                                                        ;
; q[7..4] ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "SEG_DISPLAY:disp0|D_FLIPFLOP:ff0" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; oe   ; Input ; Info     ; Stuck at VCC                       ;
; pr_n ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG_DISPLAY:disp0"                                                                                           ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                             ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+
; hex0_d ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
; hex1_d ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
; hex2_d ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
; hex3_d ; Bidir ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
+--------+-------+------------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun May 17 09:07:19 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0 -c DE0
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file COMPARATOR.vhd
    Info (12022): Found design unit 1: COMPARATOR-STRUCTURE
    Info (12023): Found entity 1: COMPARATOR
Info (12021): Found 2 design units, including 1 entities, in source file ADDER.vhd
    Info (12022): Found design unit 1: ADDER-STRUCTURE
    Info (12023): Found entity 1: ADDER
Info (12021): Found 2 design units, including 1 entities, in source file CLK_SOURCE.vhd
    Info (12022): Found design unit 1: CLK_SOURCE-STRUCTURE
    Info (12023): Found entity 1: CLK_SOURCE
Info (12021): Found 2 design units, including 1 entities, in source file CONTROLLER_FSM.vhd
    Info (12022): Found design unit 1: CONTROLLER_FSM-STRUCTURE
    Info (12023): Found entity 1: CONTROLLER_FSM
Info (12021): Found 2 design units, including 1 entities, in source file REGISTER_BANK.vhd
    Info (12022): Found design unit 1: REGISTER_BANK-STRUCTURE
    Info (12023): Found entity 1: REGISTER_BANK
Info (12021): Found 2 design units, including 1 entities, in source file BYTE_REGISTER.vhd
    Info (12022): Found design unit 1: BYTE_REGISTER-STRUCTURE
    Info (12023): Found entity 1: BYTE_REGISTER
Info (12021): Found 2 design units, including 1 entities, in source file D_FLIPFLOP.vhd
    Info (12022): Found design unit 1: D_FLIPFLOP-STRUCTURE
    Info (12023): Found entity 1: D_FLIPFLOP
Info (12021): Found 2 design units, including 1 entities, in source file 7SEG_DISPLAY.vhd
    Info (12022): Found design unit 1: SEG_DISPLAY-STRUCTURE
    Info (12023): Found entity 1: SEG_DISPLAY
Info (12021): Found 2 design units, including 1 entities, in source file DE0.vhd
    Info (12022): Found design unit 1: DE0-structure
    Info (12023): Found entity 1: DE0
Info (12021): Found 2 design units, including 1 entities, in source file INSTRUCTION_READER.vhd
    Info (12022): Found design unit 1: INSTRUCTION_READER-STRUCTURE
    Info (12023): Found entity 1: INSTRUCTION_READER
Info (12127): Elaborating entity "DE0" for the top level hierarchy
Info (12128): Elaborating entity "INSTRUCTION_READER" for hierarchy "INSTRUCTION_READER:instr0"
Warning (10631): VHDL Process Statement warning at INSTRUCTION_READER.vhd(114): inferring latch(es) for signal or variable "NEXT_INSTR_NUMBER", which holds its previous value in one or more paths through the process
Info (12128): Elaborating entity "REGISTER_BANK" for hierarchy "REGISTER_BANK:bank0"
Info (12128): Elaborating entity "BYTE_REGISTER" for hierarchy "REGISTER_BANK:bank0|BYTE_REGISTER:reg0"
Info (12128): Elaborating entity "D_FLIPFLOP" for hierarchy "REGISTER_BANK:bank0|BYTE_REGISTER:reg0|D_FLIPFLOP:flipflop0"
Info (12128): Elaborating entity "SEG_DISPLAY" for hierarchy "SEG_DISPLAY:disp0"
Info (12128): Elaborating entity "CONTROLLER_FSM" for hierarchy "CONTROLLER_FSM:contr0"
Info (12128): Elaborating entity "ADDER" for hierarchy "ADDER:arith0"
Info (12128): Elaborating entity "COMPARATOR" for hierarchy "COMPARATOR:comp0"
Info (12128): Elaborating entity "CLK_SOURCE" for hierarchy "CLK_SOURCE:clk0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "FL_DQ15_AM1" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "FL_RY" has no driver
    Warning (13040): Bidir "FL_WP_N" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "FL_DQ[8]" has no driver
    Warning (13040): Bidir "FL_DQ[9]" has no driver
    Warning (13040): Bidir "FL_DQ[10]" has no driver
    Warning (13040): Bidir "FL_DQ[11]" has no driver
    Warning (13040): Bidir "FL_DQ[12]" has no driver
    Warning (13040): Bidir "FL_DQ[13]" has no driver
    Warning (13040): Bidir "FL_DQ[14]" has no driver
    Warning (13040): Bidir "HEX0_DP" has no driver
    Warning (13040): Bidir "HEX1_DP" has no driver
    Warning (13040): Bidir "HEX2_DP" has no driver
    Warning (13040): Bidir "HEX3_DP" has no driver
    Warning (13040): Bidir "GPIO0_D[31]" has no driver
    Warning (13040): Bidir "GPIO0_D[30]" has no driver
    Warning (13040): Bidir "GPIO0_D[29]" has no driver
    Warning (13040): Bidir "GPIO0_D[28]" has no driver
    Warning (13040): Bidir "GPIO0_D[27]" has no driver
    Warning (13040): Bidir "GPIO0_D[26]" has no driver
    Warning (13040): Bidir "GPIO0_D[25]" has no driver
    Warning (13040): Bidir "GPIO0_D[24]" has no driver
    Warning (13040): Bidir "GPIO0_D[23]" has no driver
    Warning (13040): Bidir "GPIO0_D[22]" has no driver
    Warning (13040): Bidir "GPIO0_D[21]" has no driver
    Warning (13040): Bidir "GPIO0_D[20]" has no driver
    Warning (13040): Bidir "GPIO0_D[19]" has no driver
    Warning (13040): Bidir "GPIO0_D[18]" has no driver
    Warning (13040): Bidir "GPIO0_D[17]" has no driver
    Warning (13040): Bidir "GPIO0_D[16]" has no driver
    Warning (13040): Bidir "GPIO0_D[15]" has no driver
    Warning (13040): Bidir "GPIO0_D[14]" has no driver
    Warning (13040): Bidir "GPIO0_D[13]" has no driver
    Warning (13040): Bidir "GPIO0_D[12]" has no driver
    Warning (13040): Bidir "GPIO0_D[11]" has no driver
    Warning (13040): Bidir "GPIO0_D[10]" has no driver
    Warning (13040): Bidir "GPIO0_D[9]" has no driver
    Warning (13040): Bidir "GPIO0_D[8]" has no driver
    Warning (13040): Bidir "GPIO0_D[7]" has no driver
    Warning (13040): Bidir "GPIO0_D[6]" has no driver
    Warning (13040): Bidir "GPIO0_D[5]" has no driver
    Warning (13040): Bidir "GPIO0_D[4]" has no driver
    Warning (13040): Bidir "GPIO0_D[3]" has no driver
    Warning (13040): Bidir "GPIO0_D[2]" has no driver
    Warning (13040): Bidir "GPIO0_D[1]" has no driver
    Warning (13040): Bidir "GPIO0_D[0]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "FL_BYTE_N" is fed by GND
    Warning (13033): The pin "FL_RST_N" is fed by VCC
    Warning (13033): The pin "FL_WE_N" is fed by VCC
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "FL_DQ15_AM1" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "INSTRUCTION_READER:instr0|DO_NORMAL_RESET" is converted into an equivalent circuit using register "INSTRUCTION_READER:instr0|DO_NORMAL_RESET~_emulated" and latch "INSTRUCTION_READER:instr0|DO_NORMAL_RESET~1"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "FL_RST_N~synth"
    Warning (13010): Node "FL_WE_N~synth"
    Warning (13010): Node "FL_DQ15_AM1~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[5]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[4]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[3]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[2]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[1]" is stuck at VCC
    Warning (13410): Pin "HEX0_D[0]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[5]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[4]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[3]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[2]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[1]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[0]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[5]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[4]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[3]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[2]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[1]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[0]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[5]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[4]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[3]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[2]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[1]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[0]" is stuck at VCC
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 131 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "BUTTON[2]"
    Warning (15610): No output dependent on input pin "BUTTON[1]"
    Warning (15610): No output dependent on input pin "PS2_KBCLK"
    Warning (15610): No output dependent on input pin "PS2_KBDAT"
    Warning (15610): No output dependent on input pin "PS2_MSCLK"
    Warning (15610): No output dependent on input pin "PS2_MSDAT"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "UART_TXD"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_CTS"
    Warning (15610): No output dependent on input pin "SD_CLK"
    Warning (15610): No output dependent on input pin "SD_CMD"
    Warning (15610): No output dependent on input pin "SD_DAT0"
    Warning (15610): No output dependent on input pin "SD_DAT3"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "LCD_RW"
    Warning (15610): No output dependent on input pin "LCD_RS"
    Warning (15610): No output dependent on input pin "LCD_EN"
    Warning (15610): No output dependent on input pin "LCD_BLON"
    Warning (15610): No output dependent on input pin "VGA_HS"
    Warning (15610): No output dependent on input pin "VGA_VS"
    Warning (15610): No output dependent on input pin "DRAM_CAS_N"
    Warning (15610): No output dependent on input pin "DRAM_CS_N"
    Warning (15610): No output dependent on input pin "DRAM_CLK"
    Warning (15610): No output dependent on input pin "DRAM_CKE"
    Warning (15610): No output dependent on input pin "DRAM_BA_0"
    Warning (15610): No output dependent on input pin "DRAM_BA_1"
    Warning (15610): No output dependent on input pin "DRAM_LDQM"
    Warning (15610): No output dependent on input pin "DRAM_UDQM"
    Warning (15610): No output dependent on input pin "DRAM_RAS_N"
    Warning (15610): No output dependent on input pin "DRAM_WE_N"
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKOUT[1]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKOUT[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKOUT[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKOUT[0]"
    Warning (15610): No output dependent on input pin "GPIO1_D[31]"
    Warning (15610): No output dependent on input pin "GPIO1_D[30]"
    Warning (15610): No output dependent on input pin "GPIO1_D[29]"
    Warning (15610): No output dependent on input pin "GPIO1_D[28]"
    Warning (15610): No output dependent on input pin "GPIO1_D[27]"
    Warning (15610): No output dependent on input pin "GPIO1_D[26]"
    Warning (15610): No output dependent on input pin "GPIO1_D[25]"
    Warning (15610): No output dependent on input pin "GPIO1_D[24]"
    Warning (15610): No output dependent on input pin "GPIO1_D[23]"
    Warning (15610): No output dependent on input pin "GPIO1_D[22]"
    Warning (15610): No output dependent on input pin "GPIO1_D[21]"
    Warning (15610): No output dependent on input pin "GPIO1_D[20]"
    Warning (15610): No output dependent on input pin "GPIO1_D[19]"
    Warning (15610): No output dependent on input pin "GPIO1_D[18]"
    Warning (15610): No output dependent on input pin "GPIO1_D[17]"
    Warning (15610): No output dependent on input pin "GPIO1_D[16]"
    Warning (15610): No output dependent on input pin "GPIO1_D[15]"
    Warning (15610): No output dependent on input pin "GPIO1_D[14]"
    Warning (15610): No output dependent on input pin "GPIO1_D[13]"
    Warning (15610): No output dependent on input pin "GPIO1_D[12]"
    Warning (15610): No output dependent on input pin "GPIO1_D[11]"
    Warning (15610): No output dependent on input pin "GPIO1_D[10]"
    Warning (15610): No output dependent on input pin "GPIO1_D[9]"
    Warning (15610): No output dependent on input pin "GPIO1_D[8]"
    Warning (15610): No output dependent on input pin "GPIO1_D[7]"
    Warning (15610): No output dependent on input pin "GPIO1_D[6]"
    Warning (15610): No output dependent on input pin "GPIO1_D[5]"
    Warning (15610): No output dependent on input pin "GPIO1_D[4]"
    Warning (15610): No output dependent on input pin "GPIO1_D[3]"
    Warning (15610): No output dependent on input pin "GPIO1_D[2]"
    Warning (15610): No output dependent on input pin "GPIO1_D[1]"
    Warning (15610): No output dependent on input pin "GPIO1_D[0]"
    Warning (15610): No output dependent on input pin "LCD_DATA[7]"
    Warning (15610): No output dependent on input pin "LCD_DATA[6]"
    Warning (15610): No output dependent on input pin "LCD_DATA[5]"
    Warning (15610): No output dependent on input pin "LCD_DATA[4]"
    Warning (15610): No output dependent on input pin "LCD_DATA[3]"
    Warning (15610): No output dependent on input pin "LCD_DATA[2]"
    Warning (15610): No output dependent on input pin "LCD_DATA[1]"
    Warning (15610): No output dependent on input pin "LCD_DATA[0]"
    Warning (15610): No output dependent on input pin "VGA_G[3]"
    Warning (15610): No output dependent on input pin "VGA_G[2]"
    Warning (15610): No output dependent on input pin "VGA_G[1]"
    Warning (15610): No output dependent on input pin "VGA_G[0]"
    Warning (15610): No output dependent on input pin "VGA_R[3]"
    Warning (15610): No output dependent on input pin "VGA_R[2]"
    Warning (15610): No output dependent on input pin "VGA_R[1]"
    Warning (15610): No output dependent on input pin "VGA_R[0]"
    Warning (15610): No output dependent on input pin "VGA_B[3]"
    Warning (15610): No output dependent on input pin "VGA_B[2]"
    Warning (15610): No output dependent on input pin "VGA_B[1]"
    Warning (15610): No output dependent on input pin "VGA_B[0]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[15]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[14]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[13]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[12]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[11]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[10]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[9]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[8]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[7]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[6]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[5]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[4]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[3]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[2]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[1]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[0]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[12]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[11]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[10]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[9]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[8]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[7]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[6]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[5]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[4]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[3]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[2]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[1]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[0]"
Info (21057): Implemented 332 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 133 input pins
    Info (21059): Implemented 62 output pins
    Info (21060): Implemented 57 bidirectional pins
    Info (21061): Implemented 80 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 276 warnings
    Info: Peak virtual memory: 697 megabytes
    Info: Processing ended: Sun May 17 09:07:28 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:04


