
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.019831                       # Number of seconds simulated
sim_ticks                                 19831179000                       # Number of ticks simulated
final_tick                               3214977155500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 217841                       # Simulator instruction rate (inst/s)
host_op_rate                                   222593                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13817416                       # Simulator tick rate (ticks/s)
host_mem_usage                                 981612                       # Number of bytes of host memory used
host_seconds                                  1435.23                       # Real time elapsed on the host
sim_insts                                   312652366                       # Number of instructions simulated
sim_ops                                     319472725                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst        38016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       181952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker          832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        17600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       141824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       104512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       513856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       137856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.dtb.walker          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.itb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst         7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       123200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.dtb.walker         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.itb.walker         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        36864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data       260672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.dtb.walker         1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.itb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst        51584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       305664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.dtb.walker         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.itb.walker         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst        66688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data       282368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      4333632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6638720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        38016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        17600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       104512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         8064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst         7040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        36864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst        51584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst        66688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        330880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1735104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide         8192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1743296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         2843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         1633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         8029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         2154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst          110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         1925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.dtb.walker           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.itb.walker           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         4073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.dtb.walker           29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.itb.walker           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst          806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         4776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.dtb.walker           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.itb.walker           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst         1042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data         4412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        67713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              103730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         27111                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide          128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27239                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       180726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        58090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      1916981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      9175047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker        41954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker        41954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       887491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      7151567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker        83908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        19363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      5270085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     25911520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker        38727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        12909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       406632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      6951478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.dtb.walker        22591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.itb.walker        16136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst       354997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data      6212440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.dtb.walker       200089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.itb.walker       148453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      1858891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     13144554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.dtb.walker        93590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.itb.walker       154908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      2601156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     15413304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.dtb.walker       106499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.itb.walker       109726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      3362785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data     14238589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     218526191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst             12909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data              9682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst             12909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data             12909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             334761741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1916981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       887491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      5270085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       406632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst       354997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      1858891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      2601156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      3362785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst        12909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst        12909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16684838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        87493739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide        413087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87906826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        87493739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       180726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        58090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1916981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      9175047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker        41954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker        41954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       887491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      7151567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker        83908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        19363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      5270085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     25911520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker        38727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        12909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       406632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      6951478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.dtb.walker        22591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.itb.walker        16136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst       354997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data      6212440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.dtb.walker       200089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.itb.walker       148453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      1858891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     13144554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.dtb.walker        93590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.itb.walker       154908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      2601156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     15413304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.dtb.walker       106499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.itb.walker       109726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      3362785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data     14238589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide        413087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    218526191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst            12909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data             9682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst            12909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data            12909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            422668567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      103716                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27239                       # Number of write requests accepted
system.mem_ctrls.readBursts                    103716                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27239                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6615872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   21888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1741760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6637824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1743296                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    342                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         6869                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1554                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   19831152500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                103716                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27239                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        52456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.283819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.300283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.203111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34194     65.19%     65.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10683     20.37%     85.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2413      4.60%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1065      2.03%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          842      1.61%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          559      1.07%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          331      0.63%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          235      0.45%     95.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2134      4.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        52456                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.087415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.311980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    458.641536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1610     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1613                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.877171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.828970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.361363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1007     62.47%     62.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      1.05%     63.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              473     29.34%     92.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               71      4.40%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      1.43%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.62%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.37%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.06%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1612                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2979717047                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4917960797                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  516865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     28824.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.95                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47574.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       333.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        87.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    334.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    70036                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8088                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                29.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     151434.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    59.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     3633329762                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       661960000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     15528776488                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0               240649920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1               155667960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0               131307000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                84937875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0              471291600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1              334401600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0             106246080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1              69945120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0          1294793760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1          1294793760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         10135294830                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1          8773119945                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0          3003822000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1          4198712250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0           15383405190                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1           14911578510                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           775.996996                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           752.196278                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq             733129                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            733121                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            7                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               874                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              874                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           167176                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           118820                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           19044                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7398                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          26442                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          161                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64841                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64841                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        34770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       120086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         3125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        26003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        37880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        82486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         3217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        24762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       196778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       195589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side         5870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        42161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        65372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side          941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        21301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        16436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        63452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side          977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side        21348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        53783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       105206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side         3131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        25388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        94387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       172379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side         5830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        30725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        85789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       123688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side         5519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side        30725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1716706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1112640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      4214283                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side         6112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        50820                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1212096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      2650024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side         4120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        45972                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6296768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      6956496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side         8148                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        68472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       563264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      2111804                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side         1832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        42492                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       525952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      2035896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side         1888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        42560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1720960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      3627776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side         6220                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        50356                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      3020352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      6109672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side         8592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side        55504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      2744896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      4228708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side         7460                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        55248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49587383                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          220313                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1111232                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.107043                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.309168                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                992282     89.30%     89.30% # Request fanout histogram
system.tol2bus.snoop_fanout::48                118950     10.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1111232                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          665788149                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          26178883                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          75331016                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1602242                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          13323706                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          28515267                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          57334610                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2190495                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          13278983                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        147860269                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        125420292                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3835994                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         25061217                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy         13264326                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy         45648751                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy           485496                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         10682742                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         12387335                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         44699177                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy           507994                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy         10712989                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy         40510692                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy         68756699                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          1583746                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy         12813983                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy         71024904                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        108946265                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer38.occupancy          3696985                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.occupancy         16868712                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.occupancy         64636423                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer43.occupancy         81039801                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          3662988                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy         16934215                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.1                       # Layer utilization (%)
system.membus.trans_dist::ReadReq              101800                       # Transaction distribution
system.membus.trans_dist::ReadResp             101799                       # Transaction distribution
system.membus.trans_dist::WriteReq                874                       # Transaction distribution
system.membus.trans_dist::WriteResp               874                       # Transaction distribution
system.membus.trans_dist::Writeback             27111                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            18112                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7203                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            6869                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3626                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2798                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         3204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       267584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       271062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 271320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          251                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         6408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8373824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8380483                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8388675                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            19276                       # Total snoops (count)
system.membus.snoop_fanout::samples            157115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  157115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157115                       # Request fanout histogram
system.membus.reqLayer0.occupancy              272496                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2648494                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           381887470                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy             149996                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          969810456                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       11431654                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      7130522                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       399896                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4596289                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        4308646                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    93.741843                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        2134156                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         3319                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits             4500046                       # DTB read hits
system.switch_cpus0.dtb.read_misses              7007                       # DTB read misses
system.switch_cpus0.dtb.write_hits            3069989                       # DTB write hits
system.switch_cpus0.dtb.write_misses             3156                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            1753                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults               11                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults           480                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                1                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses         4507053                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses        3073145                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                  7570035                       # DTB hits
system.switch_cpus0.dtb.misses                  10163                       # DTB misses
system.switch_cpus0.dtb.accesses              7580198                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits            22721397                       # ITB inst hits
system.switch_cpus0.itb.inst_misses               904                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries             699                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults              421                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses        22722301                       # ITB inst accesses
system.switch_cpus0.itb.hits                 22721397                       # DTB hits
system.switch_cpus0.itb.misses                    904                       # DTB misses
system.switch_cpus0.itb.accesses             22722301                       # DTB accesses
system.switch_cpus0.numCycles                38677223                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       638407                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              68622662                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           11431654                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      6442802                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37442095                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         809938                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             17221                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles         4184                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        31789                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        33096                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         1163                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         22720902                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         4536                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes            223                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     38572924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.869141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.067558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         3229494      8.37%      8.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        15145962     39.27%     47.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3640126      9.44%     57.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        16557342     42.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     38572924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.295566                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.774240                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3148719                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5464512                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26598436                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      2963011                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        398239                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2189232                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6823                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      68290845                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts      1722955                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        398239                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         5844883                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1358496                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       537011                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26756627                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3677661                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      66459759                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts       867539                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1510471                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        571027                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents            72                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        452767                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands     89875331                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    310501083                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92399714                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          579                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps     77118374                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        12756916                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        28020                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        25025                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5906650                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      4437154                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      3095595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       884354                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       380586                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          65604588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        31804                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         59782488                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       868477                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      7966794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     28761572                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2762                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     38572924                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.549856                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.913836                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      6305852     16.35%     16.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      9237100     23.95%     40.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     19085619     49.48%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      3403264      8.82%     98.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       541087      1.40%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     38572924                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       14601778     83.55%     83.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        153399      0.88%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     84.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1676697      9.59%     94.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1044916      5.98%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            8      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     51438587     86.04%     86.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       747819      1.25%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           68      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      4505084      7.54%     94.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      3090922      5.17%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      59782488                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.545677                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           17476790                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.292340                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    176481470                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     73603046                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     59475639                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         1696                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          580                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          576                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      77258150                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           1120                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       847899                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       161153                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          191                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          440                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        22029                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        72225                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        12681                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        398239                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         960628                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        27071                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     65637010                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      4437154                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      3095595                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23955                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         14840                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         3410                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          440                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       287541                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       168324                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       455865                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     59567377                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      4485253                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       204954                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  618                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             7566362                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         9447974                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           3081109                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.540115                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              59481317                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             59476215                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         44016101                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        116299992                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.537758                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.378470                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts      7169641                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        29042                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       393166                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     37482038                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.537555                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.489541                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      8496439     22.67%     22.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14093468     37.60%     60.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8343313     22.26%     82.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3260518      8.70%     91.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1565018      4.18%     95.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       509256      1.36%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       617371      1.65%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       214754      0.57%     98.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       381901      1.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     37482038                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     54293820                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      57630712                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               7349567                       # Number of memory references committed
system.switch_cpus0.commit.loads              4276001                       # Number of loads committed
system.switch_cpus0.commit.membars               5496                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           9116166                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               576                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         52556652                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1678748                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     49533616     85.95%     85.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       747461      1.30%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc           68      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.25% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead      4276001      7.42%     94.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      3073566      5.33%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total     57630712                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events       381901                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           101852739                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          130691016                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 104299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              985115                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts           54293621                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             57630513                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.712371                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.712371                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.403762                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.403762                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        75652214                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       41975698                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              576                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             160                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads        192027155                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        37608185                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads       76923482                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         28747                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups        8626727                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      6006518                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       411611                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      3038136                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        2892411                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    95.203473                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        1302440                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         3749                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            6                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits             1735317                       # DTB read hits
system.switch_cpus1.dtb.read_misses              7243                       # DTB read misses
system.switch_cpus1.dtb.write_hits             483179                       # DTB write hits
system.switch_cpus1.dtb.write_misses              945                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            1156                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults               34                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults           562                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults               78                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses         1742560                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses         484124                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                  2218496                       # DTB hits
system.switch_cpus1.dtb.misses                   8188                       # DTB misses
system.switch_cpus1.dtb.accesses              2226684                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            6                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits            16260407                       # ITB inst hits
system.switch_cpus1.itb.inst_misses              1170                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries             559                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults              539                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses        16261577                       # ITB inst accesses
system.switch_cpus1.itb.hits                 16260407                       # DTB hits
system.switch_cpus1.itb.misses                   1170                       # DTB misses
system.switch_cpus1.itb.accesses             16261577                       # DTB accesses
system.switch_cpus1.numCycles                27509183                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       665966                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              50393271                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            8626727                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      4194851                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26280291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         834132                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             13861                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         6235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        22369                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        45292                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles         1141                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         16259799                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         4406                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            244                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     27452221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.850157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.080632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2335188      8.51%      8.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        11388286     41.48%     49.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1783618      6.50%     56.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        11945129     43.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     27452221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.313594                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.831871                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1879731                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2915622                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21049248                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      1214689                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        392930                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1200463                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        24326                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      47162112                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts      1808840                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        392930                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3705974                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1021945                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       471197                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         20415557                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1444617                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      45384977                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts       854262                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       604160                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        391428                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1001                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         51586                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands     65290498                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    210137783                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     62502452                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         1385                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps     52706203                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        12584295                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        23042                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17997                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2258634                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1747014                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       510777                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       469301                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       246146                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          44532280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         38760510                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       860798                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      7860277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     28173499                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3440                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     27452221                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.411926                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.836983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      5222001     19.02%     19.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      6718386     24.47%     43.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14543573     52.98%     96.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       918067      3.34%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        50193      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     27452221                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       10974140     92.47%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        748134      6.30%     98.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       145375      1.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     36239255     93.50%     93.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       263146      0.68%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          262      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     94.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1756111      4.53%     98.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       501730      1.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      38760510                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.409003                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           11867654                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.306179                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    117696364                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     52423415                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     38514317                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         5329                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         1960                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         1440                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      50624661                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           3497                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       452406                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       173060                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          388                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        24137                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        12243                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6090                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        392930                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         911840                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        20698                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     44566719                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1747014                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       510777                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18338                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         12029                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1276                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          388                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       273898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       176548                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       450446                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     38548999                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1736367                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       203331                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 2007                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2233259                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         6629690                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            496892                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.401314                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              38521258                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             38515757                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         29652730                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         81453087                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.400105                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.364047                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts      7085889                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        28992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       387475                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26375426                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.390134                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.187865                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      6167145     23.38%     23.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      9895973     37.52%     60.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      6429568     24.38%     85.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2162485      8.20%     93.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      1397857      5.30%     98.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       202183      0.77%     99.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        57102      0.22%     99.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        27043      0.10%     99.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        36070      0.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26375426                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     36370737                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      36665380                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2060594                       # Number of memory references committed
system.switch_cpus1.commit.loads              1573954                       # Number of loads committed
system.switch_cpus1.commit.membars              10818                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           6303283                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              1440                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         32547386                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       837589                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     34341435     93.66%     93.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       263089      0.72%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          262      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.38% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead      1573954      4.29%     98.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       486640      1.33%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total     36665380                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        36070                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            70045564                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           88578598                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2694                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  56962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            12109343                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts           36370026                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             36664669                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.756370                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.756370                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.322105                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.322105                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        48488920                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       26263253                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             1056                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             800                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads        120838122                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        29282471                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads       48966103                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         26686                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        9790608                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      6874486                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       499585                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      4930380                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        3366632                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    68.283418                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1420970                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         6532                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits             2714359                       # DTB read hits
system.switch_cpus2.dtb.read_misses             16228                       # DTB read misses
system.switch_cpus2.dtb.write_hits            1214903                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2992                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries            1359                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults               75                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults           680                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              183                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses         2730587                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses        1217895                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                  3929262                       # DTB hits
system.switch_cpus2.dtb.misses                  19220                       # DTB misses
system.switch_cpus2.dtb.accesses              3948482                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits            17969154                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              2032                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries             709                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults             1149                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses        17971186                       # ITB inst accesses
system.switch_cpus2.itb.hits                 17969154                       # DTB hits
system.switch_cpus2.itb.misses                   2032                       # DTB misses
system.switch_cpus2.itb.accesses             17971186                       # DTB accesses
system.switch_cpus2.numCycles                33475943                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      1773380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              56310879                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            9790608                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      4787602                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30732913                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1033150                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             24369                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         8590                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        37858                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       119360                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         6050                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         17967923                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        25520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes            499                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     33219095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.743088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.145694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4962449     14.94%     14.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        12278064     36.96%     51.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2310008      6.95%     58.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        13668574     41.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     33219095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.292467                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.682130                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3014409                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5017902                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23297471                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      1421756                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        467553                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1341621                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        49822                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      52996610                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      2157711                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        467553                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         5160573                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1606107                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1669534                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22542576                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1772750                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      50921615                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts       957058                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       583519                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        416409                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents          5400                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        254015                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     71148789                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    234991452                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     68828999                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         1430                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     57296654                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        13852094                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        78178                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        63110                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2700603                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2833033                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1316446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       524347                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       404032                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          49845371                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       117100                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         43767500                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       917675                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      8779385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     30443946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        11738                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     33219095                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.317540                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.906640                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      8272284     24.90%     24.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      7802056     23.49%     48.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     15574119     46.88%     95.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1465388      4.41%     99.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       105198      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           50      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     33219095                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       11481211     87.67%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             4      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1112439      8.49%     96.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       503033      3.84%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           47      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     39431114     90.09%     90.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       265893      0.61%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          255      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     90.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2798336      6.39%     97.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1271855      2.91%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      43767500                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.307431                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           13096687                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.299233                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    134764535                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     58742705                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     43349743                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         3920                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         1780                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         1488                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      56861845                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           2295                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       428542                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       393352                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          334                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         2650                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       109552                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        18034                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        19561                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        467553                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1074498                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        26489                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     49997816                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2833033                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1316446                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        63441                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         13634                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         3251                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         2650                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       303456                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       216893                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       520349                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     43446281                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2726659                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       302031                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                35345                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             3976080                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         7383978                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1249421                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.297836                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              43370666                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             43351231                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         32131997                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         85492753                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.294997                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.375845                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      7923670                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       105362                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       450563                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     31995704                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.286083                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.275329                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      9721079     30.38%     30.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     11020137     34.44%     64.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      6850545     21.41%     86.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2363286      7.39%     93.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      1463472      4.57%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       282533      0.88%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       109302      0.34%     99.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        67134      0.21%     99.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       118216      0.37%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     31995704                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     40027594                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      41149116                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               3646575                       # Number of memory references committed
system.switch_cpus2.commit.loads              2439681                       # Number of loads committed
system.switch_cpus2.commit.membars              43036                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           6987975                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              1488                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         36451999                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       907495                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     37236499     90.49%     90.49% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       265787      0.65%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          255      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.14% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      2439681      5.93%     97.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      1206894      2.93%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     41149116                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       118216                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            80833765                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           99368153                       # The number of ROB writes
system.switch_cpus2.timesIdled                  10993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 256848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             6186396                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           39999029                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             41120551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.836919                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836919                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194859                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194859                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        53931277                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       29208654                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             1064                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             608                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads        138171196                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        31328489                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads       60349067                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         88568                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups        8442600                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      5867960                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       402709                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      2870986                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2814502                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    98.032592                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        1282969                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         3609                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb           32                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits             1533170                       # DTB read hits
system.switch_cpus3.dtb.read_misses              5675                       # DTB read misses
system.switch_cpus3.dtb.write_hits             352932                       # DTB write hits
system.switch_cpus3.dtb.write_misses              374                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries             626                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults               21                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults           407                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses         1538845                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses         353306                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                  1886102                       # DTB hits
system.switch_cpus3.dtb.misses                   6049                       # DTB misses
system.switch_cpus3.dtb.accesses              1892151                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits            15964571                       # ITB inst hits
system.switch_cpus3.itb.inst_misses               286                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries             248                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults              458                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses        15964857                       # ITB inst accesses
system.switch_cpus3.itb.hits                 15964571                       # DTB hits
system.switch_cpus3.itb.misses                    286                       # DTB misses
system.switch_cpus3.itb.accesses             15964857                       # DTB accesses
system.switch_cpus3.numCycles                26476137                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       521921                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              49443096                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            8442600                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      4097471                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25482114                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         809238                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles              5169                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         6120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        11218                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        19027                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          349                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         15964069                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         2110                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes             78                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     26450537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.877816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.063729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1856516      7.02%      7.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        11208447     42.38%     49.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1695934      6.41%     55.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        11689640     44.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     26450537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.318876                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.867459                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1692066                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      2460003                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         20782446                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      1132519                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        383502                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1180123                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        21182                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      46234078                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts      1779726                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        383502                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3432269                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         978524                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       225234                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         20153046                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1277961                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      44494367                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts       847694                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       548048                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        347658                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           335                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          6532                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands     64193185                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    205969408                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     61513012                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          131                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps     51699160                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        12493991                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         9088                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         6928                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1969549                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1537676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       371009                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       396441                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       204272                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          43671895                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12889                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         37897197                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       858675                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      7792132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     28037822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1991                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     26450537                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.432757                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.826285                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      4789953     18.11%     18.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      6372741     24.09%     42.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     14383331     54.38%     96.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       860256      3.25%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        44254      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     26450537                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       10941096     93.84%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     93.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        628809      5.39%     99.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        89462      0.77%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            1      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     35721120     94.26%     94.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       263311      0.69%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          183      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     94.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1546721      4.08%     99.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       365861      0.97%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      37897197                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.431372                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           11659368                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.307658                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    114762511                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     51476990                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     37674079                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          461                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          180                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      49556263                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            301                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       392300                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       155113                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          254                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        13970                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        12049                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          111                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        383502                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         897839                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        19890                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     43685755                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1537676                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       371009                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         7326                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11532                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1640                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          254                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       272876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       171305                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       444181                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     37697572                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1531967                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       193576                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  971                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1895198                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         6493340                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            363231                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.423832                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              37676486                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             37674223                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         29192368                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         80725004                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.422950                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361627                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts      7021564                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        10898                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       381592                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     25388493                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.412392                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.169647                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      5567358     21.93%     21.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      9655487     38.03%     59.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      6392286     25.18%     85.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2147597      8.46%     93.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      1331289      5.24%     98.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       192306      0.76%     99.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        52628      0.21%     99.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        23130      0.09%     99.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        26412      0.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     25388493                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     35683443                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      35858510                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1739602                       # Number of memory references committed
system.switch_cpus3.commit.loads              1382563                       # Number of loads committed
system.switch_cpus3.commit.membars               4127                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           6174735                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               144                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         31857418                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       828042                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     33855443     94.41%     94.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       263282      0.73%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc          183      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead      1382563      3.86%     99.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite       357039      1.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total     35858510                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        26412                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            68225704                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           86821464                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  25600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            13186201                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts           35683443                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             35858510                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.741973                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.741973                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.347759                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.347759                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        47543533                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       25729204                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               96                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             224                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads        117690645                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        28785922                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads       46933752                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         10241                       # number of misc regfile writes
system.switch_cpus4.branchPred.lookups        8442792                       # Number of BP lookups
system.switch_cpus4.branchPred.condPredicted      5877690                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.condIncorrect       402005                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.BTBLookups      2880133                       # Number of BTB lookups
system.switch_cpus4.branchPred.BTBHits        2817803                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    97.835864                       # BTB Hit Percentage
system.switch_cpus4.branchPred.usedRAS        1278873                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPred.RASInCorrect         3517                       # Number of incorrect RAS predictions.
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb           32                       # Number of times complete TLB was flushed
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits             1557754                       # DTB read hits
system.switch_cpus4.dtb.read_misses              5640                       # DTB read misses
system.switch_cpus4.dtb.write_hits             358551                       # DTB write hits
system.switch_cpus4.dtb.write_misses              417                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries             663                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults               17                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults           503                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                1                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses         1563394                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses         358968                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                  1916305                       # DTB hits
system.switch_cpus4.dtb.misses                   6057                       # DTB misses
system.switch_cpus4.dtb.accesses              1922362                       # DTB accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.inst_hits            15951874                       # ITB inst hits
system.switch_cpus4.itb.inst_misses               294                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries             284                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults              435                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses        15952168                       # ITB inst accesses
system.switch_cpus4.itb.hits                 15951874                       # DTB hits
system.switch_cpus4.itb.misses                    294                       # DTB misses
system.switch_cpus4.itb.accesses             15952168                       # DTB accesses
system.switch_cpus4.numCycles                26419035                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.fetch.icacheStallCycles       512547                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              49421200                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            8442792                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      4096676                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25432453                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         807510                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.TlbCycles              5172                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus4.fetch.MiscStallCycles         7239                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles        10653                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.PendingQuiesceStallCycles        20396                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles          339                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines         15951398                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes         2000                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.ItlbSquashes             84                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     26392554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.880610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.061603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1820670      6.90%      6.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1        11173802     42.34%     49.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1733955      6.57%     55.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3        11664127     44.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     26392554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.319572                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               1.870666                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1695281                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      2410968                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         20758480                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles      1145097                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        382727                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1175944                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        21108                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      46226385                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts      1773953                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        382727                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         3447535                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         989455                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       144649                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         20129824                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1298363                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      44492505                       # Number of instructions processed by rename
system.switch_cpus4.rename.SquashedInsts       845771                       # Number of squashed instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents       507408                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        389623                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LQFullEvents           321                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.SQFullEvents         13253                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.RenamedOperands     64270365                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    205988413                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     61497226                       # Number of integer rename lookups
system.switch_cpus4.rename.fp_rename_lookups          131                       # Number of floating rename lookups
system.switch_cpus4.rename.CommittedMaps     51793797                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        12476567                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         7098                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         5266                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2062829                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1560506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       374684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       421166                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       218184                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          43672890                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        10216                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         37908592                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       856692                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      7776553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     27971801                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1793                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     26392554                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.436337                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     0.821801                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      4685913     17.75%     17.75% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      6442332     24.41%     42.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     14369718     54.45%     96.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       851544      3.23%     99.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        43043      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5            4      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     26392554                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu       10911476     93.59%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     93.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        664049      5.70%     99.28% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        83760      0.72%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     35704766     94.19%     94.19% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       262611      0.69%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          145      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     94.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1570928      4.14%     99.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       370140      0.98%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      37908592                       # Type of FU issued
system.switch_cpus4.iq.rate                  1.434897                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt           11659285                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.307563                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    114725254                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     51459681                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     37684215                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads          461                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes          180                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses          144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      49567574                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses            301                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       420140                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       153408                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          202                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11906                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        11694                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1136                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        382727                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         895133                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        19561                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     43683904                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1560506                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       374684                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         5966                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         11707                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1112                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          202                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       271544                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       171634                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       443178                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     37707864                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1556114                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       194671                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  798                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1923974                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         6498757                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            367860                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            1.427299                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              37686392                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             37684359                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         29206371                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         80710656                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              1.426409                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.361865                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitSquashedInsts      7006435                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         8423                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       380977                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     25333298                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.416024                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.169123                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      5511401     21.76%     21.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      9661628     38.14%     59.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      6375047     25.16%     85.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2140286      8.45%     93.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      1356114      5.35%     98.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       189768      0.75%     99.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        51838      0.20%     99.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        22083      0.09%     99.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        25133      0.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     25333298                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     35705477                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      35872549                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1769875                       # Number of memory references committed
system.switch_cpus4.commit.loads              1407097                       # Number of loads committed
system.switch_cpus4.commit.membars               2992                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           6180678                       # Number of branches committed
system.switch_cpus4.commit.fp_insts               144                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         31858507                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       824501                       # Number of function calls committed.
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu     33839954     94.33%     94.33% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult       262575      0.73%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc          145      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.07% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead      1407097      3.92%     98.99% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite       362778      1.01%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total     35872549                       # Class of committed instruction
system.switch_cpus4.commit.bw_lim_events        25133                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            68171209                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           86816233                       # The number of ROB writes
system.switch_cpus4.timesIdled                   1534                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                  26481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.quiesceCycles            13243303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus4.committedInsts           35705474                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             35872546                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      0.739916                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                0.739916                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      1.351506                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                1.351506                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        47561165                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       25729290                       # number of integer regfile writes
system.switch_cpus4.fp_regfile_reads               96                       # number of floating regfile reads
system.switch_cpus4.fp_regfile_writes             224                       # number of floating regfile writes
system.switch_cpus4.cc_regfile_reads        117793001                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes        28881658                       # number of cc regfile writes
system.switch_cpus4.misc_regfile_reads       46975142                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          8436                       # number of misc regfile writes
system.switch_cpus5.branchPred.lookups        8599266                       # Number of BP lookups
system.switch_cpus5.branchPred.condPredicted      5974415                       # Number of conditional branches predicted
system.switch_cpus5.branchPred.condIncorrect       417357                       # Number of conditional branches incorrect
system.switch_cpus5.branchPred.BTBLookups      3159563                       # Number of BTB lookups
system.switch_cpus5.branchPred.BTBHits        2869783                       # Number of BTB hits
system.switch_cpus5.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.branchPred.BTBHitPct    90.828478                       # BTB Hit Percentage
system.switch_cpus5.branchPred.usedRAS        1301903                       # Number of times the RAS was used to get a target.
system.switch_cpus5.branchPred.RASInCorrect         4026                       # Number of incorrect RAS predictions.
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits             1720502                       # DTB read hits
system.switch_cpus5.dtb.read_misses              7462                       # DTB read misses
system.switch_cpus5.dtb.write_hits             556533                       # DTB write hits
system.switch_cpus5.dtb.write_misses             1093                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries            1523                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults               16                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults           604                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults              157                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses         1727964                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses         557626                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                  2277035                       # DTB hits
system.switch_cpus5.dtb.misses                   8555                       # DTB misses
system.switch_cpus5.dtb.accesses              2285590                       # DTB accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.itb.inst_hits            16214780                       # ITB inst hits
system.switch_cpus5.itb.inst_misses               895                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries             721                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults              615                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses        16215675                       # ITB inst accesses
system.switch_cpus5.itb.hits                 16214780                       # DTB hits
system.switch_cpus5.itb.misses                    895                       # DTB misses
system.switch_cpus5.itb.accesses             16215675                       # DTB accesses
system.switch_cpus5.numCycles                27685582                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.fetch.icacheStallCycles       773941                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              50264608                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            8599266                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      4171686                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             26316947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         844642                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.TlbCycles             15600                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus5.fetch.MiscStallCycles         6831                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles        15686                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.PendingQuiesceStallCycles        32178                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles         1614                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         16213982                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes         6787                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.ItlbSquashes            318                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     27585118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     1.841630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.086700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2489351      9.02%      9.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1        11350055     41.15%     50.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1785600      6.47%     56.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3        11960112     43.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     27585118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.310604                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               1.815552                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1950464                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      2959178                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         21088520                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles      1191830                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        395125                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1201325                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        27458                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      47143556                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts      1834716                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        395125                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         3763985                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1062776                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       434193                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         20444898                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1484140                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      45361432                       # Number of instructions processed by rename
system.switch_cpus5.rename.SquashedInsts       860393                       # Number of squashed instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents       554915                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        392265                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LQFullEvents          1290                       # Number of times rename has blocked due to LQ full
system.switch_cpus5.rename.SQFullEvents        168671                       # Number of times rename has blocked due to SQ full
system.switch_cpus5.rename.RenamedOperands     65024843                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    210054765                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     62543634                       # Number of integer rename lookups
system.switch_cpus5.rename.fp_rename_lookups         1941                       # Number of floating rename lookups
system.switch_cpus5.rename.CommittedMaps     52423322                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        12601521                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        19728                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        15799                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2165513                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1726392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       585407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       423976                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       224012                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          44510014                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        27763                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         38735210                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       864193                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      7879474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     28227139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3826                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     27585118                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     1.404207                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     0.843773                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      5397014     19.56%     19.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      6687370     24.24%     43.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     14509055     52.60%     96.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       936990      3.40%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        54685      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5            4      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     27585118                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu       10973393     92.03%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             1      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     92.03% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        733942      6.16%     98.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       216321      1.81%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass           21      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     36154976     93.34%     93.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       263254      0.68%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            4      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          311      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     94.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1742088      4.50%     98.52% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       574556      1.48%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      38735210                       # Type of FU issued
system.switch_cpus5.iq.rate                  1.399111                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt           11923657                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.307825                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    117837441                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     52415753                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     38472230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads         5947                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes         2120                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses         1844                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      50654899                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses           3947                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       409820                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       178739                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          623                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        27225                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        13350                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked        17976                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        395125                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         910258                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        20944                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     44539311                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1726392                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       585407                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        15819                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         11607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         2508                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          623                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       274683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       178959                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       453642                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     38517247                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1719868                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       209412                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                 1534                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2288337                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         6595107                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            568469                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            1.391238                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              38479439                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             38474074                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         29526693                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         81234321                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              1.389679                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.363476                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitSquashedInsts      7103912                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        23937                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       390161                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     26506165                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     1.381488                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.188145                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      6307111     23.79%     23.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      9887942     37.30%     61.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      6448716     24.33%     85.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2172707      8.20%     93.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      1360155      5.13%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       205589      0.78%     99.53% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        59492      0.22%     99.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        26695      0.10%     99.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        37758      0.14%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     26506165                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     36208314                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      36617941                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2105835                       # Number of memory references committed
system.switch_cpus5.commit.loads              1547653                       # Number of loads committed
system.switch_cpus5.commit.membars               8405                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           6269341                       # Number of branches committed
system.switch_cpus5.commit.fp_insts              1840                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         32542175                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       838175                       # Number of function calls committed.
system.switch_cpus5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntAlu     34248737     93.53%     93.53% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntMult       263058      0.72%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntDiv            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatAdd            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCmp            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCvt            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatMult            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatDiv            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatSqrt            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAdd            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAddAcc            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAlu            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCmp            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCvt            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMisc            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMult            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMultAcc            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShift            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShiftAcc            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdSqrt            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAdd            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAlu            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCmp            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCvt            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatDiv            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMisc          311      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMult            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.25% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemRead      1547653      4.23%     98.48% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemWrite       558182      1.52%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::total     36617941                       # Class of committed instruction
system.switch_cpus5.commit.bw_lim_events        37758                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            70152198                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           88521871                       # The number of ROB writes
system.switch_cpus5.timesIdled                   3869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 100464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.quiesceCycles            11830018                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus5.committedInsts           36207929                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             36617556                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.cpi                      0.764628                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                0.764628                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      1.307826                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                1.307826                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        48496381                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       26225919                       # number of integer regfile writes
system.switch_cpus5.fp_regfile_reads             1856                       # number of floating regfile reads
system.switch_cpus5.fp_regfile_writes             304                       # number of floating regfile writes
system.switch_cpus5.cc_regfile_reads        120649353                       # number of cc regfile reads
system.switch_cpus5.cc_regfile_writes        29046677                       # number of cc regfile writes
system.switch_cpus5.misc_regfile_reads       49316651                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         21469                       # number of misc regfile writes
system.switch_cpus6.branchPred.lookups        8868166                       # Number of BP lookups
system.switch_cpus6.branchPred.condPredicted      6135359                       # Number of conditional branches predicted
system.switch_cpus6.branchPred.condIncorrect       431466                       # Number of conditional branches incorrect
system.switch_cpus6.branchPred.BTBLookups      3320531                       # Number of BTB lookups
system.switch_cpus6.branchPred.BTBHits        2978596                       # Number of BTB hits
system.switch_cpus6.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.branchPred.BTBHitPct    89.702400                       # BTB Hit Percentage
system.switch_cpus6.branchPred.usedRAS        1352111                       # Number of times the RAS was used to get a target.
system.switch_cpus6.branchPred.RASInCorrect         4565                       # Number of incorrect RAS predictions.
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits             1999881                       # DTB read hits
system.switch_cpus6.dtb.read_misses             10420                       # DTB read misses
system.switch_cpus6.dtb.write_hits             882307                       # DTB write hits
system.switch_cpus6.dtb.write_misses             1673                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries            2232                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults               19                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults           838                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults              317                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses         2010301                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses         883980                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                  2882188                       # DTB hits
system.switch_cpus6.dtb.misses                  12093                       # DTB misses
system.switch_cpus6.dtb.accesses              2894281                       # DTB accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.itb.inst_hits            16757780                       # ITB inst hits
system.switch_cpus6.itb.inst_misses              2000                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries            1093                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults              772                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses        16759780                       # ITB inst accesses
system.switch_cpus6.itb.hits                 16757780                       # DTB hits
system.switch_cpus6.itb.misses                   2000                       # DTB misses
system.switch_cpus6.itb.accesses             16759780                       # DTB accesses
system.switch_cpus6.numCycles                29702564                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.fetch.icacheStallCycles      1066687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              51844166                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            8868166                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      4330707                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27901852                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         889048                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.TlbCycles             26500                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus6.fetch.MiscStallCycles         7362                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles        33738                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.PendingQuiesceStallCycles        80933                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles         2287                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines         16756828                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        11006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.ItlbSquashes            455                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     29563883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     1.788359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.117344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         3513544     11.88%     11.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1        11704561     39.59%     51.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1871059      6.33%     57.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3        12474719     42.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     29563883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.298566                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               1.745444                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2251845                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      3948458                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         21670808                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles      1279799                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        412972                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1253639                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        31865                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      48789534                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts      1887129                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        412972                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         4153588                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1138989                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1133235                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         21025438                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      1699660                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      46929100                       # Number of instructions processed by rename
system.switch_cpus6.rename.SquashedInsts       873051                       # Number of squashed instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents       603899                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        365756                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LQFullEvents          3200                       # Number of times rename has blocked due to LQ full
system.switch_cpus6.rename.SQFullEvents        328715                       # Number of times rename has blocked due to SQ full
system.switch_cpus6.rename.RenamedOperands     66403418                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    217445167                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     64372023                       # Number of integer rename lookups
system.switch_cpus6.rename.fp_rename_lookups         1336                       # Number of floating rename lookups
system.switch_cpus6.rename.CommittedMaps     53605588                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        12797830                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        54245                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        43707                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2344887                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2016746                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       934008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       446701                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       314406                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          46011026                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        77649                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         40222117                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       875328                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      8040843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     28647329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         8075                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     29563883                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     1.360515                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     0.872598                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      6528653     22.08%     22.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      7090479     23.98%     46.07% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     14779308     49.99%     96.06% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      1088751      3.68%     99.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        76691      0.26%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     29563883                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu       11095575     90.24%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     90.24% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        839090      6.82%     97.07% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       360769      2.93%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass           60      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     37011572     92.02%     92.02% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       263908      0.66%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          303      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     92.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      2034203      5.06%     97.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       912071      2.27%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      40222117                       # Type of FU issued
system.switch_cpus6.iq.rate                  1.354163                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt           12295434                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.305688                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    123173670                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     54128798                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     39922825                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads         5209                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes         1992                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses         1424                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      52514107                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses           3384                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       389076                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       211015                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          194                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1274                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        52004                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        14993                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked        33893                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        412972                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         945453                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        25098                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     46092862                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2016746                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       934008                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        43356                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         12439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         4834                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1274                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       278637                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       185455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       464092                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     39988355                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      2003873                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       221693                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                 4187                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2906034                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         6770983                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            902161                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            1.346293                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              39935714                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             39924249                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         30155522                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         82212355                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              1.344135                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.366800                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitSquashedInsts      7258722                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        69574                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       399914                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     28452854                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     1.335626                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.223329                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      7581360     26.65%     26.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     10308790     36.23%     62.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      6560514     23.06%     85.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2220993      7.81%     93.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      1362107      4.79%     98.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       234201      0.82%     99.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        75400      0.26%     99.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        38172      0.13%     99.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        71317      0.25%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     28452854                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     37211402                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      38002370                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2687735                       # Number of memory references committed
system.switch_cpus6.commit.loads              1805731                       # Number of loads committed
system.switch_cpus6.commit.membars              25944                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           6432767                       # Number of branches committed
system.switch_cpus6.commit.fp_insts              1424                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         33790607                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       865792                       # Number of function calls committed.
system.switch_cpus6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntAlu     35050570     92.23%     92.23% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntMult       263762      0.69%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntDiv            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatAdd            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCmp            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCvt            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatMult            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatDiv            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatSqrt            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAdd            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAddAcc            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAlu            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCmp            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCvt            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMisc            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMult            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMultAcc            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShift            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShiftAcc            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdSqrt            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAdd            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAlu            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCmp            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCvt            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatDiv            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMisc          303      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMult            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatSqrt            0      0.00%     92.93% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemRead      1805731      4.75%     97.68% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemWrite       882004      2.32%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::total     38002370                       # Class of committed instruction
system.switch_cpus6.commit.bw_lim_events        71317                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            73544860                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           91632301                       # The number of ROB writes
system.switch_cpus6.timesIdled                   5627                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 138681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.quiesceCycles             9853691                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus6.committedInsts           37209076                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             38000044                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.cpi                      0.798261                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                0.798261                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      1.252723                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                1.252723                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        50163603                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       27151653                       # number of integer regfile writes
system.switch_cpus6.fp_regfile_reads             1078                       # number of floating regfile reads
system.switch_cpus6.fp_regfile_writes             640                       # number of floating regfile writes
system.switch_cpus6.cc_regfile_reads        125914470                       # number of cc regfile reads
system.switch_cpus6.cc_regfile_writes        29334349                       # number of cc regfile writes
system.switch_cpus6.misc_regfile_reads       53283866                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         60214                       # number of misc regfile writes
system.switch_cpus7.branchPred.lookups        8912944                       # Number of BP lookups
system.switch_cpus7.branchPred.condPredicted      6191561                       # Number of conditional branches predicted
system.switch_cpus7.branchPred.condIncorrect       437388                       # Number of conditional branches incorrect
system.switch_cpus7.branchPred.BTBLookups      3524606                       # Number of BTB lookups
system.switch_cpus7.branchPred.BTBHits        2992831                       # Number of BTB hits
system.switch_cpus7.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.branchPred.BTBHitPct    84.912498                       # BTB Hit Percentage
system.switch_cpus7.branchPred.usedRAS        1344824                       # Number of times the RAS was used to get a target.
system.switch_cpus7.branchPred.RASInCorrect         4597                       # Number of incorrect RAS predictions.
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits             1930155                       # DTB read hits
system.switch_cpus7.dtb.read_misses             10441                       # DTB read misses
system.switch_cpus7.dtb.write_hits             666190                       # DTB write hits
system.switch_cpus7.dtb.write_misses             1557                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries            1558                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults               33                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults           599                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults              139                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses         1940596                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses         667747                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                  2596345                       # DTB hits
system.switch_cpus7.dtb.misses                  11998                       # DTB misses
system.switch_cpus7.dtb.accesses              2608343                       # DTB accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.itb.inst_hits            16729103                       # ITB inst hits
system.switch_cpus7.itb.inst_misses              1922                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                  51                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva             766                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries             832                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults              800                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses        16731025                       # ITB inst accesses
system.switch_cpus7.itb.hits                 16729103                       # DTB hits
system.switch_cpus7.itb.misses                   1922                       # DTB misses
system.switch_cpus7.itb.accesses             16731025                       # DTB accesses
system.switch_cpus7.numCycles                29387035                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.fetch.icacheStallCycles      1006834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              51895736                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            8912944                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      4337655                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27605427                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         895574                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.TlbCycles             23881                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus7.fetch.MiscStallCycles         8532                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles        31826                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.PendingQuiesceStallCycles        89135                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles         3560                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         16728204                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        11255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.ItlbSquashes            494                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     29216982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     1.801509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.110828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         3286369     11.25%     11.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1        11642093     39.85%     51.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1873005      6.41%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3        12415515     42.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     29216982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.303295                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               1.765940                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2218590                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      3687545                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         21659076                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles      1236103                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        415667                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1249475                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        32491                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      48585097                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts      1907870                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        415667                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         4105890                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1211640                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1042343                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         20983526                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1457915                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      46716862                       # Number of instructions processed by rename
system.switch_cpus7.rename.SquashedInsts       881096                       # Number of squashed instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents       587358                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        349710                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LQFullEvents          2543                       # Number of times rename has blocked due to LQ full
system.switch_cpus7.rename.SQFullEvents         96728                       # Number of times rename has blocked due to SQ full
system.switch_cpus7.rename.RenamedOperands     66465288                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    216091643                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     63990119                       # Number of integer rename lookups
system.switch_cpus7.rename.fp_rename_lookups         1571                       # Number of floating rename lookups
system.switch_cpus7.rename.CommittedMaps     53556966                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        12908287                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        47663                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        37899                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2229059                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1970302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       715699                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       442384                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       271249                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          45790439                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        70941                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         39950187                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       877349                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      8105180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     28789172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         6980                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     29216982                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     1.367362                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     0.870331                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      6395618     21.89%     21.89% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      6899936     23.62%     45.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     14781484     50.59%     96.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      1072499      3.67%     99.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        67439      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5            6      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     29216982                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu       11124450     91.65%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             1      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     91.65% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        776582      6.40%     98.04% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       237504      1.96%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass           34      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     37022234     92.67%     92.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       264045      0.66%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          272      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     93.33% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1968729      4.93%     98.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       694873      1.74%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      39950187                       # Type of FU issued
system.switch_cpus7.iq.rate                  1.359449                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt           12138537                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.303842                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    122126970                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     53965199                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     39658296                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads         6270                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes         2386                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses         1712                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      52084665                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses           4025                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       392641                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       226762                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1029                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        51121                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        14445                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked         8224                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        415667                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         953961                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        23594                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     45870826                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1970302                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       715699                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        38479                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         12542                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         2779                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1029                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       280983                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       188985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       469968                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     39709256                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1935362                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       228946                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                 9446                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2620152                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         6794941                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            684790                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            1.351251                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              39670153                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             39660008                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         30182638                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         82285010                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              1.349575                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.366806                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitSquashedInsts      7313974                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        63961                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       405268                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     28098292                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     1.342258                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.218285                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      7399216     26.33%     26.33% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     10167233     36.18%     62.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      6549857     23.31%     85.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      2217550      7.89%     93.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      1364894      4.86%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       225409      0.80%     99.38% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        73404      0.26%     99.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        37324      0.13%     99.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        63405      0.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     28098292                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     37190591                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      37715150                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2408118                       # Number of memory references committed
system.switch_cpus7.commit.loads              1743540                       # Number of loads committed
system.switch_cpus7.commit.membars              26135                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           6451008                       # Number of branches committed
system.switch_cpus7.commit.fp_insts              1712                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         33480921                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       862422                       # Number of function calls committed.
system.switch_cpus7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntAlu     35042786     92.91%     92.91% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntMult       263974      0.70%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntDiv            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatAdd            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCmp            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCvt            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatMult            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatDiv            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatSqrt            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAdd            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAddAcc            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAlu            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCmp            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCvt            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMisc            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMult            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMultAcc            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShift            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShiftAcc            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdSqrt            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAdd            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAlu            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCmp            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCvt            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatDiv            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMisc          272      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMult            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.61% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemRead      1743540      4.62%     98.24% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemWrite       664578      1.76%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::total     37715150                       # Class of committed instruction
system.switch_cpus7.commit.bw_lim_events        63405                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            72985120                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           91176006                       # The number of ROB writes
system.switch_cpus7.timesIdled                   6199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 170053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.quiesceCycles            10275322                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus7.committedInsts           37183737                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             37708296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.cpi                      0.790320                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                0.790320                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      1.265311                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                1.265311                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        49731218                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       26977770                       # number of integer regfile writes
system.switch_cpus7.fp_regfile_reads             1208                       # number of floating regfile reads
system.switch_cpus7.fp_regfile_writes             912                       # number of floating regfile writes
system.switch_cpus7.cc_regfile_reads        124869861                       # number of cc regfile reads
system.switch_cpus7.cc_regfile_writes        29510467                       # number of cc regfile writes
system.switch_cpus7.misc_regfile_reads       52442295                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         54948                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     2                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                       8192                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            2                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified      2462450                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr       111229                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache      2213264                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher        43286                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit         5529                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued        89142                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page       184702                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                     74979                       # number of replacements
system.l2.tags.tagsinuse                 30061.316559                       # Cycle average of tags in use
system.l2.tags.total_refs                      775558                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    107011                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.247461                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    12888.315794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    16.531848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     6.037852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   179.580195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   619.080076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker     3.577628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     2.164796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    56.105319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   425.739495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     2.447161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     1.379155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   435.490415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  2063.765165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     4.248904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     0.235153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    29.583857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   562.011610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     2.782111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.itb.walker     1.591436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    16.072460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   439.797853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     7.377462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.itb.walker     8.034768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   127.439857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   759.583440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.dtb.walker     3.451587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.itb.walker     2.838069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   166.615077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   798.213572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.dtb.walker     5.066148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.itb.walker     2.889211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   254.021265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   969.818623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  9195.698052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         1.204279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.420487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.937525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.168855                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.393320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.005480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.018893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.012993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.013290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.062981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.017151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.itb.walker     0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.013422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.itb.walker     0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.003889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.023181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.dtb.walker     0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.itb.walker     0.000087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.005085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.024360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.dtb.walker     0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.itb.walker     0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.007752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.029597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.280630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.917399                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          9204                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            84                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         22744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         4159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         3917                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9543                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.280884                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.002563                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.694092                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7286696                       # Number of tag accesses
system.l2.tags.data_accesses                  7286696                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker        12649                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker         1510                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst        16649                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        24271                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker        11480                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         1017                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        18569                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        24261                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker        17092                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker         2030                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        96282                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        51976                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker        10609                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker          453                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         8626                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        20984                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.dtb.walker        10633                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.itb.walker          466                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst         8050                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        20382                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.dtb.walker        12527                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.itb.walker         1509                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst        26111                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        26746                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.dtb.walker        13847                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.itb.walker         2100                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst        46134                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        39902                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.dtb.walker        13779                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.itb.walker         1830                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst        41441                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        34613                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst                   1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  618529                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           167176                       # number of Writeback hits
system.l2.Writeback_hits::total                167176                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          621                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          168                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          184                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           96                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data           84                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          264                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data          355                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data          291                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2063                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data           50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                195                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        12524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         2460                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        12883                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          425                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          732                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data         6651                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data        15068                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data         4868                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55611                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker        12649                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker         1510                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst        16649                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        36795                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker        11480                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         1017                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        18569                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        26721                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker        17092                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker         2030                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        96282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        64859                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker        10609                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          453                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         8626                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        21409                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.dtb.walker        10633                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.itb.walker          466                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         8050                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        21114                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.dtb.walker        12527                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.itb.walker         1509                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst        26111                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        33397                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.dtb.walker        13847                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.itb.walker         2100                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst        46134                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        54970                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.dtb.walker        13779                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.itb.walker         1830                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst        41441                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        39481                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                   674140                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker        12649                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker         1510                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst        16649                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        36795                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker        11480                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         1017                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        18569                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        26721                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker        17092                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker         2030                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        96282                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        64859                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker        10609                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          453                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         8626                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        21409                       # number of overall hits
system.l2.overall_hits::switch_cpus4.dtb.walker        10633                       # number of overall hits
system.l2.overall_hits::switch_cpus4.itb.walker          466                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         8050                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        21114                       # number of overall hits
system.l2.overall_hits::switch_cpus5.dtb.walker        12527                       # number of overall hits
system.l2.overall_hits::switch_cpus5.itb.walker         1509                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst        26111                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        33397                       # number of overall hits
system.l2.overall_hits::switch_cpus6.dtb.walker        13847                       # number of overall hits
system.l2.overall_hits::switch_cpus6.itb.walker         2100                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst        46134                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        54970                       # number of overall hits
system.l2.overall_hits::switch_cpus7.dtb.walker        13779                       # number of overall hits
system.l2.overall_hits::switch_cpus7.itb.walker         1830                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst        41441                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        39481                       # number of overall hits
system.l2.overall_hits::cpu0.inst                   1                       # number of overall hits
system.l2.overall_hits::total                  674140                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker           56                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst          731                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2452                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          370                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2017                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         2101                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7671                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          175                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2088                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.dtb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst          168                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1873                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.dtb.walker           62                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.itb.walker           46                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst          779                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         3717                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.dtb.walker           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.itb.walker           48                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst         1059                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         4054                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.dtb.walker           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.itb.walker           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst         1448                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         4118                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35252                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          638                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          613                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          946                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          318                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data          325                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data          411                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data          919                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data          895                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5065                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           73                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           73                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           98                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           73                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           86                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          100                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          107                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              673                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1099                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data          102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         1260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data          589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4957                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker           56                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst          731                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3551                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          370                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2297                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         2101                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8612                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          175                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2180                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.dtb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst          168                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1975                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.dtb.walker           62                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.itb.walker           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          779                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         4309                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.dtb.walker           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.itb.walker           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1059                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         5314                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.dtb.walker           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.itb.walker           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst         1448                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         4707                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40209                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker           56                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker           18                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst          731                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3551                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          370                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2297                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker           26                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker            7                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         2101                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8612                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker            5                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          175                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2180                       # number of overall misses
system.l2.overall_misses::switch_cpus4.dtb.walker            7                       # number of overall misses
system.l2.overall_misses::switch_cpus4.itb.walker            6                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst          168                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1975                       # number of overall misses
system.l2.overall_misses::switch_cpus5.dtb.walker           62                       # number of overall misses
system.l2.overall_misses::switch_cpus5.itb.walker           46                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          779                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         4309                       # number of overall misses
system.l2.overall_misses::switch_cpus6.dtb.walker           29                       # number of overall misses
system.l2.overall_misses::switch_cpus6.itb.walker           48                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1059                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         5314                       # number of overall misses
system.l2.overall_misses::switch_cpus7.dtb.walker           33                       # number of overall misses
system.l2.overall_misses::switch_cpus7.itb.walker           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst         1448                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         4707                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 4                       # number of overall misses
system.l2.overall_misses::cpu0.data                 3                       # number of overall misses
system.l2.overall_misses::cpu2.inst                 4                       # number of overall misses
system.l2.overall_misses::cpu2.data                 4                       # number of overall misses
system.l2.overall_misses::total                 40209                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker      5071995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker      1816748                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst     66023737                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    209276734                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker       979000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      1008000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     33668739                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    161751495                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker      2186250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker       594500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    164260224                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    584849717                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker       970250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker       389750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     16452247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    162859495                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.dtb.walker       614500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.itb.walker       459250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst     15897496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    147675248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.dtb.walker      4950748                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.itb.walker      3913250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst     62310995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    297205491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.dtb.walker      2172750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.itb.walker      3823000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst     85465990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    315039988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.dtb.walker      3121000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.itb.walker      2747250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst    116933993                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    317396491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2791886321                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      1064442                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1573932                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1246924                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      1160450                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus4.data       869443                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus5.data       854449                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus6.data      2521369                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus7.data      1647418                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10938427                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       174493                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       171990                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        23500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus4.data        16500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus5.data        46997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus6.data       182988                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus7.data       325480                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       941948                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     82760694                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     21802950                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     48559396                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      7931996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data      7961980                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data     37695368                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data     76801676                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data     35313334                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     318827394                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker      5071995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker      1816748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     66023737                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    292037428                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker       979000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      1008000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     33668739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    183554445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker      2186250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker       594500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    164260224                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    633409113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker       970250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker       389750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     16452247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    170791491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.dtb.walker       614500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.itb.walker       459250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst     15897496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    155637228                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.dtb.walker      4950748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.itb.walker      3913250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst     62310995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    334900859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.dtb.walker      2172750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.itb.walker      3823000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst     85465990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    391841664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.dtb.walker      3121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.itb.walker      2747250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst    116933993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    352709825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3110713715                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker      5071995                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker      1816748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     66023737                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    292037428                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker       979000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      1008000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     33668739                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    183554445                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker      2186250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker       594500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    164260224                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    633409113                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker       970250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker       389750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     16452247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    170791491                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.dtb.walker       614500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.itb.walker       459250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst     15897496                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    155637228                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.dtb.walker      4950748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.itb.walker      3913250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst     62310995                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    334900859                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.dtb.walker      2172750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.itb.walker      3823000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst     85465990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    391841664                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.dtb.walker      3121000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.itb.walker      2747250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst    116933993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    352709825                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3110713715                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker        12705                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker         1528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst        17380                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        26723                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker        11493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         1030                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        18939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        26278                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker        17118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker         2037                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        98383                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        59647                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker        10623                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker          458                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         8801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        23072                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.dtb.walker        10640                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.itb.walker          472                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst         8218                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        22255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.dtb.walker        12589                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.itb.walker         1555                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst        26890                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        30463                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.dtb.walker        13876                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.itb.walker         2148                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst        47193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        43956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.dtb.walker        13812                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.itb.walker         1865                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst        42889                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        38731                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst               4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              653781                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       167176                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            167176                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1259                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          781                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1130                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          414                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data          409                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data          675                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         1274                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         1186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7128                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           91                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           92                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           95                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           79                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            868                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        13623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        13824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data         7243                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data        16328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data         5457                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60568                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker        12705                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker         1528                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst        17380                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        40346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker        11493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         1030                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        18939                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        29018                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        17118                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker         2037                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        98383                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        73471                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker        10623                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker          458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         8801                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        23589                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.dtb.walker        10640                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.itb.walker          472                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         8218                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        23089                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.dtb.walker        12589                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.itb.walker         1555                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst        26890                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        37706                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.dtb.walker        13876                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.itb.walker         2148                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst        47193                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        60284                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.dtb.walker        13812                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.itb.walker         1865                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst        42889                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        44188                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               714349                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker        12705                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker         1528                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        17380                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        40346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker        11493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         1030                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        18939                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        29018                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        17118                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker         2037                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        98383                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        73471                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker        10623                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker          458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         8801                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        23589                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.dtb.walker        10640                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.itb.walker          472                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         8218                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        23089                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.dtb.walker        12589                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.itb.walker         1555                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst        26890                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        37706                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.dtb.walker        13876                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.itb.walker         2148                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst        47193                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        60284                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.dtb.walker        13812                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.itb.walker         1865                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst        42889                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        44188                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              714349                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.004408                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.011780                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.042060                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.091756                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.001131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.012621                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.019536                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.076756                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.001519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.003436                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.021355                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.128607                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.001318                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.010917                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.019884                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.090499                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.dtb.walker     0.000658                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.itb.walker     0.012712                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.020443                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.084161                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.dtb.walker     0.004925                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.itb.walker     0.029582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.028970                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.122017                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.dtb.walker     0.002090                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.itb.walker     0.022346                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.022440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.092229                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.dtb.walker     0.002389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.itb.walker     0.018767                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.033762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.106323                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.800000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.053920                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.506751                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.784891                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.837168                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.768116                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.794621                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.608889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.721350                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.754637                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.710578                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.802198                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.793478                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.823529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.768421                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.797468                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.819048                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.781022                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.775346                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.080672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.102190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.068070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.177950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.122302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.081734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.077168                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.107935                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.081842                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.004408                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.011780                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.042060                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.088014                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.001131                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.012621                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.019536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.079158                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.001519                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.003436                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.021355                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.117216                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.001318                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.010917                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.019884                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.092416                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.dtb.walker     0.000658                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.itb.walker     0.012712                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.020443                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.085539                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.dtb.walker     0.004925                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.itb.walker     0.029582                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.028970                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.114279                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.dtb.walker     0.002090                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.itb.walker     0.022346                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.022440                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.088149                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.dtb.walker     0.002389                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.itb.walker     0.018767                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.033762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.106522                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.800000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056288                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.004408                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.011780                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.042060                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.088014                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.001131                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.012621                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.019536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.079158                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.001519                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.003436                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.021355                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.117216                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.001318                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.010917                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.019884                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.092416                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.dtb.walker     0.000658                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.itb.walker     0.012712                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.020443                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.085539                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.dtb.walker     0.004925                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.itb.walker     0.029582                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.028970                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.114279                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.dtb.walker     0.002090                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.itb.walker     0.022346                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.022440                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.088149                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.dtb.walker     0.002389                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.itb.walker     0.018767                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.033762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.106522                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.800000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056288                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 90571.339286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 100930.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 90319.749658                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 85349.402121                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 75307.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 77538.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 90996.591892                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 80194.097670                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 84086.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 84928.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 78181.924798                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 76241.652588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 69303.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker        77950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 94012.840000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 77997.842433                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.dtb.walker 87785.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.itb.walker 76541.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 94627.952381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 78844.232782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.dtb.walker 79850.774194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.itb.walker 85070.652174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 79988.440308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 79958.431800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.dtb.walker 74922.413793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.itb.walker 79645.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 80704.428706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 77710.899852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.dtb.walker 94575.757576                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.itb.walker 78492.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 80755.520028                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 77075.398494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79197.955322                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1668.404389                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  2567.588907                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  1318.101480                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3649.213836                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus4.data  2675.209231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus5.data  2078.951338                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus6.data  2743.600653                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus7.data  1840.690503                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2159.610464                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2390.315068                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data         1755                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data   321.917808                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus4.data   261.904762                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus5.data   546.476744                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus6.data  1829.880000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus7.data  3041.869159                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1399.625557                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 75305.454049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 77867.678571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 51604.034006                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 86217.347826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 78058.627451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 63674.608108                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 60953.711111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 59954.726655                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 64318.618923                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 90571.339286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 100930.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 90319.749658                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 82240.897775                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 75307.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 77538.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 90996.591892                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 79910.511537                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 84086.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 84928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 78181.924798                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 73549.595100                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 69303.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker        77950                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 94012.840000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 78344.720642                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.dtb.walker 87785.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.itb.walker 76541.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 94627.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 78803.659747                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.dtb.walker 79850.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.itb.walker 85070.652174                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 79988.440308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 77721.248317                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.dtb.walker 74922.413793                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.itb.walker 79645.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 80704.428706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 73737.610839                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.dtb.walker 94575.757576                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.itb.walker 78492.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 80755.520028                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 74933.041215                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77363.617971                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 90571.339286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 100930.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 90319.749658                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 82240.897775                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 75307.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 77538.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 90996.591892                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 79910.511537                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 84086.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 84928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 78181.924798                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 73549.595100                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 69303.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker        77950                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 94012.840000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 78344.720642                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.dtb.walker 87785.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.itb.walker 76541.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 94627.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 78803.659747                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.dtb.walker 79850.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.itb.walker 85070.652174                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 79988.440308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 77721.248317                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.dtb.walker 74922.413793                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.itb.walker 79645.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 80704.428706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 73737.610839                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.dtb.walker 94575.757576                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.itb.walker 78492.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 80755.520028                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 74933.041215                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77363.617971                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              50745                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             2140                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2386                       # number of cycles access was blocked
system.l2.blocked::no_targets                      12                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.267812                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   178.333333                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                27111                       # number of writebacks
system.l2.writebacks::total                     27111                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          138                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           29                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           96                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          469                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          121                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           49                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.inst           59                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.data           27                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.inst          206                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.data           31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.inst          256                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.data           47                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.inst          412                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.data           61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               2048                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data          666                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            9                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data           98                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus4.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus5.data           63                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus6.data          146                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus7.data           44                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1030                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          138                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data          695                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          469                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          219                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.inst           59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.data           31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.inst          206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.data           94                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.inst          256                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.data          193                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.inst          412                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.data          105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3078                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          138                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data          695                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          469                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          219                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.inst           59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.data           31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.inst          206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.data           94                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.inst          256                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.data          193                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.inst          412                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.data          105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3078                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker           56                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          593                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2423                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          274                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1997                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         1632                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7550                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2067                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.dtb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.itb.walker            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1846                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.dtb.walker           62                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.itb.walker           46                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst          573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         3686                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.dtb.walker           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.itb.walker           48                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst          803                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         4007                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.dtb.walker           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.itb.walker           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst         1036                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         4057                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33191                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher        89142                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          89142                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          638                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          613                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          946                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          318                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus4.data          325                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus5.data          411                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus6.data          919                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus7.data          895                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5065                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           73                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           73                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           98                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           73                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus4.data           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus5.data           86                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus6.data          100                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus7.data          107                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          673                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data          843                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data           98                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data          529                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data         1114                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data          545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3925                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2268                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         1632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.itb.walker            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.dtb.walker           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.itb.walker           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst          573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         4215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.dtb.walker           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.itb.walker           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst          803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         5121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.dtb.walker           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.itb.walker           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst         1036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         4602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37116                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2268                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         1632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.dtb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.itb.walker            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.dtb.walker           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.itb.walker           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst          573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         4215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.dtb.walker           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.itb.walker           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         5121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.dtb.walker           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.itb.walker           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst         1036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         4602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        89142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           126258                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker      4606495                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker      1669748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     52841743                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    187151485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker       869500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker       900500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     23761998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    142755497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker      1966750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker       464750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    123185736                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    514382223                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker       790750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker       275500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     10815500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    143135998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.dtb.walker       555500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.itb.walker       383000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      9591000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    129402249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.dtb.walker      4422748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.itb.walker      3526250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst     43354999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    263428992                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.dtb.walker      1929750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.itb.walker      3413500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst     60880249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    277550741                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.dtb.walker      2840500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.itb.walker      2396500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst     80960748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    278323498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2372534397                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5612181732                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5612181732                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      4595569                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      4567540                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      6352887                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      2391780                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus4.data      2100805                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus5.data      2974370                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus6.data      6614333                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus7.data      7160764                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     36758048                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       552567                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       527067                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       754085                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       555565                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus4.data       445556                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus5.data       656577                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus6.data       646094                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus7.data       757099                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4894610                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     35995757                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     18426544                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     34096342                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      7157502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data      6950264                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data     28394877                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data     56099064                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data     26534410                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    213654760                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker      4606495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker      1669748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     52841743                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    223147242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker       869500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker       900500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     23761998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    161182041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker      1966750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker       464750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    123185736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    548478565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker       790750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker       275500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     10815500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    150293500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.dtb.walker       555500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.itb.walker       383000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      9591000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    136352513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.dtb.walker      4422748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.itb.walker      3526250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst     43354999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    291823869                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.dtb.walker      1929750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.itb.walker      3413500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst     60880249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    333649805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.dtb.walker      2840500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.itb.walker      2396500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst     80960748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    304857908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2586189157                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker      4606495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker      1669748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     52841743                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    223147242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker       869500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker       900500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     23761998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    161182041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker      1966750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker       464750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    123185736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    548478565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker       790750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker       275500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     10815500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    150293500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.dtb.walker       555500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.itb.walker       383000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      9591000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    136352513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.dtb.walker      4422748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.itb.walker      3526250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst     43354999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    291823869                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.dtb.walker      1929750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.itb.walker      3413500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst     60880249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    333649805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.dtb.walker      2840500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.itb.walker      2396500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst     80960748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    304857908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5612181732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8198370889                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data      6706499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      1853000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      1690500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      1888000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus4.data      1705500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus5.data      2088500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus6.data      2182002                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus7.data      1785500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     19899501                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     22076999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1799501                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1702000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1532500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus4.data      1482000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      1636502                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus6.data      2010501                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      1621000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     33861003                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     28783498                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      3652501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data      3392500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      3420500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus4.data      3187500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus5.data      3725002                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus6.data      4192503                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus7.data      3406500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     53760504                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.004408                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.011780                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.034120                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.090671                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.001131                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.012621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.014468                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.075995                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.001519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.002946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.016588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.126578                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.001130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.008734                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.014317                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.089589                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.dtb.walker     0.000658                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.itb.walker     0.010593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.013264                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.082948                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.dtb.walker     0.004925                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.itb.walker     0.029582                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.021309                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.120999                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.dtb.walker     0.002090                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.itb.walker     0.022346                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.017015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.091159                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.dtb.walker     0.002389                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.itb.walker     0.018231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.024155                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.104748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.050768                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.506751                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.784891                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.837168                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.768116                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus4.data     0.794621                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus5.data     0.608889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus6.data     0.721350                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus7.data     0.754637                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.710578                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.802198                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.793478                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.823529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.768421                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus4.data     0.797468                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus5.data     0.819048                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus6.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus7.data     0.781022                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.775346                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.031784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.098905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.060981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.177950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.073036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.068226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.099872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.064803                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.004408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.011780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.034120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.070788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.001131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.012621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.014468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.078158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.001519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.002946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.016588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.114236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.001130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.008734                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.014317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.091526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.dtb.walker     0.000658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.itb.walker     0.010593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.013264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.084196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.dtb.walker     0.004925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.itb.walker     0.029582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.021309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.111786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.dtb.walker     0.002090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.itb.walker     0.022346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.017015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.084948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.dtb.walker     0.002389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.itb.walker     0.018231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.024155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.104146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051958                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.004408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.011780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.034120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.070788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.001131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.012621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.014468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.078158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.001519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.002946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.016588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.114236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.001130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.008734                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.014317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.091526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.dtb.walker     0.000658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.itb.walker     0.010593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.013264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.084196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.dtb.walker     0.004925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.itb.walker     0.029582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.021309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.111786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.dtb.walker     0.002090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.itb.walker     0.022346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.017015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.084948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.dtb.walker     0.002389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.itb.walker     0.018231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.024155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.104146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.176746                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 82258.839286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 92763.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89109.178752                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77239.572844                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 66884.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 69269.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 86722.620438                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71484.975964                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 75644.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 77458.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 75481.455882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 68130.095762                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 65895.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker        68875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 85837.301587                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 69248.184809                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.dtb.walker 79357.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.itb.walker        76600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 87990.825688                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 70098.726436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.dtb.walker 71334.645161                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.itb.walker 76657.608696                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 75663.174520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 71467.442214                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.dtb.walker 66543.103448                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.itb.walker 71114.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 75816.001245                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 69266.468929                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.dtb.walker 86075.757576                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.itb.walker 70485.294118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 78147.440154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 68603.277791                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71481.256877                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 62957.772229                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62957.772229                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  7203.086207                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  7451.125612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  6715.525370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7521.320755                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  6464.015385                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  7236.909976                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  7197.315560                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  8000.853631                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  7257.265153                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  7569.410959                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  7220.095890                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  7694.744898                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  7610.479452                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  7072.317460                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  7634.616279                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  6460.940000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  7075.691589                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  7272.823180                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 83131.078522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 67994.627306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 40446.431791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 77798.934783                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 70921.061224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 53676.516068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 50358.226212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 48686.990826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 54434.333758                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 82258.839286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 92763.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89109.178752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 78132.787815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 66884.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 69269.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 86722.620438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 71067.919312                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 75644.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 77458.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 75481.455882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 65349.525200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 65895.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker        68875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 85837.301587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 69612.552107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.dtb.walker 79357.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.itb.walker        76600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 87990.825688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 70140.181584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.dtb.walker 71334.645161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.itb.walker 76657.608696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 75663.174520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 69234.607117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.dtb.walker 66543.103448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.itb.walker 71114.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 75816.001245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 65153.252294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.dtb.walker 86075.757576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.itb.walker 70485.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 78147.440154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 66244.656236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69678.552565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 82258.839286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 92763.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89109.178752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 78132.787815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 66884.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 69269.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 86722.620438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 71067.919312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 75644.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 77458.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 75481.455882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 65349.525200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 65895.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker        68875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 85837.301587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 69612.552107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.dtb.walker 79357.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.itb.walker        76600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 87990.825688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 70140.181584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.dtb.walker 71334.645161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.itb.walker 76657.608696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 75663.174520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 69234.607117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.dtb.walker 66543.103448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.itb.walker 71114.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 75816.001245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 65153.252294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.dtb.walker 86075.757576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.itb.walker 70485.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 78147.440154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 66244.656236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 62957.772229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64933.476603                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                   34                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  34                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 233                       # Transaction distribution
system.iobus.trans_dist::WriteResp                233                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          274                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total          260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     534                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          222                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio           29                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          251                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side         8208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total         8208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     8459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               203000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1156983                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              169000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              132004                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          8                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      64                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       2                       # DTB read accesses
system.cpu0.dtb.write_accesses                      8                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                               10                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                           10                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      63                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_store_insts                         8                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     431                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            16873                       # number of replacements
system.cpu0.icache.tags.tagsinuse          496.397418                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22702985                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            17385                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1305.895024                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3199496449500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   496.388215                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.009203                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.969508                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000018                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.969526                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         45459189                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        45459189                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     22702979                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22702985                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     22702979                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22702985                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     22702979                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::total       22702985                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        17912                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17917                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        17912                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17917                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        17912                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::total        17917                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    214226332                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    214226332                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    214226332                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    214226332                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    214226332                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    214226332                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     22720891                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22720902                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     22720891                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22720902                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     22720891                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22720902                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000788                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000789                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000788                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.454545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000789                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000788                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.454545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000789                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 11959.933676                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11956.596082                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 11959.933676                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11956.596082                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 11959.933676                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11956.596082                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        20338                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             1451                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    14.016540                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          532                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          532                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          532                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          532                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          532                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        17380                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        17380                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        17380                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        17380                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        17380                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        17380                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    179400820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    179400820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    179400820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    179400820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    179400820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    179400820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000765                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000765                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000765                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000765                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000765                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000765                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 10322.256617                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10322.256617                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 10322.256617                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10322.256617                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 10322.256617                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10322.256617                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            42738                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          960.404694                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6480381                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            43687                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           148.336599                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3195246944000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   960.390738                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.013956                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.937882                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000014                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.937895                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          949                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          167                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.926758                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13319910                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13319910                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      3436467                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3436467                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      2947044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            7                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2947051                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data        94759                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        94759                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2947                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         2609                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2609                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      6383511                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6383518                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      6478270                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6478277                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        21691                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        21693                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       112345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       112346                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        16921                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        16921                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          511                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          511                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          470                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          470                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       134036                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        134039                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       150957                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total       150960                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    283482247                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    283482247                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1346805279                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1346805279                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      6395736                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6395736                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      3264565                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3264565                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       104000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       104000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1630287526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1630287526                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1630287526                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1630287526                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      3458158                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3458160                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3059389                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3059397                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data       111680                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       111680                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         3458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         3079                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3079                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      6517547                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6517557                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      6629227                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6629237                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006272                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006273                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.036721                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.125000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036722                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.151513                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.151513                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.147773                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.147773                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.152647                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.152647                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020565                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.300000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020566                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022771                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.300000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022772                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 13069.118390                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13067.913474                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 11988.119445                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11988.012737                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 12516.117417                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12516.117417                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  6945.882979                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6945.882979                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 12163.057134                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12162.784906                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 10799.681538                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10799.466918                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       184121                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11895                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    15.478857                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25486                       # number of writebacks
system.cpu0.dcache.writebacks::total            25486                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3795                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3795                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        94716                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        94716                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          322                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          322                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        98511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        98511                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        98511                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        98511                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        17896                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        17896                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        17629                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        17629                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        16191                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        16191                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          189                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          189                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          470                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          470                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35525                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35525                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51716                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51716                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    193616257                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    193616257                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    198312512                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    198312512                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data    209514259                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    209514259                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1115514                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1115514                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      2355435                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2355435                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        72000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        72000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    391928769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    391928769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    601443028                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    601443028                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data      7491001                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      7491001                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     23441500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     23441500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     30932501                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     30932501                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005175                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005175                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.005762                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005762                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.144977                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.144977                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.054656                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.054656                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.152647                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.152647                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005451                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005451                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.007801                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.007801                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 10818.968317                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10818.968317                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 11249.220716                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 11249.220716                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 12940.167933                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 12940.167933                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data  5902.190476                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5902.190476                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5011.563830                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5011.563830                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11032.477664                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11032.477664                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11629.728285                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11629.728285                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                      63                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                      38                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     505                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            18429                       # number of replacements
system.cpu1.icache.tags.tagsinuse          485.115194                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16240220                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18941                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           857.410908                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     3197945376500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   485.115194                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.947491                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.947491                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          448                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         32538537                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        32538537                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16240220                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16240220                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16240220                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16240220                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16240220                       # number of overall hits
system.cpu1.icache.overall_hits::total       16240220                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        19578                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        19578                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        19578                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         19578                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        19578                       # number of overall misses
system.cpu1.icache.overall_misses::total        19578                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    195147688                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    195147688                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    195147688                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    195147688                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    195147688                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    195147688                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16259798                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16259798                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16259798                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16259798                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16259798                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16259798                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001204                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001204                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001204                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001204                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001204                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001204                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst  9967.702932                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  9967.702932                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst  9967.702932                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  9967.702932                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst  9967.702932                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  9967.702932                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        14786                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             1399                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    10.568978                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          637                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          637                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          637                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          637                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          637                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          637                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        18941                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        18941                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        18941                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        18941                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        18941                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18941                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    159444174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    159444174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    159444174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    159444174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    159444174                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    159444174                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.001165                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001165                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.001165                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001165                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.001165                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001165                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst  8417.938546                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  8417.938546                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst  8417.938546                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  8417.938546                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst  8417.938546                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  8417.938546                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            30353                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          891.530048                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1667821                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            31326                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            53.240790                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3200515760000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   891.530048                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.870635                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.870635                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          973                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          588                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.950195                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3504769                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3504769                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1136157                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1136157                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       447032                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        447032                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        82391                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        82391                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         4261                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4261                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         3513                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3513                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1583189                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1583189                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1665580                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1665580                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18695                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18695                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        21584                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21584                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        18606                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        18606                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          749                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          749                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1000                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1000                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        40279                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         40279                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        58885                       # number of overall misses
system.cpu1.dcache.overall_misses::total        58885                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    232153507                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    232153507                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    262750676                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    262750676                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      4755982                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4755982                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      5192567                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5192567                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       131500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       131500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    494904183                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    494904183                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    494904183                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    494904183                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1154852                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1154852                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       468616                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       468616                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data       100997                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       100997                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         5010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5010                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         4513                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4513                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1623468                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1623468                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1724465                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1724465                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016188                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016188                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.046059                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.046059                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.184223                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.184223                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.149501                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.149501                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.221582                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.221582                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.024810                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.024810                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.034147                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.034147                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 12417.946349                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12417.946349                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 12173.400482                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12173.400482                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data  6349.775701                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  6349.775701                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5192.567000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5192.567000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 12286.903424                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12286.903424                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data  8404.588316                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  8404.588316                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        35745                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2176                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    16.426930                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12375                       # number of writebacks
system.cpu1.dcache.writebacks::total            12375                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3156                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3156                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        16533                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        16533                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          445                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          445                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        19689                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        19689                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        19689                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        19689                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        15539                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        15539                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         5051                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         5051                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        17870                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        17870                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          304                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          304                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         1000                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1000                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        20590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        20590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38460                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38460                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    147398512                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    147398512                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     55467663                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     55467663                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data    209762259                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    209762259                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      1398768                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1398768                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      3234433                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3234433                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        89500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        89500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    202866175                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    202866175                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    412628434                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    412628434                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      2873501                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      2873501                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      2684499                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      2684499                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      5558000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      5558000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.013455                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013455                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.010779                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.010779                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.176936                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.176936                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.060679                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.060679                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.221582                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.221582                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.012683                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012683                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.022303                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.022303                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data  9485.714139                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9485.714139                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 10981.521085                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 10981.521085                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 11738.234975                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 11738.234975                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  4601.210526                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4601.210526                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3234.433000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3234.433000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data  9852.655415                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9852.655415                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10728.768435                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10728.768435                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           4                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          1                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      31                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       4                       # DTB read accesses
system.cpu2.dtb.write_accesses                      1                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                5                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            5                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                          20                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       7                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                      20                       # ITB inst accesses
system.cpu2.itb.hits                               20                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                           20                       # DTB accesses
system.cpu2.numCycles                              20                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                         20                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          1                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                          18                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                 22                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                14                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                        20                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       15     75.00%     75.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     20.00%     95.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      5.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     722                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            97873                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.101501                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           17866034                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            98385                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           181.593068                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3195407309000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.094990                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.006511                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.998232                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000013                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998245                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         36034149                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        36034149                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17866018                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::cpu2.inst           16                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17866034                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17866018                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::cpu2.inst           16                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17866034                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17866018                       # number of overall hits
system.cpu2.icache.overall_hits::cpu2.inst           16                       # number of overall hits
system.cpu2.icache.overall_hits::total       17866034                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       101841                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::cpu2.inst            4                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       101845                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       101841                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::cpu2.inst            4                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        101845                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       101841                       # number of overall misses
system.cpu2.icache.overall_misses::cpu2.inst            4                       # number of overall misses
system.cpu2.icache.overall_misses::total       101845                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    979510475                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    979510475                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    979510475                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    979510475                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    979510475                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    979510475                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17967859                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17967879                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17967859                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17967879                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17967859                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17967879                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.005668                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005668                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.005668                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.200000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005668                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.005668                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.200000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005668                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst  9618.036694                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  9617.658943                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst  9618.036694                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  9617.658943                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst  9618.036694                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  9617.658943                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        84654                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs             8951                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     9.457491                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         3454                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3454                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         3454                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3454                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         3454                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3454                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        98387                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        98387                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        98387                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        98387                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        98387                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        98387                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    798495970                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    798495970                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    798495970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    798495970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    798495970                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    798495970                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.005476                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005476                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.005476                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005476                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.005476                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005476                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst  8115.868662                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  8115.868662                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst  8115.868662                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  8115.868662                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst  8115.868662                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  8115.868662                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            76656                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          997.325320                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3213435                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            77643                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            41.387311                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3195415790000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   997.305498                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.019822                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.973931                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000019                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.973951                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          987                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          327                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.963867                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6931809                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6931809                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2036153                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2036154                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1050568                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1050568                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data        90549                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        90549                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19130                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19130                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18519                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18519                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      3086721                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3086722                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      3177270                       # number of overall hits
system.cpu2.dcache.overall_hits::cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3177271                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        81845                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        81848                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       102623                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       102624                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data        23276                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        23276                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1284                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1284                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1226                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1226                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       184468                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        184472                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       207744                       # number of overall misses
system.cpu2.dcache.overall_misses::cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::total       207748                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1305080023                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1305080023                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    950922962                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    950922962                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     20506223                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     20506223                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      6452085                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6452085                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       128500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       128500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2256002985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2256002985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2256002985                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2256002985                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2117998                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2118002                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1153191                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1153192                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       113825                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       113825                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        19745                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        19745                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      3271189                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3271194                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      3385014                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3385019                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038643                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.750000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038644                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.088990                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.088991                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.204489                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.204489                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.062898                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.062898                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.062092                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.062092                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.056392                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.800000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.056393                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.061372                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.800000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.061373                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 15945.751396                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 15945.166931                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data  9266.177777                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9266.087484                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 15970.578660                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 15970.578660                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5262.712072                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5262.712072                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 12229.779609                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 12229.514425                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 10859.533777                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10859.324687                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       127603                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          11547                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    11.050749                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        35208                       # number of writebacks
system.cpu2.dcache.writebacks::total            35208                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        38393                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        38393                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        84733                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        84733                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          744                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          744                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       123126                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       123126                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       123126                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       123126                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        43452                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        43452                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        17890                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        17890                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        22123                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        22123                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          540                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          540                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         1226                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1226                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        61342                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        61342                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        83465                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        83465                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    608194478                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    608194478                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    163794747                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    163794747                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data    363414020                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    363414020                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     10429281                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     10429281                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      4039915                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      4039915                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        88500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        88500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    771989225                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    771989225                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1135403245                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1135403245                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      2604000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      2604000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      2497000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      2497000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data      5101000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      5101000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.020516                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.020516                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.015513                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015513                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.194360                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.194360                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.026452                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.026452                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.062092                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.062092                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.018752                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.018752                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.024657                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.024657                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13996.927138                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13996.927138                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data  9155.659419                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  9155.659419                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 16426.977354                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 16426.977354                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 19313.483333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19313.483333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3295.199837                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3295.199837                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 12585.002527                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12585.002527                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13603.345654                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13603.345654                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     472                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             8293                       # number of replacements
system.cpu3.icache.tags.tagsinuse          378.209892                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15954921                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             8801                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1812.853199                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   378.209892                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.738691                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.738691                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          237                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         31936935                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        31936935                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15954921                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15954921                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15954921                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15954921                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15954921                       # number of overall hits
system.cpu3.icache.overall_hits::total       15954921                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         9146                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         9146                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         9146                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          9146                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         9146                       # number of overall misses
system.cpu3.icache.overall_misses::total         9146                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     92467301                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     92467301                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     92467301                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     92467301                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     92467301                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     92467301                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15964067                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15964067                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15964067                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15964067                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15964067                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15964067                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000573                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000573                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000573                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000573                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000573                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000573                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 10110.135688                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 10110.135688                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 10110.135688                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 10110.135688                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 10110.135688                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 10110.135688                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         7260                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              579                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    12.538860                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          345                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          345                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          345                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         8801                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8801                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         8801                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8801                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         8801                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         8801                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     75427907                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     75427907                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     75427907                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     75427907                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     75427907                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     75427907                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000551                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000551                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000551                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000551                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000551                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000551                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst  8570.379161                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  8570.379161                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst  8570.379161                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  8570.379161                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst  8570.379161                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  8570.379161                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            24823                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          753.233554                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1436438                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            25824                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            55.624148                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3200536042000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   753.233554                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.735580                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.735580                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1001                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          514                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          297                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.977539                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2968708                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2968708                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1009841                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1009841                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       341179                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        341179                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data        80825                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        80825                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1318                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1318                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          817                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          817                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1351020                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1351020                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1431845                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1431845                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13256                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13256                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3939                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3939                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        17088                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        17088                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          664                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          664                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          776                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          776                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        17195                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         17195                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        34283                       # number of overall misses
system.cpu3.dcache.overall_misses::total        34283                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    178671172                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    178671172                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     50492390                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     50492390                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      7386723                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7386723                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      4245065                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4245065                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       135500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       135500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    229163562                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    229163562                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    229163562                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    229163562                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1023097                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1023097                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       345118                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       345118                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        97913                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        97913                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1593                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1593                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1368215                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1368215                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1466128                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1466128                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012957                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012957                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.011413                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.011413                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.174522                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.174522                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.335015                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.335015                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.487131                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.487131                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012567                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012567                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.023383                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.023383                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 13478.513277                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13478.513277                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 12818.580858                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 12818.580858                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 11124.582831                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11124.582831                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5470.444588                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5470.444588                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 13327.337133                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13327.337133                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data  6684.466412                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  6684.466412                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         2751                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             80                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     2.750000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    34.387500                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9395                       # number of writebacks
system.cpu3.dcache.writebacks::total             9395                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1387                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1387                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1841                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1841                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          313                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          313                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3228                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3228                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3228                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3228                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        11869                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        11869                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         2098                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2098                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        16358                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        16358                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          351                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          351                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          776                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          776                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        13967                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        13967                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        30325                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        30325                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    129392565                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    129392565                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     20218463                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     20218463                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data    196410008                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    196410008                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      4573278                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4573278                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      2740935                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2740935                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        87500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        87500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    149611028                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    149611028                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    346021036                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    346021036                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      2939000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      2939000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      2291500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      2291500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      5230500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      5230500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.011601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.006079                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006079                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.167067                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.167067                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.177094                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.177094                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.487131                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.487131                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.010208                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010208                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.020684                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.020684                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 10901.724240                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 10901.724240                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data  9637.017636                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  9637.017636                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 12006.969556                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 12006.969556                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 13029.282051                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13029.282051                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  3532.132732                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3532.132732                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 10711.751128                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10711.751128                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 11410.421632                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11410.421632                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     644                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             7706                       # number of replacements
system.cpu4.icache.tags.tagsinuse          373.554489                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           15942835                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             8218                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1939.989657                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3214974813000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   373.554489                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.729599                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.729599                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         31911008                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        31911008                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     15942835                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       15942835                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     15942835                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        15942835                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     15942835                       # number of overall hits
system.cpu4.icache.overall_hits::total       15942835                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         8560                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         8560                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         8560                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          8560                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         8560                       # number of overall misses
system.cpu4.icache.overall_misses::total         8560                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     87590556                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     87590556                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     87590556                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     87590556                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     87590556                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     87590556                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     15951395                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     15951395                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     15951395                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     15951395                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     15951395                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     15951395                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000537                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000537                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000537                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000537                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000537                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000537                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 10232.541589                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 10232.541589                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 10232.541589                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 10232.541589                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 10232.541589                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 10232.541589                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs         6228                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs              535                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    11.641121                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst          342                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          342                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst          342                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          342                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst          342                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          342                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst         8218                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         8218                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst         8218                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         8218                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst         8218                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         8218                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     70947653                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     70947653                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     70947653                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     70947653                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     70947653                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     70947653                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000515                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000515                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000515                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000515                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000515                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000515                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst  8633.201874                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total  8633.201874                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst  8633.201874                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total  8633.201874                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst  8633.201874                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total  8633.201874                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements            24440                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          755.682376                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1435646                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            25444                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            56.423754                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3200490723500                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   755.682376                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.737971                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.737971                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1004                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          490                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          165                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          2974462                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         2974462                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1007379                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1007379                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       345196                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        345196                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus4.data        80771                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total        80771                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1010                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1010                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          491                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          491                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1352575                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1352575                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1433346                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1433346                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        12984                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        12984                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         7063                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         7063                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus4.data        16772                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total        16772                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          555                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          555                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          664                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          664                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        20047                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         20047                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        36819                       # number of overall misses
system.cpu4.dcache.overall_misses::total        36819                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    147330355                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    147330355                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     80529548                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     80529548                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::switch_cpus4.data      2819459                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      2819459                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::switch_cpus4.data      3562556                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      3562556                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::switch_cpus4.data       202000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       202000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    227859903                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    227859903                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    227859903                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    227859903                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1020363                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1020363                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       352259                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       352259                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus4.data        97543                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total        97543                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1155                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1155                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1372622                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1372622                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1470165                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1470165                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.012725                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.012725                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.020051                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.020051                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus4.data     0.171945                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.171945                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.354633                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.354633                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.574892                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.574892                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.014605                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.014605                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.025044                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.025044                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 11347.069855                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 11347.069855                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 11401.606683                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 11401.606683                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::switch_cpus4.data  5080.106306                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  5080.106306                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::switch_cpus4.data  5365.295181                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  5365.295181                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 11366.284382                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 11366.284382                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data  6188.649963                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  6188.649963                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets         8243                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets            486                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     5.333333                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    16.960905                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8711                       # number of writebacks
system.cpu4.dcache.writebacks::total             8711                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1361                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1361                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         4629                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         4629                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::switch_cpus4.data          291                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          291                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5990                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5990                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5990                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5990                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        11623                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        11623                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data         2434                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2434                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus4.data        15785                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total        15785                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::switch_cpus4.data          264                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          264                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::switch_cpus4.data          664                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          664                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        14057                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        14057                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        29842                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        29842                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    104104148                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    104104148                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     22036180                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     22036180                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus4.data    205500008                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total    205500008                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus4.data      1019543                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      1019543                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::switch_cpus4.data      2286444                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      2286444                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus4.data       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    126140328                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    126140328                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    331640336                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    331640336                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus4.data      2641500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      2641500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus4.data      2212500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      2212500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus4.data      4854000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      4854000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.011391                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.011391                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.006910                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.006910                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus4.data     0.161826                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.161826                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus4.data     0.168690                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.168690                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::switch_cpus4.data     0.574892                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.574892                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.010241                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.010241                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.020298                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.020298                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data  8956.736471                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  8956.736471                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data  9053.483977                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  9053.483977                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus4.data 13018.689135                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 13018.689135                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus4.data  3861.905303                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3861.905303                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus4.data  3443.439759                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  3443.439759                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data  8973.488511                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  8973.488511                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 11113.207426                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 11113.207426                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     536                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            26378                       # number of replacements
system.cpu5.icache.tags.tagsinuse          494.909268                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           16186072                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            26890                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           601.936482                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3196005865500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   494.909268                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.966620                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.966620                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         32454845                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        32454845                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     16186072                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       16186072                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     16186072                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        16186072                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     16186072                       # number of overall hits
system.cpu5.icache.overall_hits::total       16186072                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst        27904                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        27904                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst        27904                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         27904                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst        27904                       # number of overall misses
system.cpu5.icache.overall_misses::total        27904                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst    289018840                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    289018840                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst    289018840                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    289018840                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst    289018840                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    289018840                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     16213976                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     16213976                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     16213976                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     16213976                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     16213976                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     16213976                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.001721                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.001721                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.001721                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.001721                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.001721                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.001721                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 10357.613245                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 10357.613245                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 10357.613245                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 10357.613245                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 10357.613245                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 10357.613245                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs        23888                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets           26                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs             2351                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    10.160783                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets           26                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst         1011                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         1011                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst         1011                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         1011                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst         1011                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         1011                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst        26893                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        26893                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst        26893                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        26893                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst        26893                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        26893                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst    237510476                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    237510476                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst    237510476                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    237510476                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst    237510476                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    237510476                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.001659                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.001659                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.001659                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.001659                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.001659                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.001659                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst  8831.683933                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total  8831.683933                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst  8831.683933                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total  8831.683933                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst  8831.683933                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total  8831.683933                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            39108                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          940.493802                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1725868                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            40113                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            43.025154                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3197791801000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   940.493802                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.918451                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.918451                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1005                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          548                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.981445                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          3696446                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         3696446                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1144636                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1144636                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       485123                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        485123                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus5.data        84262                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        84262                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         3937                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         3937                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         3441                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         3441                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1629759                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1629759                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1714021                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1714021                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        24417                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        24417                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data        56824                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        56824                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus5.data        21470                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        21470                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          963                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          963                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         1007                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1007                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        81241                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         81241                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       102711                       # number of overall misses
system.cpu5.dcache.overall_misses::total       102711                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    466565422                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    466565422                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    634251835                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    634251835                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::switch_cpus5.data      8062949                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      8062949                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::switch_cpus5.data      5387078                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      5387078                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::switch_cpus5.data        89500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total        89500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1100817257                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1100817257                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1100817257                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1100817257                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1169053                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1169053                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       541947                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       541947                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus5.data       105732                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total       105732                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         4900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         4900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         4448                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         4448                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1711000                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1711000                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1816732                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1816732                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.020886                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.020886                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.104852                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.104852                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus5.data     0.203061                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.203061                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.196531                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.196531                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.226394                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.226394                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.047482                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.047482                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.056536                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.056536                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 19108.220584                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 19108.220584                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 11161.689339                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 11161.689339                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::switch_cpus5.data  8372.740395                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  8372.740395                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::switch_cpus5.data  5349.630586                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  5349.630586                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 13550.021012                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 13550.021012                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 10717.617947                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 10717.617947                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       130985                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets           6960                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    18.819684                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        18964                       # number of writebacks
system.cpu5.dcache.writebacks::total            18964                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         7960                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         7960                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data        47272                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total        47272                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::switch_cpus5.data          633                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          633                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        55232                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        55232                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        55232                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        55232                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        16457                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        16457                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data         9552                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         9552                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus5.data        19946                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total        19946                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::switch_cpus5.data          330                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          330                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::switch_cpus5.data         1007                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         1007                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        26009                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        26009                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        45955                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        45955                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    186900288                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    186900288                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     99967766                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     99967766                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus5.data    323803525                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total    323803525                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus5.data      2083801                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      2083801                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::switch_cpus5.data      3400922                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      3400922                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus5.data        61500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total        61500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    286868054                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    286868054                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    610671579                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    610671579                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus5.data      3240501                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      3240501                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      2456498                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      2456498                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus5.data      5696999                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      5696999                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.014077                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.014077                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.017625                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.017625                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus5.data     0.188647                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.188647                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus5.data     0.067347                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.067347                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::switch_cpus5.data     0.226394                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.226394                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.015201                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.015201                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.025295                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.025295                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 11356.886917                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 11356.886917                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 10465.637144                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 10465.637144                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus5.data 16234.008072                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 16234.008072                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus5.data  6314.548485                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6314.548485                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus5.data  3377.281033                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  3377.281033                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 11029.568765                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 11029.568765                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 13288.468698                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 13288.468698                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                      28                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                      12                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     635                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements            46682                       # number of replacements
system.cpu6.icache.tags.tagsinuse          494.131090                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           16708071                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            47194                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           354.029559                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     3196092461000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   494.131090                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.965100                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.965100                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         33560826                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        33560826                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     16708071                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       16708071                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     16708071                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        16708071                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     16708071                       # number of overall hits
system.cpu6.icache.overall_hits::total       16708071                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst        48745                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        48745                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst        48745                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         48745                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst        48745                       # number of overall misses
system.cpu6.icache.overall_misses::total        48745                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst    482586747                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    482586747                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst    482586747                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    482586747                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst    482586747                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    482586747                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     16756816                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     16756816                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     16756816                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     16756816                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     16756816                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     16756816                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.002909                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.002909                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.002909                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.002909                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.002909                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.002909                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst  9900.230731                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total  9900.230731                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst  9900.230731                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total  9900.230731                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst  9900.230731                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total  9900.230731                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs        35301                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs             3670                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs     9.618801                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst         1551                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total         1551                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst         1551                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total         1551                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst         1551                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total         1551                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst        47194                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        47194                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst        47194                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        47194                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst        47194                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        47194                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst    392470465                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    392470465                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst    392470465                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    392470465                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst    392470465                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    392470465                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.002816                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.002816                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.002816                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.002816                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.002816                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.002816                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst  8316.109357                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total  8316.109357                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst  8316.109357                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total  8316.109357                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst  8316.109357                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total  8316.109357                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements            62920                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          918.433305                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            2241200                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            63911                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            35.067516                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3200232120000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   918.433305                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.896908                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.896908                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          991                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          732                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.967773                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          4931934                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         4931934                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1398334                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1398334                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       722588                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        722588                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus6.data        90949                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total        90949                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        11999                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        11999                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        11533                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        11533                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2120922                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2120922                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2211871                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2211871                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        36894                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        36894                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       126739                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       126739                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus6.data        28688                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        28688                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         1619                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         1619                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         1412                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1412                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       163633                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        163633                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       192321                       # number of overall misses
system.cpu6.dcache.overall_misses::total       192321                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    604501322                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    604501322                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   1353937781                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   1353937781                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::switch_cpus6.data     15531957                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     15531957                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::switch_cpus6.data      7278593                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total      7278593                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::switch_cpus6.data       102000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       102000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1958439103                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1958439103                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1958439103                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1958439103                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1435228                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1435228                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       849327                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       849327                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus6.data       119637                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       119637                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        13618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        13618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        12945                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        12945                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2284555                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2284555                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2404192                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2404192                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.025706                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.025706                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.149223                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.149223                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus6.data     0.239792                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.239792                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.118887                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.118887                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.109077                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.109077                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.071626                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.071626                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.079994                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.079994                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 16384.813845                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 16384.813845                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 10682.881994                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 10682.881994                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::switch_cpus6.data  9593.549722                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  9593.549722                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::switch_cpus6.data  5154.810907                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  5154.810907                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 11968.484982                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 11968.484982                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 10183.178660                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 10183.178660                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       206636                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets          14416                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    23.800000                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    14.333796                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        35164                       # number of writebacks
system.cpu6.dcache.writebacks::total            35164                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        11227                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        11227                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data       106294                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       106294                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::switch_cpus6.data         1181                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         1181                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       117521                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       117521                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       117521                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       117521                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        25667                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        25667                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data        20445                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        20445                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus6.data        27027                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total        27027                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::switch_cpus6.data          438                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          438                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::switch_cpus6.data         1412                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         1412                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        46112                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        46112                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        73139                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        73139                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    283672096                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    283672096                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data    211943659                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    211943659                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus6.data    347908028                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total    347908028                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus6.data      3252792                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      3252792                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::switch_cpus6.data      4485407                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      4485407                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus6.data        70000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total        70000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    495615755                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    495615755                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    843523783                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    843523783                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus6.data      3368998                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      3368998                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus6.data      3012999                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      3012999                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus6.data      6381997                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      6381997                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.017884                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.017884                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.024072                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.024072                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus6.data     0.225908                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.225908                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus6.data     0.032163                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.032163                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::switch_cpus6.data     0.109077                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.109077                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.020184                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.020184                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.030421                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.030421                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 11052.016052                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 11052.016052                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 10366.527708                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 10366.527708                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus6.data 12872.609909                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 12872.609909                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus6.data  7426.465753                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7426.465753                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus6.data  3176.633853                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  3176.633853                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 10748.086290                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 10748.086290                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 11533.159915                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 11533.159915                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                      26                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       5                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     686                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            42388                       # number of replacements
system.cpu7.icache.tags.tagsinuse          486.837966                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           16683584                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            42900                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           388.894732                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3200542850000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   486.837966                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.950855                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.950855                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         33499230                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        33499230                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     16683584                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       16683584                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     16683584                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        16683584                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     16683584                       # number of overall hits
system.cpu7.icache.overall_hits::total       16683584                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        44581                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        44581                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        44581                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         44581                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        44581                       # number of overall misses
system.cpu7.icache.overall_misses::total        44581                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst    484035227                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    484035227                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst    484035227                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    484035227                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst    484035227                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    484035227                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     16728165                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     16728165                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     16728165                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     16728165                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     16728165                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     16728165                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.002665                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.002665                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.002665                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.002665                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.002665                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.002665                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 10857.433144                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 10857.433144                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 10857.433144                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 10857.433144                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 10857.433144                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 10857.433144                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs        47971                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs             4463                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    10.748600                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets           84                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst         1681                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         1681                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst         1681                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         1681                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst         1681                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         1681                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst        42900                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        42900                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst        42900                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        42900                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst        42900                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        42900                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst    393343163                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    393343163                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst    393343163                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    393343163                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst    393343163                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    393343163                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.002565                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.002565                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.002565                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.002565                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.002565                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.002565                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst  9168.838298                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total  9168.838298                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst  9168.838298                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total  9168.838298                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst  9168.838298                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total  9168.838298                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            46093                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          908.679117                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            2063799                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            47061                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            43.853701                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3200429306250                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   908.679117                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.887382                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.887382                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          968                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          382                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          482                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          4369686                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         4369686                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1357097                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1357097                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       595599                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        595599                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus7.data        83675                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total        83675                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        11320                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        11320                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        10714                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        10714                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1952696                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1952696                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2036371                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2036371                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        38042                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        38042                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        38981                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        38981                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus7.data        21238                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total        21238                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         1096                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1096                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1004                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1004                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        77023                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         77023                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        98261                       # number of overall misses
system.cpu7.dcache.overall_misses::total        98261                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    633813741                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    633813741                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    417814559                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    417814559                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::switch_cpus7.data     14137466                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     14137466                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::switch_cpus7.data      5674096                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      5674096                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::switch_cpus7.data       170000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       170000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1051628300                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1051628300                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1051628300                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1051628300                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1395139                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1395139                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       634580                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       634580                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus7.data       104913                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total       104913                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        12416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        12416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        11718                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        11718                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2029719                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2029719                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2134632                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2134632                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.027268                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.027268                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.061428                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.061428                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus7.data     0.202434                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.202434                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.088273                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.088273                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.085680                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.085680                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037948                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037948                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.046032                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.046032                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 16660.894301                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 16660.894301                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 10718.415613                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 10718.415613                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::switch_cpus7.data 12899.147810                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 12899.147810                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::switch_cpus7.data  5651.490040                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  5651.490040                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 13653.432092                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 13653.432092                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 10702.397696                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 10702.397696                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        61377                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets           4171                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    14.715176                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        21873                       # number of writebacks
system.cpu7.dcache.writebacks::total            21873                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12502                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12502                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data        30384                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        30384                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::switch_cpus7.data          635                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          635                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        42886                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        42886                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        42886                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        42886                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        25540                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        25540                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data         8597                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         8597                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus7.data        20283                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total        20283                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::switch_cpus7.data          461                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          461                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::switch_cpus7.data         1004                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         1004                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        34137                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        34137                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        54420                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        54420                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    328035179                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    328035179                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     93507065                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     93507065                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus7.data    256037762                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total    256037762                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus7.data      6913530                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      6913530                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::switch_cpus7.data      3711904                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      3711904                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus7.data       122000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       122000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    421542244                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    421542244                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    677580006                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    677580006                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus7.data      2726000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      2726000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      2436000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      2436000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus7.data      5162000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      5162000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.018306                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.018306                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.013548                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.013548                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus7.data     0.193332                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.193332                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus7.data     0.037130                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.037130                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::switch_cpus7.data     0.085680                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.085680                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.016819                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.016819                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.025494                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.025494                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 12843.977251                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 12843.977251                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 10876.708736                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 10876.708736                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus7.data 12623.268846                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 12623.268846                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus7.data 14996.811280                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14996.811280                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus7.data  3697.115538                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  3697.115538                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 12348.543926                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 12348.543926                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 12450.937266                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 12450.937266                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                  114                       # number of replacements
system.iocache.tags.tagsinuse               12.490163                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  130                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3199496380000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    12.490163                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.780635                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.780635                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1170                       # Number of tag accesses
system.iocache.tags.data_accesses                1170                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide          128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total          128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide            2                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                2                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide            2                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 2                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide            2                       # number of overall misses
system.iocache.overall_misses::total                2                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide       218999                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       218999                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::realview.ide       218999                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       218999                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide       218999                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       218999                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide            2                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              2                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide          128                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          128                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide            2                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               2                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide            2                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              2                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 109499.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 109499.500000                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 109499.500000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 109499.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 109499.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 109499.500000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                        128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ide            2                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide          128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide            2                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide            2                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide       114999                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       114999                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide     10966988                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     10966988                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide       114999                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       114999                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide       114999                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       114999                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 57499.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57499.500000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 85679.593750                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 85679.593750                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 57499.500000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57499.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 57499.500000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57499.500000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
