

================================================================
== Vitis HLS Report for 'OutputBuffer'
================================================================
* Date:           Wed Nov  2 23:06:06 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 10 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.14>
ST_1 : Operation 11 [1/1] (2.10ns)   --->   "%Wt_Y_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %Wt_Y"   --->   Operation 11 'read' 'Wt_Y_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (2.10ns)   --->   "%X_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %X"   --->   Operation 12 'read' 'X_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (3.90ns)   --->   "%mul1 = mul i32 %Wt_Y_read, i32 %X_read"   --->   Operation 13 'mul' 'mul1' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul1, i32 31"   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%p_neg = sub i32 0, i32 %mul1"   --->   Operation 15 'sub' 'p_neg' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_lshr_cast_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_neg, i32 2, i32 31"   --->   Operation 16 'partselect' 'p_lshr_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_lshr_f_cast_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %mul1, i32 2, i32 31"   --->   Operation 17 'partselect' 'p_lshr_f_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %mul1, i32 2, i32 31" [FC_Layer.cpp:329]   --->   Operation 18 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.82ns)   --->   "%icmp_ln329 = icmp_sgt  i30 %tmp_83, i30 0" [FC_Layer.cpp:329]   --->   Operation 19 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_lshr_cast_cast_cast = zext i30 %p_lshr_cast_cast"   --->   Operation 20 'zext' 'p_lshr_cast_cast_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.13ns)   --->   "%p_neg_t = sub i31 0, i31 %p_lshr_cast_cast_cast"   --->   Operation 21 'sub' 'p_neg_t' <Predicate = (tmp)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_lshr_f_cast_cast_cast = zext i30 %p_lshr_f_cast_cast"   --->   Operation 22 'zext' 'p_lshr_f_cast_cast_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.31ns)   --->   "%div = select i1 %tmp, i31 %p_neg_t, i31 %p_lshr_f_cast_cast_cast"   --->   Operation 23 'select' 'div' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 25 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc1, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_40, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln329_1 = sext i31 %div" [FC_Layer.cpp:329]   --->   Operation 28 'sext' 'sext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %._crit_edge, void %.lr.ph" [FC_Layer.cpp:329]   --->   Operation 29 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln329 = trunc i31 %div" [FC_Layer.cpp:329]   --->   Operation 30 'trunc' 'trunc_ln329' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %p_read_3, i32 4, i32 63" [FC_Layer.cpp:329]   --->   Operation 31 'partselect' 'trunc_ln' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i60 %trunc_ln" [FC_Layer.cpp:329]   --->   Operation 32 'sext' 'sext_ln329' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%ifc1_addr = getelementptr i128 %ifc1, i64 %sext_ln329" [FC_Layer.cpp:329]   --->   Operation 33 'getelementptr' 'ifc1_addr' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %ifc1_addr, i32 %sext_ln329_1" [FC_Layer.cpp:329]   --->   Operation 34 'writereq' 'empty' <Predicate = (icmp_ln329)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.28>
ST_4 : Operation 35 [2/2] (1.28ns)   --->   "%call_ln329 = call void @OutputBuffer_Pipeline_VITIS_LOOP_329_1, i128 %ifc1, i60 %trunc_ln, i29 %trunc_ln329, i32 %output_buf" [FC_Layer.cpp:329]   --->   Operation 35 'call' 'call_ln329' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln329 = call void @OutputBuffer_Pipeline_VITIS_LOOP_329_1, i128 %ifc1, i60 %trunc_ln, i29 %trunc_ln329, i32 %output_buf" [FC_Layer.cpp:329]   --->   Operation 36 'call' 'call_ln329' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 37 [5/5] (7.30ns)   --->   "%empty_268 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %ifc1_addr" [FC_Layer.cpp:337]   --->   Operation 37 'writeresp' 'empty_268' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 38 [4/5] (7.30ns)   --->   "%empty_268 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %ifc1_addr" [FC_Layer.cpp:337]   --->   Operation 38 'writeresp' 'empty_268' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 39 [3/5] (7.30ns)   --->   "%empty_268 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %ifc1_addr" [FC_Layer.cpp:337]   --->   Operation 39 'writeresp' 'empty_268' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 40 [2/5] (7.30ns)   --->   "%empty_268 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %ifc1_addr" [FC_Layer.cpp:337]   --->   Operation 40 'writeresp' 'empty_268' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 41 [1/5] (7.30ns)   --->   "%empty_268 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %ifc1_addr" [FC_Layer.cpp:337]   --->   Operation 41 'writeresp' 'empty_268' <Predicate = (icmp_ln329)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln337 = br void %._crit_edge" [FC_Layer.cpp:337]   --->   Operation 42 'br' 'br_ln337' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln337 = ret" [FC_Layer.cpp:337]   --->   Operation 43 'ret' 'ret_ln337' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.14ns
The critical path consists of the following:
	fifo read operation ('Wt_Y_read') on port 'Wt_Y' [8]  (2.1 ns)
	'mul' operation ('mul1') [12]  (3.9 ns)
	'sub' operation ('p_neg') [14]  (1.14 ns)

 <State 2>: 1.45ns
The critical path consists of the following:
	'sub' operation ('p_neg_t') [17]  (1.14 ns)
	'select' operation ('div') [20]  (0.313 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	wire read operation ('p_read_3') on port 'p_read' [7]  (0 ns)
	'getelementptr' operation ('ifc1_addr', FC_Layer.cpp:329) [29]  (0 ns)
	bus request operation ('empty', FC_Layer.cpp:329) on port 'ifc1' (FC_Layer.cpp:329) [30]  (7.3 ns)

 <State 4>: 1.29ns
The critical path consists of the following:
	'call' operation ('call_ln329', FC_Layer.cpp:329) to 'OutputBuffer_Pipeline_VITIS_LOOP_329_1' [31]  (1.29 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_268', FC_Layer.cpp:337) on port 'ifc1' (FC_Layer.cpp:337) [32]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_268', FC_Layer.cpp:337) on port 'ifc1' (FC_Layer.cpp:337) [32]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_268', FC_Layer.cpp:337) on port 'ifc1' (FC_Layer.cpp:337) [32]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_268', FC_Layer.cpp:337) on port 'ifc1' (FC_Layer.cpp:337) [32]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_268', FC_Layer.cpp:337) on port 'ifc1' (FC_Layer.cpp:337) [32]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
