
Marking local functions:


Marking externally visible functions: SchM_Exit_Rm_RM_EXCLUSIVE_AREA_12/52 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_12/51 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_11/50 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_11/49 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_10/48 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_10/47 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_09/46 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_09/45 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_08/44 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_08/43 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_07/42 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_07/41 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_06/40 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_06/39 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_05/38 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_05/37 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_04/36 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_04/35 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_03/34 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_03/33 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_02/32 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_02/31 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_01/30 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_01/29 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_00/28 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_00/27 Rm_schm_read_msr/26


Marking externally visible variables:


Reclaiming functions:
Reclaiming variables:
Clearing address taken flags:
Symbol table:

Sys_GetCoreID/53 (Sys_GetCoreID) @05ff8c40
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: SchM_Exit_Rm_RM_EXCLUSIVE_AREA_12/52 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_12/51 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_11/50 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_11/49 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_10/48 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_10/47 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_09/46 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_09/45 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_08/44 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_08/43 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_07/42 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_07/41 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_06/40 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_06/39 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_05/38 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_05/37 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_04/36 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_04/35 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_03/34 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_03/33 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_02/32 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_02/31 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_01/30 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_01/29 SchM_Exit_Rm_RM_EXCLUSIVE_AREA_00/28 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_00/27 
  Calls: 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_12/52 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_12) @05ff8700
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_12/25 (read) reentry_guard_RM_EXCLUSIVE_AREA_12/25 (write) msr_RM_EXCLUSIVE_AREA_12/24 (read) reentry_guard_RM_EXCLUSIVE_AREA_12/25 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_12/51 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_12) @05ff8460
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_12/25 (read) msr_RM_EXCLUSIVE_AREA_12/24 (write) msr_RM_EXCLUSIVE_AREA_12/24 (read) reentry_guard_RM_EXCLUSIVE_AREA_12/25 (read) reentry_guard_RM_EXCLUSIVE_AREA_12/25 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_11/50 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_11) @05ff81c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_11/23 (read) reentry_guard_RM_EXCLUSIVE_AREA_11/23 (write) msr_RM_EXCLUSIVE_AREA_11/22 (read) reentry_guard_RM_EXCLUSIVE_AREA_11/23 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_11/49 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_11) @05fc9d20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_11/23 (read) msr_RM_EXCLUSIVE_AREA_11/22 (write) msr_RM_EXCLUSIVE_AREA_11/22 (read) reentry_guard_RM_EXCLUSIVE_AREA_11/23 (read) reentry_guard_RM_EXCLUSIVE_AREA_11/23 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_10/48 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_10) @05fc97e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_10/21 (read) reentry_guard_RM_EXCLUSIVE_AREA_10/21 (write) msr_RM_EXCLUSIVE_AREA_10/20 (read) reentry_guard_RM_EXCLUSIVE_AREA_10/21 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_10/47 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_10) @05fc92a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_10/21 (read) msr_RM_EXCLUSIVE_AREA_10/20 (write) msr_RM_EXCLUSIVE_AREA_10/20 (read) reentry_guard_RM_EXCLUSIVE_AREA_10/21 (read) reentry_guard_RM_EXCLUSIVE_AREA_10/21 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_09/46 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_09) @05fc9ee0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_09/19 (read) reentry_guard_RM_EXCLUSIVE_AREA_09/19 (write) msr_RM_EXCLUSIVE_AREA_09/18 (read) reentry_guard_RM_EXCLUSIVE_AREA_09/19 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_09/45 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_09) @05fc9c40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_09/19 (read) msr_RM_EXCLUSIVE_AREA_09/18 (write) msr_RM_EXCLUSIVE_AREA_09/18 (read) reentry_guard_RM_EXCLUSIVE_AREA_09/19 (read) reentry_guard_RM_EXCLUSIVE_AREA_09/19 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_08/44 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_08) @05fc99a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_08/17 (read) reentry_guard_RM_EXCLUSIVE_AREA_08/17 (write) msr_RM_EXCLUSIVE_AREA_08/16 (read) reentry_guard_RM_EXCLUSIVE_AREA_08/17 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_08/43 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_08) @05fc9700
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_08/17 (read) msr_RM_EXCLUSIVE_AREA_08/16 (write) msr_RM_EXCLUSIVE_AREA_08/16 (read) reentry_guard_RM_EXCLUSIVE_AREA_08/17 (read) reentry_guard_RM_EXCLUSIVE_AREA_08/17 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_07/42 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_07) @05fc9460
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_07/15 (read) reentry_guard_RM_EXCLUSIVE_AREA_07/15 (write) msr_RM_EXCLUSIVE_AREA_07/14 (read) reentry_guard_RM_EXCLUSIVE_AREA_07/15 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_07/41 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_07) @05fc91c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_07/15 (read) msr_RM_EXCLUSIVE_AREA_07/14 (write) msr_RM_EXCLUSIVE_AREA_07/14 (read) reentry_guard_RM_EXCLUSIVE_AREA_07/15 (read) reentry_guard_RM_EXCLUSIVE_AREA_07/15 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_06/40 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_06) @05fc1d20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_06/13 (read) reentry_guard_RM_EXCLUSIVE_AREA_06/13 (write) msr_RM_EXCLUSIVE_AREA_06/12 (read) reentry_guard_RM_EXCLUSIVE_AREA_06/13 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_06/39 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_06) @05fc17e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_06/13 (read) msr_RM_EXCLUSIVE_AREA_06/12 (write) msr_RM_EXCLUSIVE_AREA_06/12 (read) reentry_guard_RM_EXCLUSIVE_AREA_06/13 (read) reentry_guard_RM_EXCLUSIVE_AREA_06/13 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_05/38 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_05) @05fc12a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_05/11 (read) reentry_guard_RM_EXCLUSIVE_AREA_05/11 (write) msr_RM_EXCLUSIVE_AREA_05/10 (read) reentry_guard_RM_EXCLUSIVE_AREA_05/11 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_05/37 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_05) @05fc1ee0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_05/11 (read) msr_RM_EXCLUSIVE_AREA_05/10 (write) msr_RM_EXCLUSIVE_AREA_05/10 (read) reentry_guard_RM_EXCLUSIVE_AREA_05/11 (read) reentry_guard_RM_EXCLUSIVE_AREA_05/11 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_04/36 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_04) @05fc1c40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_04/9 (read) reentry_guard_RM_EXCLUSIVE_AREA_04/9 (write) msr_RM_EXCLUSIVE_AREA_04/8 (read) reentry_guard_RM_EXCLUSIVE_AREA_04/9 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_04/35 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_04) @05fc19a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_04/9 (read) msr_RM_EXCLUSIVE_AREA_04/8 (write) msr_RM_EXCLUSIVE_AREA_04/8 (read) reentry_guard_RM_EXCLUSIVE_AREA_04/9 (read) reentry_guard_RM_EXCLUSIVE_AREA_04/9 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_03/34 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_03) @05fc1700
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_03/7 (read) reentry_guard_RM_EXCLUSIVE_AREA_03/7 (write) msr_RM_EXCLUSIVE_AREA_03/6 (read) reentry_guard_RM_EXCLUSIVE_AREA_03/7 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_03/33 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_03) @05fc1460
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_03/7 (read) msr_RM_EXCLUSIVE_AREA_03/6 (write) msr_RM_EXCLUSIVE_AREA_03/6 (read) reentry_guard_RM_EXCLUSIVE_AREA_03/7 (read) reentry_guard_RM_EXCLUSIVE_AREA_03/7 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_02/32 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_02) @05fc11c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_02/5 (read) reentry_guard_RM_EXCLUSIVE_AREA_02/5 (write) msr_RM_EXCLUSIVE_AREA_02/4 (read) reentry_guard_RM_EXCLUSIVE_AREA_02/5 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_02/31 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_02) @05f64d20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_02/5 (read) msr_RM_EXCLUSIVE_AREA_02/4 (write) msr_RM_EXCLUSIVE_AREA_02/4 (read) reentry_guard_RM_EXCLUSIVE_AREA_02/5 (read) reentry_guard_RM_EXCLUSIVE_AREA_02/5 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_01/30 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_01) @05f647e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_01/3 (read) reentry_guard_RM_EXCLUSIVE_AREA_01/3 (write) msr_RM_EXCLUSIVE_AREA_01/2 (read) reentry_guard_RM_EXCLUSIVE_AREA_01/3 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_01/29 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_01) @05f64ee0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_01/3 (read) msr_RM_EXCLUSIVE_AREA_01/2 (write) msr_RM_EXCLUSIVE_AREA_01/2 (read) reentry_guard_RM_EXCLUSIVE_AREA_01/3 (read) reentry_guard_RM_EXCLUSIVE_AREA_01/3 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_00/28 (SchM_Exit_Rm_RM_EXCLUSIVE_AREA_00) @05f64c40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_00/1 (read) reentry_guard_RM_EXCLUSIVE_AREA_00/1 (write) msr_RM_EXCLUSIVE_AREA_00/0 (read) reentry_guard_RM_EXCLUSIVE_AREA_00/1 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/53 
SchM_Enter_Rm_RM_EXCLUSIVE_AREA_00/27 (SchM_Enter_Rm_RM_EXCLUSIVE_AREA_00) @05f649a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_RM_EXCLUSIVE_AREA_00/1 (read) msr_RM_EXCLUSIVE_AREA_00/0 (write) msr_RM_EXCLUSIVE_AREA_00/0 (read) reentry_guard_RM_EXCLUSIVE_AREA_00/1 (read) reentry_guard_RM_EXCLUSIVE_AREA_00/1 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Rm_schm_read_msr/26 Sys_GetCoreID/53 
Rm_schm_read_msr/26 (Rm_schm_read_msr) @05f64700
  Type: function definition analyzed
  Visibility: externally_visible public
  References: 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_12/51 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_11/49 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_10/47 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_09/45 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_08/43 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_07/41 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_06/39 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_05/37 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_04/35 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_03/33 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_02/31 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_01/29 SchM_Enter_Rm_RM_EXCLUSIVE_AREA_00/27 
  Calls: 
reentry_guard_RM_EXCLUSIVE_AREA_12/25 (reentry_guard_RM_EXCLUSIVE_AREA_12) @05f60ca8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_12/51 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_12/51 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_12/51 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_12/52 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_12/52 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_12/52 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_12/24 (msr_RM_EXCLUSIVE_AREA_12) @05f60c18
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_12/51 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_12/51 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_12/52 (read) 
  Availability: available
  Varpool flags:
reentry_guard_RM_EXCLUSIVE_AREA_11/23 (reentry_guard_RM_EXCLUSIVE_AREA_11) @05f60b88
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_11/49 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_11/49 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_11/49 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_11/50 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_11/50 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_11/50 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_11/22 (msr_RM_EXCLUSIVE_AREA_11) @05f60af8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_11/49 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_11/49 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_11/50 (read) 
  Availability: available
  Varpool flags:
reentry_guard_RM_EXCLUSIVE_AREA_10/21 (reentry_guard_RM_EXCLUSIVE_AREA_10) @05f60a68
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_10/47 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_10/47 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_10/47 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_10/48 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_10/48 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_10/48 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_10/20 (msr_RM_EXCLUSIVE_AREA_10) @05f609d8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_10/47 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_10/47 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_10/48 (read) 
  Availability: available
  Varpool flags:
reentry_guard_RM_EXCLUSIVE_AREA_09/19 (reentry_guard_RM_EXCLUSIVE_AREA_09) @05f60948
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_09/45 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_09/45 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_09/45 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_09/46 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_09/46 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_09/46 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_09/18 (msr_RM_EXCLUSIVE_AREA_09) @05f608b8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_09/45 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_09/45 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_09/46 (read) 
  Availability: available
  Varpool flags:
reentry_guard_RM_EXCLUSIVE_AREA_08/17 (reentry_guard_RM_EXCLUSIVE_AREA_08) @05f60828
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_08/43 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_08/43 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_08/43 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_08/44 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_08/44 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_08/44 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_08/16 (msr_RM_EXCLUSIVE_AREA_08) @05f60798
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_08/43 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_08/43 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_08/44 (read) 
  Availability: available
  Varpool flags:
reentry_guard_RM_EXCLUSIVE_AREA_07/15 (reentry_guard_RM_EXCLUSIVE_AREA_07) @05f60708
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_07/41 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_07/41 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_07/41 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_07/42 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_07/42 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_07/42 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_07/14 (msr_RM_EXCLUSIVE_AREA_07) @05f60678
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_07/41 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_07/41 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_07/42 (read) 
  Availability: available
  Varpool flags:
reentry_guard_RM_EXCLUSIVE_AREA_06/13 (reentry_guard_RM_EXCLUSIVE_AREA_06) @05f605e8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_06/39 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_06/39 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_06/39 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_06/40 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_06/40 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_06/40 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_06/12 (msr_RM_EXCLUSIVE_AREA_06) @05f60558
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_06/39 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_06/39 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_06/40 (read) 
  Availability: available
  Varpool flags:
reentry_guard_RM_EXCLUSIVE_AREA_05/11 (reentry_guard_RM_EXCLUSIVE_AREA_05) @05f604c8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_05/37 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_05/37 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_05/37 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_05/38 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_05/38 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_05/38 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_05/10 (msr_RM_EXCLUSIVE_AREA_05) @05f60438
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_05/37 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_05/37 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_05/38 (read) 
  Availability: available
  Varpool flags:
reentry_guard_RM_EXCLUSIVE_AREA_04/9 (reentry_guard_RM_EXCLUSIVE_AREA_04) @05f603a8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_04/35 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_04/35 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_04/35 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_04/36 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_04/36 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_04/36 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_04/8 (msr_RM_EXCLUSIVE_AREA_04) @05f60318
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_04/35 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_04/35 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_04/36 (read) 
  Availability: available
  Varpool flags:
reentry_guard_RM_EXCLUSIVE_AREA_03/7 (reentry_guard_RM_EXCLUSIVE_AREA_03) @05f60288
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_03/33 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_03/33 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_03/33 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_03/34 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_03/34 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_03/34 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_03/6 (msr_RM_EXCLUSIVE_AREA_03) @05f601f8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_03/33 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_03/33 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_03/34 (read) 
  Availability: available
  Varpool flags:
reentry_guard_RM_EXCLUSIVE_AREA_02/5 (reentry_guard_RM_EXCLUSIVE_AREA_02) @05f60168
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_02/31 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_02/31 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_02/31 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_02/32 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_02/32 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_02/32 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_02/4 (msr_RM_EXCLUSIVE_AREA_02) @05f600d8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_02/31 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_02/31 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_02/32 (read) 
  Availability: available
  Varpool flags:
reentry_guard_RM_EXCLUSIVE_AREA_01/3 (reentry_guard_RM_EXCLUSIVE_AREA_01) @05f60048
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_01/29 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_01/29 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_01/29 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_01/30 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_01/30 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_01/30 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_01/2 (msr_RM_EXCLUSIVE_AREA_01) @05f5cf78
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_01/29 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_01/29 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_01/30 (read) 
  Availability: available
  Varpool flags:
reentry_guard_RM_EXCLUSIVE_AREA_00/1 (reentry_guard_RM_EXCLUSIVE_AREA_00) @05f5cee8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_00/27 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_00/27 (read) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_00/27 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_00/28 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_00/28 (write) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_00/28 (read) 
  Availability: available
  Varpool flags:
msr_RM_EXCLUSIVE_AREA_00/0 (msr_RM_EXCLUSIVE_AREA_00) @05f5ce58
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Rm_RM_EXCLUSIVE_AREA_00/27 (write) SchM_Enter_Rm_RM_EXCLUSIVE_AREA_00/27 (read) SchM_Exit_Rm_RM_EXCLUSIVE_AREA_00/28 (read) 
  Availability: available
  Varpool flags:
SchM_Exit_Rm_RM_EXCLUSIVE_AREA_12 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_12[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_12[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_12[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_12[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_12 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_12[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_12[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_12[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_12[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_12[u32CoreId] = _7;
  return;

}


SchM_Exit_Rm_RM_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_11[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_11[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_11[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_11[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_11[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_11[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_11[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_11[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_11[u32CoreId] = _7;
  return;

}


SchM_Exit_Rm_RM_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_10[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_10[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_10[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_10[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_10[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_10[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_10[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_10[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_10[u32CoreId] = _7;
  return;

}


SchM_Exit_Rm_RM_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_09[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_09[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_09[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_09[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_09[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_09[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_09[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_09[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_09[u32CoreId] = _7;
  return;

}


SchM_Exit_Rm_RM_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_08[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_08[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_08[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_08[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_08[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_08[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_08[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_08[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_08[u32CoreId] = _7;
  return;

}


SchM_Exit_Rm_RM_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_07[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_07[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_07[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_07[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_07[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_07[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_07[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_07[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_07[u32CoreId] = _7;
  return;

}


SchM_Exit_Rm_RM_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_06[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_06[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_06[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_06[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_06[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_06[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_06[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_06[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_06[u32CoreId] = _7;
  return;

}


SchM_Exit_Rm_RM_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_05[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_05[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_05[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_05[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_05[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_05[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_05[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_05[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_05[u32CoreId] = _7;
  return;

}


SchM_Exit_Rm_RM_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_04[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_04[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_04[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_04[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_04[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_04[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_04[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_04[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_04[u32CoreId] = _7;
  return;

}


SchM_Exit_Rm_RM_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_03[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_03[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_03[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_03[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_03[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_03[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_03[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_03[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_03[u32CoreId] = _7;
  return;

}


SchM_Exit_Rm_RM_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_02[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_02[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_02[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_02[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_02[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_02[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_02[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_02[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_02[u32CoreId] = _7;
  return;

}


SchM_Exit_Rm_RM_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_01[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_01[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_01[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_01[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_01[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_01[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_01[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_01[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_01[u32CoreId] = _7;
  return;

}


SchM_Exit_Rm_RM_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_00[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_RM_EXCLUSIVE_AREA_00[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_00[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_00[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Rm_RM_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_RM_EXCLUSIVE_AREA_00[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Rm_schm_read_msr ();
  msr_RM_EXCLUSIVE_AREA_00[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_RM_EXCLUSIVE_AREA_00[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_RM_EXCLUSIVE_AREA_00[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_RM_EXCLUSIVE_AREA_00[u32CoreId] = _7;
  return;

}


Rm_schm_read_msr ()
{
  register uint32 reg_tmp;
  uint32 D.5913;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp);
  # DEBUG BEGIN_STMT
  D.5913 = reg_tmp;
  return D.5913;

}


