-makelib xcelium_lib/xpm -sv \
  "C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/blk_mem_gen_v8_4_4 \
  "../../../../intelight.gen/sources_1/bd/system/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/system/ip/system_Action_RAM_0_0/sim/system_Action_RAM_0_0.v" \
-endlib
-makelib xcelium_lib/xlconstant_v1_1_7 \
  "../../../../intelight.gen/sources_1/bd/system/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/system/ip/system_cnst_0_4bit_0/sim/system_cnst_0_4bit_0.v" \
  "../../../bd/system/ip/system_Action_RAM_2_0/sim/system_Action_RAM_2_0.v" \
  "../../../bd/system/ip/system_Action_RAM_3_0/sim/system_Action_RAM_3_0.v" \
  "../../../bd/system/ip/system_cnst_1_1bit_0/sim/system_cnst_1_1bit_0.v" \
  "../../../bd/system/ip/system_Action_RAM_1_0/sim/system_Action_RAM_1_0.v" \
  "../../../bd/system/ip/system_reg_2bit_0_0/sim/system_reg_2bit_0_0.v" \
  "../../../bd/system/ip/system_reg_32bit_0_1/sim/system_reg_32bit_0_1.v" \
  "../../../bd/system/ip/system_decoder_0_0/sim/system_decoder_0_0.v" \
  "../../../bd/system/ip/system_reg_32bit_0_3/sim/system_reg_32bit_0_3.v" \
  "../../../bd/system/ip/system_RD_0_0/sim/system_RD_0_0.v" \
  "../../../bd/system/ip/system_SD_0_0/sim/system_SD_0_0.v" \
  "../../../bd/system/ip/system_cnst_1_1bit_1/sim/system_cnst_1_1bit_1.v" \
  "../../../bd/system/ip/system_PG_0_0/sim/system_PG_0_0.v" \
  "../../../bd/system/ip/system_QA_0_0/sim/system_QA_0_0.v" \
  "../../../bd/system/ip/system_CU_0_0/sim/system_CU_0_0.v" \
  "../../../bd/system/sim/system.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

