#ifndef __IT9510_REGISTER_H__
#define __IT9510_REGISTER_H__

// biu_reg.h 11-12-2012
// gen_biu Ver 1.0 generated by tienchi 
#define xd_r_io_mux_pwron_clk_strap	(*(volatile byte xdata *) 0xD800)
#define    r_io_mux_pwron_clk_strap	0xD800 
#define	io_mux_pwron_clk_strap_pos 0
#define	io_mux_pwron_clk_strap_len 4
#define	io_mux_pwron_clk_strap_lsb 0
#define xd_r_io_mux_pwron_mode_strap	(*(volatile byte xdata *) 0xD801)
#define    r_io_mux_pwron_mode_strap	0xD801 
#define	io_mux_pwron_mode_strap_pos 0
#define	io_mux_pwron_mode_strap_len 4
#define	io_mux_pwron_mode_strap_lsb 0
#define xd_r_io_mux_pwron_host_boot	(*(volatile byte xdata *) 0xD802)
#define    r_io_mux_pwron_host_boot	0xD802 
#define	io_mux_pwron_host_boot_pos 0
#define	io_mux_pwron_host_boot_len 1
#define	io_mux_pwron_host_boot_lsb 0
#define xd_r_IT9510_reg_top_revid	(*(volatile byte xdata *) 0xD803)
#define    r_IT9510_reg_top_revid	0xD803 
#define	IT9510_reg_top_revid_pos 0
#define	IT9510_reg_top_revid_len 4
#define	IT9510_reg_top_revid_lsb 0
#define xd_r_io_mux_bondu0_i	(*(volatile byte xdata *) 0xD805)
#define    r_io_mux_bondu0_i	0xD805 
#define	io_mux_bondu0_i_pos 0
#define	io_mux_bondu0_i_len 1
#define	io_mux_bondu0_i_lsb 0
#define xd_p_IT9510_reg_ofsm_suspend	(*(volatile byte xdata *) 0xD806)
#define    p_IT9510_reg_ofsm_suspend	0xD806 
#define	IT9510_reg_ofsm_suspend_pos 0
#define	IT9510_reg_ofsm_suspend_len 1
#define	IT9510_reg_ofsm_suspend_lsb 0
#define xd_p_IT9510_reg_tslice_off	(*(volatile byte xdata *) 0xD807)
#define    p_IT9510_reg_tslice_off	0xD807 
#define	IT9510_reg_tslice_off_pos 0
#define	IT9510_reg_tslice_off_len 1
#define	IT9510_reg_tslice_off_lsb 0
#define xd_p_io_mux_wake_int	(*(volatile byte xdata *) 0xD808)
#define    p_io_mux_wake_int	0xD808 
#define	io_mux_wake_int_pos 0
#define	io_mux_wake_int_len 1
#define	io_mux_wake_int_lsb 0
#define xd_p_IT9510_reg_top_pwrdw_hwen	(*(volatile byte xdata *) 0xD809)
#define    p_IT9510_reg_top_pwrdw_hwen	0xD809 
#define	IT9510_reg_top_pwrdw_hwen_pos 0
#define	IT9510_reg_top_pwrdw_hwen_len 1
#define	IT9510_reg_top_pwrdw_hwen_lsb 0
#define xd_p_IT9510_reg_top_pwrdw_inv	(*(volatile byte xdata *) 0xD80A)
#define    p_IT9510_reg_top_pwrdw_inv	0xD80A 
#define	IT9510_reg_top_pwrdw_inv_pos 0
#define	IT9510_reg_top_pwrdw_inv_len 1
#define	IT9510_reg_top_pwrdw_inv_lsb 0
#define xd_p_IT9510_reg_top_pwrdw	(*(volatile byte xdata *) 0xD80B)
#define    p_IT9510_reg_top_pwrdw	0xD80B 
#define	IT9510_reg_top_pwrdw_pos 0
#define	IT9510_reg_top_pwrdw_len 1
#define	IT9510_reg_top_pwrdw_lsb 0
#define xd_p_io_mux_wake_int_en	(*(volatile byte xdata *) 0xD80C)
#define    p_io_mux_wake_int_en	0xD80C 
#define	io_mux_wake_int_en_pos 0
#define	io_mux_wake_int_en_len 1
#define	io_mux_wake_int_en_lsb 0
#define xd_p_io_mux_pwrdw_int	(*(volatile byte xdata *) 0xD80D)
#define    p_io_mux_pwrdw_int	0xD80D 
#define	io_mux_pwrdw_int_pos 0
#define	io_mux_pwrdw_int_len 1
#define	io_mux_pwrdw_int_lsb 0
#define xd_p_IT9510_reg_top_adcdly	(*(volatile byte xdata *) 0xD80E)
#define    p_IT9510_reg_top_adcdly	0xD80E 
#define	IT9510_reg_top_adcdly_pos 0
#define	IT9510_reg_top_adcdly_len 2
#define	IT9510_reg_top_adcdly_lsb 0
#define xd_p_IT9510_reg_top_debug	(*(volatile byte xdata *) 0xD80F)
#define    p_IT9510_reg_top_debug	0xD80F 
#define	IT9510_reg_top_debug_pos 0
#define	IT9510_reg_top_debug_len 1
#define	IT9510_reg_top_debug_lsb 0
#define xd_p_IT9510_reg_top_pcout	(*(volatile byte xdata *) 0xD810)
#define    p_IT9510_reg_top_pcout	0xD810 
#define	IT9510_reg_top_pcout_pos 0
#define	IT9510_reg_top_pcout_len 1
#define	IT9510_reg_top_pcout_lsb 0
#define xd_p_IT9510_reg_top_rs232	(*(volatile byte xdata *) 0xD811)
#define    p_IT9510_reg_top_rs232	0xD811 
#define	IT9510_reg_top_rs232_pos 0
#define	IT9510_reg_top_rs232_len 1
#define	IT9510_reg_top_rs232_lsb 0
#define xd_p_IT9510_reg_dac_ph_sel	(*(volatile byte xdata *) 0xD812)
#define    p_IT9510_reg_dac_ph_sel	0xD812 
#define	IT9510_reg_dac_ph_sel_pos 0
#define	IT9510_reg_dac_ph_sel_len 3
#define	IT9510_reg_dac_ph_sel_lsb 0
#define xd_p_IT9510_reg_mpclk_out_en	(*(volatile byte xdata *) 0xD813)
#define    p_IT9510_reg_mpclk_out_en	0xD813 
#define	IT9510_reg_mpclk_out_en_pos 0
#define	IT9510_reg_mpclk_out_en_len 1
#define	IT9510_reg_mpclk_out_en_lsb 0
#define xd_p_IT9510_reg_dac_clksel	(*(volatile byte xdata *) 0xD814)
#define    p_IT9510_reg_dac_clksel	0xD814 
#define	IT9510_reg_dac_clksel_pos 0
#define	IT9510_reg_dac_clksel_len 3
#define	IT9510_reg_dac_clksel_lsb 0
#define xd_p_IT9510_reg_utmi_clksel	(*(volatile byte xdata *) 0xD815)
#define    p_IT9510_reg_utmi_clksel	0xD815 
#define	IT9510_reg_utmi_clksel_pos 0
#define	IT9510_reg_utmi_clksel_len 8
#define	IT9510_reg_utmi_clksel_lsb 0
#define xd_p_IT9510_reg_top_suscnt	(*(volatile byte xdata *) 0xD816)
#define    p_IT9510_reg_top_suscnt	0xD816 
#define	IT9510_reg_top_suscnt_pos 0
#define	IT9510_reg_top_suscnt_len 2
#define	IT9510_reg_top_suscnt_lsb 0
#define xd_p_IT9510_reg_top_dist2f	(*(volatile byte xdata *) 0xD817)
#define    p_IT9510_reg_top_dist2f	0xD817 
#define	IT9510_reg_top_dist2f_pos 0
#define	IT9510_reg_top_dist2f_len 1
#define	IT9510_reg_top_dist2f_lsb 0
#define xd_p_IT9510_reg_top_adcfifo	(*(volatile byte xdata *) 0xD819)
#define    p_IT9510_reg_top_adcfifo	0xD819 
#define	IT9510_reg_top_adcfifo_pos 0
#define	IT9510_reg_top_adcfifo_len 1
#define	IT9510_reg_top_adcfifo_lsb 0
#define xd_p_IT9510_reg_ts_stop_en	(*(volatile byte xdata *) 0xD81A)
#define    p_IT9510_reg_ts_stop_en	0xD81A 
#define	IT9510_reg_ts_stop_en_pos 0
#define	IT9510_reg_ts_stop_en_len 1
#define	IT9510_reg_ts_stop_en_lsb 0
#define xd_p_IT9510_reg_top_stpck	(*(volatile byte xdata *) 0xD81B)
#define    p_IT9510_reg_top_stpck	0xD81B 
#define	IT9510_reg_top_stpck_pos 0
#define	IT9510_reg_top_stpck_len 1
#define	IT9510_reg_top_stpck_lsb 0
#define xd_p_IT9510_reg_top_freeck	(*(volatile byte xdata *) 0xD81C)
#define    p_IT9510_reg_top_freeck	0xD81C 
#define	IT9510_reg_top_freeck_pos 0
#define	IT9510_reg_top_freeck_len 1
#define	IT9510_reg_top_freeck_lsb 0
#define xd_p_IT9510_reg_top_dio_sel	(*(volatile byte xdata *) 0xD81D)
#define    p_IT9510_reg_top_dio_sel	0xD81D 
#define	IT9510_reg_top_dio_sel_pos 0
#define	IT9510_reg_top_dio_sel_len 1
#define	IT9510_reg_top_dio_sel_lsb 0
#define xd_p_IT9510_reg_top_int_en	(*(volatile byte xdata *) 0xD81E)
#define    p_IT9510_reg_top_int_en	0xD81E 
#define	IT9510_reg_top_int_en_pos 0
#define	IT9510_reg_top_int_en_len 1
#define	IT9510_reg_top_int_en_lsb 0
#define xd_p_IT9510_reg_top_int_inv	(*(volatile byte xdata *) 0xD81F)
#define    p_IT9510_reg_top_int_inv	0xD81F 
#define	IT9510_reg_top_int_inv_pos 0
#define	IT9510_reg_top_int_inv_len 1
#define	IT9510_reg_top_int_inv_lsb 0
#define xd_p_IT9510_reg_i2s_ph_sel	(*(volatile byte xdata *) 0xD820)
#define    p_IT9510_reg_i2s_ph_sel	0xD820 
#define	IT9510_reg_i2s_ph_sel_pos 0
#define	IT9510_reg_i2s_ph_sel_len 4
#define	IT9510_reg_i2s_ph_sel_lsb 0
#define xd_p_IT9510_reg_ts_clk_inv	(*(volatile byte xdata *) 0xD821)
#define    p_IT9510_reg_ts_clk_inv	0xD821 
#define	IT9510_reg_ts_clk_inv_pos 0
#define	IT9510_reg_ts_clk_inv_len 1
#define	IT9510_reg_ts_clk_inv_lsb 0
#define xd_p_IT9510_reg_top_sys_gate	(*(volatile byte xdata *) 0xD824)
#define    p_IT9510_reg_top_sys_gate	0xD824 
#define	IT9510_reg_top_sys_gate_pos 0
#define	IT9510_reg_top_sys_gate_len 1
#define	IT9510_reg_top_sys_gate_lsb 0
#define xd_p_IT9510_reg_top_padpu	(*(volatile byte xdata *) 0xD825)
#define    p_IT9510_reg_top_padpu	0xD825 
#define	IT9510_reg_top_padpu_pos 0
#define	IT9510_reg_top_padpu_len 1
#define	IT9510_reg_top_padpu_lsb 0
#define xd_p_IT9510_reg_top_padpd	(*(volatile byte xdata *) 0xD826)
#define    p_IT9510_reg_top_padpd	0xD826 
#define	IT9510_reg_top_padpd_pos 0
#define	IT9510_reg_top_padpd_len 1
#define	IT9510_reg_top_padpd_lsb 0
#define xd_p_IT9510_reg_top_padodpu	(*(volatile byte xdata *) 0xD827)
#define    p_IT9510_reg_top_padodpu	0xD827 
#define	IT9510_reg_top_padodpu_pos 0
#define	IT9510_reg_top_padodpu_len 1
#define	IT9510_reg_top_padodpu_lsb 0
#define xd_p_IT9510_reg_top_thirdodpu	(*(volatile byte xdata *) 0xD828)
#define    p_IT9510_reg_top_thirdodpu	0xD828 
#define	IT9510_reg_top_thirdodpu_pos 0
#define	IT9510_reg_top_thirdodpu_len 1
#define	IT9510_reg_top_thirdodpu_lsb 0
#define xd_p_IT9510_reg_top_padmpdr2	(*(volatile byte xdata *) 0xD82A)
#define    p_IT9510_reg_top_padmpdr2	0xD82A 
#define	IT9510_reg_top_padmpdr2_pos 0
#define	IT9510_reg_top_padmpdr2_len 1
#define	IT9510_reg_top_padmpdr2_lsb 0
#define xd_p_IT9510_reg_top_padmpdr4	(*(volatile byte xdata *) 0xD82B)
#define    p_IT9510_reg_top_padmpdr4	0xD82B 
#define	IT9510_reg_top_padmpdr4_pos 0
#define	IT9510_reg_top_padmpdr4_len 1
#define	IT9510_reg_top_padmpdr4_lsb 0
#define xd_p_IT9510_reg_top_padmpdr8	(*(volatile byte xdata *) 0xD82C)
#define    p_IT9510_reg_top_padmpdr8	0xD82C 
#define	IT9510_reg_top_padmpdr8_pos 0
#define	IT9510_reg_top_padmpdr8_len 1
#define	IT9510_reg_top_padmpdr8_lsb 0
#define xd_p_IT9510_reg_top_padmpdrsr	(*(volatile byte xdata *) 0xD82D)
#define    p_IT9510_reg_top_padmpdrsr	0xD82D 
#define	IT9510_reg_top_padmpdrsr_pos 0
#define	IT9510_reg_top_padmpdrsr_len 1
#define	IT9510_reg_top_padmpdrsr_lsb 0
#define xd_p_IT9510_reg_top_padmppu	(*(volatile byte xdata *) 0xD82E)
#define    p_IT9510_reg_top_padmppu	0xD82E 
#define	IT9510_reg_top_padmppu_pos 0
#define	IT9510_reg_top_padmppu_len 1
#define	IT9510_reg_top_padmppu_lsb 0
#define xd_p_IT9510_reg_top_padmppd	(*(volatile byte xdata *) 0xD82F)
#define    p_IT9510_reg_top_padmppd	0xD82F 
#define	IT9510_reg_top_padmppd_pos 0
#define	IT9510_reg_top_padmppd_len 1
#define	IT9510_reg_top_padmppd_lsb 0
#define xd_p_IT9510_reg_top_padmiscdr2	(*(volatile byte xdata *) 0xD830)
#define    p_IT9510_reg_top_padmiscdr2	0xD830 
#define	IT9510_reg_top_padmiscdr2_pos 0
#define	IT9510_reg_top_padmiscdr2_len 1
#define	IT9510_reg_top_padmiscdr2_lsb 0
#define xd_p_IT9510_reg_top_padmiscdr4	(*(volatile byte xdata *) 0xD831)
#define    p_IT9510_reg_top_padmiscdr4	0xD831 
#define	IT9510_reg_top_padmiscdr4_pos 0
#define	IT9510_reg_top_padmiscdr4_len 1
#define	IT9510_reg_top_padmiscdr4_lsb 0
#define xd_p_IT9510_reg_top_padmiscdr8	(*(volatile byte xdata *) 0xD832)
#define    p_IT9510_reg_top_padmiscdr8	0xD832 
#define	IT9510_reg_top_padmiscdr8_pos 0
#define	IT9510_reg_top_padmiscdr8_len 1
#define	IT9510_reg_top_padmiscdr8_lsb 0
#define xd_p_IT9510_reg_top_padmiscdrsr	(*(volatile byte xdata *) 0xD833)
#define    p_IT9510_reg_top_padmiscdrsr	0xD833 
#define	IT9510_reg_top_padmiscdrsr_pos 0
#define	IT9510_reg_top_padmiscdrsr_len 1
#define	IT9510_reg_top_padmiscdrsr_lsb 0
#define xd_p_IT9510_reg_top_padmiscpu	(*(volatile byte xdata *) 0xD834)
#define    p_IT9510_reg_top_padmiscpu	0xD834 
#define	IT9510_reg_top_padmiscpu_pos 0
#define	IT9510_reg_top_padmiscpu_len 1
#define	IT9510_reg_top_padmiscpu_lsb 0
#define xd_p_IT9510_reg_top_padmiscpd	(*(volatile byte xdata *) 0xD835)
#define    p_IT9510_reg_top_padmiscpd	0xD835 
#define	IT9510_reg_top_padmiscpd_pos 0
#define	IT9510_reg_top_padmiscpd_len 1
#define	IT9510_reg_top_padmiscpd_lsb 0
#define xd_p_IT9510_reg_host_b0_smt	(*(volatile byte xdata *) 0xD836)
#define    p_IT9510_reg_host_b0_smt	0xD836 
#define	IT9510_reg_host_b0_smt_pos 0
#define	IT9510_reg_host_b0_smt_len 1
#define	IT9510_reg_host_b0_smt_lsb 0
#define xd_p_IT9510_reg_host_b1_smt	(*(volatile byte xdata *) 0xD837)
#define    p_IT9510_reg_host_b1_smt	0xD837 
#define	IT9510_reg_host_b1_smt_pos 0
#define	IT9510_reg_host_b1_smt_len 1
#define	IT9510_reg_host_b1_smt_lsb 0
#define xd_p_IT9510_reg_host_b2_smt	(*(volatile byte xdata *) 0xD838)
#define    p_IT9510_reg_host_b2_smt	0xD838 
#define	IT9510_reg_host_b2_smt_pos 0
#define	IT9510_reg_host_b2_smt_len 1
#define	IT9510_reg_host_b2_smt_lsb 0
#define xd_p_IT9510_reg_host_b3_smt	(*(volatile byte xdata *) 0xD839)
#define    p_IT9510_reg_host_b3_smt	0xD839 
#define	IT9510_reg_host_b3_smt_pos 0
#define	IT9510_reg_host_b3_smt_len 1
#define	IT9510_reg_host_b3_smt_lsb 0
#define xd_p_IT9510_reg_host_b4_smt	(*(volatile byte xdata *) 0xD83A)
#define    p_IT9510_reg_host_b4_smt	0xD83A 
#define	IT9510_reg_host_b4_smt_pos 0
#define	IT9510_reg_host_b4_smt_len 1
#define	IT9510_reg_host_b4_smt_lsb 0
#define xd_p_IT9510_reg_host_b5_smt	(*(volatile byte xdata *) 0xD83B)
#define    p_IT9510_reg_host_b5_smt	0xD83B 
#define	IT9510_reg_host_b5_smt_pos 0
#define	IT9510_reg_host_b5_smt_len 1
#define	IT9510_reg_host_b5_smt_lsb 0
#define xd_p_IT9510_reg_host_b6_smt	(*(volatile byte xdata *) 0xD83C)
#define    p_IT9510_reg_host_b6_smt	0xD83C 
#define	IT9510_reg_host_b6_smt_pos 0
#define	IT9510_reg_host_b6_smt_len 1
#define	IT9510_reg_host_b6_smt_lsb 0
#define xd_p_IT9510_reg_host_b7_smt	(*(volatile byte xdata *) 0xD83D)
#define    p_IT9510_reg_host_b7_smt	0xD83D 
#define	IT9510_reg_host_b7_smt_pos 0
#define	IT9510_reg_host_b7_smt_len 1
#define	IT9510_reg_host_b7_smt_lsb 0
#define xd_p_IT9510_reg_host_b8_smt	(*(volatile byte xdata *) 0xD83E)
#define    p_IT9510_reg_host_b8_smt	0xD83E 
#define	IT9510_reg_host_b8_smt_pos 0
#define	IT9510_reg_host_b8_smt_len 1
#define	IT9510_reg_host_b8_smt_lsb 0
#define xd_p_IT9510_reg_host_b9_smt	(*(volatile byte xdata *) 0xD83F)
#define    p_IT9510_reg_host_b9_smt	0xD83F 
#define	IT9510_reg_host_b9_smt_pos 0
#define	IT9510_reg_host_b9_smt_len 1
#define	IT9510_reg_host_b9_smt_lsb 0
#define xd_p_IT9510_reg_host_b10_smt	(*(volatile byte xdata *) 0xD840)
#define    p_IT9510_reg_host_b10_smt	0xD840 
#define	IT9510_reg_host_b10_smt_pos 0
#define	IT9510_reg_host_b10_smt_len 1
#define	IT9510_reg_host_b10_smt_lsb 0
#define xd_p_IT9510_reg_host_b11_smt	(*(volatile byte xdata *) 0xD841)
#define    p_IT9510_reg_host_b11_smt	0xD841 
#define	IT9510_reg_host_b11_smt_pos 0
#define	IT9510_reg_host_b11_smt_len 1
#define	IT9510_reg_host_b11_smt_lsb 0
#define xd_p_IT9510_reg_testmode_pds	(*(volatile byte xdata *) 0xD84E)
#define    p_IT9510_reg_testmode_pds	0xD84E 
#define	IT9510_reg_testmode_pds_pos 0
#define	IT9510_reg_testmode_pds_len 3
#define	IT9510_reg_testmode_pds_lsb 0
#define xd_p_IT9510_reg_testcomp_pds	(*(volatile byte xdata *) 0xD84F)
#define    p_IT9510_reg_testcomp_pds	0xD84F 
#define	IT9510_reg_testcomp_pds_pos 0
#define	IT9510_reg_testcomp_pds_len 3
#define	IT9510_reg_testcomp_pds_lsb 0
#define xd_p_IT9510_reg_debug23_pds	(*(volatile byte xdata *) 0xD857)
#define    p_IT9510_reg_debug23_pds	0xD857 
#define	IT9510_reg_debug23_pds_pos 0
#define	IT9510_reg_debug23_pds_len 3
#define	IT9510_reg_debug23_pds_lsb 0
#define xd_p_IT9510_reg_debug22_pds	(*(volatile byte xdata *) 0xD858)
#define    p_IT9510_reg_debug22_pds	0xD858 
#define	IT9510_reg_debug22_pds_pos 0
#define	IT9510_reg_debug22_pds_len 3
#define	IT9510_reg_debug22_pds_lsb 0
#define xd_p_IT9510_reg_gpioh1_pds	(*(volatile byte xdata *) 0xD859)
#define    p_IT9510_reg_gpioh1_pds	0xD859 
#define	IT9510_reg_gpioh1_pds_pos 0
#define	IT9510_reg_gpioh1_pds_len 3
#define	IT9510_reg_gpioh1_pds_lsb 0
#define xd_p_IT9510_reg_gpioh2_pds	(*(volatile byte xdata *) 0xD85A)
#define    p_IT9510_reg_gpioh2_pds	0xD85A 
#define	IT9510_reg_gpioh2_pds_pos 0
#define	IT9510_reg_gpioh2_pds_len 3
#define	IT9510_reg_gpioh2_pds_lsb 0
#define xd_p_IT9510_reg_gpioh3_pds	(*(volatile byte xdata *) 0xD85B)
#define    p_IT9510_reg_gpioh3_pds	0xD85B 
#define	IT9510_reg_gpioh3_pds_pos 0
#define	IT9510_reg_gpioh3_pds_len 3
#define	IT9510_reg_gpioh3_pds_lsb 0
#define xd_p_IT9510_reg_gpioh4_pds	(*(volatile byte xdata *) 0xD85C)
#define    p_IT9510_reg_gpioh4_pds	0xD85C 
#define	IT9510_reg_gpioh4_pds_pos 0
#define	IT9510_reg_gpioh4_pds_len 3
#define	IT9510_reg_gpioh4_pds_lsb 0
#define xd_p_IT9510_reg_iosda_pds	(*(volatile byte xdata *) 0xD85D)
#define    p_IT9510_reg_iosda_pds	0xD85D 
#define	IT9510_reg_iosda_pds_pos 0
#define	IT9510_reg_iosda_pds_len 3
#define	IT9510_reg_iosda_pds_lsb 0
#define xd_p_IT9510_reg_ioscl_pds	(*(volatile byte xdata *) 0xD85E)
#define    p_IT9510_reg_ioscl_pds	0xD85E 
#define	IT9510_reg_ioscl_pds_pos 0
#define	IT9510_reg_ioscl_pds_len 3
#define	IT9510_reg_ioscl_pds_lsb 0
#define xd_p_IT9510_reg_gpioh5_pds	(*(volatile byte xdata *) 0xD85F)
#define    p_IT9510_reg_gpioh5_pds	0xD85F 
#define	IT9510_reg_gpioh5_pds_pos 0
#define	IT9510_reg_gpioh5_pds_len 3
#define	IT9510_reg_gpioh5_pds_lsb 0
#define xd_p_IT9510_reg_i2caddr6_pds	(*(volatile byte xdata *) 0xD861)
#define    p_IT9510_reg_i2caddr6_pds	0xD861 
#define	IT9510_reg_i2caddr6_pds_pos 0
#define	IT9510_reg_i2caddr6_pds_len 3
#define	IT9510_reg_i2caddr6_pds_lsb 0
#define xd_p_IT9510_reg_i2caddr5_pds	(*(volatile byte xdata *) 0xD862)
#define    p_IT9510_reg_i2caddr5_pds	0xD862 
#define	IT9510_reg_i2caddr5_pds_pos 0
#define	IT9510_reg_i2caddr5_pds_len 3
#define	IT9510_reg_i2caddr5_pds_lsb 0
#define xd_p_IT9510_reg_i2caddr4_pds	(*(volatile byte xdata *) 0xD863)
#define    p_IT9510_reg_i2caddr4_pds	0xD863 
#define	IT9510_reg_i2caddr4_pds_pos 0
#define	IT9510_reg_i2caddr4_pds_len 3
#define	IT9510_reg_i2caddr4_pds_lsb 0
#define xd_p_IT9510_reg_debug21_pds	(*(volatile byte xdata *) 0xD866)
#define    p_IT9510_reg_debug21_pds	0xD866 
#define	IT9510_reg_debug21_pds_pos 0
#define	IT9510_reg_debug21_pds_len 3
#define	IT9510_reg_debug21_pds_lsb 0
#define xd_p_IT9510_reg_debug20_pds	(*(volatile byte xdata *) 0xD867)
#define    p_IT9510_reg_debug20_pds	0xD867 
#define	IT9510_reg_debug20_pds_pos 0
#define	IT9510_reg_debug20_pds_len 3
#define	IT9510_reg_debug20_pds_lsb 0
#define xd_p_IT9510_reg_debug19_pds	(*(volatile byte xdata *) 0xD868)
#define    p_IT9510_reg_debug19_pds	0xD868 
#define	IT9510_reg_debug19_pds_pos 0
#define	IT9510_reg_debug19_pds_len 3
#define	IT9510_reg_debug19_pds_lsb 0
#define xd_p_IT9510_reg_debug18_pds	(*(volatile byte xdata *) 0xD869)
#define    p_IT9510_reg_debug18_pds	0xD869 
#define	IT9510_reg_debug18_pds_pos 0
#define	IT9510_reg_debug18_pds_len 3
#define	IT9510_reg_debug18_pds_lsb 0
#define xd_p_IT9510_reg_debug17_pds	(*(volatile byte xdata *) 0xD86A)
#define    p_IT9510_reg_debug17_pds	0xD86A 
#define	IT9510_reg_debug17_pds_pos 0
#define	IT9510_reg_debug17_pds_len 3
#define	IT9510_reg_debug17_pds_lsb 0
#define xd_p_IT9510_reg_p128sel_pds	(*(volatile byte xdata *) 0xD870)
#define    p_IT9510_reg_p128sel_pds	0xD870 
#define	IT9510_reg_p128sel_pds_pos 0
#define	IT9510_reg_p128sel_pds_len 3
#define	IT9510_reg_p128sel_pds_lsb 0
#define xd_p_IT9510_reg_bondu0_pds	(*(volatile byte xdata *) 0xD879)
#define    p_IT9510_reg_bondu0_pds	0xD879 
#define	IT9510_reg_bondu0_pds_pos 0
#define	IT9510_reg_bondu0_pds_len 3
#define	IT9510_reg_bondu0_pds_lsb 0
#define xd_p_IT9510_reg_host_b0_pds	(*(volatile byte xdata *) 0xD87A)
#define    p_IT9510_reg_host_b0_pds	0xD87A 
#define	IT9510_reg_host_b0_pds_pos 0
#define	IT9510_reg_host_b0_pds_len 3
#define	IT9510_reg_host_b0_pds_lsb 0
#define xd_p_IT9510_reg_host_b1_pds	(*(volatile byte xdata *) 0xD87B)
#define    p_IT9510_reg_host_b1_pds	0xD87B 
#define	IT9510_reg_host_b1_pds_pos 0
#define	IT9510_reg_host_b1_pds_len 3
#define	IT9510_reg_host_b1_pds_lsb 0
#define xd_p_IT9510_reg_host_b2_pds	(*(volatile byte xdata *) 0xD87C)
#define    p_IT9510_reg_host_b2_pds	0xD87C 
#define	IT9510_reg_host_b2_pds_pos 0
#define	IT9510_reg_host_b2_pds_len 3
#define	IT9510_reg_host_b2_pds_lsb 0
#define xd_p_IT9510_reg_host_b3_pds	(*(volatile byte xdata *) 0xD87D)
#define    p_IT9510_reg_host_b3_pds	0xD87D 
#define	IT9510_reg_host_b3_pds_pos 0
#define	IT9510_reg_host_b3_pds_len 3
#define	IT9510_reg_host_b3_pds_lsb 0
#define xd_p_IT9510_reg_host_b4_pds	(*(volatile byte xdata *) 0xD87E)
#define    p_IT9510_reg_host_b4_pds	0xD87E 
#define	IT9510_reg_host_b4_pds_pos 0
#define	IT9510_reg_host_b4_pds_len 3
#define	IT9510_reg_host_b4_pds_lsb 0
#define xd_p_IT9510_reg_host_b5_pds	(*(volatile byte xdata *) 0xD87F)
#define    p_IT9510_reg_host_b5_pds	0xD87F 
#define	IT9510_reg_host_b5_pds_pos 0
#define	IT9510_reg_host_b5_pds_len 3
#define	IT9510_reg_host_b5_pds_lsb 0
#define xd_p_IT9510_reg_host_b6_pds	(*(volatile byte xdata *) 0xD880)
#define    p_IT9510_reg_host_b6_pds	0xD880 
#define	IT9510_reg_host_b6_pds_pos 0
#define	IT9510_reg_host_b6_pds_len 3
#define	IT9510_reg_host_b6_pds_lsb 0
#define xd_p_IT9510_reg_host_b7_pds	(*(volatile byte xdata *) 0xD881)
#define    p_IT9510_reg_host_b7_pds	0xD881 
#define	IT9510_reg_host_b7_pds_pos 0
#define	IT9510_reg_host_b7_pds_len 3
#define	IT9510_reg_host_b7_pds_lsb 0
#define xd_p_IT9510_reg_host_b8_pds	(*(volatile byte xdata *) 0xD883)
#define    p_IT9510_reg_host_b8_pds	0xD883 
#define	IT9510_reg_host_b8_pds_pos 0
#define	IT9510_reg_host_b8_pds_len 3
#define	IT9510_reg_host_b8_pds_lsb 0
#define xd_p_IT9510_reg_host_b9_pds	(*(volatile byte xdata *) 0xD884)
#define    p_IT9510_reg_host_b9_pds	0xD884 
#define	IT9510_reg_host_b9_pds_pos 0
#define	IT9510_reg_host_b9_pds_len 3
#define	IT9510_reg_host_b9_pds_lsb 0
#define xd_p_IT9510_reg_host_b10_pds	(*(volatile byte xdata *) 0xD885)
#define    p_IT9510_reg_host_b10_pds	0xD885 
#define	IT9510_reg_host_b10_pds_pos 0
#define	IT9510_reg_host_b10_pds_len 3
#define	IT9510_reg_host_b10_pds_lsb 0
#define xd_p_IT9510_reg_host_b11_pds	(*(volatile byte xdata *) 0xD886)
#define    p_IT9510_reg_host_b11_pds	0xD886 
#define	IT9510_reg_host_b11_pds_pos 0
#define	IT9510_reg_host_b11_pds_len 3
#define	IT9510_reg_host_b11_pds_lsb 0
#define xd_p_IT9510_reg_debug16_pds	(*(volatile byte xdata *) 0xD887)
#define    p_IT9510_reg_debug16_pds	0xD887 
#define	IT9510_reg_debug16_pds_pos 0
#define	IT9510_reg_debug16_pds_len 3
#define	IT9510_reg_debug16_pds_lsb 0
#define xd_p_IT9510_reg_debug15_pds	(*(volatile byte xdata *) 0xD888)
#define    p_IT9510_reg_debug15_pds	0xD888 
#define	IT9510_reg_debug15_pds_pos 0
#define	IT9510_reg_debug15_pds_len 3
#define	IT9510_reg_debug15_pds_lsb 0
#define xd_p_IT9510_reg_debug14_pds	(*(volatile byte xdata *) 0xD889)
#define    p_IT9510_reg_debug14_pds	0xD889 
#define	IT9510_reg_debug14_pds_pos 0
#define	IT9510_reg_debug14_pds_len 3
#define	IT9510_reg_debug14_pds_lsb 0
#define xd_p_IT9510_reg_debug13_pds	(*(volatile byte xdata *) 0xD88A)
#define    p_IT9510_reg_debug13_pds	0xD88A 
#define	IT9510_reg_debug13_pds_pos 0
#define	IT9510_reg_debug13_pds_len 3
#define	IT9510_reg_debug13_pds_lsb 0
#define xd_p_IT9510_reg_debug12_pds	(*(volatile byte xdata *) 0xD88B)
#define    p_IT9510_reg_debug12_pds	0xD88B 
#define	IT9510_reg_debug12_pds_pos 0
#define	IT9510_reg_debug12_pds_len 3
#define	IT9510_reg_debug12_pds_lsb 0
#define xd_p_IT9510_reg_debug11_pds	(*(volatile byte xdata *) 0xD88C)
#define    p_IT9510_reg_debug11_pds	0xD88C 
#define	IT9510_reg_debug11_pds_pos 0
#define	IT9510_reg_debug11_pds_len 3
#define	IT9510_reg_debug11_pds_lsb 0
#define xd_p_IT9510_reg_debug10_pds	(*(volatile byte xdata *) 0xD88D)
#define    p_IT9510_reg_debug10_pds	0xD88D 
#define	IT9510_reg_debug10_pds_pos 0
#define	IT9510_reg_debug10_pds_len 3
#define	IT9510_reg_debug10_pds_lsb 0
#define xd_p_IT9510_reg_debug9_pds	(*(volatile byte xdata *) 0xD88E)
#define    p_IT9510_reg_debug9_pds	0xD88E 
#define	IT9510_reg_debug9_pds_pos 0
#define	IT9510_reg_debug9_pds_len 3
#define	IT9510_reg_debug9_pds_lsb 0
#define xd_p_IT9510_reg_debug8_pds	(*(volatile byte xdata *) 0xD88F)
#define    p_IT9510_reg_debug8_pds	0xD88F 
#define	IT9510_reg_debug8_pds_pos 0
#define	IT9510_reg_debug8_pds_len 3
#define	IT9510_reg_debug8_pds_lsb 0
#define xd_p_IT9510_reg_debug7_pds	(*(volatile byte xdata *) 0xD890)
#define    p_IT9510_reg_debug7_pds	0xD890 
#define	IT9510_reg_debug7_pds_pos 0
#define	IT9510_reg_debug7_pds_len 3
#define	IT9510_reg_debug7_pds_lsb 0
#define xd_p_IT9510_reg_debug6_pds	(*(volatile byte xdata *) 0xD891)
#define    p_IT9510_reg_debug6_pds	0xD891 
#define	IT9510_reg_debug6_pds_pos 0
#define	IT9510_reg_debug6_pds_len 3
#define	IT9510_reg_debug6_pds_lsb 0
#define xd_p_IT9510_reg_debug5_pds	(*(volatile byte xdata *) 0xD892)
#define    p_IT9510_reg_debug5_pds	0xD892 
#define	IT9510_reg_debug5_pds_pos 0
#define	IT9510_reg_debug5_pds_len 3
#define	IT9510_reg_debug5_pds_lsb 0
#define xd_p_IT9510_reg_debug4_pds	(*(volatile byte xdata *) 0xD893)
#define    p_IT9510_reg_debug4_pds	0xD893 
#define	IT9510_reg_debug4_pds_pos 0
#define	IT9510_reg_debug4_pds_len 3
#define	IT9510_reg_debug4_pds_lsb 0
#define xd_p_IT9510_reg_gpioh6_pds	(*(volatile byte xdata *) 0xD895)
#define    p_IT9510_reg_gpioh6_pds	0xD895 
#define	IT9510_reg_gpioh6_pds_pos 0
#define	IT9510_reg_gpioh6_pds_len 3
#define	IT9510_reg_gpioh6_pds_lsb 0
#define xd_p_IT9510_reg_gpioh7_pds	(*(volatile byte xdata *) 0xD896)
#define    p_IT9510_reg_gpioh7_pds	0xD896 
#define	IT9510_reg_gpioh7_pds_pos 0
#define	IT9510_reg_gpioh7_pds_len 3
#define	IT9510_reg_gpioh7_pds_lsb 0
#define xd_p_IT9510_reg_gpioh8_pds	(*(volatile byte xdata *) 0xD897)
#define    p_IT9510_reg_gpioh8_pds	0xD897 
#define	IT9510_reg_gpioh8_pds_pos 0
#define	IT9510_reg_gpioh8_pds_len 3
#define	IT9510_reg_gpioh8_pds_lsb 0
#define xd_p_IT9510_reg_debug3_pds	(*(volatile byte xdata *) 0xD89A)
#define    p_IT9510_reg_debug3_pds	0xD89A 
#define	IT9510_reg_debug3_pds_pos 0
#define	IT9510_reg_debug3_pds_len 3
#define	IT9510_reg_debug3_pds_lsb 0
#define xd_p_IT9510_reg_debug2_pds	(*(volatile byte xdata *) 0xD89B)
#define    p_IT9510_reg_debug2_pds	0xD89B 
#define	IT9510_reg_debug2_pds_pos 0
#define	IT9510_reg_debug2_pds_len 3
#define	IT9510_reg_debug2_pds_lsb 0
#define xd_p_IT9510_reg_debug1_pds	(*(volatile byte xdata *) 0xD89C)
#define    p_IT9510_reg_debug1_pds	0xD89C 
#define	IT9510_reg_debug1_pds_pos 0
#define	IT9510_reg_debug1_pds_len 3
#define	IT9510_reg_debug1_pds_lsb 0
#define xd_p_IT9510_reg_debug0_pds	(*(volatile byte xdata *) 0xD89D)
#define    p_IT9510_reg_debug0_pds	0xD89D 
#define	IT9510_reg_debug0_pds_pos 0
#define	IT9510_reg_debug0_pds_len 3
#define	IT9510_reg_debug0_pds_lsb 0
#define xd_p_IT9510_reg_reg_sel33_pds	(*(volatile byte xdata *) 0xD8A3)
#define    p_IT9510_reg_reg_sel33_pds	0xD8A3 
#define	IT9510_reg_IT9510_reg_sel33_pds_pos 0
#define	IT9510_reg_IT9510_reg_sel33_pds_len 3
#define	IT9510_reg_IT9510_reg_sel33_pds_lsb 0
#define xd_p_IT9510_reg_usbck_sel_pds	(*(volatile byte xdata *) 0xD8A4)
#define    p_IT9510_reg_usbck_sel_pds	0xD8A4 
#define	IT9510_reg_usbck_sel_pds_pos 0
#define	IT9510_reg_usbck_sel_pds_len 3
#define	IT9510_reg_usbck_sel_pds_lsb 0
#define xd_p_IT9510_reg_psda_pds	(*(volatile byte xdata *) 0xD8A5)
#define    p_IT9510_reg_psda_pds	0xD8A5 
#define	IT9510_reg_psda_pds_pos 0
#define	IT9510_reg_psda_pds_len 3
#define	IT9510_reg_psda_pds_lsb 0
#define xd_p_IT9510_reg_pscl_pds	(*(volatile byte xdata *) 0xD8A6)
#define    p_IT9510_reg_pscl_pds	0xD8A6 
#define	IT9510_reg_pscl_pds_pos 0
#define	IT9510_reg_pscl_pds_len 3
#define	IT9510_reg_pscl_pds_lsb 0
#define xd_p_IT9510_reg_iotunscl_pds	(*(volatile byte xdata *) 0xD8A7)
#define    p_IT9510_reg_iotunscl_pds	0xD8A7 
#define	IT9510_reg_iotunscl_pds_pos 0
#define	IT9510_reg_iotunscl_pds_len 3
#define	IT9510_reg_iotunscl_pds_lsb 0
#define xd_p_IT9510_reg_iotunsda_pds	(*(volatile byte xdata *) 0xD8A8)
#define    p_IT9510_reg_iotunsda_pds	0xD8A8 
#define	IT9510_reg_iotunsda_pds_pos 0
#define	IT9510_reg_iotunsda_pds_len 3
#define	IT9510_reg_iotunsda_pds_lsb 0
#define xd_p_IT9510_reg_rxdofsm_pds	(*(volatile byte xdata *) 0xD8A9)
#define    p_IT9510_reg_rxdofsm_pds	0xD8A9 
#define	IT9510_reg_rxdofsm_pds_pos 0
#define	IT9510_reg_rxdofsm_pds_len 3
#define	IT9510_reg_rxdofsm_pds_lsb 0
#define xd_p_IT9510_reg_txdofsm_pds	(*(volatile byte xdata *) 0xD8AA)
#define    p_IT9510_reg_txdofsm_pds	0xD8AA 
#define	IT9510_reg_txdofsm_pds_pos 0
#define	IT9510_reg_txdofsm_pds_len 3
#define	IT9510_reg_txdofsm_pds_lsb 0
#define xd_p_IT9510_reg_rxdlink_pds	(*(volatile byte xdata *) 0xD8AB)
#define    p_IT9510_reg_rxdlink_pds	0xD8AB 
#define	IT9510_reg_rxdlink_pds_pos 0
#define	IT9510_reg_rxdlink_pds_len 3
#define	IT9510_reg_rxdlink_pds_lsb 0
#define xd_p_IT9510_reg_txdlink_pds	(*(volatile byte xdata *) 0xD8AC)
#define    p_IT9510_reg_txdlink_pds	0xD8AC 
#define	IT9510_reg_txdlink_pds_pos 0
#define	IT9510_reg_txdlink_pds_len 3
#define	IT9510_reg_txdlink_pds_lsb 0
#define xd_p_IT9510_reg_ck_test_pds	(*(volatile byte xdata *) 0xD8AD)
#define    p_IT9510_reg_ck_test_pds	0xD8AD 
#define	IT9510_reg_ck_test_pds_pos 0
#define	IT9510_reg_ck_test_pds_len 3
#define	IT9510_reg_ck_test_pds_lsb 0
#define xd_r_IT9510_reg_top_gpioh1_i	(*(volatile byte xdata *) 0xD8AE)
#define    r_IT9510_reg_top_gpioh1_i	0xD8AE 
#define	IT9510_reg_top_gpioh1_i_pos 0
#define	IT9510_reg_top_gpioh1_i_len 1
#define	IT9510_reg_top_gpioh1_i_lsb 0
#define xd_p_IT9510_reg_top_gpioh1_o	(*(volatile byte xdata *) 0xD8AF)
#define    p_IT9510_reg_top_gpioh1_o	0xD8AF 
#define	IT9510_reg_top_gpioh1_o_pos 0
#define	IT9510_reg_top_gpioh1_o_len 1
#define	IT9510_reg_top_gpioh1_o_lsb 0
#define xd_p_IT9510_reg_top_gpioh1_en	(*(volatile byte xdata *) 0xD8B0)
#define    p_IT9510_reg_top_gpioh1_en	0xD8B0 
#define	IT9510_reg_top_gpioh1_en_pos 0
#define	IT9510_reg_top_gpioh1_en_len 1
#define	IT9510_reg_top_gpioh1_en_lsb 0
#define xd_p_IT9510_reg_top_gpioh1_on	(*(volatile byte xdata *) 0xD8B1)
#define    p_IT9510_reg_top_gpioh1_on	0xD8B1 
#define	IT9510_reg_top_gpioh1_on_pos 0
#define	IT9510_reg_top_gpioh1_on_len 1
#define	IT9510_reg_top_gpioh1_on_lsb 0
#define xd_r_IT9510_reg_top_gpioh3_i	(*(volatile byte xdata *) 0xD8B2)
#define    r_IT9510_reg_top_gpioh3_i	0xD8B2 
#define	IT9510_reg_top_gpioh3_i_pos 0
#define	IT9510_reg_top_gpioh3_i_len 1
#define	IT9510_reg_top_gpioh3_i_lsb 0
#define xd_p_IT9510_reg_top_gpioh3_o	(*(volatile byte xdata *) 0xD8B3)
#define    p_IT9510_reg_top_gpioh3_o	0xD8B3 
#define	IT9510_reg_top_gpioh3_o_pos 0
#define	IT9510_reg_top_gpioh3_o_len 1
#define	IT9510_reg_top_gpioh3_o_lsb 0
#define xd_p_IT9510_reg_top_gpioh3_en	(*(volatile byte xdata *) 0xD8B4)
#define    p_IT9510_reg_top_gpioh3_en	0xD8B4 
#define	IT9510_reg_top_gpioh3_en_pos 0
#define	IT9510_reg_top_gpioh3_en_len 1
#define	IT9510_reg_top_gpioh3_en_lsb 0
#define xd_p_IT9510_reg_top_gpioh3_on	(*(volatile byte xdata *) 0xD8B5)
#define    p_IT9510_reg_top_gpioh3_on	0xD8B5 
#define	IT9510_reg_top_gpioh3_on_pos 0
#define	IT9510_reg_top_gpioh3_on_len 1
#define	IT9510_reg_top_gpioh3_on_lsb 0
#define xd_r_IT9510_reg_top_gpioh2_i	(*(volatile byte xdata *) 0xD8B6)
#define    r_IT9510_reg_top_gpioh2_i	0xD8B6 
#define	IT9510_reg_top_gpioh2_i_pos 0
#define	IT9510_reg_top_gpioh2_i_len 1
#define	IT9510_reg_top_gpioh2_i_lsb 0
#define xd_p_IT9510_reg_top_gpioh2_o	(*(volatile byte xdata *) 0xD8B7)
#define    p_IT9510_reg_top_gpioh2_o	0xD8B7 
#define	IT9510_reg_top_gpioh2_o_pos 0
#define	IT9510_reg_top_gpioh2_o_len 1
#define	IT9510_reg_top_gpioh2_o_lsb 0
#define xd_p_IT9510_reg_top_gpioh2_en	(*(volatile byte xdata *) 0xD8B8)
#define    p_IT9510_reg_top_gpioh2_en	0xD8B8 
#define	IT9510_reg_top_gpioh2_en_pos 0
#define	IT9510_reg_top_gpioh2_en_len 1
#define	IT9510_reg_top_gpioh2_en_lsb 0
#define xd_p_IT9510_reg_top_gpioh2_on	(*(volatile byte xdata *) 0xD8B9)
#define    p_IT9510_reg_top_gpioh2_on	0xD8B9 
#define	IT9510_reg_top_gpioh2_on_pos 0
#define	IT9510_reg_top_gpioh2_on_len 1
#define	IT9510_reg_top_gpioh2_on_lsb 0
#define xd_r_IT9510_reg_top_gpioh5_i	(*(volatile byte xdata *) 0xD8BA)
#define    r_IT9510_reg_top_gpioh5_i	0xD8BA 
#define	IT9510_reg_top_gpioh5_i_pos 0
#define	IT9510_reg_top_gpioh5_i_len 1
#define	IT9510_reg_top_gpioh5_i_lsb 0
#define xd_p_IT9510_reg_top_gpioh5_o	(*(volatile byte xdata *) 0xD8BB)
#define    p_IT9510_reg_top_gpioh5_o	0xD8BB 
#define	IT9510_reg_top_gpioh5_o_pos 0
#define	IT9510_reg_top_gpioh5_o_len 1
#define	IT9510_reg_top_gpioh5_o_lsb 0
#define xd_p_IT9510_reg_top_gpioh5_en	(*(volatile byte xdata *) 0xD8BC)
#define    p_IT9510_reg_top_gpioh5_en	0xD8BC 
#define	IT9510_reg_top_gpioh5_en_pos 0
#define	IT9510_reg_top_gpioh5_en_len 1
#define	IT9510_reg_top_gpioh5_en_lsb 0
#define xd_p_IT9510_reg_top_gpioh5_on	(*(volatile byte xdata *) 0xD8BD)
#define    p_IT9510_reg_top_gpioh5_on	0xD8BD 
#define	IT9510_reg_top_gpioh5_on_pos 0
#define	IT9510_reg_top_gpioh5_on_len 1
#define	IT9510_reg_top_gpioh5_on_lsb 0
#define xd_r_IT9510_reg_top_gpioh4_i	(*(volatile byte xdata *) 0xD8BE)
#define    r_IT9510_reg_top_gpioh4_i	0xD8BE 
#define	IT9510_reg_top_gpioh4_i_pos 0
#define	IT9510_reg_top_gpioh4_i_len 1
#define	IT9510_reg_top_gpioh4_i_lsb 0
#define xd_p_IT9510_reg_top_gpioh4_o	(*(volatile byte xdata *) 0xD8BF)
#define    p_IT9510_reg_top_gpioh4_o	0xD8BF 
#define	IT9510_reg_top_gpioh4_o_pos 0
#define	IT9510_reg_top_gpioh4_o_len 1
#define	IT9510_reg_top_gpioh4_o_lsb 0
#define xd_p_IT9510_reg_top_gpioh4_en	(*(volatile byte xdata *) 0xD8C0)
#define    p_IT9510_reg_top_gpioh4_en	0xD8C0 
#define	IT9510_reg_top_gpioh4_en_pos 0
#define	IT9510_reg_top_gpioh4_en_len 1
#define	IT9510_reg_top_gpioh4_en_lsb 0
#define xd_p_IT9510_reg_top_gpioh4_on	(*(volatile byte xdata *) 0xD8C1)
#define    p_IT9510_reg_top_gpioh4_on	0xD8C1 
#define	IT9510_reg_top_gpioh4_on_pos 0
#define	IT9510_reg_top_gpioh4_on_len 1
#define	IT9510_reg_top_gpioh4_on_lsb 0
#define xd_r_IT9510_reg_top_gpioh7_i	(*(volatile byte xdata *) 0xD8C2)
#define    r_IT9510_reg_top_gpioh7_i	0xD8C2 
#define	IT9510_reg_top_gpioh7_i_pos 0
#define	IT9510_reg_top_gpioh7_i_len 1
#define	IT9510_reg_top_gpioh7_i_lsb 0
#define xd_p_IT9510_reg_top_gpioh7_o	(*(volatile byte xdata *) 0xD8C3)
#define    p_IT9510_reg_top_gpioh7_o	0xD8C3 
#define	IT9510_reg_top_gpioh7_o_pos 0
#define	IT9510_reg_top_gpioh7_o_len 1
#define	IT9510_reg_top_gpioh7_o_lsb 0
#define xd_p_IT9510_reg_top_gpioh7_en	(*(volatile byte xdata *) 0xD8C4)
#define    p_IT9510_reg_top_gpioh7_en	0xD8C4 
#define	IT9510_reg_top_gpioh7_en_pos 0
#define	IT9510_reg_top_gpioh7_en_len 1
#define	IT9510_reg_top_gpioh7_en_lsb 0
#define xd_p_IT9510_reg_top_gpioh7_on	(*(volatile byte xdata *) 0xD8C5)
#define    p_IT9510_reg_top_gpioh7_on	0xD8C5 
#define	IT9510_reg_top_gpioh7_on_pos 0
#define	IT9510_reg_top_gpioh7_on_len 1
#define	IT9510_reg_top_gpioh7_on_lsb 0
#define xd_r_IT9510_reg_top_gpioh6_i	(*(volatile byte xdata *) 0xD8C6)
#define    r_IT9510_reg_top_gpioh6_i	0xD8C6 
#define	IT9510_reg_top_gpioh6_i_pos 0
#define	IT9510_reg_top_gpioh6_i_len 1
#define	IT9510_reg_top_gpioh6_i_lsb 0
#define xd_p_IT9510_reg_top_gpioh6_o	(*(volatile byte xdata *) 0xD8C7)
#define    p_IT9510_reg_top_gpioh6_o	0xD8C7 
#define	IT9510_reg_top_gpioh6_o_pos 0
#define	IT9510_reg_top_gpioh6_o_len 1
#define	IT9510_reg_top_gpioh6_o_lsb 0
#define xd_p_IT9510_reg_top_gpioh6_en	(*(volatile byte xdata *) 0xD8C8)
#define    p_IT9510_reg_top_gpioh6_en	0xD8C8 
#define	IT9510_reg_top_gpioh6_en_pos 0
#define	IT9510_reg_top_gpioh6_en_len 1
#define	IT9510_reg_top_gpioh6_en_lsb 0
#define xd_p_IT9510_reg_top_gpioh6_on	(*(volatile byte xdata *) 0xD8C9)
#define    p_IT9510_reg_top_gpioh6_on	0xD8C9 
#define	IT9510_reg_top_gpioh6_on_pos 0
#define	IT9510_reg_top_gpioh6_on_len 1
#define	IT9510_reg_top_gpioh6_on_lsb 0
#define xd_r_IT9510_reg_top_ir_emit0_i	(*(volatile byte xdata *) 0xD8CA)
#define    r_IT9510_reg_top_ir_emit0_i	0xD8CA 
#define	IT9510_reg_top_ir_emit0_i_pos 0
#define	IT9510_reg_top_ir_emit0_i_len 1
#define	IT9510_reg_top_ir_emit0_i_lsb 0
#define xd_p_IT9510_reg_top_ir_emit0_en	(*(volatile byte xdata *) 0xD8CC)
#define    p_IT9510_reg_top_ir_emit0_en	0xD8CC 
#define	IT9510_reg_top_ir_emit0_en_pos 0
#define	IT9510_reg_top_ir_emit0_en_len 1
#define	IT9510_reg_top_ir_emit0_en_lsb 0
#define xd_p_IT9510_reg_top_ir_emit0_on	(*(volatile byte xdata *) 0xD8CD)
#define    p_IT9510_reg_top_ir_emit0_on	0xD8CD 
#define	IT9510_reg_top_ir_emit0_on_pos 0
#define	IT9510_reg_top_ir_emit0_on_len 1
#define	IT9510_reg_top_ir_emit0_on_lsb 0
#define xd_r_IT9510_reg_top_gpioh8_i	(*(volatile byte xdata *) 0xD8CE)
#define    r_IT9510_reg_top_gpioh8_i	0xD8CE 
#define	IT9510_reg_top_gpioh8_i_pos 0
#define	IT9510_reg_top_gpioh8_i_len 1
#define	IT9510_reg_top_gpioh8_i_lsb 0
#define xd_p_IT9510_reg_top_gpioh8_o	(*(volatile byte xdata *) 0xD8CF)
#define    p_IT9510_reg_top_gpioh8_o	0xD8CF 
#define	IT9510_reg_top_gpioh8_o_pos 0
#define	IT9510_reg_top_gpioh8_o_len 1
#define	IT9510_reg_top_gpioh8_o_lsb 0
#define xd_p_IT9510_reg_top_gpioh8_en	(*(volatile byte xdata *) 0xD8D0)
#define    p_IT9510_reg_top_gpioh8_en	0xD8D0 
#define	IT9510_reg_top_gpioh8_en_pos 0
#define	IT9510_reg_top_gpioh8_en_len 1
#define	IT9510_reg_top_gpioh8_en_lsb 0
#define xd_p_IT9510_reg_top_gpioh8_on	(*(volatile byte xdata *) 0xD8D1)
#define    p_IT9510_reg_top_gpioh8_on	0xD8D1 
#define	IT9510_reg_top_gpioh8_on_pos 0
#define	IT9510_reg_top_gpioh8_on_len 1
#define	IT9510_reg_top_gpioh8_on_lsb 0
#define xd_r_IT9510_reg_top_ir_emit1_i	(*(volatile byte xdata *) 0xD8D2)
#define    r_IT9510_reg_top_ir_emit1_i	0xD8D2 
#define	IT9510_reg_top_ir_emit1_i_pos 0
#define	IT9510_reg_top_ir_emit1_i_len 1
#define	IT9510_reg_top_ir_emit1_i_lsb 0
#define xd_p_IT9510_reg_top_ir_emit1_en	(*(volatile byte xdata *) 0xD8D4)
#define    p_IT9510_reg_top_ir_emit1_en	0xD8D4 
#define	IT9510_reg_top_ir_emit1_en_pos 0
#define	IT9510_reg_top_ir_emit1_en_len 1
#define	IT9510_reg_top_ir_emit1_en_lsb 0
#define xd_p_io_mux_led_flash_sel	(*(volatile byte xdata *) 0xD8D5)
#define    p_io_mux_led_flash_sel	0xD8D5 
#define	io_mux_led_flash_sel_pos 0
#define	io_mux_led_flash_sel_len 2
#define	io_mux_led_flash_sel_lsb 0
#define xd_p_IT9510_reg_top_lock2_out	(*(volatile byte xdata *) 0xD8EE)
#define    p_IT9510_reg_top_lock2_out	0xD8EE 
#define	IT9510_reg_top_lock2_out_pos 0
#define	IT9510_reg_top_lock2_out_len 1
#define	IT9510_reg_top_lock2_out_lsb 0
#define xd_p_IT9510_reg_top_lock2_tpsd	(*(volatile byte xdata *) 0xD8EF)
#define    p_IT9510_reg_top_lock2_tpsd	0xD8EF 
#define	IT9510_reg_top_lock2_tpsd_pos 0
#define	IT9510_reg_top_lock2_tpsd_len 1
#define	IT9510_reg_top_lock2_tpsd_lsb 0
#define xd_p_IT9510_reg_top_lock2_o	(*(volatile byte xdata *) 0xD8F0)
#define    p_IT9510_reg_top_lock2_o	0xD8F0 
#define	IT9510_reg_top_lock2_o_pos 0
#define	IT9510_reg_top_lock2_o_len 1
#define	IT9510_reg_top_lock2_o_lsb 0
#define xd_p_IT9510_reg_top_lock2_en	(*(volatile byte xdata *) 0xD8F1)
#define    p_IT9510_reg_top_lock2_en	0xD8F1 
#define	IT9510_reg_top_lock2_en_pos 0
#define	IT9510_reg_top_lock2_en_len 1
#define	IT9510_reg_top_lock2_en_lsb 0
#define xd_p_IT9510_reg_top_lock2_on	(*(volatile byte xdata *) 0xD8F2)
#define    p_IT9510_reg_top_lock2_on	0xD8F2 
#define	IT9510_reg_top_lock2_on_pos 0
#define	IT9510_reg_top_lock2_on_len 1
#define	IT9510_reg_top_lock2_on_lsb 0
#define xd_p_IT9510_reg_top_lock1_out	(*(volatile byte xdata *) 0xD8F3)
#define    p_IT9510_reg_top_lock1_out	0xD8F3 
#define	IT9510_reg_top_lock1_out_pos 0
#define	IT9510_reg_top_lock1_out_len 1
#define	IT9510_reg_top_lock1_out_lsb 0
#define xd_p_IT9510_reg_top_lock1_tpsd	(*(volatile byte xdata *) 0xD8F4)
#define    p_IT9510_reg_top_lock1_tpsd	0xD8F4 
#define	IT9510_reg_top_lock1_tpsd_pos 0
#define	IT9510_reg_top_lock1_tpsd_len 1
#define	IT9510_reg_top_lock1_tpsd_lsb 0
#define xd_p_IT9510_reg_top_lock1_o	(*(volatile byte xdata *) 0xD8F5)
#define    p_IT9510_reg_top_lock1_o	0xD8F5 
#define	IT9510_reg_top_lock1_o_pos 0
#define	IT9510_reg_top_lock1_o_len 1
#define	IT9510_reg_top_lock1_o_lsb 0
#define xd_p_IT9510_reg_top_lock1_en	(*(volatile byte xdata *) 0xD8F6)
#define    p_IT9510_reg_top_lock1_en	0xD8F6 
#define	IT9510_reg_top_lock1_en_pos 0
#define	IT9510_reg_top_lock1_en_len 1
#define	IT9510_reg_top_lock1_en_lsb 0
#define xd_p_IT9510_reg_top_lock1_on	(*(volatile byte xdata *) 0xD8F7)
#define    p_IT9510_reg_top_lock1_on	0xD8F7 
#define	IT9510_reg_top_lock1_on_pos 0
#define	IT9510_reg_top_lock1_on_len 1
#define	IT9510_reg_top_lock1_on_lsb 0
#define xd_p_IT9510_reg_top_lock4_out	(*(volatile byte xdata *) 0xD8F8)
#define    p_IT9510_reg_top_lock4_out	0xD8F8 
#define	IT9510_reg_top_lock4_out_pos 0
#define	IT9510_reg_top_lock4_out_len 1
#define	IT9510_reg_top_lock4_out_lsb 0
#define xd_p_IT9510_reg_top_lock4_tpsd	(*(volatile byte xdata *) 0xD8F9)
#define    p_IT9510_reg_top_lock4_tpsd	0xD8F9 
#define	IT9510_reg_top_lock4_tpsd_pos 0
#define	IT9510_reg_top_lock4_tpsd_len 1
#define	IT9510_reg_top_lock4_tpsd_lsb 0
#define xd_p_IT9510_reg_top_lock4_o	(*(volatile byte xdata *) 0xD8FA)
#define    p_IT9510_reg_top_lock4_o	0xD8FA 
#define	IT9510_reg_top_lock4_o_pos 0
#define	IT9510_reg_top_lock4_o_len 1
#define	IT9510_reg_top_lock4_o_lsb 0
#define xd_p_IT9510_reg_top_lock4_en	(*(volatile byte xdata *) 0xD8FB)
#define    p_IT9510_reg_top_lock4_en	0xD8FB 
#define	IT9510_reg_top_lock4_en_pos 0
#define	IT9510_reg_top_lock4_en_len 1
#define	IT9510_reg_top_lock4_en_lsb 0
#define xd_p_IT9510_reg_top_lock4_on	(*(volatile byte xdata *) 0xD8FC)
#define    p_IT9510_reg_top_lock4_on	0xD8FC 
#define	IT9510_reg_top_lock4_on_pos 0
#define	IT9510_reg_top_lock4_on_len 1
#define	IT9510_reg_top_lock4_on_lsb 0
#define xd_p_IT9510_reg_top_lock3_out	(*(volatile byte xdata *) 0xD8FD)
#define    p_IT9510_reg_top_lock3_out	0xD8FD 
#define	IT9510_reg_top_lock3_out_pos 0
#define	IT9510_reg_top_lock3_out_len 1
#define	IT9510_reg_top_lock3_out_lsb 0
#define xd_p_IT9510_reg_top_lock3_tpsd	(*(volatile byte xdata *) 0xD8FE)
#define    p_IT9510_reg_top_lock3_tpsd	0xD8FE 
#define	IT9510_reg_top_lock3_tpsd_pos 0
#define	IT9510_reg_top_lock3_tpsd_len 1
#define	IT9510_reg_top_lock3_tpsd_lsb 0
#define xd_p_IT9510_reg_top_lock3_o	(*(volatile byte xdata *) 0xD8FF)
#define    p_IT9510_reg_top_lock3_o	0xD8FF 
#define	IT9510_reg_top_lock3_o_pos 0
#define	IT9510_reg_top_lock3_o_len 1
#define	IT9510_reg_top_lock3_o_lsb 0
#define xd_p_IT9510_reg_top_lock3_en	(*(volatile byte xdata *) 0xD900)
#define    p_IT9510_reg_top_lock3_en	0xD900 
#define	IT9510_reg_top_lock3_en_pos 0
#define	IT9510_reg_top_lock3_en_len 1
#define	IT9510_reg_top_lock3_en_lsb 0
#define xd_p_IT9510_reg_top_lock3_on	(*(volatile byte xdata *) 0xD901)
#define    p_IT9510_reg_top_lock3_on	0xD901 
#define	IT9510_reg_top_lock3_on_pos 0
#define	IT9510_reg_top_lock3_on_len 1
#define	IT9510_reg_top_lock3_on_lsb 0
#define xd_p_IT9510_reg_top_pwm0_en	(*(volatile byte xdata *) 0xD902)
#define    p_IT9510_reg_top_pwm0_en	0xD902 
#define	IT9510_reg_top_pwm0_en_pos 0
#define	IT9510_reg_top_pwm0_en_len 1
#define	IT9510_reg_top_pwm0_en_lsb 0
#define xd_p_IT9510_reg_top_pwm1_en	(*(volatile byte xdata *) 0xD903)
#define    p_IT9510_reg_top_pwm1_en	0xD903 
#define	IT9510_reg_top_pwm1_en_pos 0
#define	IT9510_reg_top_pwm1_en_len 1
#define	IT9510_reg_top_pwm1_en_lsb 0
#define xd_p_IT9510_reg_top_pwm2_en	(*(volatile byte xdata *) 0xD904)
#define    p_IT9510_reg_top_pwm2_en	0xD904 
#define	IT9510_reg_top_pwm2_en_pos 0
#define	IT9510_reg_top_pwm2_en_len 1
#define	IT9510_reg_top_pwm2_en_lsb 0
#define xd_p_IT9510_reg_top_pwm3_en	(*(volatile byte xdata *) 0xD905)
#define    p_IT9510_reg_top_pwm3_en	0xD905 
#define	IT9510_reg_top_pwm3_en_pos 0
#define	IT9510_reg_top_pwm3_en_len 1
#define	IT9510_reg_top_pwm3_en_lsb 0
#define xd_p_IT9510_reg_top_pwm0_gpio	(*(volatile byte xdata *) 0xD906)
#define    p_IT9510_reg_top_pwm0_gpio	0xD906 
#define	IT9510_reg_top_pwm0_gpio_pos 0
#define	IT9510_reg_top_pwm0_gpio_len 1
#define	IT9510_reg_top_pwm0_gpio_lsb 0
#define xd_p_IT9510_reg_top_pwm0_pos	(*(volatile byte xdata *) 0xD907)
#define    p_IT9510_reg_top_pwm0_pos	0xD907 
#define	IT9510_reg_top_pwm0_pos_pos 0
#define	IT9510_reg_top_pwm0_pos_len 3
#define	IT9510_reg_top_pwm0_pos_lsb 0
#define xd_p_IT9510_reg_top_pwm0_width	(*(volatile byte xdata *) 0xD908)
#define    p_IT9510_reg_top_pwm0_width	0xD908 
#define	IT9510_reg_top_pwm0_width_pos 0
#define	IT9510_reg_top_pwm0_width_len 2
#define	IT9510_reg_top_pwm0_width_lsb 0
#define xd_p_IT9510_reg_top_pwm0_duration	(*(volatile byte xdata *) 0xD909)
#define    p_IT9510_reg_top_pwm0_duration	0xD909 
#define	IT9510_reg_top_pwm0_duration_pos 0
#define	IT9510_reg_top_pwm0_duration_len 8
#define	IT9510_reg_top_pwm0_duration_lsb 0
#define xd_p_IT9510_reg_top_pwm1_gpio	(*(volatile byte xdata *) 0xD90A)
#define    p_IT9510_reg_top_pwm1_gpio	0xD90A 
#define	IT9510_reg_top_pwm1_gpio_pos 0
#define	IT9510_reg_top_pwm1_gpio_len 1
#define	IT9510_reg_top_pwm1_gpio_lsb 0
#define xd_p_IT9510_reg_top_pwm1_pos	(*(volatile byte xdata *) 0xD90B)
#define    p_IT9510_reg_top_pwm1_pos	0xD90B 
#define	IT9510_reg_top_pwm1_pos_pos 0
#define	IT9510_reg_top_pwm1_pos_len 3
#define	IT9510_reg_top_pwm1_pos_lsb 0
#define xd_p_IT9510_reg_top_pwm1_width	(*(volatile byte xdata *) 0xD90C)
#define    p_IT9510_reg_top_pwm1_width	0xD90C 
#define	IT9510_reg_top_pwm1_width_pos 0
#define	IT9510_reg_top_pwm1_width_len 2
#define	IT9510_reg_top_pwm1_width_lsb 0
#define xd_p_IT9510_reg_top_pwm1_duration	(*(volatile byte xdata *) 0xD90D)
#define    p_IT9510_reg_top_pwm1_duration	0xD90D 
#define	IT9510_reg_top_pwm1_duration_pos 0
#define	IT9510_reg_top_pwm1_duration_len 8
#define	IT9510_reg_top_pwm1_duration_lsb 0
#define xd_p_IT9510_reg_top_pwm2_gpio	(*(volatile byte xdata *) 0xD90E)
#define    p_IT9510_reg_top_pwm2_gpio	0xD90E 
#define	IT9510_reg_top_pwm2_gpio_pos 0
#define	IT9510_reg_top_pwm2_gpio_len 1
#define	IT9510_reg_top_pwm2_gpio_lsb 0
#define xd_p_IT9510_reg_top_pwm2_pos	(*(volatile byte xdata *) 0xD90F)
#define    p_IT9510_reg_top_pwm2_pos	0xD90F 
#define	IT9510_reg_top_pwm2_pos_pos 0
#define	IT9510_reg_top_pwm2_pos_len 3
#define	IT9510_reg_top_pwm2_pos_lsb 0
#define xd_p_IT9510_reg_top_pwm2_width	(*(volatile byte xdata *) 0xD910)
#define    p_IT9510_reg_top_pwm2_width	0xD910 
#define	IT9510_reg_top_pwm2_width_pos 0
#define	IT9510_reg_top_pwm2_width_len 2
#define	IT9510_reg_top_pwm2_width_lsb 0
#define xd_p_IT9510_reg_top_pwm2_duration	(*(volatile byte xdata *) 0xD911)
#define    p_IT9510_reg_top_pwm2_duration	0xD911 
#define	IT9510_reg_top_pwm2_duration_pos 0
#define	IT9510_reg_top_pwm2_duration_len 8
#define	IT9510_reg_top_pwm2_duration_lsb 0
#define xd_p_IT9510_reg_top_pwm3_gpio	(*(volatile byte xdata *) 0xD912)
#define    p_IT9510_reg_top_pwm3_gpio	0xD912 
#define	IT9510_reg_top_pwm3_gpio_pos 0
#define	IT9510_reg_top_pwm3_gpio_len 1
#define	IT9510_reg_top_pwm3_gpio_lsb 0
#define xd_p_IT9510_reg_top_pwm3_pos	(*(volatile byte xdata *) 0xD913)
#define    p_IT9510_reg_top_pwm3_pos	0xD913 
#define	IT9510_reg_top_pwm3_pos_pos 0
#define	IT9510_reg_top_pwm3_pos_len 3
#define	IT9510_reg_top_pwm3_pos_lsb 0
#define xd_p_IT9510_reg_top_pwm3_width	(*(volatile byte xdata *) 0xD914)
#define    p_IT9510_reg_top_pwm3_width	0xD914 
#define	IT9510_reg_top_pwm3_width_pos 0
#define	IT9510_reg_top_pwm3_width_len 2
#define	IT9510_reg_top_pwm3_width_lsb 0
#define xd_p_IT9510_reg_top_pwm3_duration	(*(volatile byte xdata *) 0xD915)
#define    p_IT9510_reg_top_pwm3_duration	0xD915 
#define	IT9510_reg_top_pwm3_duration_pos 0
#define	IT9510_reg_top_pwm3_duration_len 8
#define	IT9510_reg_top_pwm3_duration_lsb 0
#define xd_p_IT9510_reg_top_hostb_mpeg_ser_do7	(*(volatile byte xdata *) 0xD91D)
#define    p_IT9510_reg_top_hostb_mpeg_ser_do7	0xD91D 
#define	IT9510_reg_top_hostb_mpeg_ser_do7_pos 0
#define	IT9510_reg_top_hostb_mpeg_ser_do7_len 1
#define	IT9510_reg_top_hostb_mpeg_ser_do7_lsb 0
#define xd_p_IT9510_reg_top_host_reverse	(*(volatile byte xdata *) 0xD920)
#define    p_IT9510_reg_top_host_reverse	0xD920 
#define	IT9510_reg_top_host_reverse_pos 0
#define	IT9510_reg_top_host_reverse_len 1
#define	IT9510_reg_top_host_reverse_lsb 0
#define xd_p_IT9510_reg_top_uart1_sel	(*(volatile byte xdata *) 0xD924)
#define    p_IT9510_reg_top_uart1_sel	0xD924 
#define	IT9510_reg_top_uart1_sel_pos 0
#define	IT9510_reg_top_uart1_sel_len 1
#define	IT9510_reg_top_uart1_sel_lsb 0
#define xd_p_IT9510_reg_usb_cfg_speed	(*(volatile byte xdata *) 0xDD00)
#define    p_IT9510_reg_usb_cfg_speed	0xDD00 
#define	IT9510_reg_usb_cfg_speed_pos 0
#define	IT9510_reg_usb_cfg_speed_len 1
#define	IT9510_reg_usb_cfg_speed_lsb 0
#define xd_p_IT9510_reg_usb_cfg_utmi16	(*(volatile byte xdata *) 0xDD00)
#define    p_IT9510_reg_usb_cfg_utmi16	0xDD00 
#define	IT9510_reg_usb_cfg_utmi16_pos 1
#define	IT9510_reg_usb_cfg_utmi16_len 1
#define	IT9510_reg_usb_cfg_utmi16_lsb 0
#define xd_p_IT9510_reg_usb_cfg_test	(*(volatile byte xdata *) 0xDD00)
#define    p_IT9510_reg_usb_cfg_test	0xDD00 
#define	IT9510_reg_usb_cfg_test_pos 3
#define	IT9510_reg_usb_cfg_test_len 3
#define	IT9510_reg_usb_cfg_test_lsb 0
#define xd_p_IT9510_reg_usb_port_sim_reset	(*(volatile byte xdata *) 0xDD00)
#define    p_IT9510_reg_usb_port_sim_reset	0xDD00 
#define	IT9510_reg_usb_port_sim_reset_pos 6
#define	IT9510_reg_usb_port_sim_reset_len 1
#define	IT9510_reg_usb_port_sim_reset_lsb 0
#define xd_p_IT9510_reg_usb_port_run	(*(volatile byte xdata *) 0xDD00)
#define    p_IT9510_reg_usb_port_run	0xDD00 
#define	IT9510_reg_usb_port_run_pos 7
#define	IT9510_reg_usb_port_run_len 1
#define	IT9510_reg_usb_port_run_lsb 0
#define xd_r_usb_line_state_0	(*(volatile byte xdata *) 0xDD01)
#define    r_usb_line_state_0	0xDD01 
#define	usb_line_state_0_pos 0
#define	usb_line_state_0_len 1
#define	usb_line_state_0_lsb 0
#define xd_r_usb_line_state_1	(*(volatile byte xdata *) 0xDD01)
#define    r_usb_line_state_1	0xDD01 
#define	usb_line_state_1_pos 1
#define	usb_line_state_1_len 1
#define	usb_line_state_1_lsb 0
#define xd_r_IT9510_reg_usb_status_speed	(*(volatile byte xdata *) 0xDD01)
#define    r_IT9510_reg_usb_status_speed	0xDD01 
#define	IT9510_reg_usb_status_speed_pos 2
#define	IT9510_reg_usb_status_speed_len 1
#define	IT9510_reg_usb_status_speed_lsb 0
#define xd_r_IT9510_reg_usb_status_connect	(*(volatile byte xdata *) 0xDD01)
#define    r_IT9510_reg_usb_status_connect	0xDD01 
#define	IT9510_reg_usb_status_connect_pos 3
#define	IT9510_reg_usb_status_connect_len 1
#define	IT9510_reg_usb_status_connect_lsb 0
#define xd_r_IT9510_reg_usb_rx_buf	(*(volatile byte xdata *) 0xDD01)
#define    r_IT9510_reg_usb_rx_buf	0xDD01 
#define	IT9510_reg_usb_rx_buf_pos 4
#define	IT9510_reg_usb_rx_buf_len 1
#define	IT9510_reg_usb_rx_buf_lsb 0
#define xd_r_IT9510_reg_usb_port_reset	(*(volatile byte xdata *) 0xDD01)
#define    r_IT9510_reg_usb_port_reset	0xDD01 
#define	IT9510_reg_usb_port_reset_pos 5
#define	IT9510_reg_usb_port_reset_len 1
#define	IT9510_reg_usb_port_reset_lsb 0
#define xd_r_IT9510_reg_usb_port_suspend	(*(volatile byte xdata *) 0xDD01)
#define    r_IT9510_reg_usb_port_suspend	0xDD01 
#define	IT9510_reg_usb_port_suspend_pos 6
#define	IT9510_reg_usb_port_suspend_len 1
#define	IT9510_reg_usb_port_suspend_lsb 0
#define xd_r_IT9510_reg_usb_rx_buf1	(*(volatile byte xdata *) 0xDD01)
#define    r_IT9510_reg_usb_rx_buf1	0xDD01 
#define	IT9510_reg_usb_rx_buf1_pos 7
#define	IT9510_reg_usb_rx_buf1_len 1
#define	IT9510_reg_usb_rx_buf1_lsb 0
#define xd_p_IT9510_reg_ep1_tx_type	(*(volatile byte xdata *) 0xDD07)
#define    p_IT9510_reg_ep1_tx_type	0xDD07 
#define	IT9510_reg_ep1_tx_type_pos 2
#define	IT9510_reg_ep1_tx_type_len 1
#define	IT9510_reg_ep1_tx_type_lsb 0
#define xd_p_IT9510_reg_ep2_rx_type	(*(volatile byte xdata *) 0xDD07)
#define    p_IT9510_reg_ep2_rx_type	0xDD07 
#define	IT9510_reg_ep2_rx_type_pos 3
#define	IT9510_reg_ep2_rx_type_len 1
#define	IT9510_reg_ep2_rx_type_lsb 0
#define xd_p_IT9510_reg_ep3_tx_type	(*(volatile byte xdata *) 0xDD07)
#define    p_IT9510_reg_ep3_tx_type	0xDD07 
#define	IT9510_reg_ep3_tx_type_pos 4
#define	IT9510_reg_ep3_tx_type_len 1
#define	IT9510_reg_ep3_tx_type_lsb 0
#define xd_p_IT9510_reg_ep4_tx_type	(*(volatile byte xdata *) 0xDD07)
#define    p_IT9510_reg_ep4_tx_type	0xDD07 
#define	IT9510_reg_ep4_tx_type_pos 5
#define	IT9510_reg_ep4_tx_type_len 1
#define	IT9510_reg_ep4_tx_type_lsb 0
#define xd_p_IT9510_reg_ep5_tx_type	(*(volatile byte xdata *) 0xDD07)
#define    p_IT9510_reg_ep5_tx_type	0xDD07 
#define	IT9510_reg_ep5_tx_type_pos 6
#define	IT9510_reg_ep5_tx_type_len 1
#define	IT9510_reg_ep5_tx_type_lsb 0
#define xd_p_IT9510_reg_ep6_rx_type	(*(volatile byte xdata *) 0xDD07)
#define    p_IT9510_reg_ep6_rx_type	0xDD07 
#define	IT9510_reg_ep6_rx_type_pos 7
#define	IT9510_reg_ep6_rx_type_len 1
#define	IT9510_reg_ep6_rx_type_lsb 0
#define xd_p_IT9510_reg_ep0_max_pkt	(*(volatile byte xdata *) 0xDD08)
#define    p_IT9510_reg_ep0_max_pkt	0xDD08 
#define	IT9510_reg_ep0_max_pkt_pos 0
#define	IT9510_reg_ep0_max_pkt_len 8
#define	IT9510_reg_ep0_max_pkt_lsb 0
#define xd_p_IT9510_reg_ep2_max_pkt	(*(volatile byte xdata *) 0xDD0A)
#define    p_IT9510_reg_ep2_max_pkt	0xDD0A 
#define	IT9510_reg_ep2_max_pkt_pos 0
#define	IT9510_reg_ep2_max_pkt_len 8
#define	IT9510_reg_ep2_max_pkt_lsb 0
#define xd_p_IT9510_reg_ep4_max_pkt	(*(volatile byte xdata *) 0xDD0C)
#define    p_IT9510_reg_ep4_max_pkt	0xDD0C 
#define	IT9510_reg_ep4_max_pkt_pos 0
#define	IT9510_reg_ep4_max_pkt_len 8
#define	IT9510_reg_ep4_max_pkt_lsb 0
#define xd_p_IT9510_reg_ep5_max_pkt	(*(volatile byte xdata *) 0xDD0D)
#define    p_IT9510_reg_ep5_max_pkt	0xDD0D 
#define	IT9510_reg_ep5_max_pkt_pos 0
#define	IT9510_reg_ep5_max_pkt_len 8
#define	IT9510_reg_ep5_max_pkt_lsb 0
#define xd_p_IT9510_reg_ep6_max_pkt	(*(volatile byte xdata *) 0xDD0E)
#define    p_IT9510_reg_ep6_max_pkt	0xDD0E 
#define	IT9510_reg_ep6_max_pkt_pos 0
#define	IT9510_reg_ep6_max_pkt_len 8
#define	IT9510_reg_ep6_max_pkt_lsb 0
#define xd_p_IT9510_reg_usb_addr	(*(volatile byte xdata *) 0xDD10)
#define    p_IT9510_reg_usb_addr	0xDD10 
#define	IT9510_reg_usb_addr_pos 0
#define	IT9510_reg_usb_addr_len 7
#define	IT9510_reg_usb_addr_lsb 0
#define xd_p_IT9510_reg_usb_addr_now	(*(volatile byte xdata *) 0xDD10)
#define    p_IT9510_reg_usb_addr_now	0xDD10 
#define	IT9510_reg_usb_addr_now_pos 7
#define	IT9510_reg_usb_addr_now_len 1
#define	IT9510_reg_usb_addr_now_lsb 0
#define xd_p_IT9510_reg_ep0_tx_en	(*(volatile byte xdata *) 0xDD11)
#define    p_IT9510_reg_ep0_tx_en	0xDD11 
#define	IT9510_reg_ep0_tx_en_pos 0
#define	IT9510_reg_ep0_tx_en_len 1
#define	IT9510_reg_ep0_tx_en_lsb 0
#define xd_p_IT9510_reg_ep0_rx_en	(*(volatile byte xdata *) 0xDD11)
#define    p_IT9510_reg_ep0_rx_en	0xDD11 
#define	IT9510_reg_ep0_rx_en_pos 1
#define	IT9510_reg_ep0_rx_en_len 1
#define	IT9510_reg_ep0_rx_en_lsb 0
#define xd_p_IT9510_reg_ep1_tx_en	(*(volatile byte xdata *) 0xDD11)
#define    p_IT9510_reg_ep1_tx_en	0xDD11 
#define	IT9510_reg_ep1_tx_en_pos 2
#define	IT9510_reg_ep1_tx_en_len 1
#define	IT9510_reg_ep1_tx_en_lsb 0
#define xd_p_IT9510_reg_ep2_rx_en	(*(volatile byte xdata *) 0xDD11)
#define    p_IT9510_reg_ep2_rx_en	0xDD11 
#define	IT9510_reg_ep2_rx_en_pos 3
#define	IT9510_reg_ep2_rx_en_len 1
#define	IT9510_reg_ep2_rx_en_lsb 0
#define xd_p_IT9510_reg_ep3_tx_en	(*(volatile byte xdata *) 0xDD11)
#define    p_IT9510_reg_ep3_tx_en	0xDD11 
#define	IT9510_reg_ep3_tx_en_pos 4
#define	IT9510_reg_ep3_tx_en_len 1
#define	IT9510_reg_ep3_tx_en_lsb 0
#define xd_p_IT9510_reg_ep4_tx_en	(*(volatile byte xdata *) 0xDD11)
#define    p_IT9510_reg_ep4_tx_en	0xDD11 
#define	IT9510_reg_ep4_tx_en_pos 5
#define	IT9510_reg_ep4_tx_en_len 1
#define	IT9510_reg_ep4_tx_en_lsb 0
#define xd_p_IT9510_reg_ep5_tx_en	(*(volatile byte xdata *) 0xDD11)
#define    p_IT9510_reg_ep5_tx_en	0xDD11 
#define	IT9510_reg_ep5_tx_en_pos 6
#define	IT9510_reg_ep5_tx_en_len 1
#define	IT9510_reg_ep5_tx_en_lsb 0
#define xd_p_IT9510_reg_ep6_rx_en	(*(volatile byte xdata *) 0xDD11)
#define    p_IT9510_reg_ep6_rx_en	0xDD11 
#define	IT9510_reg_ep6_rx_en_pos 7
#define	IT9510_reg_ep6_rx_en_len 1
#define	IT9510_reg_ep6_rx_en_lsb 0
#define xd_p_IT9510_reg_ep0_tx_stall	(*(volatile byte xdata *) 0xDD12)
#define    p_IT9510_reg_ep0_tx_stall	0xDD12 
#define	IT9510_reg_ep0_tx_stall_pos 0
#define	IT9510_reg_ep0_tx_stall_len 1
#define	IT9510_reg_ep0_tx_stall_lsb 0
#define xd_p_IT9510_reg_ep0_rx_stall	(*(volatile byte xdata *) 0xDD12)
#define    p_IT9510_reg_ep0_rx_stall	0xDD12 
#define	IT9510_reg_ep0_rx_stall_pos 1
#define	IT9510_reg_ep0_rx_stall_len 1
#define	IT9510_reg_ep0_rx_stall_lsb 0
#define xd_p_IT9510_reg_ep1_tx_stall	(*(volatile byte xdata *) 0xDD12)
#define    p_IT9510_reg_ep1_tx_stall	0xDD12 
#define	IT9510_reg_ep1_tx_stall_pos 2
#define	IT9510_reg_ep1_tx_stall_len 1
#define	IT9510_reg_ep1_tx_stall_lsb 0
#define xd_p_IT9510_reg_ep2_rx_stall	(*(volatile byte xdata *) 0xDD12)
#define    p_IT9510_reg_ep2_rx_stall	0xDD12 
#define	IT9510_reg_ep2_rx_stall_pos 3
#define	IT9510_reg_ep2_rx_stall_len 1
#define	IT9510_reg_ep2_rx_stall_lsb 0
#define xd_p_IT9510_reg_ep3_tx_stall	(*(volatile byte xdata *) 0xDD12)
#define    p_IT9510_reg_ep3_tx_stall	0xDD12 
#define	IT9510_reg_ep3_tx_stall_pos 4
#define	IT9510_reg_ep3_tx_stall_len 1
#define	IT9510_reg_ep3_tx_stall_lsb 0
#define xd_p_IT9510_reg_ep4_tx_stall	(*(volatile byte xdata *) 0xDD12)
#define    p_IT9510_reg_ep4_tx_stall	0xDD12 
#define	IT9510_reg_ep4_tx_stall_pos 5
#define	IT9510_reg_ep4_tx_stall_len 1
#define	IT9510_reg_ep4_tx_stall_lsb 0
#define xd_p_IT9510_reg_ep5_tx_stall	(*(volatile byte xdata *) 0xDD12)
#define    p_IT9510_reg_ep5_tx_stall	0xDD12 
#define	IT9510_reg_ep5_tx_stall_pos 6
#define	IT9510_reg_ep5_tx_stall_len 1
#define	IT9510_reg_ep5_tx_stall_lsb 0
#define xd_p_IT9510_reg_ep6_rx_stall	(*(volatile byte xdata *) 0xDD12)
#define    p_IT9510_reg_ep6_rx_stall	0xDD12 
#define	IT9510_reg_ep6_rx_stall_pos 7
#define	IT9510_reg_ep6_rx_stall_len 1
#define	IT9510_reg_ep6_rx_stall_lsb 0
#define xd_p_IT9510_reg_ep0_tx_nak	(*(volatile byte xdata *) 0xDD13)
#define    p_IT9510_reg_ep0_tx_nak	0xDD13 
#define	IT9510_reg_ep0_tx_nak_pos 0
#define	IT9510_reg_ep0_tx_nak_len 1
#define	IT9510_reg_ep0_tx_nak_lsb 0
#define xd_p_IT9510_reg_ep0_rx_nak	(*(volatile byte xdata *) 0xDD13)
#define    p_IT9510_reg_ep0_rx_nak	0xDD13 
#define	IT9510_reg_ep0_rx_nak_pos 1
#define	IT9510_reg_ep0_rx_nak_len 1
#define	IT9510_reg_ep0_rx_nak_lsb 0
#define xd_p_IT9510_reg_ep1_tx_nak	(*(volatile byte xdata *) 0xDD13)
#define    p_IT9510_reg_ep1_tx_nak	0xDD13 
#define	IT9510_reg_ep1_tx_nak_pos 2
#define	IT9510_reg_ep1_tx_nak_len 1
#define	IT9510_reg_ep1_tx_nak_lsb 0
#define xd_p_IT9510_reg_ep2_rx_nak	(*(volatile byte xdata *) 0xDD13)
#define    p_IT9510_reg_ep2_rx_nak	0xDD13 
#define	IT9510_reg_ep2_rx_nak_pos 3
#define	IT9510_reg_ep2_rx_nak_len 1
#define	IT9510_reg_ep2_rx_nak_lsb 0
#define xd_p_IT9510_reg_ep3_tx_nak	(*(volatile byte xdata *) 0xDD13)
#define    p_IT9510_reg_ep3_tx_nak	0xDD13 
#define	IT9510_reg_ep3_tx_nak_pos 4
#define	IT9510_reg_ep3_tx_nak_len 1
#define	IT9510_reg_ep3_tx_nak_lsb 0
#define xd_p_IT9510_reg_ep4_tx_nak	(*(volatile byte xdata *) 0xDD13)
#define    p_IT9510_reg_ep4_tx_nak	0xDD13 
#define	IT9510_reg_ep4_tx_nak_pos 5
#define	IT9510_reg_ep4_tx_nak_len 1
#define	IT9510_reg_ep4_tx_nak_lsb 0
#define xd_p_IT9510_reg_ep5_tx_nak	(*(volatile byte xdata *) 0xDD13)
#define    p_IT9510_reg_ep5_tx_nak	0xDD13 
#define	IT9510_reg_ep5_tx_nak_pos 6
#define	IT9510_reg_ep5_tx_nak_len 1
#define	IT9510_reg_ep5_tx_nak_lsb 0
#define xd_p_IT9510_reg_ep6_rx_nak	(*(volatile byte xdata *) 0xDD13)
#define    p_IT9510_reg_ep6_rx_nak	0xDD13 
#define	IT9510_reg_ep6_rx_nak_pos 7
#define	IT9510_reg_ep6_rx_nak_len 1
#define	IT9510_reg_ep6_rx_nak_lsb 0
#define xd_p_IT9510_reg_ep0_tx_nak_int_en	(*(volatile byte xdata *) 0xDD14)
#define    p_IT9510_reg_ep0_tx_nak_int_en	0xDD14 
#define	IT9510_reg_ep0_tx_nak_int_en_pos 0
#define	IT9510_reg_ep0_tx_nak_int_en_len 1
#define	IT9510_reg_ep0_tx_nak_int_en_lsb 0
#define xd_p_IT9510_reg_ep0_rx_nak_int_en	(*(volatile byte xdata *) 0xDD14)
#define    p_IT9510_reg_ep0_rx_nak_int_en	0xDD14 
#define	IT9510_reg_ep0_rx_nak_int_en_pos 1
#define	IT9510_reg_ep0_rx_nak_int_en_len 1
#define	IT9510_reg_ep0_rx_nak_int_en_lsb 0
#define xd_p_IT9510_reg_ep1_tx_nak_int_en	(*(volatile byte xdata *) 0xDD14)
#define    p_IT9510_reg_ep1_tx_nak_int_en	0xDD14 
#define	IT9510_reg_ep1_tx_nak_int_en_pos 2
#define	IT9510_reg_ep1_tx_nak_int_en_len 1
#define	IT9510_reg_ep1_tx_nak_int_en_lsb 0
#define xd_p_IT9510_reg_ep2_rx_nak_int_en	(*(volatile byte xdata *) 0xDD14)
#define    p_IT9510_reg_ep2_rx_nak_int_en	0xDD14 
#define	IT9510_reg_ep2_rx_nak_int_en_pos 3
#define	IT9510_reg_ep2_rx_nak_int_en_len 1
#define	IT9510_reg_ep2_rx_nak_int_en_lsb 0
#define xd_p_IT9510_reg_ep3_tx_nak_int_en	(*(volatile byte xdata *) 0xDD14)
#define    p_IT9510_reg_ep3_tx_nak_int_en	0xDD14 
#define	IT9510_reg_ep3_tx_nak_int_en_pos 4
#define	IT9510_reg_ep3_tx_nak_int_en_len 1
#define	IT9510_reg_ep3_tx_nak_int_en_lsb 0
#define xd_p_IT9510_reg_ep4_tx_nak_int_en	(*(volatile byte xdata *) 0xDD14)
#define    p_IT9510_reg_ep4_tx_nak_int_en	0xDD14 
#define	IT9510_reg_ep4_tx_nak_int_en_pos 5
#define	IT9510_reg_ep4_tx_nak_int_en_len 1
#define	IT9510_reg_ep4_tx_nak_int_en_lsb 0
#define xd_p_IT9510_reg_ep5_tx_nak_int_en	(*(volatile byte xdata *) 0xDD14)
#define    p_IT9510_reg_ep5_tx_nak_int_en	0xDD14 
#define	IT9510_reg_ep5_tx_nak_int_en_pos 6
#define	IT9510_reg_ep5_tx_nak_int_en_len 1
#define	IT9510_reg_ep5_tx_nak_int_en_lsb 0
#define xd_p_IT9510_reg_ep6_rx_nak_int_en	(*(volatile byte xdata *) 0xDD14)
#define    p_IT9510_reg_ep6_rx_nak_int_en	0xDD14 
#define	IT9510_reg_ep6_rx_nak_int_en_pos 7
#define	IT9510_reg_ep6_rx_nak_int_en_len 1
#define	IT9510_reg_ep6_rx_nak_int_en_lsb 0
#define xd_p_IT9510_reg_ep0_tx_done_int_en	(*(volatile byte xdata *) 0xDD15)
#define    p_IT9510_reg_ep0_tx_done_int_en	0xDD15 
#define	IT9510_reg_ep0_tx_done_int_en_pos 0
#define	IT9510_reg_ep0_tx_done_int_en_len 1
#define	IT9510_reg_ep0_tx_done_int_en_lsb 0
#define xd_p_IT9510_reg_ep0_rx_done_int_en	(*(volatile byte xdata *) 0xDD15)
#define    p_IT9510_reg_ep0_rx_done_int_en	0xDD15 
#define	IT9510_reg_ep0_rx_done_int_en_pos 1
#define	IT9510_reg_ep0_rx_done_int_en_len 1
#define	IT9510_reg_ep0_rx_done_int_en_lsb 0
#define xd_p_IT9510_reg_ep1_tx_done_int_en	(*(volatile byte xdata *) 0xDD15)
#define    p_IT9510_reg_ep1_tx_done_int_en	0xDD15 
#define	IT9510_reg_ep1_tx_done_int_en_pos 2
#define	IT9510_reg_ep1_tx_done_int_en_len 1
#define	IT9510_reg_ep1_tx_done_int_en_lsb 0
#define xd_p_IT9510_reg_ep2_rx_done_int_en	(*(volatile byte xdata *) 0xDD15)
#define    p_IT9510_reg_ep2_rx_done_int_en	0xDD15 
#define	IT9510_reg_ep2_rx_done_int_en_pos 3
#define	IT9510_reg_ep2_rx_done_int_en_len 1
#define	IT9510_reg_ep2_rx_done_int_en_lsb 0
#define xd_p_IT9510_reg_ep3_tx_done_int_en	(*(volatile byte xdata *) 0xDD15)
#define    p_IT9510_reg_ep3_tx_done_int_en	0xDD15 
#define	IT9510_reg_ep3_tx_done_int_en_pos 4
#define	IT9510_reg_ep3_tx_done_int_en_len 1
#define	IT9510_reg_ep3_tx_done_int_en_lsb 0
#define xd_p_IT9510_reg_ep4_tx_done_int_en	(*(volatile byte xdata *) 0xDD15)
#define    p_IT9510_reg_ep4_tx_done_int_en	0xDD15 
#define	IT9510_reg_ep4_tx_done_int_en_pos 5
#define	IT9510_reg_ep4_tx_done_int_en_len 1
#define	IT9510_reg_ep4_tx_done_int_en_lsb 0
#define xd_p_IT9510_reg_ep5_tx_done_int_en	(*(volatile byte xdata *) 0xDD15)
#define    p_IT9510_reg_ep5_tx_done_int_en	0xDD15 
#define	IT9510_reg_ep5_tx_done_int_en_pos 6
#define	IT9510_reg_ep5_tx_done_int_en_len 1
#define	IT9510_reg_ep5_tx_done_int_en_lsb 0
#define xd_p_IT9510_reg_ep6_rx_done_int_en	(*(volatile byte xdata *) 0xDD15)
#define    p_IT9510_reg_ep6_rx_done_int_en	0xDD15 
#define	IT9510_reg_ep6_rx_done_int_en_pos 7
#define	IT9510_reg_ep6_rx_done_int_en_len 1
#define	IT9510_reg_ep6_rx_done_int_en_lsb 0
#define xd_p_IT9510_reg_ep0_tx_fail_int_en	(*(volatile byte xdata *) 0xDD16)
#define    p_IT9510_reg_ep0_tx_fail_int_en	0xDD16 
#define	IT9510_reg_ep0_tx_fail_int_en_pos 0
#define	IT9510_reg_ep0_tx_fail_int_en_len 1
#define	IT9510_reg_ep0_tx_fail_int_en_lsb 0
#define xd_p_IT9510_reg_ep0_rx_fail_int_en	(*(volatile byte xdata *) 0xDD16)
#define    p_IT9510_reg_ep0_rx_fail_int_en	0xDD16 
#define	IT9510_reg_ep0_rx_fail_int_en_pos 1
#define	IT9510_reg_ep0_rx_fail_int_en_len 1
#define	IT9510_reg_ep0_rx_fail_int_en_lsb 0
#define xd_p_IT9510_reg_ep1_tx_fail_int_en	(*(volatile byte xdata *) 0xDD16)
#define    p_IT9510_reg_ep1_tx_fail_int_en	0xDD16 
#define	IT9510_reg_ep1_tx_fail_int_en_pos 2
#define	IT9510_reg_ep1_tx_fail_int_en_len 1
#define	IT9510_reg_ep1_tx_fail_int_en_lsb 0
#define xd_p_IT9510_reg_ep2_rx_fail_int_en	(*(volatile byte xdata *) 0xDD16)
#define    p_IT9510_reg_ep2_rx_fail_int_en	0xDD16 
#define	IT9510_reg_ep2_rx_fail_int_en_pos 3
#define	IT9510_reg_ep2_rx_fail_int_en_len 1
#define	IT9510_reg_ep2_rx_fail_int_en_lsb 0
#define xd_p_IT9510_reg_ep3_tx_fail_int_en	(*(volatile byte xdata *) 0xDD16)
#define    p_IT9510_reg_ep3_tx_fail_int_en	0xDD16 
#define	IT9510_reg_ep3_tx_fail_int_en_pos 4
#define	IT9510_reg_ep3_tx_fail_int_en_len 1
#define	IT9510_reg_ep3_tx_fail_int_en_lsb 0
#define xd_p_IT9510_reg_ep4_tx_fail_int_en	(*(volatile byte xdata *) 0xDD16)
#define    p_IT9510_reg_ep4_tx_fail_int_en	0xDD16 
#define	IT9510_reg_ep4_tx_fail_int_en_pos 5
#define	IT9510_reg_ep4_tx_fail_int_en_len 1
#define	IT9510_reg_ep4_tx_fail_int_en_lsb 0
#define xd_p_IT9510_reg_ep5_tx_fail_int_en	(*(volatile byte xdata *) 0xDD16)
#define    p_IT9510_reg_ep5_tx_fail_int_en	0xDD16 
#define	IT9510_reg_ep5_tx_fail_int_en_pos 6
#define	IT9510_reg_ep5_tx_fail_int_en_len 1
#define	IT9510_reg_ep5_tx_fail_int_en_lsb 0
#define xd_p_IT9510_reg_ep6_rx_fail_int_en	(*(volatile byte xdata *) 0xDD16)
#define    p_IT9510_reg_ep6_rx_fail_int_en	0xDD16 
#define	IT9510_reg_ep6_rx_fail_int_en_pos 7
#define	IT9510_reg_ep6_rx_fail_int_en_len 1
#define	IT9510_reg_ep6_rx_fail_int_en_lsb 0
#define xd_p_IT9510_reg_suspend_int_en	(*(volatile byte xdata *) 0xDD17)
#define    p_IT9510_reg_suspend_int_en	0xDD17 
#define	IT9510_reg_suspend_int_en_pos 0
#define	IT9510_reg_suspend_int_en_len 1
#define	IT9510_reg_suspend_int_en_lsb 0
#define xd_p_IT9510_reg_bus_reset_int_en	(*(volatile byte xdata *) 0xDD17)
#define    p_IT9510_reg_bus_reset_int_en	0xDD17 
#define	IT9510_reg_bus_reset_int_en_pos 1
#define	IT9510_reg_bus_reset_int_en_len 1
#define	IT9510_reg_bus_reset_int_en_lsb 0
#define xd_p_IT9510_reg_ep0_setup_int_en	(*(volatile byte xdata *) 0xDD17)
#define    p_IT9510_reg_ep0_setup_int_en	0xDD17 
#define	IT9510_reg_ep0_setup_int_en_pos 2
#define	IT9510_reg_ep0_setup_int_en_len 1
#define	IT9510_reg_ep0_setup_int_en_lsb 0
#define xd_p_IT9510_reg_ep0_tx_nak_int	(*(volatile byte xdata *) 0xDD18)
#define    p_IT9510_reg_ep0_tx_nak_int	0xDD18 
#define	IT9510_reg_ep0_tx_nak_int_pos 0
#define	IT9510_reg_ep0_tx_nak_int_len 1
#define	IT9510_reg_ep0_tx_nak_int_lsb 0
#define xd_p_IT9510_reg_ep0_rx_nak_int	(*(volatile byte xdata *) 0xDD18)
#define    p_IT9510_reg_ep0_rx_nak_int	0xDD18 
#define	IT9510_reg_ep0_rx_nak_int_pos 1
#define	IT9510_reg_ep0_rx_nak_int_len 1
#define	IT9510_reg_ep0_rx_nak_int_lsb 0
#define xd_p_IT9510_reg_ep1_tx_nak_int	(*(volatile byte xdata *) 0xDD18)
#define    p_IT9510_reg_ep1_tx_nak_int	0xDD18 
#define	IT9510_reg_ep1_tx_nak_int_pos 2
#define	IT9510_reg_ep1_tx_nak_int_len 1
#define	IT9510_reg_ep1_tx_nak_int_lsb 0
#define xd_p_IT9510_reg_ep2_rx_nak_int	(*(volatile byte xdata *) 0xDD18)
#define    p_IT9510_reg_ep2_rx_nak_int	0xDD18 
#define	IT9510_reg_ep2_rx_nak_int_pos 3
#define	IT9510_reg_ep2_rx_nak_int_len 1
#define	IT9510_reg_ep2_rx_nak_int_lsb 0
#define xd_p_IT9510_reg_ep3_tx_nak_int	(*(volatile byte xdata *) 0xDD18)
#define    p_IT9510_reg_ep3_tx_nak_int	0xDD18 
#define	IT9510_reg_ep3_tx_nak_int_pos 4
#define	IT9510_reg_ep3_tx_nak_int_len 1
#define	IT9510_reg_ep3_tx_nak_int_lsb 0
#define xd_p_IT9510_reg_ep4_tx_nak_int	(*(volatile byte xdata *) 0xDD18)
#define    p_IT9510_reg_ep4_tx_nak_int	0xDD18 
#define	IT9510_reg_ep4_tx_nak_int_pos 5
#define	IT9510_reg_ep4_tx_nak_int_len 1
#define	IT9510_reg_ep4_tx_nak_int_lsb 0
#define xd_p_IT9510_reg_ep5_tx_nak_int	(*(volatile byte xdata *) 0xDD18)
#define    p_IT9510_reg_ep5_tx_nak_int	0xDD18 
#define	IT9510_reg_ep5_tx_nak_int_pos 6
#define	IT9510_reg_ep5_tx_nak_int_len 1
#define	IT9510_reg_ep5_tx_nak_int_lsb 0
#define xd_p_IT9510_reg_ep6_rx_nak_int	(*(volatile byte xdata *) 0xDD18)
#define    p_IT9510_reg_ep6_rx_nak_int	0xDD18 
#define	IT9510_reg_ep6_rx_nak_int_pos 7
#define	IT9510_reg_ep6_rx_nak_int_len 1
#define	IT9510_reg_ep6_rx_nak_int_lsb 0
#define xd_p_IT9510_reg_ep0_tx_done_int	(*(volatile byte xdata *) 0xDD19)
#define    p_IT9510_reg_ep0_tx_done_int	0xDD19 
#define	IT9510_reg_ep0_tx_done_int_pos 0
#define	IT9510_reg_ep0_tx_done_int_len 1
#define	IT9510_reg_ep0_tx_done_int_lsb 0
#define xd_p_IT9510_reg_ep0_rx_done_int	(*(volatile byte xdata *) 0xDD19)
#define    p_IT9510_reg_ep0_rx_done_int	0xDD19 
#define	IT9510_reg_ep0_rx_done_int_pos 1
#define	IT9510_reg_ep0_rx_done_int_len 1
#define	IT9510_reg_ep0_rx_done_int_lsb 0
#define xd_p_IT9510_reg_ep1_tx_done_int	(*(volatile byte xdata *) 0xDD19)
#define    p_IT9510_reg_ep1_tx_done_int	0xDD19 
#define	IT9510_reg_ep1_tx_done_int_pos 2
#define	IT9510_reg_ep1_tx_done_int_len 1
#define	IT9510_reg_ep1_tx_done_int_lsb 0
#define xd_p_IT9510_reg_ep2_rx_done_int	(*(volatile byte xdata *) 0xDD19)
#define    p_IT9510_reg_ep2_rx_done_int	0xDD19 
#define	IT9510_reg_ep2_rx_done_int_pos 3
#define	IT9510_reg_ep2_rx_done_int_len 1
#define	IT9510_reg_ep2_rx_done_int_lsb 0
#define xd_p_IT9510_reg_ep3_tx_done_int	(*(volatile byte xdata *) 0xDD19)
#define    p_IT9510_reg_ep3_tx_done_int	0xDD19 
#define	IT9510_reg_ep3_tx_done_int_pos 4
#define	IT9510_reg_ep3_tx_done_int_len 1
#define	IT9510_reg_ep3_tx_done_int_lsb 0
#define xd_p_IT9510_reg_ep4_tx_done_int	(*(volatile byte xdata *) 0xDD19)
#define    p_IT9510_reg_ep4_tx_done_int	0xDD19 
#define	IT9510_reg_ep4_tx_done_int_pos 5
#define	IT9510_reg_ep4_tx_done_int_len 1
#define	IT9510_reg_ep4_tx_done_int_lsb 0
#define xd_p_IT9510_reg_ep5_tx_done_int	(*(volatile byte xdata *) 0xDD19)
#define    p_IT9510_reg_ep5_tx_done_int	0xDD19 
#define	IT9510_reg_ep5_tx_done_int_pos 6
#define	IT9510_reg_ep5_tx_done_int_len 1
#define	IT9510_reg_ep5_tx_done_int_lsb 0
#define xd_p_IT9510_reg_ep6_rx_done_int	(*(volatile byte xdata *) 0xDD19)
#define    p_IT9510_reg_ep6_rx_done_int	0xDD19 
#define	IT9510_reg_ep6_rx_done_int_pos 7
#define	IT9510_reg_ep6_rx_done_int_len 1
#define	IT9510_reg_ep6_rx_done_int_lsb 0
#define xd_p_IT9510_reg_ep0_tx_fail_int	(*(volatile byte xdata *) 0xDD1A)
#define    p_IT9510_reg_ep0_tx_fail_int	0xDD1A 
#define	IT9510_reg_ep0_tx_fail_int_pos 0
#define	IT9510_reg_ep0_tx_fail_int_len 1
#define	IT9510_reg_ep0_tx_fail_int_lsb 0
#define xd_p_IT9510_reg_ep0_rx_fail_int	(*(volatile byte xdata *) 0xDD1A)
#define    p_IT9510_reg_ep0_rx_fail_int	0xDD1A 
#define	IT9510_reg_ep0_rx_fail_int_pos 1
#define	IT9510_reg_ep0_rx_fail_int_len 1
#define	IT9510_reg_ep0_rx_fail_int_lsb 0
#define xd_p_IT9510_reg_ep1_tx_fail_int	(*(volatile byte xdata *) 0xDD1A)
#define    p_IT9510_reg_ep1_tx_fail_int	0xDD1A 
#define	IT9510_reg_ep1_tx_fail_int_pos 2
#define	IT9510_reg_ep1_tx_fail_int_len 1
#define	IT9510_reg_ep1_tx_fail_int_lsb 0
#define xd_p_IT9510_reg_ep2_rx_fail_int	(*(volatile byte xdata *) 0xDD1A)
#define    p_IT9510_reg_ep2_rx_fail_int	0xDD1A 
#define	IT9510_reg_ep2_rx_fail_int_pos 3
#define	IT9510_reg_ep2_rx_fail_int_len 1
#define	IT9510_reg_ep2_rx_fail_int_lsb 0
#define xd_p_IT9510_reg_ep3_tx_fail_int	(*(volatile byte xdata *) 0xDD1A)
#define    p_IT9510_reg_ep3_tx_fail_int	0xDD1A 
#define	IT9510_reg_ep3_tx_fail_int_pos 4
#define	IT9510_reg_ep3_tx_fail_int_len 1
#define	IT9510_reg_ep3_tx_fail_int_lsb 0
#define xd_p_IT9510_reg_ep4_tx_fail_int	(*(volatile byte xdata *) 0xDD1A)
#define    p_IT9510_reg_ep4_tx_fail_int	0xDD1A 
#define	IT9510_reg_ep4_tx_fail_int_pos 5
#define	IT9510_reg_ep4_tx_fail_int_len 1
#define	IT9510_reg_ep4_tx_fail_int_lsb 0
#define xd_p_IT9510_reg_ep5_tx_fail_int	(*(volatile byte xdata *) 0xDD1A)
#define    p_IT9510_reg_ep5_tx_fail_int	0xDD1A 
#define	IT9510_reg_ep5_tx_fail_int_pos 6
#define	IT9510_reg_ep5_tx_fail_int_len 1
#define	IT9510_reg_ep5_tx_fail_int_lsb 0
#define xd_p_IT9510_reg_ep6_rx_fail_int	(*(volatile byte xdata *) 0xDD1A)
#define    p_IT9510_reg_ep6_rx_fail_int	0xDD1A 
#define	IT9510_reg_ep6_rx_fail_int_pos 7
#define	IT9510_reg_ep6_rx_fail_int_len 1
#define	IT9510_reg_ep6_rx_fail_int_lsb 0
#define xd_p_IT9510_reg_suspend_int	(*(volatile byte xdata *) 0xDD1B)
#define    p_IT9510_reg_suspend_int	0xDD1B 
#define	IT9510_reg_suspend_int_pos 0
#define	IT9510_reg_suspend_int_len 1
#define	IT9510_reg_suspend_int_lsb 0
#define xd_p_IT9510_reg_bus_reset_int	(*(volatile byte xdata *) 0xDD1B)
#define    p_IT9510_reg_bus_reset_int	0xDD1B 
#define	IT9510_reg_bus_reset_int_pos 1
#define	IT9510_reg_bus_reset_int_len 1
#define	IT9510_reg_bus_reset_int_lsb 0
#define xd_p_IT9510_reg_ep0_setup_int	(*(volatile byte xdata *) 0xDD1B)
#define    p_IT9510_reg_ep0_setup_int	0xDD1B 
#define	IT9510_reg_ep0_setup_int_pos 2
#define	IT9510_reg_ep0_setup_int_len 1
#define	IT9510_reg_ep0_setup_int_lsb 0
#define xd_r_usbc_int	(*(volatile byte xdata *) 0xDD1B)
#define    r_usbc_int	0xDD1B 
#define	usbc_int_pos 3
#define	usbc_int_len 1
#define	usbc_int_lsb 0
#define xd_r_usb_ir_int	(*(volatile byte xdata *) 0xDD1B)
#define    r_usb_ir_int	0xDD1B 
#define	usb_ir_int_pos 4
#define	usb_ir_int_len 1
#define	usb_ir_int_lsb 0
#define xd_p_IT9510_reg_ep0_tx_rst	(*(volatile byte xdata *) 0xDD1D)
#define    p_IT9510_reg_ep0_tx_rst	0xDD1D 
#define	IT9510_reg_ep0_tx_rst_pos 0
#define	IT9510_reg_ep0_tx_rst_len 1
#define	IT9510_reg_ep0_tx_rst_lsb 0
#define xd_p_IT9510_reg_ep0_rx_rst	(*(volatile byte xdata *) 0xDD1D)
#define    p_IT9510_reg_ep0_rx_rst	0xDD1D 
#define	IT9510_reg_ep0_rx_rst_pos 1
#define	IT9510_reg_ep0_rx_rst_len 1
#define	IT9510_reg_ep0_rx_rst_lsb 0
#define xd_p_IT9510_reg_ep1_tx_rst	(*(volatile byte xdata *) 0xDD1D)
#define    p_IT9510_reg_ep1_tx_rst	0xDD1D 
#define	IT9510_reg_ep1_tx_rst_pos 2
#define	IT9510_reg_ep1_tx_rst_len 1
#define	IT9510_reg_ep1_tx_rst_lsb 0
#define xd_p_IT9510_reg_ep2_rx_rst	(*(volatile byte xdata *) 0xDD1D)
#define    p_IT9510_reg_ep2_rx_rst	0xDD1D 
#define	IT9510_reg_ep2_rx_rst_pos 3
#define	IT9510_reg_ep2_rx_rst_len 1
#define	IT9510_reg_ep2_rx_rst_lsb 0
#define xd_p_IT9510_reg_ep3_tx_rst	(*(volatile byte xdata *) 0xDD1D)
#define    p_IT9510_reg_ep3_tx_rst	0xDD1D 
#define	IT9510_reg_ep3_tx_rst_pos 4
#define	IT9510_reg_ep3_tx_rst_len 1
#define	IT9510_reg_ep3_tx_rst_lsb 0
#define xd_p_IT9510_reg_ep4_tx_rst	(*(volatile byte xdata *) 0xDD1D)
#define    p_IT9510_reg_ep4_tx_rst	0xDD1D 
#define	IT9510_reg_ep4_tx_rst_pos 5
#define	IT9510_reg_ep4_tx_rst_len 1
#define	IT9510_reg_ep4_tx_rst_lsb 0
#define xd_p_IT9510_reg_ep5_tx_rst	(*(volatile byte xdata *) 0xDD1D)
#define    p_IT9510_reg_ep5_tx_rst	0xDD1D 
#define	IT9510_reg_ep5_tx_rst_pos 6
#define	IT9510_reg_ep5_tx_rst_len 1
#define	IT9510_reg_ep5_tx_rst_lsb 0
#define xd_p_IT9510_reg_ep6_rx_rst	(*(volatile byte xdata *) 0xDD1D)
#define    p_IT9510_reg_ep6_rx_rst	0xDD1D 
#define	IT9510_reg_ep6_rx_rst_pos 7
#define	IT9510_reg_ep6_rx_rst_len 1
#define	IT9510_reg_ep6_rx_rst_lsb 0
#define xd_r_IT9510_reg_ep0_tx_active	(*(volatile byte xdata *) 0xDD1E)
#define    r_IT9510_reg_ep0_tx_active	0xDD1E 
#define	IT9510_reg_ep0_tx_active_pos 0
#define	IT9510_reg_ep0_tx_active_len 1
#define	IT9510_reg_ep0_tx_active_lsb 0
#define xd_r_IT9510_reg_ep0_rx_active	(*(volatile byte xdata *) 0xDD1E)
#define    r_IT9510_reg_ep0_rx_active	0xDD1E 
#define	IT9510_reg_ep0_rx_active_pos 1
#define	IT9510_reg_ep0_rx_active_len 1
#define	IT9510_reg_ep0_rx_active_lsb 0
#define xd_r_IT9510_reg_ep1_tx_active	(*(volatile byte xdata *) 0xDD1E)
#define    r_IT9510_reg_ep1_tx_active	0xDD1E 
#define	IT9510_reg_ep1_tx_active_pos 2
#define	IT9510_reg_ep1_tx_active_len 1
#define	IT9510_reg_ep1_tx_active_lsb 0
#define xd_r_IT9510_reg_ep2_rx_active	(*(volatile byte xdata *) 0xDD1E)
#define    r_IT9510_reg_ep2_rx_active	0xDD1E 
#define	IT9510_reg_ep2_rx_active_pos 3
#define	IT9510_reg_ep2_rx_active_len 1
#define	IT9510_reg_ep2_rx_active_lsb 0
#define xd_r_IT9510_reg_ep3_tx_active	(*(volatile byte xdata *) 0xDD1E)
#define    r_IT9510_reg_ep3_tx_active	0xDD1E 
#define	IT9510_reg_ep3_tx_active_pos 4
#define	IT9510_reg_ep3_tx_active_len 1
#define	IT9510_reg_ep3_tx_active_lsb 0
#define xd_r_IT9510_reg_ep4_tx_active	(*(volatile byte xdata *) 0xDD1E)
#define    r_IT9510_reg_ep4_tx_active	0xDD1E 
#define	IT9510_reg_ep4_tx_active_pos 5
#define	IT9510_reg_ep4_tx_active_len 1
#define	IT9510_reg_ep4_tx_active_lsb 0
#define xd_r_IT9510_reg_ep5_tx_active	(*(volatile byte xdata *) 0xDD1E)
#define    r_IT9510_reg_ep5_tx_active	0xDD1E 
#define	IT9510_reg_ep5_tx_active_pos 6
#define	IT9510_reg_ep5_tx_active_len 1
#define	IT9510_reg_ep5_tx_active_lsb 0
#define xd_r_IT9510_reg_ep6_rx_active	(*(volatile byte xdata *) 0xDD1E)
#define    r_IT9510_reg_ep6_rx_active	0xDD1E 
#define	IT9510_reg_ep6_rx_active_pos 7
#define	IT9510_reg_ep6_rx_active_len 1
#define	IT9510_reg_ep6_rx_active_lsb 0
#define xd_p_IT9510_reg_usb_setup_reset	(*(volatile byte xdata *) 0xDD1F)
#define    p_IT9510_reg_usb_setup_reset	0xDD1F 
#define	IT9510_reg_usb_setup_reset_pos 0
#define	IT9510_reg_usb_setup_reset_len 1
#define	IT9510_reg_usb_setup_reset_lsb 0
#define xd_p_IT9510_reg_usb_ep4_retry_new	(*(volatile byte xdata *) 0xDD1F)
#define    p_IT9510_reg_usb_ep4_retry_new	0xDD1F 
#define	IT9510_reg_usb_ep4_retry_new_pos 1
#define	IT9510_reg_usb_ep4_retry_new_len 1
#define	IT9510_reg_usb_ep4_retry_new_lsb 0
#define xd_p_IT9510_reg_usb_ep5_retry_new	(*(volatile byte xdata *) 0xDD1F)
#define    p_IT9510_reg_usb_ep5_retry_new	0xDD1F 
#define	IT9510_reg_usb_ep5_retry_new_pos 2
#define	IT9510_reg_usb_ep5_retry_new_len 1
#define	IT9510_reg_usb_ep5_retry_new_lsb 0
#define xd_p_usb_ep6_empty	(*(volatile byte xdata *) 0xDD1F)
#define    p_usb_ep6_empty	0xDD1F 
#define	usb_ep6_empty_pos 3
#define	usb_ep6_empty_len 1
#define	usb_ep6_empty_lsb 0
#define xd_p_usb_ep6_retry	(*(volatile byte xdata *) 0xDD1F)
#define    p_usb_ep6_retry	0xDD1F 
#define	usb_ep6_retry_pos 4
#define	usb_ep6_retry_len 1
#define	usb_ep6_retry_lsb 0
#define xd_p_IT9510_reg_ep_rx_addr	(*(volatile byte xdata *) 0xDD80)
#define    p_IT9510_reg_ep_rx_addr	0xDD80 
#define	IT9510_reg_ep_rx_addr_pos 2
#define	IT9510_reg_ep_rx_addr_len 6
#define	IT9510_reg_ep_rx_addr_lsb 0
#define xd_p_IT9510_reg_ep0_tx_addr	(*(volatile byte xdata *) 0xDD81)
#define    p_IT9510_reg_ep0_tx_addr	0xDD81 
#define	IT9510_reg_ep0_tx_addr_pos 2
#define	IT9510_reg_ep0_tx_addr_len 6
#define	IT9510_reg_ep0_tx_addr_lsb 0
#define xd_p_IT9510_reg_ep1_tx_addr	(*(volatile byte xdata *) 0xDD82)
#define    p_IT9510_reg_ep1_tx_addr	0xDD82 
#define	IT9510_reg_ep1_tx_addr_pos 2
#define	IT9510_reg_ep1_tx_addr_len 6
#define	IT9510_reg_ep1_tx_addr_lsb 0
#define xd_p_IT9510_reg_ep3_tx_addr	(*(volatile byte xdata *) 0xDD83)
#define    p_IT9510_reg_ep3_tx_addr	0xDD83 
#define	IT9510_reg_ep3_tx_addr_pos 2
#define	IT9510_reg_ep3_tx_addr_len 6
#define	IT9510_reg_ep3_tx_addr_lsb 0
#define xd_p_IT9510_reg_ep_rx_len	(*(volatile byte xdata *) 0xDD84)
#define    p_IT9510_reg_ep_rx_len	0xDD84 
#define	IT9510_reg_ep_rx_len_pos 0
#define	IT9510_reg_ep_rx_len_len 8
#define	IT9510_reg_ep_rx_len_lsb 0
#define xd_p_IT9510_reg_ep0_tx_len	(*(volatile byte xdata *) 0xDD85)
#define    p_IT9510_reg_ep0_tx_len	0xDD85 
#define	IT9510_reg_ep0_tx_len_pos 0
#define	IT9510_reg_ep0_tx_len_len 8
#define	IT9510_reg_ep0_tx_len_lsb 0
#define xd_p_IT9510_reg_ep1_tx_len	(*(volatile byte xdata *) 0xDD86)
#define    p_IT9510_reg_ep1_tx_len	0xDD86 
#define	IT9510_reg_ep1_tx_len_pos 0
#define	IT9510_reg_ep1_tx_len_len 8
#define	IT9510_reg_ep1_tx_len_lsb 0
#define xd_p_IT9510_reg_ep3_tx_len	(*(volatile byte xdata *) 0xDD87)
#define    p_IT9510_reg_ep3_tx_len	0xDD87 
#define	IT9510_reg_ep3_tx_len_pos 0
#define	IT9510_reg_ep3_tx_len_len 8
#define	IT9510_reg_ep3_tx_len_lsb 0
#define xd_p_IT9510_reg_ep4_tx_len_7_0	(*(volatile byte xdata *) 0xDD88)
#define    p_IT9510_reg_ep4_tx_len_7_0	0xDD88 
#define	IT9510_reg_ep4_tx_len_7_0_pos 0
#define	IT9510_reg_ep4_tx_len_7_0_len 8
#define	IT9510_reg_ep4_tx_len_7_0_lsb 0
#define xd_p_IT9510_reg_ep4_tx_len_15_8	(*(volatile byte xdata *) 0xDD89)
#define    p_IT9510_reg_ep4_tx_len_15_8	0xDD89 
#define	IT9510_reg_ep4_tx_len_15_8_pos 0
#define	IT9510_reg_ep4_tx_len_15_8_len 8
#define	IT9510_reg_ep4_tx_len_15_8_lsb 8
#define xd_p_IT9510_reg_ep5_tx_len_7_0	(*(volatile byte xdata *) 0xDD8A)
#define    p_IT9510_reg_ep5_tx_len_7_0	0xDD8A 
#define	IT9510_reg_ep5_tx_len_7_0_pos 0
#define	IT9510_reg_ep5_tx_len_7_0_len 8
#define	IT9510_reg_ep5_tx_len_7_0_lsb 0
#define xd_p_IT9510_reg_ep5_tx_len_15_8	(*(volatile byte xdata *) 0xDD8B)
#define    p_IT9510_reg_ep5_tx_len_15_8	0xDD8B 
#define	IT9510_reg_ep5_tx_len_15_8_pos 0
#define	IT9510_reg_ep5_tx_len_15_8_len 8
#define	IT9510_reg_ep5_tx_len_15_8_lsb 8
#define xd_p_IT9510_reg_usb_reset_addr	(*(volatile byte xdata *) 0xDD8C)
#define    p_IT9510_reg_usb_reset_addr	0xDD8C 
#define	IT9510_reg_usb_reset_addr_pos 0
#define	IT9510_reg_usb_reset_addr_len 7
#define	IT9510_reg_usb_reset_addr_lsb 0
#define xd_p_IT9510_reg_usb_reset	(*(volatile byte xdata *) 0xDD8C)
#define    p_IT9510_reg_usb_reset	0xDD8C 
#define	IT9510_reg_usb_reset_pos 7
#define	IT9510_reg_usb_reset_len 1
#define	IT9510_reg_usb_reset_lsb 0
#define xd_p_IT9510_reg_usb_sync_in	(*(volatile byte xdata *) 0xDD8D)
#define    p_IT9510_reg_usb_sync_in	0xDD8D 
#define	IT9510_reg_usb_sync_in_pos 0
#define	IT9510_reg_usb_sync_in_len 1
#define	IT9510_reg_usb_sync_in_lsb 0
#define xd_p_IT9510_reg_usb_sync_txready	(*(volatile byte xdata *) 0xDD8D)
#define    p_IT9510_reg_usb_sync_txready	0xDD8D 
#define	IT9510_reg_usb_sync_txready_pos 1
#define	IT9510_reg_usb_sync_txready_len 1
#define	IT9510_reg_usb_sync_txready_lsb 0
#define xd_p_IT9510_reg_utmi_phy_suspend	(*(volatile byte xdata *) 0xDD8D)
#define    p_IT9510_reg_utmi_phy_suspend	0xDD8D 
#define	IT9510_reg_utmi_phy_suspend_pos 2
#define	IT9510_reg_utmi_phy_suspend_len 1
#define	IT9510_reg_utmi_phy_suspend_lsb 0
#define xd_p_IT9510_reg_usb_min_len	(*(volatile byte xdata *) 0xDD8D)
#define    p_IT9510_reg_usb_min_len	0xDD8D 
#define	IT9510_reg_usb_min_len_pos 3
#define	IT9510_reg_usb_min_len_len 1
#define	IT9510_reg_usb_min_len_lsb 0
#define xd_p_IT9510_reg_usb_phy_clksel	(*(volatile byte xdata *) 0xDD8D)
#define    p_IT9510_reg_usb_phy_clksel	0xDD8D 
#define	IT9510_reg_usb_phy_clksel_pos 4
#define	IT9510_reg_usb_phy_clksel_len 1
#define	IT9510_reg_usb_phy_clksel_lsb 0
#define xd_p_IT9510_reg_usb_clk_phase	(*(volatile byte xdata *) 0xDD93)
#define    p_IT9510_reg_usb_clk_phase	0xDD93 
#define	IT9510_reg_usb_clk_phase_pos 0
#define	IT9510_reg_usb_clk_phase_len 2
#define	IT9510_reg_usb_clk_phase_lsb 0
#define xd_p_IT9510_reg_usb_clk_sel	(*(volatile byte xdata *) 0xDD93)
#define    p_IT9510_reg_usb_clk_sel	0xDD93 
#define	IT9510_reg_usb_clk_sel_pos 4
#define	IT9510_reg_usb_clk_sel_len 4
#define	IT9510_reg_usb_clk_sel_lsb 0
#define xd_p_IT9510_reg_usb_fifo_ptr	(*(volatile byte xdata *) 0xDD94)
#define    p_IT9510_reg_usb_fifo_ptr	0xDD94 
#define	IT9510_reg_usb_fifo_ptr_pos 0
#define	IT9510_reg_usb_fifo_ptr_len 3
#define	IT9510_reg_usb_fifo_ptr_lsb 0
#define xd_p_IT9510_reg_usb_fifo_byte	(*(volatile byte xdata *) 0xDD94)
#define    p_IT9510_reg_usb_fifo_byte	0xDD94 
#define	IT9510_reg_usb_fifo_byte_pos 3
#define	IT9510_reg_usb_fifo_byte_len 2
#define	IT9510_reg_usb_fifo_byte_lsb 0
#define xd_p_IT9510_reg_usb_fifo_sys	(*(volatile byte xdata *) 0xDD94)
#define    p_IT9510_reg_usb_fifo_sys	0xDD94 
#define	IT9510_reg_usb_fifo_sys_pos 5
#define	IT9510_reg_usb_fifo_sys_len 1
#define	IT9510_reg_usb_fifo_sys_lsb 0
#define xd_p_usbdma_utmi_d_ctl_7_0	(*(volatile byte xdata *) 0xDD9E)
#define    p_usbdma_utmi_d_ctl_7_0	0xDD9E 
#define	usbdma_utmi_d_ctl_7_0_pos 0
#define	usbdma_utmi_d_ctl_7_0_len 8
#define	usbdma_utmi_d_ctl_7_0_lsb 0
#define xd_p_usbdma_utmi_d_ctl_13_8	(*(volatile byte xdata *) 0xDD9F)
#define    p_usbdma_utmi_d_ctl_13_8	0xDD9F 
#define	usbdma_utmi_d_ctl_13_8_pos 0
#define	usbdma_utmi_d_ctl_13_8_len 6
#define	usbdma_utmi_d_ctl_13_8_lsb 8
#define xd_p_usbdma_utmi_a_ctl_7_0	(*(volatile byte xdata *) 0xDDA0)
#define    p_usbdma_utmi_a_ctl_7_0	0xDDA0 
#define	usbdma_utmi_a_ctl_7_0_pos 0
#define	usbdma_utmi_a_ctl_7_0_len 8
#define	usbdma_utmi_a_ctl_7_0_lsb 0
#define xd_p_usbdma_utmi_a_ctl_15_8	(*(volatile byte xdata *) 0xDDA1)
#define    p_usbdma_utmi_a_ctl_15_8	0xDDA1 
#define	usbdma_utmi_a_ctl_15_8_pos 0
#define	usbdma_utmi_a_ctl_15_8_len 8
#define	usbdma_utmi_a_ctl_15_8_lsb 8
#define xd_p_usbdma_utmi_a_ctl_23_16	(*(volatile byte xdata *) 0xDDA2)
#define    p_usbdma_utmi_a_ctl_23_16	0xDDA2 
#define	usbdma_utmi_a_ctl_23_16_pos 0
#define	usbdma_utmi_a_ctl_23_16_len 8
#define	usbdma_utmi_a_ctl_23_16_lsb 16
#define xd_p_usbdma_utmi_a_ctl_31_24	(*(volatile byte xdata *) 0xDDA3)
#define    p_usbdma_utmi_a_ctl_31_24	0xDDA3 
#define	usbdma_utmi_a_ctl_31_24_pos 0
#define	usbdma_utmi_a_ctl_31_24_len 8
#define	usbdma_utmi_a_ctl_31_24_lsb 24
#define xd_p_usbdma_utmi_a_ctl_39_32	(*(volatile byte xdata *) 0xDDA4)
#define    p_usbdma_utmi_a_ctl_39_32	0xDDA4 
#define	usbdma_utmi_a_ctl_39_32_pos 0
#define	usbdma_utmi_a_ctl_39_32_len 8
#define	usbdma_utmi_a_ctl_39_32_lsb 32
#define xd_p_usbdma_utmi_a_ctl_47_40	(*(volatile byte xdata *) 0xDDA5)
#define    p_usbdma_utmi_a_ctl_47_40	0xDDA5 
#define	usbdma_utmi_a_ctl_47_40_pos 0
#define	usbdma_utmi_a_ctl_47_40_len 8
#define	usbdma_utmi_a_ctl_47_40_lsb 40
#define xd_p_usbdma_utmi_pwrmode	(*(volatile byte xdata *) 0xDDA6)
#define    p_usbdma_utmi_pwrmode	0xDDA6 
#define	usbdma_utmi_pwrmode_pos 3
#define	usbdma_utmi_pwrmode_len 1
#define	usbdma_utmi_pwrmode_lsb 0
#define xd_p_usbdma_utmi_test_out	(*(volatile byte xdata *) 0xDDA6)
#define    p_usbdma_utmi_test_out	0xDDA6 
#define	usbdma_utmi_test_out_pos 4
#define	usbdma_utmi_test_out_len 1
#define	usbdma_utmi_test_out_lsb 0
#define xd_p_usbdma_utmi_vbus_int_en	(*(volatile byte xdata *) 0xDDA7)
#define    p_usbdma_utmi_vbus_int_en	0xDDA7 
#define	usbdma_utmi_vbus_int_en_pos 0
#define	usbdma_utmi_vbus_int_en_len 1
#define	usbdma_utmi_vbus_int_en_lsb 0
#define xd_p_usbdma_utmi_vbus_int_pol	(*(volatile byte xdata *) 0xDDA7)
#define    p_usbdma_utmi_vbus_int_pol	0xDDA7 
#define	usbdma_utmi_vbus_int_pol_pos 1
#define	usbdma_utmi_vbus_int_pol_len 1
#define	usbdma_utmi_vbus_int_pol_lsb 0
#define xd_r_usbdma_utmi_vbus_int	(*(volatile byte xdata *) 0xDDA8)
#define    r_usbdma_utmi_vbus_int	0xDDA8 
#define	usbdma_utmi_vbus_int_pos 0
#define	usbdma_utmi_vbus_int_len 1
#define	usbdma_utmi_vbus_int_lsb 0
#define xd_r_usbdma_utmi_vbus_status	(*(volatile byte xdata *) 0xDDA8)
#define    r_usbdma_utmi_vbus_status	0xDDA8 
#define	usbdma_utmi_vbus_status_pos 1
#define	usbdma_utmi_vbus_status_len 1
#define	usbdma_utmi_vbus_status_lsb 0
#define xd_r_usbdma_utmi_clkrdy	(*(volatile byte xdata *) 0xDDA8)
#define    r_usbdma_utmi_clkrdy	0xDDA8 
#define	usbdma_utmi_clkrdy_pos 2
#define	usbdma_utmi_clkrdy_len 1
#define	usbdma_utmi_clkrdy_lsb 0
#define xd_p_IT9510_reg_ep6_cnt_num_7_0	(*(volatile byte xdata *) 0xDDA9)
#define    p_IT9510_reg_ep6_cnt_num_7_0	0xDDA9 
#define	IT9510_reg_ep6_cnt_num_7_0_pos 0
#define	IT9510_reg_ep6_cnt_num_7_0_len 8
#define	IT9510_reg_ep6_cnt_num_7_0_lsb 0
#define xd_p_IT9510_reg_ep6_cnt_num_9_8	(*(volatile byte xdata *) 0xDDAA)
#define    p_IT9510_reg_ep6_cnt_num_9_8	0xDDAA 
#define	IT9510_reg_ep6_cnt_num_9_8_pos 0
#define	IT9510_reg_ep6_cnt_num_9_8_len 2
#define	IT9510_reg_ep6_cnt_num_9_8_lsb 8
#define xd_p_IT9510_reg_ep6_addr_reset	(*(volatile byte xdata *) 0xDDAB)
#define    p_IT9510_reg_ep6_addr_reset	0xDDAB 
#define	IT9510_reg_ep6_addr_reset_pos 0
#define	IT9510_reg_ep6_addr_reset_len 1
#define	IT9510_reg_ep6_addr_reset_lsb 0
#define xd_p_IT9510_reg_ep6_addr_init_7_0	(*(volatile byte xdata *) 0xDDAC)
#define    p_IT9510_reg_ep6_addr_init_7_0	0xDDAC 
#define	IT9510_reg_ep6_addr_init_7_0_pos 0
#define	IT9510_reg_ep6_addr_init_7_0_len 8
#define	IT9510_reg_ep6_addr_init_7_0_lsb 0
#define xd_p_IT9510_reg_ep6_addr_init_9_8	(*(volatile byte xdata *) 0xDDAD)
#define    p_IT9510_reg_ep6_addr_init_9_8	0xDDAD 
#define	IT9510_reg_ep6_addr_init_9_8_pos 0
#define	IT9510_reg_ep6_addr_init_9_8_len 2
#define	IT9510_reg_ep6_addr_init_9_8_lsb 8
#define xd_p_IT9510_reg_ep6_filter	(*(volatile byte xdata *) 0xDDAE)
#define    p_IT9510_reg_ep6_filter	0xDDAE 
#define	IT9510_reg_ep6_filter_pos 0
#define	IT9510_reg_ep6_filter_len 1
#define	IT9510_reg_ep6_filter_lsb 0
#define xd_p_IT9510_reg_ep6_switch	(*(volatile byte xdata *) 0xDDAF)
#define    p_IT9510_reg_ep6_switch	0xDDAF 
#define	IT9510_reg_ep6_switch_pos 0
#define	IT9510_reg_ep6_switch_len 1
#define	IT9510_reg_ep6_switch_lsb 0
#define xd_p_ir_sys_clk	(*(volatile byte xdata *) 0xDF80)
#define    p_ir_sys_clk	0xDF80 
#define	ir_sys_clk_pos 0
#define	ir_sys_clk_len 8
#define	ir_sys_clk_lsb 0
#define xd_p_ir_sample_clk	(*(volatile byte xdata *) 0xDF81)
#define    p_ir_sample_clk	0xDF81 
#define	ir_sample_clk_pos 0
#define	ir_sample_clk_len 2
#define	ir_sample_clk_lsb 0
#define xd_p_ir_idle_polarity	(*(volatile byte xdata *) 0xDF81)
#define    p_ir_idle_polarity	0xDF81 
#define	ir_idle_polarity_pos 2
#define	ir_idle_polarity_len 1
#define	ir_idle_polarity_lsb 0
#define xd_p_ir_fifo_ovfl	(*(volatile byte xdata *) 0xDF82)
#define    p_ir_fifo_ovfl	0xDF82 
#define	ir_fifo_ovfl_pos 0
#define	ir_fifo_ovfl_len 1
#define	ir_fifo_ovfl_lsb 0
#define xd_r_ir_fifo_empty	(*(volatile byte xdata *) 0xDF82)
#define    r_ir_fifo_empty	0xDF82 
#define	ir_fifo_empty_pos 1
#define	ir_fifo_empty_len 1
#define	ir_fifo_empty_lsb 0
#define xd_r_ir_fifo_cnt	(*(volatile byte xdata *) 0xDF82)
#define    r_ir_fifo_cnt	0xDF82 
#define	ir_fifo_cnt_pos 2
#define	ir_fifo_cnt_len 3
#define	ir_fifo_cnt_lsb 0
#define xd_p_ir_fifo_rst	(*(volatile byte xdata *) 0xDF82)
#define    p_ir_fifo_rst	0xDF82 
#define	ir_fifo_rst_pos 5
#define	ir_fifo_rst_len 1
#define	ir_fifo_rst_lsb 0
#define xd_p_IT9510_reg_ir_out_th0_7_0	(*(volatile byte xdata *) 0xDF84)
#define    p_IT9510_reg_ir_out_th0_7_0	0xDF84 
#define	IT9510_reg_ir_out_th0_7_0_pos 0
#define	IT9510_reg_ir_out_th0_7_0_len 8
#define	IT9510_reg_ir_out_th0_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th0_14_8	(*(volatile byte xdata *) 0xDF85)
#define    p_IT9510_reg_ir_out_th0_14_8	0xDF85 
#define	IT9510_reg_ir_out_th0_14_8_pos 0
#define	IT9510_reg_ir_out_th0_14_8_len 7
#define	IT9510_reg_ir_out_th0_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th1_7_0	(*(volatile byte xdata *) 0xDF86)
#define    p_IT9510_reg_ir_out_th1_7_0	0xDF86 
#define	IT9510_reg_ir_out_th1_7_0_pos 0
#define	IT9510_reg_ir_out_th1_7_0_len 8
#define	IT9510_reg_ir_out_th1_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th1_14_8	(*(volatile byte xdata *) 0xDF87)
#define    p_IT9510_reg_ir_out_th1_14_8	0xDF87 
#define	IT9510_reg_ir_out_th1_14_8_pos 0
#define	IT9510_reg_ir_out_th1_14_8_len 7
#define	IT9510_reg_ir_out_th1_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th2_7_0	(*(volatile byte xdata *) 0xDF88)
#define    p_IT9510_reg_ir_out_th2_7_0	0xDF88 
#define	IT9510_reg_ir_out_th2_7_0_pos 0
#define	IT9510_reg_ir_out_th2_7_0_len 8
#define	IT9510_reg_ir_out_th2_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th2_14_8	(*(volatile byte xdata *) 0xDF89)
#define    p_IT9510_reg_ir_out_th2_14_8	0xDF89 
#define	IT9510_reg_ir_out_th2_14_8_pos 0
#define	IT9510_reg_ir_out_th2_14_8_len 7
#define	IT9510_reg_ir_out_th2_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th3_7_0	(*(volatile byte xdata *) 0xDF8A)
#define    p_IT9510_reg_ir_out_th3_7_0	0xDF8A 
#define	IT9510_reg_ir_out_th3_7_0_pos 0
#define	IT9510_reg_ir_out_th3_7_0_len 8
#define	IT9510_reg_ir_out_th3_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th3_14_8	(*(volatile byte xdata *) 0xDF8B)
#define    p_IT9510_reg_ir_out_th3_14_8	0xDF8B 
#define	IT9510_reg_ir_out_th3_14_8_pos 0
#define	IT9510_reg_ir_out_th3_14_8_len 7
#define	IT9510_reg_ir_out_th3_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th4_7_0	(*(volatile byte xdata *) 0xDF8C)
#define    p_IT9510_reg_ir_out_th4_7_0	0xDF8C 
#define	IT9510_reg_ir_out_th4_7_0_pos 0
#define	IT9510_reg_ir_out_th4_7_0_len 8
#define	IT9510_reg_ir_out_th4_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th4_14_8	(*(volatile byte xdata *) 0xDF8D)
#define    p_IT9510_reg_ir_out_th4_14_8	0xDF8D 
#define	IT9510_reg_ir_out_th4_14_8_pos 0
#define	IT9510_reg_ir_out_th4_14_8_len 7
#define	IT9510_reg_ir_out_th4_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th5_7_0	(*(volatile byte xdata *) 0xDF8E)
#define    p_IT9510_reg_ir_out_th5_7_0	0xDF8E 
#define	IT9510_reg_ir_out_th5_7_0_pos 0
#define	IT9510_reg_ir_out_th5_7_0_len 8
#define	IT9510_reg_ir_out_th5_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th5_14_8	(*(volatile byte xdata *) 0xDF8F)
#define    p_IT9510_reg_ir_out_th5_14_8	0xDF8F 
#define	IT9510_reg_ir_out_th5_14_8_pos 0
#define	IT9510_reg_ir_out_th5_14_8_len 7
#define	IT9510_reg_ir_out_th5_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th6_7_0	(*(volatile byte xdata *) 0xDF90)
#define    p_IT9510_reg_ir_out_th6_7_0	0xDF90 
#define	IT9510_reg_ir_out_th6_7_0_pos 0
#define	IT9510_reg_ir_out_th6_7_0_len 8
#define	IT9510_reg_ir_out_th6_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th6_14_8	(*(volatile byte xdata *) 0xDF91)
#define    p_IT9510_reg_ir_out_th6_14_8	0xDF91 
#define	IT9510_reg_ir_out_th6_14_8_pos 0
#define	IT9510_reg_ir_out_th6_14_8_len 7
#define	IT9510_reg_ir_out_th6_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th7_7_0	(*(volatile byte xdata *) 0xDF92)
#define    p_IT9510_reg_ir_out_th7_7_0	0xDF92 
#define	IT9510_reg_ir_out_th7_7_0_pos 0
#define	IT9510_reg_ir_out_th7_7_0_len 8
#define	IT9510_reg_ir_out_th7_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th7_14_8	(*(volatile byte xdata *) 0xDF93)
#define    p_IT9510_reg_ir_out_th7_14_8	0xDF93 
#define	IT9510_reg_ir_out_th7_14_8_pos 0
#define	IT9510_reg_ir_out_th7_14_8_len 7
#define	IT9510_reg_ir_out_th7_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th8_7_0	(*(volatile byte xdata *) 0xDF94)
#define    p_IT9510_reg_ir_out_th8_7_0	0xDF94 
#define	IT9510_reg_ir_out_th8_7_0_pos 0
#define	IT9510_reg_ir_out_th8_7_0_len 8
#define	IT9510_reg_ir_out_th8_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th8_14_8	(*(volatile byte xdata *) 0xDF95)
#define    p_IT9510_reg_ir_out_th8_14_8	0xDF95 
#define	IT9510_reg_ir_out_th8_14_8_pos 0
#define	IT9510_reg_ir_out_th8_14_8_len 7
#define	IT9510_reg_ir_out_th8_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th9_7_0	(*(volatile byte xdata *) 0xDF96)
#define    p_IT9510_reg_ir_out_th9_7_0	0xDF96 
#define	IT9510_reg_ir_out_th9_7_0_pos 0
#define	IT9510_reg_ir_out_th9_7_0_len 8
#define	IT9510_reg_ir_out_th9_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th9_14_8	(*(volatile byte xdata *) 0xDF97)
#define    p_IT9510_reg_ir_out_th9_14_8	0xDF97 
#define	IT9510_reg_ir_out_th9_14_8_pos 0
#define	IT9510_reg_ir_out_th9_14_8_len 7
#define	IT9510_reg_ir_out_th9_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th10_7_0	(*(volatile byte xdata *) 0xDF98)
#define    p_IT9510_reg_ir_out_th10_7_0	0xDF98 
#define	IT9510_reg_ir_out_th10_7_0_pos 0
#define	IT9510_reg_ir_out_th10_7_0_len 8
#define	IT9510_reg_ir_out_th10_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th10_14_8	(*(volatile byte xdata *) 0xDF99)
#define    p_IT9510_reg_ir_out_th10_14_8	0xDF99 
#define	IT9510_reg_ir_out_th10_14_8_pos 0
#define	IT9510_reg_ir_out_th10_14_8_len 7
#define	IT9510_reg_ir_out_th10_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th11_7_0	(*(volatile byte xdata *) 0xDF9A)
#define    p_IT9510_reg_ir_out_th11_7_0	0xDF9A 
#define	IT9510_reg_ir_out_th11_7_0_pos 0
#define	IT9510_reg_ir_out_th11_7_0_len 8
#define	IT9510_reg_ir_out_th11_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th11_14_8	(*(volatile byte xdata *) 0xDF9B)
#define    p_IT9510_reg_ir_out_th11_14_8	0xDF9B 
#define	IT9510_reg_ir_out_th11_14_8_pos 0
#define	IT9510_reg_ir_out_th11_14_8_len 7
#define	IT9510_reg_ir_out_th11_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th12_7_0	(*(volatile byte xdata *) 0xDF9C)
#define    p_IT9510_reg_ir_out_th12_7_0	0xDF9C 
#define	IT9510_reg_ir_out_th12_7_0_pos 0
#define	IT9510_reg_ir_out_th12_7_0_len 8
#define	IT9510_reg_ir_out_th12_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th12_14_8	(*(volatile byte xdata *) 0xDF9D)
#define    p_IT9510_reg_ir_out_th12_14_8	0xDF9D 
#define	IT9510_reg_ir_out_th12_14_8_pos 0
#define	IT9510_reg_ir_out_th12_14_8_len 7
#define	IT9510_reg_ir_out_th12_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th13_7_0	(*(volatile byte xdata *) 0xDF9E)
#define    p_IT9510_reg_ir_out_th13_7_0	0xDF9E 
#define	IT9510_reg_ir_out_th13_7_0_pos 0
#define	IT9510_reg_ir_out_th13_7_0_len 8
#define	IT9510_reg_ir_out_th13_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th13_14_8	(*(volatile byte xdata *) 0xDF9F)
#define    p_IT9510_reg_ir_out_th13_14_8	0xDF9F 
#define	IT9510_reg_ir_out_th13_14_8_pos 0
#define	IT9510_reg_ir_out_th13_14_8_len 7
#define	IT9510_reg_ir_out_th13_14_8_lsb 8
#define xd_p_IT9510_reg_ir_out_th14_7_0	(*(volatile byte xdata *) 0xDFA0)
#define    p_IT9510_reg_ir_out_th14_7_0	0xDFA0 
#define	IT9510_reg_ir_out_th14_7_0_pos 0
#define	IT9510_reg_ir_out_th14_7_0_len 8
#define	IT9510_reg_ir_out_th14_7_0_lsb 0
#define xd_p_IT9510_reg_ir_out_th14_14_8	(*(volatile byte xdata *) 0xDFA1)
#define    p_IT9510_reg_ir_out_th14_14_8	0xDFA1 
#define	IT9510_reg_ir_out_th14_14_8_pos 0
#define	IT9510_reg_ir_out_th14_14_8_len 7
#define	IT9510_reg_ir_out_th14_14_8_lsb 8
#define xd_p_IT9510_reg_wake_up_mode	(*(volatile byte xdata *) 0xDFA7)
#define    p_IT9510_reg_wake_up_mode	0xDFA7 
#define	IT9510_reg_wake_up_mode_pos 0
#define	IT9510_reg_wake_up_mode_len 2
#define	IT9510_reg_wake_up_mode_lsb 0
#define xd_p_IT9510_reg_wake_up_patch_index	(*(volatile byte xdata *) 0xDFA8)
#define    p_IT9510_reg_wake_up_patch_index	0xDFA8 
#define	IT9510_reg_wake_up_patch_index_pos 0
#define	IT9510_reg_wake_up_patch_index_len 6
#define	IT9510_reg_wake_up_patch_index_lsb 0
#define xd_p_IT9510_reg_wake_up_patch_1	(*(volatile byte xdata *) 0xDFA9)
#define    p_IT9510_reg_wake_up_patch_1	0xDFA9 
#define	IT9510_reg_wake_up_patch_1_pos 0
#define	IT9510_reg_wake_up_patch_1_len 8
#define	IT9510_reg_wake_up_patch_1_lsb 0
#define xd_p_IT9510_reg_wake_up_patch_2	(*(volatile byte xdata *) 0xDFAA)
#define    p_IT9510_reg_wake_up_patch_2	0xDFAA 
#define	IT9510_reg_wake_up_patch_2_pos 0
#define	IT9510_reg_wake_up_patch_2_len 8
#define	IT9510_reg_wake_up_patch_2_lsb 0
#define xd_p_ir_counter_done	(*(volatile byte xdata *) 0xDFAB)
#define    p_ir_counter_done	0xDFAB 
#define	ir_counter_done_pos 0
#define	ir_counter_done_len 1
#define	ir_counter_done_lsb 0
#define xd_r_ir_slow_counter_7_0	(*(volatile byte xdata *) 0xDFAC)
#define    r_ir_slow_counter_7_0	0xDFAC 
#define	ir_slow_counter_7_0_pos 0
#define	ir_slow_counter_7_0_len 8
#define	ir_slow_counter_7_0_lsb 0
#define xd_r_ir_slow_counter_8	(*(volatile byte xdata *) 0xDFAD)
#define    r_ir_slow_counter_8	0xDFAD 
#define	ir_slow_counter_8_pos 0
#define	ir_slow_counter_8_len 1
#define	ir_slow_counter_8_lsb 8
#define xd_p_IT9510_reg_wake_up_en	(*(volatile byte xdata *) 0xDFAE)
#define    p_IT9510_reg_wake_up_en	0xDFAE 
#define	IT9510_reg_wake_up_en_pos 0
#define	IT9510_reg_wake_up_en_len 1
#define	IT9510_reg_wake_up_en_lsb 0
#define xd_p_IT9510_reg_wake_up_length	(*(volatile byte xdata *) 0xDFAF)
#define    p_IT9510_reg_wake_up_length	0xDFAF 
#define	IT9510_reg_wake_up_length_pos 0
#define	IT9510_reg_wake_up_length_len 6
#define	IT9510_reg_wake_up_length_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_0	(*(volatile byte xdata *) 0xDFB0)
#define    p_IT9510_reg_wake_up_pattern_0	0xDFB0 
#define	IT9510_reg_wake_up_pattern_0_pos 0
#define	IT9510_reg_wake_up_pattern_0_len 8
#define	IT9510_reg_wake_up_pattern_0_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_1	(*(volatile byte xdata *) 0xDFB1)
#define    p_IT9510_reg_wake_up_pattern_1	0xDFB1 
#define	IT9510_reg_wake_up_pattern_1_pos 0
#define	IT9510_reg_wake_up_pattern_1_len 8
#define	IT9510_reg_wake_up_pattern_1_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_2	(*(volatile byte xdata *) 0xDFB2)
#define    p_IT9510_reg_wake_up_pattern_2	0xDFB2 
#define	IT9510_reg_wake_up_pattern_2_pos 0
#define	IT9510_reg_wake_up_pattern_2_len 8
#define	IT9510_reg_wake_up_pattern_2_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_3	(*(volatile byte xdata *) 0xDFB3)
#define    p_IT9510_reg_wake_up_pattern_3	0xDFB3 
#define	IT9510_reg_wake_up_pattern_3_pos 0
#define	IT9510_reg_wake_up_pattern_3_len 8
#define	IT9510_reg_wake_up_pattern_3_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_4	(*(volatile byte xdata *) 0xDFB4)
#define    p_IT9510_reg_wake_up_pattern_4	0xDFB4 
#define	IT9510_reg_wake_up_pattern_4_pos 0
#define	IT9510_reg_wake_up_pattern_4_len 8
#define	IT9510_reg_wake_up_pattern_4_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_5	(*(volatile byte xdata *) 0xDFB5)
#define    p_IT9510_reg_wake_up_pattern_5	0xDFB5 
#define	IT9510_reg_wake_up_pattern_5_pos 0
#define	IT9510_reg_wake_up_pattern_5_len 8
#define	IT9510_reg_wake_up_pattern_5_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_6	(*(volatile byte xdata *) 0xDFB6)
#define    p_IT9510_reg_wake_up_pattern_6	0xDFB6 
#define	IT9510_reg_wake_up_pattern_6_pos 0
#define	IT9510_reg_wake_up_pattern_6_len 8
#define	IT9510_reg_wake_up_pattern_6_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_7	(*(volatile byte xdata *) 0xDFB7)
#define    p_IT9510_reg_wake_up_pattern_7	0xDFB7 
#define	IT9510_reg_wake_up_pattern_7_pos 0
#define	IT9510_reg_wake_up_pattern_7_len 8
#define	IT9510_reg_wake_up_pattern_7_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_8	(*(volatile byte xdata *) 0xDFB8)
#define    p_IT9510_reg_wake_up_pattern_8	0xDFB8 
#define	IT9510_reg_wake_up_pattern_8_pos 0
#define	IT9510_reg_wake_up_pattern_8_len 8
#define	IT9510_reg_wake_up_pattern_8_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_9	(*(volatile byte xdata *) 0xDFB9)
#define    p_IT9510_reg_wake_up_pattern_9	0xDFB9 
#define	IT9510_reg_wake_up_pattern_9_pos 0
#define	IT9510_reg_wake_up_pattern_9_len 8
#define	IT9510_reg_wake_up_pattern_9_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_10	(*(volatile byte xdata *) 0xDFBA)
#define    p_IT9510_reg_wake_up_pattern_10	0xDFBA 
#define	IT9510_reg_wake_up_pattern_10_pos 0
#define	IT9510_reg_wake_up_pattern_10_len 8
#define	IT9510_reg_wake_up_pattern_10_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_11	(*(volatile byte xdata *) 0xDFBB)
#define    p_IT9510_reg_wake_up_pattern_11	0xDFBB 
#define	IT9510_reg_wake_up_pattern_11_pos 0
#define	IT9510_reg_wake_up_pattern_11_len 8
#define	IT9510_reg_wake_up_pattern_11_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_12	(*(volatile byte xdata *) 0xDFBC)
#define    p_IT9510_reg_wake_up_pattern_12	0xDFBC 
#define	IT9510_reg_wake_up_pattern_12_pos 0
#define	IT9510_reg_wake_up_pattern_12_len 8
#define	IT9510_reg_wake_up_pattern_12_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_13	(*(volatile byte xdata *) 0xDFBD)
#define    p_IT9510_reg_wake_up_pattern_13	0xDFBD 
#define	IT9510_reg_wake_up_pattern_13_pos 0
#define	IT9510_reg_wake_up_pattern_13_len 8
#define	IT9510_reg_wake_up_pattern_13_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_14	(*(volatile byte xdata *) 0xDFBE)
#define    p_IT9510_reg_wake_up_pattern_14	0xDFBE 
#define	IT9510_reg_wake_up_pattern_14_pos 0
#define	IT9510_reg_wake_up_pattern_14_len 8
#define	IT9510_reg_wake_up_pattern_14_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_15	(*(volatile byte xdata *) 0xDFBF)
#define    p_IT9510_reg_wake_up_pattern_15	0xDFBF 
#define	IT9510_reg_wake_up_pattern_15_pos 0
#define	IT9510_reg_wake_up_pattern_15_len 8
#define	IT9510_reg_wake_up_pattern_15_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_16	(*(volatile byte xdata *) 0xDFC0)
#define    p_IT9510_reg_wake_up_pattern_16	0xDFC0 
#define	IT9510_reg_wake_up_pattern_16_pos 0
#define	IT9510_reg_wake_up_pattern_16_len 8
#define	IT9510_reg_wake_up_pattern_16_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_17	(*(volatile byte xdata *) 0xDFC1)
#define    p_IT9510_reg_wake_up_pattern_17	0xDFC1 
#define	IT9510_reg_wake_up_pattern_17_pos 0
#define	IT9510_reg_wake_up_pattern_17_len 8
#define	IT9510_reg_wake_up_pattern_17_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_18	(*(volatile byte xdata *) 0xDFC2)
#define    p_IT9510_reg_wake_up_pattern_18	0xDFC2 
#define	IT9510_reg_wake_up_pattern_18_pos 0
#define	IT9510_reg_wake_up_pattern_18_len 8
#define	IT9510_reg_wake_up_pattern_18_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_19	(*(volatile byte xdata *) 0xDFC3)
#define    p_IT9510_reg_wake_up_pattern_19	0xDFC3 
#define	IT9510_reg_wake_up_pattern_19_pos 0
#define	IT9510_reg_wake_up_pattern_19_len 8
#define	IT9510_reg_wake_up_pattern_19_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_20	(*(volatile byte xdata *) 0xDFC4)
#define    p_IT9510_reg_wake_up_pattern_20	0xDFC4 
#define	IT9510_reg_wake_up_pattern_20_pos 0
#define	IT9510_reg_wake_up_pattern_20_len 8
#define	IT9510_reg_wake_up_pattern_20_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_21	(*(volatile byte xdata *) 0xDFC5)
#define    p_IT9510_reg_wake_up_pattern_21	0xDFC5 
#define	IT9510_reg_wake_up_pattern_21_pos 0
#define	IT9510_reg_wake_up_pattern_21_len 8
#define	IT9510_reg_wake_up_pattern_21_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_22	(*(volatile byte xdata *) 0xDFC6)
#define    p_IT9510_reg_wake_up_pattern_22	0xDFC6 
#define	IT9510_reg_wake_up_pattern_22_pos 0
#define	IT9510_reg_wake_up_pattern_22_len 8
#define	IT9510_reg_wake_up_pattern_22_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_23	(*(volatile byte xdata *) 0xDFC7)
#define    p_IT9510_reg_wake_up_pattern_23	0xDFC7 
#define	IT9510_reg_wake_up_pattern_23_pos 0
#define	IT9510_reg_wake_up_pattern_23_len 8
#define	IT9510_reg_wake_up_pattern_23_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_24	(*(volatile byte xdata *) 0xDFC8)
#define    p_IT9510_reg_wake_up_pattern_24	0xDFC8 
#define	IT9510_reg_wake_up_pattern_24_pos 0
#define	IT9510_reg_wake_up_pattern_24_len 8
#define	IT9510_reg_wake_up_pattern_24_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_25	(*(volatile byte xdata *) 0xDFC9)
#define    p_IT9510_reg_wake_up_pattern_25	0xDFC9 
#define	IT9510_reg_wake_up_pattern_25_pos 0
#define	IT9510_reg_wake_up_pattern_25_len 8
#define	IT9510_reg_wake_up_pattern_25_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_26	(*(volatile byte xdata *) 0xDFCA)
#define    p_IT9510_reg_wake_up_pattern_26	0xDFCA 
#define	IT9510_reg_wake_up_pattern_26_pos 0
#define	IT9510_reg_wake_up_pattern_26_len 8
#define	IT9510_reg_wake_up_pattern_26_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_27	(*(volatile byte xdata *) 0xDFCB)
#define    p_IT9510_reg_wake_up_pattern_27	0xDFCB 
#define	IT9510_reg_wake_up_pattern_27_pos 0
#define	IT9510_reg_wake_up_pattern_27_len 8
#define	IT9510_reg_wake_up_pattern_27_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_28	(*(volatile byte xdata *) 0xDFCC)
#define    p_IT9510_reg_wake_up_pattern_28	0xDFCC 
#define	IT9510_reg_wake_up_pattern_28_pos 0
#define	IT9510_reg_wake_up_pattern_28_len 8
#define	IT9510_reg_wake_up_pattern_28_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_29	(*(volatile byte xdata *) 0xDFCD)
#define    p_IT9510_reg_wake_up_pattern_29	0xDFCD 
#define	IT9510_reg_wake_up_pattern_29_pos 0
#define	IT9510_reg_wake_up_pattern_29_len 8
#define	IT9510_reg_wake_up_pattern_29_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_30	(*(volatile byte xdata *) 0xDFCE)
#define    p_IT9510_reg_wake_up_pattern_30	0xDFCE 
#define	IT9510_reg_wake_up_pattern_30_pos 0
#define	IT9510_reg_wake_up_pattern_30_len 8
#define	IT9510_reg_wake_up_pattern_30_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_31	(*(volatile byte xdata *) 0xDFCF)
#define    p_IT9510_reg_wake_up_pattern_31	0xDFCF 
#define	IT9510_reg_wake_up_pattern_31_pos 0
#define	IT9510_reg_wake_up_pattern_31_len 8
#define	IT9510_reg_wake_up_pattern_31_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_32	(*(volatile byte xdata *) 0xDFD0)
#define    p_IT9510_reg_wake_up_pattern_32	0xDFD0 
#define	IT9510_reg_wake_up_pattern_32_pos 0
#define	IT9510_reg_wake_up_pattern_32_len 8
#define	IT9510_reg_wake_up_pattern_32_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_33	(*(volatile byte xdata *) 0xDFD1)
#define    p_IT9510_reg_wake_up_pattern_33	0xDFD1 
#define	IT9510_reg_wake_up_pattern_33_pos 0
#define	IT9510_reg_wake_up_pattern_33_len 8
#define	IT9510_reg_wake_up_pattern_33_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_34	(*(volatile byte xdata *) 0xDFD2)
#define    p_IT9510_reg_wake_up_pattern_34	0xDFD2 
#define	IT9510_reg_wake_up_pattern_34_pos 0
#define	IT9510_reg_wake_up_pattern_34_len 8
#define	IT9510_reg_wake_up_pattern_34_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_35	(*(volatile byte xdata *) 0xDFD3)
#define    p_IT9510_reg_wake_up_pattern_35	0xDFD3 
#define	IT9510_reg_wake_up_pattern_35_pos 0
#define	IT9510_reg_wake_up_pattern_35_len 8
#define	IT9510_reg_wake_up_pattern_35_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_36	(*(volatile byte xdata *) 0xDFD4)
#define    p_IT9510_reg_wake_up_pattern_36	0xDFD4 
#define	IT9510_reg_wake_up_pattern_36_pos 0
#define	IT9510_reg_wake_up_pattern_36_len 8
#define	IT9510_reg_wake_up_pattern_36_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_37	(*(volatile byte xdata *) 0xDFD5)
#define    p_IT9510_reg_wake_up_pattern_37	0xDFD5 
#define	IT9510_reg_wake_up_pattern_37_pos 0
#define	IT9510_reg_wake_up_pattern_37_len 8
#define	IT9510_reg_wake_up_pattern_37_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_38	(*(volatile byte xdata *) 0xDFD6)
#define    p_IT9510_reg_wake_up_pattern_38	0xDFD6 
#define	IT9510_reg_wake_up_pattern_38_pos 0
#define	IT9510_reg_wake_up_pattern_38_len 8
#define	IT9510_reg_wake_up_pattern_38_lsb 0
#define xd_p_IT9510_reg_wake_up_pattern_39	(*(volatile byte xdata *) 0xDFD7)
#define    p_IT9510_reg_wake_up_pattern_39	0xDFD7 
#define	IT9510_reg_wake_up_pattern_39_pos 0
#define	IT9510_reg_wake_up_pattern_39_len 8
#define	IT9510_reg_wake_up_pattern_39_lsb 0
#define xd_r_ir_byte_count_7_0	(*(volatile byte xdata *) 0xDFD8)
#define    r_ir_byte_count_7_0	0xDFD8 
#define	ir_byte_count_7_0_pos 0
#define	ir_byte_count_7_0_len 8
#define	ir_byte_count_7_0_lsb 0
#define xd_r_ir_byte_count_15_8	(*(volatile byte xdata *) 0xDFD9)
#define    r_ir_byte_count_15_8	0xDFD9 
#define	ir_byte_count_15_8_pos 0
#define	ir_byte_count_15_8_len 8
#define	ir_byte_count_15_8_lsb 8
#define xd_p_ir_up_num_7_0	(*(volatile byte xdata *) 0xDFDA)
#define    p_ir_up_num_7_0	0xDFDA 
#define	ir_up_num_7_0_pos 0
#define	ir_up_num_7_0_len 8
#define	ir_up_num_7_0_lsb 0
#define xd_p_ir_up_num_15_8	(*(volatile byte xdata *) 0xDFDB)
#define    p_ir_up_num_15_8	0xDFDB 
#define	ir_up_num_15_8_pos 0
#define	ir_up_num_15_8_len 8
#define	ir_up_num_15_8_lsb 8
#define xd_p_IT9510_reg_tuner_data_7_0	(*(volatile byte xdata *) 0xF000)
#define    p_IT9510_reg_tuner_data_7_0	0xF000 
#define	IT9510_reg_tuner_data_7_0_pos 0
#define	IT9510_reg_tuner_data_7_0_len 8
#define	IT9510_reg_tuner_data_7_0_lsb 0
#define xd_p_IT9510_reg_tuner_data_15_8	(*(volatile byte xdata *) 0xF001)
#define    p_IT9510_reg_tuner_data_15_8	0xF001 
#define	IT9510_reg_tuner_data_15_8_pos 0
#define	IT9510_reg_tuner_data_15_8_len 8
#define	IT9510_reg_tuner_data_15_8_lsb 8
#define xd_p_IT9510_reg_tuner_data_23_16	(*(volatile byte xdata *) 0xF002)
#define    p_IT9510_reg_tuner_data_23_16	0xF002 
#define	IT9510_reg_tuner_data_23_16_pos 0
#define	IT9510_reg_tuner_data_23_16_len 8
#define	IT9510_reg_tuner_data_23_16_lsb 16
#define xd_p_IT9510_reg_tuner_data_31_24	(*(volatile byte xdata *) 0xF003)
#define    p_IT9510_reg_tuner_data_31_24	0xF003 
#define	IT9510_reg_tuner_data_31_24_pos 0
#define	IT9510_reg_tuner_data_31_24_len 8
#define	IT9510_reg_tuner_data_31_24_lsb 24
#define xd_p_IT9510_reg_tuner_data_39_32	(*(volatile byte xdata *) 0xF004)
#define    p_IT9510_reg_tuner_data_39_32	0xF004 
#define	IT9510_reg_tuner_data_39_32_pos 0
#define	IT9510_reg_tuner_data_39_32_len 8
#define	IT9510_reg_tuner_data_39_32_lsb 32
#define xd_p_IT9510_reg_tuner_data_47_40	(*(volatile byte xdata *) 0xF005)
#define    p_IT9510_reg_tuner_data_47_40	0xF005 
#define	IT9510_reg_tuner_data_47_40_pos 0
#define	IT9510_reg_tuner_data_47_40_len 8
#define	IT9510_reg_tuner_data_47_40_lsb 40
#define xd_p_IT9510_reg_tuner_data_55_48	(*(volatile byte xdata *) 0xF006)
#define    p_IT9510_reg_tuner_data_55_48	0xF006 
#define	IT9510_reg_tuner_data_55_48_pos 0
#define	IT9510_reg_tuner_data_55_48_len 8
#define	IT9510_reg_tuner_data_55_48_lsb 48
#define xd_p_IT9510_reg_tuner_data_63_56	(*(volatile byte xdata *) 0xF007)
#define    p_IT9510_reg_tuner_data_63_56	0xF007 
#define	IT9510_reg_tuner_data_63_56_pos 0
#define	IT9510_reg_tuner_data_63_56_len 8
#define	IT9510_reg_tuner_data_63_56_lsb 56
#define xd_p_IT9510_reg_tuner_data_71_64	(*(volatile byte xdata *) 0xF008)
#define    p_IT9510_reg_tuner_data_71_64	0xF008 
#define	IT9510_reg_tuner_data_71_64_pos 0
#define	IT9510_reg_tuner_data_71_64_len 8
#define	IT9510_reg_tuner_data_71_64_lsb 64
#define xd_p_IT9510_reg_tuner_data_79_72	(*(volatile byte xdata *) 0xF009)
#define    p_IT9510_reg_tuner_data_79_72	0xF009 
#define	IT9510_reg_tuner_data_79_72_pos 0
#define	IT9510_reg_tuner_data_79_72_len 8
#define	IT9510_reg_tuner_data_79_72_lsb 72
#define xd_p_IT9510_reg_tuner_data_87_80	(*(volatile byte xdata *) 0xF00A)
#define    p_IT9510_reg_tuner_data_87_80	0xF00A 
#define	IT9510_reg_tuner_data_87_80_pos 0
#define	IT9510_reg_tuner_data_87_80_len 8
#define	IT9510_reg_tuner_data_87_80_lsb 80
#define xd_p_IT9510_reg_tuner_data_95_88	(*(volatile byte xdata *) 0xF00B)
#define    p_IT9510_reg_tuner_data_95_88	0xF00B 
#define	IT9510_reg_tuner_data_95_88_pos 0
#define	IT9510_reg_tuner_data_95_88_len 8
#define	IT9510_reg_tuner_data_95_88_lsb 88
#define xd_p_IT9510_reg_tuner_data_103_96	(*(volatile byte xdata *) 0xF00C)
#define    p_IT9510_reg_tuner_data_103_96	0xF00C 
#define	IT9510_reg_tuner_data_103_96_pos 0
#define	IT9510_reg_tuner_data_103_96_len 8
#define	IT9510_reg_tuner_data_103_96_lsb 96
#define xd_p_IT9510_reg_tuner_data_111_104	(*(volatile byte xdata *) 0xF00D)
#define    p_IT9510_reg_tuner_data_111_104	0xF00D 
#define	IT9510_reg_tuner_data_111_104_pos 0
#define	IT9510_reg_tuner_data_111_104_len 8
#define	IT9510_reg_tuner_data_111_104_lsb 104
#define xd_p_IT9510_reg_tuner_data_119_112	(*(volatile byte xdata *) 0xF00E)
#define    p_IT9510_reg_tuner_data_119_112	0xF00E 
#define	IT9510_reg_tuner_data_119_112_pos 0
#define	IT9510_reg_tuner_data_119_112_len 8
#define	IT9510_reg_tuner_data_119_112_lsb 112
#define xd_p_IT9510_reg_tuner_data_127_120	(*(volatile byte xdata *) 0xF00F)
#define    p_IT9510_reg_tuner_data_127_120	0xF00F 
#define	IT9510_reg_tuner_data_127_120_pos 0
#define	IT9510_reg_tuner_data_127_120_len 8
#define	IT9510_reg_tuner_data_127_120_lsb 120
#define xd_p_IT9510_reg_tuner_data_135_128	(*(volatile byte xdata *) 0xF010)
#define    p_IT9510_reg_tuner_data_135_128	0xF010 
#define	IT9510_reg_tuner_data_135_128_pos 0
#define	IT9510_reg_tuner_data_135_128_len 8
#define	IT9510_reg_tuner_data_135_128_lsb 128
#define xd_p_IT9510_reg_tuner_data_143_136	(*(volatile byte xdata *) 0xF011)
#define    p_IT9510_reg_tuner_data_143_136	0xF011 
#define	IT9510_reg_tuner_data_143_136_pos 0
#define	IT9510_reg_tuner_data_143_136_len 8
#define	IT9510_reg_tuner_data_143_136_lsb 136
#define xd_p_IT9510_reg_tuner_data_151_144	(*(volatile byte xdata *) 0xF012)
#define    p_IT9510_reg_tuner_data_151_144	0xF012 
#define	IT9510_reg_tuner_data_151_144_pos 0
#define	IT9510_reg_tuner_data_151_144_len 8
#define	IT9510_reg_tuner_data_151_144_lsb 144
#define xd_p_IT9510_reg_tuner_data_159_152	(*(volatile byte xdata *) 0xF013)
#define    p_IT9510_reg_tuner_data_159_152	0xF013 
#define	IT9510_reg_tuner_data_159_152_pos 0
#define	IT9510_reg_tuner_data_159_152_len 8
#define	IT9510_reg_tuner_data_159_152_lsb 152
#define xd_p_IT9510_reg_tuner_data_167_160	(*(volatile byte xdata *) 0xF014)
#define    p_IT9510_reg_tuner_data_167_160	0xF014 
#define	IT9510_reg_tuner_data_167_160_pos 0
#define	IT9510_reg_tuner_data_167_160_len 8
#define	IT9510_reg_tuner_data_167_160_lsb 160
#define xd_p_IT9510_reg_tuner_data_175_168	(*(volatile byte xdata *) 0xF015)
#define    p_IT9510_reg_tuner_data_175_168	0xF015 
#define	IT9510_reg_tuner_data_175_168_pos 0
#define	IT9510_reg_tuner_data_175_168_len 8
#define	IT9510_reg_tuner_data_175_168_lsb 168
#define xd_p_IT9510_reg_tuner_data_183_176	(*(volatile byte xdata *) 0xF016)
#define    p_IT9510_reg_tuner_data_183_176	0xF016 
#define	IT9510_reg_tuner_data_183_176_pos 0
#define	IT9510_reg_tuner_data_183_176_len 8
#define	IT9510_reg_tuner_data_183_176_lsb 176
#define xd_p_IT9510_reg_tuner_data_191_184	(*(volatile byte xdata *) 0xF017)
#define    p_IT9510_reg_tuner_data_191_184	0xF017 
#define	IT9510_reg_tuner_data_191_184_pos 0
#define	IT9510_reg_tuner_data_191_184_len 8
#define	IT9510_reg_tuner_data_191_184_lsb 184
#define xd_p_IT9510_reg_tuner_data_199_192	(*(volatile byte xdata *) 0xF018)
#define    p_IT9510_reg_tuner_data_199_192	0xF018 
#define	IT9510_reg_tuner_data_199_192_pos 0
#define	IT9510_reg_tuner_data_199_192_len 8
#define	IT9510_reg_tuner_data_199_192_lsb 192
#define xd_p_IT9510_reg_tuner_data_207_200	(*(volatile byte xdata *) 0xF019)
#define    p_IT9510_reg_tuner_data_207_200	0xF019 
#define	IT9510_reg_tuner_data_207_200_pos 0
#define	IT9510_reg_tuner_data_207_200_len 8
#define	IT9510_reg_tuner_data_207_200_lsb 200
#define xd_p_IT9510_reg_tuner_data_215_208	(*(volatile byte xdata *) 0xF01A)
#define    p_IT9510_reg_tuner_data_215_208	0xF01A 
#define	IT9510_reg_tuner_data_215_208_pos 0
#define	IT9510_reg_tuner_data_215_208_len 8
#define	IT9510_reg_tuner_data_215_208_lsb 208
#define xd_p_IT9510_reg_tuner_data_223_216	(*(volatile byte xdata *) 0xF01B)
#define    p_IT9510_reg_tuner_data_223_216	0xF01B 
#define	IT9510_reg_tuner_data_223_216_pos 0
#define	IT9510_reg_tuner_data_223_216_len 8
#define	IT9510_reg_tuner_data_223_216_lsb 216
#define xd_p_IT9510_reg_tuner_data_231_224	(*(volatile byte xdata *) 0xF01C)
#define    p_IT9510_reg_tuner_data_231_224	0xF01C 
#define	IT9510_reg_tuner_data_231_224_pos 0
#define	IT9510_reg_tuner_data_231_224_len 8
#define	IT9510_reg_tuner_data_231_224_lsb 224
#define xd_p_IT9510_reg_tuner_data_239_232	(*(volatile byte xdata *) 0xF01D)
#define    p_IT9510_reg_tuner_data_239_232	0xF01D 
#define	IT9510_reg_tuner_data_239_232_pos 0
#define	IT9510_reg_tuner_data_239_232_len 8
#define	IT9510_reg_tuner_data_239_232_lsb 232
#define xd_p_IT9510_reg_tuner_data_247_240	(*(volatile byte xdata *) 0xF01E)
#define    p_IT9510_reg_tuner_data_247_240	0xF01E 
#define	IT9510_reg_tuner_data_247_240_pos 0
#define	IT9510_reg_tuner_data_247_240_len 8
#define	IT9510_reg_tuner_data_247_240_lsb 240
#define xd_p_IT9510_reg_tuner_data_255_248	(*(volatile byte xdata *) 0xF01F)
#define    p_IT9510_reg_tuner_data_255_248	0xF01F 
#define	IT9510_reg_tuner_data_255_248_pos 0
#define	IT9510_reg_tuner_data_255_248_len 8
#define	IT9510_reg_tuner_data_255_248_lsb 248
#define xd_p_IT9510_reg_tuner_data_263_256	(*(volatile byte xdata *) 0xF020)
#define    p_IT9510_reg_tuner_data_263_256	0xF020 
#define	IT9510_reg_tuner_data_263_256_pos 0
#define	IT9510_reg_tuner_data_263_256_len 8
#define	IT9510_reg_tuner_data_263_256_lsb 256
#define xd_p_IT9510_reg_tuner_data_271_264	(*(volatile byte xdata *) 0xF021)
#define    p_IT9510_reg_tuner_data_271_264	0xF021 
#define	IT9510_reg_tuner_data_271_264_pos 0
#define	IT9510_reg_tuner_data_271_264_len 8
#define	IT9510_reg_tuner_data_271_264_lsb 264
#define xd_p_IT9510_reg_tuner_data_279_272	(*(volatile byte xdata *) 0xF022)
#define    p_IT9510_reg_tuner_data_279_272	0xF022 
#define	IT9510_reg_tuner_data_279_272_pos 0
#define	IT9510_reg_tuner_data_279_272_len 8
#define	IT9510_reg_tuner_data_279_272_lsb 272
#define xd_p_IT9510_reg_tuner_data_287_280	(*(volatile byte xdata *) 0xF023)
#define    p_IT9510_reg_tuner_data_287_280	0xF023 
#define	IT9510_reg_tuner_data_287_280_pos 0
#define	IT9510_reg_tuner_data_287_280_len 8
#define	IT9510_reg_tuner_data_287_280_lsb 280
#define xd_p_IT9510_reg_tuner_data_295_288	(*(volatile byte xdata *) 0xF024)
#define    p_IT9510_reg_tuner_data_295_288	0xF024 
#define	IT9510_reg_tuner_data_295_288_pos 0
#define	IT9510_reg_tuner_data_295_288_len 8
#define	IT9510_reg_tuner_data_295_288_lsb 288
#define xd_p_IT9510_reg_tuner_data_303_296	(*(volatile byte xdata *) 0xF025)
#define    p_IT9510_reg_tuner_data_303_296	0xF025 
#define	IT9510_reg_tuner_data_303_296_pos 0
#define	IT9510_reg_tuner_data_303_296_len 8
#define	IT9510_reg_tuner_data_303_296_lsb 296
#define xd_p_IT9510_reg_tuner_data_311_304	(*(volatile byte xdata *) 0xF026)
#define    p_IT9510_reg_tuner_data_311_304	0xF026 
#define	IT9510_reg_tuner_data_311_304_pos 0
#define	IT9510_reg_tuner_data_311_304_len 8
#define	IT9510_reg_tuner_data_311_304_lsb 304
#define xd_p_IT9510_reg_tuner_data_319_312	(*(volatile byte xdata *) 0xF027)
#define    p_IT9510_reg_tuner_data_319_312	0xF027 
#define	IT9510_reg_tuner_data_319_312_pos 0
#define	IT9510_reg_tuner_data_319_312_len 8
#define	IT9510_reg_tuner_data_319_312_lsb 312
#define xd_p_IT9510_reg_tuner_data_327_320	(*(volatile byte xdata *) 0xF028)
#define    p_IT9510_reg_tuner_data_327_320	0xF028 
#define	IT9510_reg_tuner_data_327_320_pos 0
#define	IT9510_reg_tuner_data_327_320_len 8
#define	IT9510_reg_tuner_data_327_320_lsb 320
#define xd_p_IT9510_reg_tuner_data_335_328	(*(volatile byte xdata *) 0xF029)
#define    p_IT9510_reg_tuner_data_335_328	0xF029 
#define	IT9510_reg_tuner_data_335_328_pos 0
#define	IT9510_reg_tuner_data_335_328_len 8
#define	IT9510_reg_tuner_data_335_328_lsb 328
#define xd_p_IT9510_reg_tuner_data_343_336	(*(volatile byte xdata *) 0xF02A)
#define    p_IT9510_reg_tuner_data_343_336	0xF02A 
#define	IT9510_reg_tuner_data_343_336_pos 0
#define	IT9510_reg_tuner_data_343_336_len 8
#define	IT9510_reg_tuner_data_343_336_lsb 336
#define xd_p_IT9510_reg_tuner_data_351_344	(*(volatile byte xdata *) 0xF02B)
#define    p_IT9510_reg_tuner_data_351_344	0xF02B 
#define	IT9510_reg_tuner_data_351_344_pos 0
#define	IT9510_reg_tuner_data_351_344_len 8
#define	IT9510_reg_tuner_data_351_344_lsb 344
#define xd_p_IT9510_reg_tuner_data_359_352	(*(volatile byte xdata *) 0xF02C)
#define    p_IT9510_reg_tuner_data_359_352	0xF02C 
#define	IT9510_reg_tuner_data_359_352_pos 0
#define	IT9510_reg_tuner_data_359_352_len 8
#define	IT9510_reg_tuner_data_359_352_lsb 352
#define xd_p_IT9510_reg_tuner_data_367_360	(*(volatile byte xdata *) 0xF02D)
#define    p_IT9510_reg_tuner_data_367_360	0xF02D 
#define	IT9510_reg_tuner_data_367_360_pos 0
#define	IT9510_reg_tuner_data_367_360_len 8
#define	IT9510_reg_tuner_data_367_360_lsb 360
#define xd_p_IT9510_reg_tuner_data_375_368	(*(volatile byte xdata *) 0xF02E)
#define    p_IT9510_reg_tuner_data_375_368	0xF02E 
#define	IT9510_reg_tuner_data_375_368_pos 0
#define	IT9510_reg_tuner_data_375_368_len 8
#define	IT9510_reg_tuner_data_375_368_lsb 368
#define xd_p_IT9510_reg_tuner_data_383_376	(*(volatile byte xdata *) 0xF02F)
#define    p_IT9510_reg_tuner_data_383_376	0xF02F 
#define	IT9510_reg_tuner_data_383_376_pos 0
#define	IT9510_reg_tuner_data_383_376_len 8
#define	IT9510_reg_tuner_data_383_376_lsb 376
#define xd_p_IT9510_reg_tuner_data_391_384	(*(volatile byte xdata *) 0xF030)
#define    p_IT9510_reg_tuner_data_391_384	0xF030 
#define	IT9510_reg_tuner_data_391_384_pos 0
#define	IT9510_reg_tuner_data_391_384_len 8
#define	IT9510_reg_tuner_data_391_384_lsb 384
#define xd_p_IT9510_reg_tuner_data_399_392	(*(volatile byte xdata *) 0xF031)
#define    p_IT9510_reg_tuner_data_399_392	0xF031 
#define	IT9510_reg_tuner_data_399_392_pos 0
#define	IT9510_reg_tuner_data_399_392_len 8
#define	IT9510_reg_tuner_data_399_392_lsb 392
#define xd_p_IT9510_reg_tuner_data_407_400	(*(volatile byte xdata *) 0xF032)
#define    p_IT9510_reg_tuner_data_407_400	0xF032 
#define	IT9510_reg_tuner_data_407_400_pos 0
#define	IT9510_reg_tuner_data_407_400_len 8
#define	IT9510_reg_tuner_data_407_400_lsb 400
#define xd_p_IT9510_reg_tuner_data_415_408	(*(volatile byte xdata *) 0xF033)
#define    p_IT9510_reg_tuner_data_415_408	0xF033 
#define	IT9510_reg_tuner_data_415_408_pos 0
#define	IT9510_reg_tuner_data_415_408_len 8
#define	IT9510_reg_tuner_data_415_408_lsb 408
#define xd_p_IT9510_reg_tuner_data_423_416	(*(volatile byte xdata *) 0xF034)
#define    p_IT9510_reg_tuner_data_423_416	0xF034 
#define	IT9510_reg_tuner_data_423_416_pos 0
#define	IT9510_reg_tuner_data_423_416_len 8
#define	IT9510_reg_tuner_data_423_416_lsb 416
#define xd_p_IT9510_reg_tuner_data_431_424	(*(volatile byte xdata *) 0xF035)
#define    p_IT9510_reg_tuner_data_431_424	0xF035 
#define	IT9510_reg_tuner_data_431_424_pos 0
#define	IT9510_reg_tuner_data_431_424_len 8
#define	IT9510_reg_tuner_data_431_424_lsb 424
#define xd_p_IT9510_reg_tuner_data_439_432	(*(volatile byte xdata *) 0xF036)
#define    p_IT9510_reg_tuner_data_439_432	0xF036 
#define	IT9510_reg_tuner_data_439_432_pos 0
#define	IT9510_reg_tuner_data_439_432_len 8
#define	IT9510_reg_tuner_data_439_432_lsb 432
#define xd_p_IT9510_reg_tuner_data_447_440	(*(volatile byte xdata *) 0xF037)
#define    p_IT9510_reg_tuner_data_447_440	0xF037 
#define	IT9510_reg_tuner_data_447_440_pos 0
#define	IT9510_reg_tuner_data_447_440_len 8
#define	IT9510_reg_tuner_data_447_440_lsb 440
#define xd_p_IT9510_reg_tuner_data_455_448	(*(volatile byte xdata *) 0xF038)
#define    p_IT9510_reg_tuner_data_455_448	0xF038 
#define	IT9510_reg_tuner_data_455_448_pos 0
#define	IT9510_reg_tuner_data_455_448_len 8
#define	IT9510_reg_tuner_data_455_448_lsb 448
#define xd_p_IT9510_reg_tuner_data_463_456	(*(volatile byte xdata *) 0xF039)
#define    p_IT9510_reg_tuner_data_463_456	0xF039 
#define	IT9510_reg_tuner_data_463_456_pos 0
#define	IT9510_reg_tuner_data_463_456_len 8
#define	IT9510_reg_tuner_data_463_456_lsb 456
#define xd_p_IT9510_reg_tuner_data_471_464	(*(volatile byte xdata *) 0xF03A)
#define    p_IT9510_reg_tuner_data_471_464	0xF03A 
#define	IT9510_reg_tuner_data_471_464_pos 0
#define	IT9510_reg_tuner_data_471_464_len 8
#define	IT9510_reg_tuner_data_471_464_lsb 464
#define xd_p_IT9510_reg_tuner_data_479_472	(*(volatile byte xdata *) 0xF03B)
#define    p_IT9510_reg_tuner_data_479_472	0xF03B 
#define	IT9510_reg_tuner_data_479_472_pos 0
#define	IT9510_reg_tuner_data_479_472_len 8
#define	IT9510_reg_tuner_data_479_472_lsb 472
#define xd_p_IT9510_reg_tuner_data_487_480	(*(volatile byte xdata *) 0xF03C)
#define    p_IT9510_reg_tuner_data_487_480	0xF03C 
#define	IT9510_reg_tuner_data_487_480_pos 0
#define	IT9510_reg_tuner_data_487_480_len 8
#define	IT9510_reg_tuner_data_487_480_lsb 480
#define xd_p_IT9510_reg_tuner_data_495_488	(*(volatile byte xdata *) 0xF03D)
#define    p_IT9510_reg_tuner_data_495_488	0xF03D 
#define	IT9510_reg_tuner_data_495_488_pos 0
#define	IT9510_reg_tuner_data_495_488_len 8
#define	IT9510_reg_tuner_data_495_488_lsb 488
#define xd_p_IT9510_reg_tuner_data_503_496	(*(volatile byte xdata *) 0xF03E)
#define    p_IT9510_reg_tuner_data_503_496	0xF03E 
#define	IT9510_reg_tuner_data_503_496_pos 0
#define	IT9510_reg_tuner_data_503_496_len 8
#define	IT9510_reg_tuner_data_503_496_lsb 496
#define xd_p_IT9510_reg_tuner_data_511_504	(*(volatile byte xdata *) 0xF03F)
#define    p_IT9510_reg_tuner_data_511_504	0xF03F 
#define	IT9510_reg_tuner_data_511_504_pos 0
#define	IT9510_reg_tuner_data_511_504_len 8
#define	IT9510_reg_tuner_data_511_504_lsb 504
#define xd_p_IT9510_reg_tuner_data_519_512	(*(volatile byte xdata *) 0xF040)
#define    p_IT9510_reg_tuner_data_519_512	0xF040 
#define	IT9510_reg_tuner_data_519_512_pos 0
#define	IT9510_reg_tuner_data_519_512_len 8
#define	IT9510_reg_tuner_data_519_512_lsb 512
#define xd_p_IT9510_reg_tuner_data_527_520	(*(volatile byte xdata *) 0xF041)
#define    p_IT9510_reg_tuner_data_527_520	0xF041 
#define	IT9510_reg_tuner_data_527_520_pos 0
#define	IT9510_reg_tuner_data_527_520_len 8
#define	IT9510_reg_tuner_data_527_520_lsb 520
#define xd_p_IT9510_reg_tuner_data_535_528	(*(volatile byte xdata *) 0xF042)
#define    p_IT9510_reg_tuner_data_535_528	0xF042 
#define	IT9510_reg_tuner_data_535_528_pos 0
#define	IT9510_reg_tuner_data_535_528_len 8
#define	IT9510_reg_tuner_data_535_528_lsb 528
#define xd_p_IT9510_reg_tuner_data_543_536	(*(volatile byte xdata *) 0xF043)
#define    p_IT9510_reg_tuner_data_543_536	0xF043 
#define	IT9510_reg_tuner_data_543_536_pos 0
#define	IT9510_reg_tuner_data_543_536_len 8
#define	IT9510_reg_tuner_data_543_536_lsb 536
#define xd_p_IT9510_reg_tuner_data_551_544	(*(volatile byte xdata *) 0xF044)
#define    p_IT9510_reg_tuner_data_551_544	0xF044 
#define	IT9510_reg_tuner_data_551_544_pos 0
#define	IT9510_reg_tuner_data_551_544_len 8
#define	IT9510_reg_tuner_data_551_544_lsb 544
#define xd_p_IT9510_reg_tuner_data_559_552	(*(volatile byte xdata *) 0xF045)
#define    p_IT9510_reg_tuner_data_559_552	0xF045 
#define	IT9510_reg_tuner_data_559_552_pos 0
#define	IT9510_reg_tuner_data_559_552_len 8
#define	IT9510_reg_tuner_data_559_552_lsb 552
#define xd_p_IT9510_reg_tuner_data_567_560	(*(volatile byte xdata *) 0xF046)
#define    p_IT9510_reg_tuner_data_567_560	0xF046 
#define	IT9510_reg_tuner_data_567_560_pos 0
#define	IT9510_reg_tuner_data_567_560_len 8
#define	IT9510_reg_tuner_data_567_560_lsb 560
#define xd_p_IT9510_reg_tuner_data_575_568	(*(volatile byte xdata *) 0xF047)
#define    p_IT9510_reg_tuner_data_575_568	0xF047 
#define	IT9510_reg_tuner_data_575_568_pos 0
#define	IT9510_reg_tuner_data_575_568_len 8
#define	IT9510_reg_tuner_data_575_568_lsb 568
#define xd_p_IT9510_reg_tuner_data_583_576	(*(volatile byte xdata *) 0xF048)
#define    p_IT9510_reg_tuner_data_583_576	0xF048 
#define	IT9510_reg_tuner_data_583_576_pos 0
#define	IT9510_reg_tuner_data_583_576_len 8
#define	IT9510_reg_tuner_data_583_576_lsb 576
#define xd_p_IT9510_reg_tuner_data_591_584	(*(volatile byte xdata *) 0xF049)
#define    p_IT9510_reg_tuner_data_591_584	0xF049 
#define	IT9510_reg_tuner_data_591_584_pos 0
#define	IT9510_reg_tuner_data_591_584_len 8
#define	IT9510_reg_tuner_data_591_584_lsb 584
#define xd_p_IT9510_reg_tuner_data_599_592	(*(volatile byte xdata *) 0xF04A)
#define    p_IT9510_reg_tuner_data_599_592	0xF04A 
#define	IT9510_reg_tuner_data_599_592_pos 0
#define	IT9510_reg_tuner_data_599_592_len 8
#define	IT9510_reg_tuner_data_599_592_lsb 592
#define xd_p_IT9510_reg_tuner_data_607_600	(*(volatile byte xdata *) 0xF04B)
#define    p_IT9510_reg_tuner_data_607_600	0xF04B 
#define	IT9510_reg_tuner_data_607_600_pos 0
#define	IT9510_reg_tuner_data_607_600_len 8
#define	IT9510_reg_tuner_data_607_600_lsb 600
#define xd_p_IT9510_reg_tuner_data_615_608	(*(volatile byte xdata *) 0xF04C)
#define    p_IT9510_reg_tuner_data_615_608	0xF04C 
#define	IT9510_reg_tuner_data_615_608_pos 0
#define	IT9510_reg_tuner_data_615_608_len 8
#define	IT9510_reg_tuner_data_615_608_lsb 608
#define xd_p_IT9510_reg_tuner_data_623_616	(*(volatile byte xdata *) 0xF04D)
#define    p_IT9510_reg_tuner_data_623_616	0xF04D 
#define	IT9510_reg_tuner_data_623_616_pos 0
#define	IT9510_reg_tuner_data_623_616_len 8
#define	IT9510_reg_tuner_data_623_616_lsb 616
#define xd_p_IT9510_reg_tuner_data_631_624	(*(volatile byte xdata *) 0xF04E)
#define    p_IT9510_reg_tuner_data_631_624	0xF04E 
#define	IT9510_reg_tuner_data_631_624_pos 0
#define	IT9510_reg_tuner_data_631_624_len 8
#define	IT9510_reg_tuner_data_631_624_lsb 624
#define xd_p_IT9510_reg_tuner_data_639_632	(*(volatile byte xdata *) 0xF04F)
#define    p_IT9510_reg_tuner_data_639_632	0xF04F 
#define	IT9510_reg_tuner_data_639_632_pos 0
#define	IT9510_reg_tuner_data_639_632_len 8
#define	IT9510_reg_tuner_data_639_632_lsb 632
#define xd_p_IT9510_reg_tuner_data_647_640	(*(volatile byte xdata *) 0xF050)
#define    p_IT9510_reg_tuner_data_647_640	0xF050 
#define	IT9510_reg_tuner_data_647_640_pos 0
#define	IT9510_reg_tuner_data_647_640_len 8
#define	IT9510_reg_tuner_data_647_640_lsb 640
#define xd_p_IT9510_reg_tuner_data_655_648	(*(volatile byte xdata *) 0xF051)
#define    p_IT9510_reg_tuner_data_655_648	0xF051 
#define	IT9510_reg_tuner_data_655_648_pos 0
#define	IT9510_reg_tuner_data_655_648_len 8
#define	IT9510_reg_tuner_data_655_648_lsb 648
#define xd_p_IT9510_reg_tuner_data_663_656	(*(volatile byte xdata *) 0xF052)
#define    p_IT9510_reg_tuner_data_663_656	0xF052 
#define	IT9510_reg_tuner_data_663_656_pos 0
#define	IT9510_reg_tuner_data_663_656_len 8
#define	IT9510_reg_tuner_data_663_656_lsb 656
#define xd_p_IT9510_reg_tuner_data_671_664	(*(volatile byte xdata *) 0xF053)
#define    p_IT9510_reg_tuner_data_671_664	0xF053 
#define	IT9510_reg_tuner_data_671_664_pos 0
#define	IT9510_reg_tuner_data_671_664_len 8
#define	IT9510_reg_tuner_data_671_664_lsb 664
#define xd_p_IT9510_reg_tuner_data_679_672	(*(volatile byte xdata *) 0xF054)
#define    p_IT9510_reg_tuner_data_679_672	0xF054 
#define	IT9510_reg_tuner_data_679_672_pos 0
#define	IT9510_reg_tuner_data_679_672_len 8
#define	IT9510_reg_tuner_data_679_672_lsb 672
#define xd_p_IT9510_reg_tuner_data_687_680	(*(volatile byte xdata *) 0xF055)
#define    p_IT9510_reg_tuner_data_687_680	0xF055 
#define	IT9510_reg_tuner_data_687_680_pos 0
#define	IT9510_reg_tuner_data_687_680_len 8
#define	IT9510_reg_tuner_data_687_680_lsb 680
#define xd_p_IT9510_reg_tuner_data_695_688	(*(volatile byte xdata *) 0xF056)
#define    p_IT9510_reg_tuner_data_695_688	0xF056 
#define	IT9510_reg_tuner_data_695_688_pos 0
#define	IT9510_reg_tuner_data_695_688_len 8
#define	IT9510_reg_tuner_data_695_688_lsb 688
#define xd_p_IT9510_reg_tuner_data_703_696	(*(volatile byte xdata *) 0xF057)
#define    p_IT9510_reg_tuner_data_703_696	0xF057 
#define	IT9510_reg_tuner_data_703_696_pos 0
#define	IT9510_reg_tuner_data_703_696_len 8
#define	IT9510_reg_tuner_data_703_696_lsb 696
#define xd_p_IT9510_reg_tuner_data_711_704	(*(volatile byte xdata *) 0xF058)
#define    p_IT9510_reg_tuner_data_711_704	0xF058 
#define	IT9510_reg_tuner_data_711_704_pos 0
#define	IT9510_reg_tuner_data_711_704_len 8
#define	IT9510_reg_tuner_data_711_704_lsb 704
#define xd_p_IT9510_reg_tuner_data_719_712	(*(volatile byte xdata *) 0xF059)
#define    p_IT9510_reg_tuner_data_719_712	0xF059 
#define	IT9510_reg_tuner_data_719_712_pos 0
#define	IT9510_reg_tuner_data_719_712_len 8
#define	IT9510_reg_tuner_data_719_712_lsb 712
#define xd_p_IT9510_reg_tuner_data_727_720	(*(volatile byte xdata *) 0xF05A)
#define    p_IT9510_reg_tuner_data_727_720	0xF05A 
#define	IT9510_reg_tuner_data_727_720_pos 0
#define	IT9510_reg_tuner_data_727_720_len 8
#define	IT9510_reg_tuner_data_727_720_lsb 720
#define xd_p_IT9510_reg_tuner_data_735_728	(*(volatile byte xdata *) 0xF05B)
#define    p_IT9510_reg_tuner_data_735_728	0xF05B 
#define	IT9510_reg_tuner_data_735_728_pos 0
#define	IT9510_reg_tuner_data_735_728_len 8
#define	IT9510_reg_tuner_data_735_728_lsb 728
#define xd_p_IT9510_reg_tuner_data_743_736	(*(volatile byte xdata *) 0xF05C)
#define    p_IT9510_reg_tuner_data_743_736	0xF05C 
#define	IT9510_reg_tuner_data_743_736_pos 0
#define	IT9510_reg_tuner_data_743_736_len 8
#define	IT9510_reg_tuner_data_743_736_lsb 736
#define xd_p_IT9510_reg_tuner_data_751_744	(*(volatile byte xdata *) 0xF05D)
#define    p_IT9510_reg_tuner_data_751_744	0xF05D 
#define	IT9510_reg_tuner_data_751_744_pos 0
#define	IT9510_reg_tuner_data_751_744_len 8
#define	IT9510_reg_tuner_data_751_744_lsb 744
#define xd_p_IT9510_reg_tuner_data_759_752	(*(volatile byte xdata *) 0xF05E)
#define    p_IT9510_reg_tuner_data_759_752	0xF05E 
#define	IT9510_reg_tuner_data_759_752_pos 0
#define	IT9510_reg_tuner_data_759_752_len 8
#define	IT9510_reg_tuner_data_759_752_lsb 752
#define xd_p_IT9510_reg_tuner_data_767_760	(*(volatile byte xdata *) 0xF05F)
#define    p_IT9510_reg_tuner_data_767_760	0xF05F 
#define	IT9510_reg_tuner_data_767_760_pos 0
#define	IT9510_reg_tuner_data_767_760_len 8
#define	IT9510_reg_tuner_data_767_760_lsb 760
#define xd_p_IT9510_reg_tuner_data_775_768	(*(volatile byte xdata *) 0xF060)
#define    p_IT9510_reg_tuner_data_775_768	0xF060 
#define	IT9510_reg_tuner_data_775_768_pos 0
#define	IT9510_reg_tuner_data_775_768_len 8
#define	IT9510_reg_tuner_data_775_768_lsb 768
#define xd_p_IT9510_reg_tuner_data_783_776	(*(volatile byte xdata *) 0xF061)
#define    p_IT9510_reg_tuner_data_783_776	0xF061 
#define	IT9510_reg_tuner_data_783_776_pos 0
#define	IT9510_reg_tuner_data_783_776_len 8
#define	IT9510_reg_tuner_data_783_776_lsb 776
#define xd_p_IT9510_reg_tuner_data_791_784	(*(volatile byte xdata *) 0xF062)
#define    p_IT9510_reg_tuner_data_791_784	0xF062 
#define	IT9510_reg_tuner_data_791_784_pos 0
#define	IT9510_reg_tuner_data_791_784_len 8
#define	IT9510_reg_tuner_data_791_784_lsb 784
#define xd_p_IT9510_reg_tuner_data_799_792	(*(volatile byte xdata *) 0xF063)
#define    p_IT9510_reg_tuner_data_799_792	0xF063 
#define	IT9510_reg_tuner_data_799_792_pos 0
#define	IT9510_reg_tuner_data_799_792_len 8
#define	IT9510_reg_tuner_data_799_792_lsb 792
#define xd_p_IT9510_reg_tuner_data_807_800	(*(volatile byte xdata *) 0xF064)
#define    p_IT9510_reg_tuner_data_807_800	0xF064 
#define	IT9510_reg_tuner_data_807_800_pos 0
#define	IT9510_reg_tuner_data_807_800_len 8
#define	IT9510_reg_tuner_data_807_800_lsb 800
#define xd_p_IT9510_reg_tuner_data_815_808	(*(volatile byte xdata *) 0xF065)
#define    p_IT9510_reg_tuner_data_815_808	0xF065 
#define	IT9510_reg_tuner_data_815_808_pos 0
#define	IT9510_reg_tuner_data_815_808_len 8
#define	IT9510_reg_tuner_data_815_808_lsb 808
#define xd_p_IT9510_reg_tuner_data_823_816	(*(volatile byte xdata *) 0xF066)
#define    p_IT9510_reg_tuner_data_823_816	0xF066 
#define	IT9510_reg_tuner_data_823_816_pos 0
#define	IT9510_reg_tuner_data_823_816_len 8
#define	IT9510_reg_tuner_data_823_816_lsb 816
#define xd_p_IT9510_reg_tuner_data_831_824	(*(volatile byte xdata *) 0xF067)
#define    p_IT9510_reg_tuner_data_831_824	0xF067 
#define	IT9510_reg_tuner_data_831_824_pos 0
#define	IT9510_reg_tuner_data_831_824_len 8
#define	IT9510_reg_tuner_data_831_824_lsb 824
#define xd_p_IT9510_reg_tuner_data_839_832	(*(volatile byte xdata *) 0xF068)
#define    p_IT9510_reg_tuner_data_839_832	0xF068 
#define	IT9510_reg_tuner_data_839_832_pos 0
#define	IT9510_reg_tuner_data_839_832_len 8
#define	IT9510_reg_tuner_data_839_832_lsb 832
#define xd_p_IT9510_reg_tuner_data_847_840	(*(volatile byte xdata *) 0xF069)
#define    p_IT9510_reg_tuner_data_847_840	0xF069 
#define	IT9510_reg_tuner_data_847_840_pos 0
#define	IT9510_reg_tuner_data_847_840_len 8
#define	IT9510_reg_tuner_data_847_840_lsb 840
#define xd_p_IT9510_reg_tuner_data_855_848	(*(volatile byte xdata *) 0xF06A)
#define    p_IT9510_reg_tuner_data_855_848	0xF06A 
#define	IT9510_reg_tuner_data_855_848_pos 0
#define	IT9510_reg_tuner_data_855_848_len 8
#define	IT9510_reg_tuner_data_855_848_lsb 848
#define xd_p_IT9510_reg_tuner_data_863_856	(*(volatile byte xdata *) 0xF06B)
#define    p_IT9510_reg_tuner_data_863_856	0xF06B 
#define	IT9510_reg_tuner_data_863_856_pos 0
#define	IT9510_reg_tuner_data_863_856_len 8
#define	IT9510_reg_tuner_data_863_856_lsb 856
#define xd_p_IT9510_reg_tuner_data_871_864	(*(volatile byte xdata *) 0xF06C)
#define    p_IT9510_reg_tuner_data_871_864	0xF06C 
#define	IT9510_reg_tuner_data_871_864_pos 0
#define	IT9510_reg_tuner_data_871_864_len 8
#define	IT9510_reg_tuner_data_871_864_lsb 864
#define xd_p_IT9510_reg_tuner_data_879_872	(*(volatile byte xdata *) 0xF06D)
#define    p_IT9510_reg_tuner_data_879_872	0xF06D 
#define	IT9510_reg_tuner_data_879_872_pos 0
#define	IT9510_reg_tuner_data_879_872_len 8
#define	IT9510_reg_tuner_data_879_872_lsb 872
#define xd_p_IT9510_reg_tuner_data_887_880	(*(volatile byte xdata *) 0xF06E)
#define    p_IT9510_reg_tuner_data_887_880	0xF06E 
#define	IT9510_reg_tuner_data_887_880_pos 0
#define	IT9510_reg_tuner_data_887_880_len 8
#define	IT9510_reg_tuner_data_887_880_lsb 880
#define xd_p_IT9510_reg_tuner_data_895_888	(*(volatile byte xdata *) 0xF06F)
#define    p_IT9510_reg_tuner_data_895_888	0xF06F 
#define	IT9510_reg_tuner_data_895_888_pos 0
#define	IT9510_reg_tuner_data_895_888_len 8
#define	IT9510_reg_tuner_data_895_888_lsb 888
#define xd_p_IT9510_reg_tuner_data_903_896	(*(volatile byte xdata *) 0xF070)
#define    p_IT9510_reg_tuner_data_903_896	0xF070 
#define	IT9510_reg_tuner_data_903_896_pos 0
#define	IT9510_reg_tuner_data_903_896_len 8
#define	IT9510_reg_tuner_data_903_896_lsb 896
#define xd_p_IT9510_reg_tuner_data_911_904	(*(volatile byte xdata *) 0xF071)
#define    p_IT9510_reg_tuner_data_911_904	0xF071 
#define	IT9510_reg_tuner_data_911_904_pos 0
#define	IT9510_reg_tuner_data_911_904_len 8
#define	IT9510_reg_tuner_data_911_904_lsb 904
#define xd_p_IT9510_reg_tuner_data_919_912	(*(volatile byte xdata *) 0xF072)
#define    p_IT9510_reg_tuner_data_919_912	0xF072 
#define	IT9510_reg_tuner_data_919_912_pos 0
#define	IT9510_reg_tuner_data_919_912_len 8
#define	IT9510_reg_tuner_data_919_912_lsb 912
#define xd_p_IT9510_reg_tuner_data_927_920	(*(volatile byte xdata *) 0xF073)
#define    p_IT9510_reg_tuner_data_927_920	0xF073 
#define	IT9510_reg_tuner_data_927_920_pos 0
#define	IT9510_reg_tuner_data_927_920_len 8
#define	IT9510_reg_tuner_data_927_920_lsb 920
#define xd_p_IT9510_reg_tuner_data_935_928	(*(volatile byte xdata *) 0xF074)
#define    p_IT9510_reg_tuner_data_935_928	0xF074 
#define	IT9510_reg_tuner_data_935_928_pos 0
#define	IT9510_reg_tuner_data_935_928_len 8
#define	IT9510_reg_tuner_data_935_928_lsb 928
#define xd_p_IT9510_reg_tuner_data_943_936	(*(volatile byte xdata *) 0xF075)
#define    p_IT9510_reg_tuner_data_943_936	0xF075 
#define	IT9510_reg_tuner_data_943_936_pos 0
#define	IT9510_reg_tuner_data_943_936_len 8
#define	IT9510_reg_tuner_data_943_936_lsb 936
#define xd_p_IT9510_reg_tuner_data_951_944	(*(volatile byte xdata *) 0xF076)
#define    p_IT9510_reg_tuner_data_951_944	0xF076 
#define	IT9510_reg_tuner_data_951_944_pos 0
#define	IT9510_reg_tuner_data_951_944_len 8
#define	IT9510_reg_tuner_data_951_944_lsb 944
#define xd_p_IT9510_reg_tuner_data_959_952	(*(volatile byte xdata *) 0xF077)
#define    p_IT9510_reg_tuner_data_959_952	0xF077 
#define	IT9510_reg_tuner_data_959_952_pos 0
#define	IT9510_reg_tuner_data_959_952_len 8
#define	IT9510_reg_tuner_data_959_952_lsb 952
#define xd_p_IT9510_reg_tuner_data_967_960	(*(volatile byte xdata *) 0xF078)
#define    p_IT9510_reg_tuner_data_967_960	0xF078 
#define	IT9510_reg_tuner_data_967_960_pos 0
#define	IT9510_reg_tuner_data_967_960_len 8
#define	IT9510_reg_tuner_data_967_960_lsb 960
#define xd_p_IT9510_reg_tuner_data_975_968	(*(volatile byte xdata *) 0xF079)
#define    p_IT9510_reg_tuner_data_975_968	0xF079 
#define	IT9510_reg_tuner_data_975_968_pos 0
#define	IT9510_reg_tuner_data_975_968_len 8
#define	IT9510_reg_tuner_data_975_968_lsb 968
#define xd_p_IT9510_reg_tuner_data_983_976	(*(volatile byte xdata *) 0xF07A)
#define    p_IT9510_reg_tuner_data_983_976	0xF07A 
#define	IT9510_reg_tuner_data_983_976_pos 0
#define	IT9510_reg_tuner_data_983_976_len 8
#define	IT9510_reg_tuner_data_983_976_lsb 976
#define xd_p_IT9510_reg_tuner_data_991_984	(*(volatile byte xdata *) 0xF07B)
#define    p_IT9510_reg_tuner_data_991_984	0xF07B 
#define	IT9510_reg_tuner_data_991_984_pos 0
#define	IT9510_reg_tuner_data_991_984_len 8
#define	IT9510_reg_tuner_data_991_984_lsb 984
#define xd_p_IT9510_reg_tuner_data_999_992	(*(volatile byte xdata *) 0xF07C)
#define    p_IT9510_reg_tuner_data_999_992	0xF07C 
#define	IT9510_reg_tuner_data_999_992_pos 0
#define	IT9510_reg_tuner_data_999_992_len 8
#define	IT9510_reg_tuner_data_999_992_lsb 992
#define xd_p_IT9510_reg_tuner_data_1007_1000	(*(volatile byte xdata *) 0xF07D)
#define    p_IT9510_reg_tuner_data_1007_1000	0xF07D 
#define	IT9510_reg_tuner_data_1007_1000_pos 0
#define	IT9510_reg_tuner_data_1007_1000_len 8
#define	IT9510_reg_tuner_data_1007_1000_lsb 1000
#define xd_p_IT9510_reg_tuner_data_1015_1008	(*(volatile byte xdata *) 0xF07E)
#define    p_IT9510_reg_tuner_data_1015_1008	0xF07E 
#define	IT9510_reg_tuner_data_1015_1008_pos 0
#define	IT9510_reg_tuner_data_1015_1008_len 8
#define	IT9510_reg_tuner_data_1015_1008_lsb 1008
#define xd_p_IT9510_reg_tuner_data_1023_1016	(*(volatile byte xdata *) 0xF07F)
#define    p_IT9510_reg_tuner_data_1023_1016	0xF07F 
#define	IT9510_reg_tuner_data_1023_1016_pos 0
#define	IT9510_reg_tuner_data_1023_1016_len 8
#define	IT9510_reg_tuner_data_1023_1016_lsb 1016
#define xd_p_IT9510_reg_tuner_data_1031_1024	(*(volatile byte xdata *) 0xF080)
#define    p_IT9510_reg_tuner_data_1031_1024	0xF080 
#define	IT9510_reg_tuner_data_1031_1024_pos 0
#define	IT9510_reg_tuner_data_1031_1024_len 8
#define	IT9510_reg_tuner_data_1031_1024_lsb 1024
#define xd_p_IT9510_reg_tuner_data_1039_1032	(*(volatile byte xdata *) 0xF081)
#define    p_IT9510_reg_tuner_data_1039_1032	0xF081 
#define	IT9510_reg_tuner_data_1039_1032_pos 0
#define	IT9510_reg_tuner_data_1039_1032_len 8
#define	IT9510_reg_tuner_data_1039_1032_lsb 1032
#define xd_p_IT9510_reg_tuner_data_1047_1040	(*(volatile byte xdata *) 0xF082)
#define    p_IT9510_reg_tuner_data_1047_1040	0xF082 
#define	IT9510_reg_tuner_data_1047_1040_pos 0
#define	IT9510_reg_tuner_data_1047_1040_len 8
#define	IT9510_reg_tuner_data_1047_1040_lsb 1040
#define xd_p_IT9510_reg_tuner_data_1055_1048	(*(volatile byte xdata *) 0xF083)
#define    p_IT9510_reg_tuner_data_1055_1048	0xF083 
#define	IT9510_reg_tuner_data_1055_1048_pos 0
#define	IT9510_reg_tuner_data_1055_1048_len 8
#define	IT9510_reg_tuner_data_1055_1048_lsb 1048
#define xd_p_IT9510_reg_tuner_data_1063_1056	(*(volatile byte xdata *) 0xF084)
#define    p_IT9510_reg_tuner_data_1063_1056	0xF084 
#define	IT9510_reg_tuner_data_1063_1056_pos 0
#define	IT9510_reg_tuner_data_1063_1056_len 8
#define	IT9510_reg_tuner_data_1063_1056_lsb 1056
#define xd_p_IT9510_reg_tuner_data_1071_1064	(*(volatile byte xdata *) 0xF085)
#define    p_IT9510_reg_tuner_data_1071_1064	0xF085 
#define	IT9510_reg_tuner_data_1071_1064_pos 0
#define	IT9510_reg_tuner_data_1071_1064_len 8
#define	IT9510_reg_tuner_data_1071_1064_lsb 1064
#define xd_p_IT9510_reg_tuner_data_1079_1072	(*(volatile byte xdata *) 0xF086)
#define    p_IT9510_reg_tuner_data_1079_1072	0xF086 
#define	IT9510_reg_tuner_data_1079_1072_pos 0
#define	IT9510_reg_tuner_data_1079_1072_len 8
#define	IT9510_reg_tuner_data_1079_1072_lsb 1072
#define xd_p_IT9510_reg_tuner_data_1087_1080	(*(volatile byte xdata *) 0xF087)
#define    p_IT9510_reg_tuner_data_1087_1080	0xF087 
#define	IT9510_reg_tuner_data_1087_1080_pos 0
#define	IT9510_reg_tuner_data_1087_1080_len 8
#define	IT9510_reg_tuner_data_1087_1080_lsb 1080
#define xd_p_IT9510_reg_tuner_data_1095_1088	(*(volatile byte xdata *) 0xF088)
#define    p_IT9510_reg_tuner_data_1095_1088	0xF088 
#define	IT9510_reg_tuner_data_1095_1088_pos 0
#define	IT9510_reg_tuner_data_1095_1088_len 8
#define	IT9510_reg_tuner_data_1095_1088_lsb 1088
#define xd_p_IT9510_reg_tuner_data_1103_1096	(*(volatile byte xdata *) 0xF089)
#define    p_IT9510_reg_tuner_data_1103_1096	0xF089 
#define	IT9510_reg_tuner_data_1103_1096_pos 0
#define	IT9510_reg_tuner_data_1103_1096_len 8
#define	IT9510_reg_tuner_data_1103_1096_lsb 1096
#define xd_p_IT9510_reg_tuner_data_1111_1104	(*(volatile byte xdata *) 0xF08A)
#define    p_IT9510_reg_tuner_data_1111_1104	0xF08A 
#define	IT9510_reg_tuner_data_1111_1104_pos 0
#define	IT9510_reg_tuner_data_1111_1104_len 8
#define	IT9510_reg_tuner_data_1111_1104_lsb 1104
#define xd_p_IT9510_reg_tuner_data_1119_1112	(*(volatile byte xdata *) 0xF08B)
#define    p_IT9510_reg_tuner_data_1119_1112	0xF08B 
#define	IT9510_reg_tuner_data_1119_1112_pos 0
#define	IT9510_reg_tuner_data_1119_1112_len 8
#define	IT9510_reg_tuner_data_1119_1112_lsb 1112
#define xd_p_IT9510_reg_tuner_data_1127_1120	(*(volatile byte xdata *) 0xF08C)
#define    p_IT9510_reg_tuner_data_1127_1120	0xF08C 
#define	IT9510_reg_tuner_data_1127_1120_pos 0
#define	IT9510_reg_tuner_data_1127_1120_len 8
#define	IT9510_reg_tuner_data_1127_1120_lsb 1120
#define xd_p_IT9510_reg_tuner_data_1135_1128	(*(volatile byte xdata *) 0xF08D)
#define    p_IT9510_reg_tuner_data_1135_1128	0xF08D 
#define	IT9510_reg_tuner_data_1135_1128_pos 0
#define	IT9510_reg_tuner_data_1135_1128_len 8
#define	IT9510_reg_tuner_data_1135_1128_lsb 1128
#define xd_p_IT9510_reg_tuner_data_1143_1136	(*(volatile byte xdata *) 0xF08E)
#define    p_IT9510_reg_tuner_data_1143_1136	0xF08E 
#define	IT9510_reg_tuner_data_1143_1136_pos 0
#define	IT9510_reg_tuner_data_1143_1136_len 8
#define	IT9510_reg_tuner_data_1143_1136_lsb 1136
#define xd_p_IT9510_reg_tuner_data_1151_1144	(*(volatile byte xdata *) 0xF08F)
#define    p_IT9510_reg_tuner_data_1151_1144	0xF08F 
#define	IT9510_reg_tuner_data_1151_1144_pos 0
#define	IT9510_reg_tuner_data_1151_1144_len 8
#define	IT9510_reg_tuner_data_1151_1144_lsb 1144
#define xd_p_IT9510_reg_tuner_data_1159_1152	(*(volatile byte xdata *) 0xF090)
#define    p_IT9510_reg_tuner_data_1159_1152	0xF090 
#define	IT9510_reg_tuner_data_1159_1152_pos 0
#define	IT9510_reg_tuner_data_1159_1152_len 8
#define	IT9510_reg_tuner_data_1159_1152_lsb 1152
#define xd_p_IT9510_reg_tuner_data_1167_1160	(*(volatile byte xdata *) 0xF091)
#define    p_IT9510_reg_tuner_data_1167_1160	0xF091 
#define	IT9510_reg_tuner_data_1167_1160_pos 0
#define	IT9510_reg_tuner_data_1167_1160_len 8
#define	IT9510_reg_tuner_data_1167_1160_lsb 1160
#define xd_p_IT9510_reg_tuner_data_1175_1168	(*(volatile byte xdata *) 0xF092)
#define    p_IT9510_reg_tuner_data_1175_1168	0xF092 
#define	IT9510_reg_tuner_data_1175_1168_pos 0
#define	IT9510_reg_tuner_data_1175_1168_len 8
#define	IT9510_reg_tuner_data_1175_1168_lsb 1168
#define xd_p_IT9510_reg_tuner_data_1183_1176	(*(volatile byte xdata *) 0xF093)
#define    p_IT9510_reg_tuner_data_1183_1176	0xF093 
#define	IT9510_reg_tuner_data_1183_1176_pos 0
#define	IT9510_reg_tuner_data_1183_1176_len 8
#define	IT9510_reg_tuner_data_1183_1176_lsb 1176
#define xd_p_IT9510_reg_tuner_data_1191_1184	(*(volatile byte xdata *) 0xF094)
#define    p_IT9510_reg_tuner_data_1191_1184	0xF094 
#define	IT9510_reg_tuner_data_1191_1184_pos 0
#define	IT9510_reg_tuner_data_1191_1184_len 8
#define	IT9510_reg_tuner_data_1191_1184_lsb 1184
#define xd_p_IT9510_reg_tuner_data_1199_1192	(*(volatile byte xdata *) 0xF095)
#define    p_IT9510_reg_tuner_data_1199_1192	0xF095 
#define	IT9510_reg_tuner_data_1199_1192_pos 0
#define	IT9510_reg_tuner_data_1199_1192_len 8
#define	IT9510_reg_tuner_data_1199_1192_lsb 1192
#define xd_p_IT9510_reg_tuner_data_1207_1200	(*(volatile byte xdata *) 0xF096)
#define    p_IT9510_reg_tuner_data_1207_1200	0xF096 
#define	IT9510_reg_tuner_data_1207_1200_pos 0
#define	IT9510_reg_tuner_data_1207_1200_len 8
#define	IT9510_reg_tuner_data_1207_1200_lsb 1200
#define xd_p_IT9510_reg_tuner_data_1215_1208	(*(volatile byte xdata *) 0xF097)
#define    p_IT9510_reg_tuner_data_1215_1208	0xF097 
#define	IT9510_reg_tuner_data_1215_1208_pos 0
#define	IT9510_reg_tuner_data_1215_1208_len 8
#define	IT9510_reg_tuner_data_1215_1208_lsb 1208
#define xd_p_IT9510_reg_tuner_data_1223_1216	(*(volatile byte xdata *) 0xF098)
#define    p_IT9510_reg_tuner_data_1223_1216	0xF098 
#define	IT9510_reg_tuner_data_1223_1216_pos 0
#define	IT9510_reg_tuner_data_1223_1216_len 8
#define	IT9510_reg_tuner_data_1223_1216_lsb 1216
#define xd_p_IT9510_reg_tuner_data_1231_1224	(*(volatile byte xdata *) 0xF099)
#define    p_IT9510_reg_tuner_data_1231_1224	0xF099 
#define	IT9510_reg_tuner_data_1231_1224_pos 0
#define	IT9510_reg_tuner_data_1231_1224_len 8
#define	IT9510_reg_tuner_data_1231_1224_lsb 1224
#define xd_p_IT9510_reg_tuner_data_1239_1232	(*(volatile byte xdata *) 0xF09A)
#define    p_IT9510_reg_tuner_data_1239_1232	0xF09A 
#define	IT9510_reg_tuner_data_1239_1232_pos 0
#define	IT9510_reg_tuner_data_1239_1232_len 8
#define	IT9510_reg_tuner_data_1239_1232_lsb 1232
#define xd_p_IT9510_reg_tuner_data_1247_1240	(*(volatile byte xdata *) 0xF09B)
#define    p_IT9510_reg_tuner_data_1247_1240	0xF09B 
#define	IT9510_reg_tuner_data_1247_1240_pos 0
#define	IT9510_reg_tuner_data_1247_1240_len 8
#define	IT9510_reg_tuner_data_1247_1240_lsb 1240
#define xd_p_IT9510_reg_tuner_data_1255_1248	(*(volatile byte xdata *) 0xF09C)
#define    p_IT9510_reg_tuner_data_1255_1248	0xF09C 
#define	IT9510_reg_tuner_data_1255_1248_pos 0
#define	IT9510_reg_tuner_data_1255_1248_len 8
#define	IT9510_reg_tuner_data_1255_1248_lsb 1248
#define xd_p_IT9510_reg_tuner_data_1263_1256	(*(volatile byte xdata *) 0xF09D)
#define    p_IT9510_reg_tuner_data_1263_1256	0xF09D 
#define	IT9510_reg_tuner_data_1263_1256_pos 0
#define	IT9510_reg_tuner_data_1263_1256_len 8
#define	IT9510_reg_tuner_data_1263_1256_lsb 1256
#define xd_p_IT9510_reg_tuner_data_1271_1264	(*(volatile byte xdata *) 0xF09E)
#define    p_IT9510_reg_tuner_data_1271_1264	0xF09E 
#define	IT9510_reg_tuner_data_1271_1264_pos 0
#define	IT9510_reg_tuner_data_1271_1264_len 8
#define	IT9510_reg_tuner_data_1271_1264_lsb 1264
#define xd_p_IT9510_reg_tuner_data_1279_1272	(*(volatile byte xdata *) 0xF09F)
#define    p_IT9510_reg_tuner_data_1279_1272	0xF09F 
#define	IT9510_reg_tuner_data_1279_1272_pos 0
#define	IT9510_reg_tuner_data_1279_1272_len 8
#define	IT9510_reg_tuner_data_1279_1272_lsb 1272
#define xd_p_IT9510_reg_tuner_data_1287_1280	(*(volatile byte xdata *) 0xF0A0)
#define    p_IT9510_reg_tuner_data_1287_1280	0xF0A0 
#define	IT9510_reg_tuner_data_1287_1280_pos 0
#define	IT9510_reg_tuner_data_1287_1280_len 8
#define	IT9510_reg_tuner_data_1287_1280_lsb 1280
#define xd_p_IT9510_reg_tuner_data_1295_1288	(*(volatile byte xdata *) 0xF0A1)
#define    p_IT9510_reg_tuner_data_1295_1288	0xF0A1 
#define	IT9510_reg_tuner_data_1295_1288_pos 0
#define	IT9510_reg_tuner_data_1295_1288_len 8
#define	IT9510_reg_tuner_data_1295_1288_lsb 1288
#define xd_p_IT9510_reg_tuner_data_1303_1296	(*(volatile byte xdata *) 0xF0A2)
#define    p_IT9510_reg_tuner_data_1303_1296	0xF0A2 
#define	IT9510_reg_tuner_data_1303_1296_pos 0
#define	IT9510_reg_tuner_data_1303_1296_len 8
#define	IT9510_reg_tuner_data_1303_1296_lsb 1296
#define xd_p_IT9510_reg_tuner_data_1311_1304	(*(volatile byte xdata *) 0xF0A3)
#define    p_IT9510_reg_tuner_data_1311_1304	0xF0A3 
#define	IT9510_reg_tuner_data_1311_1304_pos 0
#define	IT9510_reg_tuner_data_1311_1304_len 8
#define	IT9510_reg_tuner_data_1311_1304_lsb 1304
#define xd_p_IT9510_reg_tuner_data_1319_1312	(*(volatile byte xdata *) 0xF0A4)
#define    p_IT9510_reg_tuner_data_1319_1312	0xF0A4 
#define	IT9510_reg_tuner_data_1319_1312_pos 0
#define	IT9510_reg_tuner_data_1319_1312_len 8
#define	IT9510_reg_tuner_data_1319_1312_lsb 1312
#define xd_p_IT9510_reg_tuner_data_1327_1320	(*(volatile byte xdata *) 0xF0A5)
#define    p_IT9510_reg_tuner_data_1327_1320	0xF0A5 
#define	IT9510_reg_tuner_data_1327_1320_pos 0
#define	IT9510_reg_tuner_data_1327_1320_len 8
#define	IT9510_reg_tuner_data_1327_1320_lsb 1320
#define xd_p_IT9510_reg_tuner_data_1335_1328	(*(volatile byte xdata *) 0xF0A6)
#define    p_IT9510_reg_tuner_data_1335_1328	0xF0A6 
#define	IT9510_reg_tuner_data_1335_1328_pos 0
#define	IT9510_reg_tuner_data_1335_1328_len 8
#define	IT9510_reg_tuner_data_1335_1328_lsb 1328
#define xd_p_IT9510_reg_tuner_data_1343_1336	(*(volatile byte xdata *) 0xF0A7)
#define    p_IT9510_reg_tuner_data_1343_1336	0xF0A7 
#define	IT9510_reg_tuner_data_1343_1336_pos 0
#define	IT9510_reg_tuner_data_1343_1336_len 8
#define	IT9510_reg_tuner_data_1343_1336_lsb 1336
#define xd_p_IT9510_reg_tuner_data_1351_1344	(*(volatile byte xdata *) 0xF0A8)
#define    p_IT9510_reg_tuner_data_1351_1344	0xF0A8 
#define	IT9510_reg_tuner_data_1351_1344_pos 0
#define	IT9510_reg_tuner_data_1351_1344_len 8
#define	IT9510_reg_tuner_data_1351_1344_lsb 1344
#define xd_p_IT9510_reg_tuner_data_1359_1352	(*(volatile byte xdata *) 0xF0A9)
#define    p_IT9510_reg_tuner_data_1359_1352	0xF0A9 
#define	IT9510_reg_tuner_data_1359_1352_pos 0
#define	IT9510_reg_tuner_data_1359_1352_len 8
#define	IT9510_reg_tuner_data_1359_1352_lsb 1352
#define xd_p_IT9510_reg_tuner_data_1367_1360	(*(volatile byte xdata *) 0xF0AA)
#define    p_IT9510_reg_tuner_data_1367_1360	0xF0AA 
#define	IT9510_reg_tuner_data_1367_1360_pos 0
#define	IT9510_reg_tuner_data_1367_1360_len 8
#define	IT9510_reg_tuner_data_1367_1360_lsb 1360
#define xd_p_IT9510_reg_tuner_data_1375_1368	(*(volatile byte xdata *) 0xF0AB)
#define    p_IT9510_reg_tuner_data_1375_1368	0xF0AB 
#define	IT9510_reg_tuner_data_1375_1368_pos 0
#define	IT9510_reg_tuner_data_1375_1368_len 8
#define	IT9510_reg_tuner_data_1375_1368_lsb 1368
#define xd_p_IT9510_reg_tuner_data_1383_1376	(*(volatile byte xdata *) 0xF0AC)
#define    p_IT9510_reg_tuner_data_1383_1376	0xF0AC 
#define	IT9510_reg_tuner_data_1383_1376_pos 0
#define	IT9510_reg_tuner_data_1383_1376_len 8
#define	IT9510_reg_tuner_data_1383_1376_lsb 1376
#define xd_p_IT9510_reg_tuner_data_1391_1384	(*(volatile byte xdata *) 0xF0AD)
#define    p_IT9510_reg_tuner_data_1391_1384	0xF0AD 
#define	IT9510_reg_tuner_data_1391_1384_pos 0
#define	IT9510_reg_tuner_data_1391_1384_len 8
#define	IT9510_reg_tuner_data_1391_1384_lsb 1384
#define xd_p_IT9510_reg_tuner_data_1399_1392	(*(volatile byte xdata *) 0xF0AE)
#define    p_IT9510_reg_tuner_data_1399_1392	0xF0AE 
#define	IT9510_reg_tuner_data_1399_1392_pos 0
#define	IT9510_reg_tuner_data_1399_1392_len 8
#define	IT9510_reg_tuner_data_1399_1392_lsb 1392
#define xd_p_IT9510_reg_tuner_data_1407_1400	(*(volatile byte xdata *) 0xF0AF)
#define    p_IT9510_reg_tuner_data_1407_1400	0xF0AF 
#define	IT9510_reg_tuner_data_1407_1400_pos 0
#define	IT9510_reg_tuner_data_1407_1400_len 8
#define	IT9510_reg_tuner_data_1407_1400_lsb 1400
#define xd_p_IT9510_reg_tuner_data_1415_1408	(*(volatile byte xdata *) 0xF0B0)
#define    p_IT9510_reg_tuner_data_1415_1408	0xF0B0 
#define	IT9510_reg_tuner_data_1415_1408_pos 0
#define	IT9510_reg_tuner_data_1415_1408_len 8
#define	IT9510_reg_tuner_data_1415_1408_lsb 1408
#define xd_p_IT9510_reg_tuner_data_1423_1416	(*(volatile byte xdata *) 0xF0B1)
#define    p_IT9510_reg_tuner_data_1423_1416	0xF0B1 
#define	IT9510_reg_tuner_data_1423_1416_pos 0
#define	IT9510_reg_tuner_data_1423_1416_len 8
#define	IT9510_reg_tuner_data_1423_1416_lsb 1416
#define xd_p_IT9510_reg_tuner_data_1431_1424	(*(volatile byte xdata *) 0xF0B2)
#define    p_IT9510_reg_tuner_data_1431_1424	0xF0B2 
#define	IT9510_reg_tuner_data_1431_1424_pos 0
#define	IT9510_reg_tuner_data_1431_1424_len 8
#define	IT9510_reg_tuner_data_1431_1424_lsb 1424
#define xd_p_IT9510_reg_tuner_data_1439_1432	(*(volatile byte xdata *) 0xF0B3)
#define    p_IT9510_reg_tuner_data_1439_1432	0xF0B3 
#define	IT9510_reg_tuner_data_1439_1432_pos 0
#define	IT9510_reg_tuner_data_1439_1432_len 8
#define	IT9510_reg_tuner_data_1439_1432_lsb 1432
#define xd_p_IT9510_reg_tuner_data_1447_1440	(*(volatile byte xdata *) 0xF0B4)
#define    p_IT9510_reg_tuner_data_1447_1440	0xF0B4 
#define	IT9510_reg_tuner_data_1447_1440_pos 0
#define	IT9510_reg_tuner_data_1447_1440_len 8
#define	IT9510_reg_tuner_data_1447_1440_lsb 1440
#define xd_p_IT9510_reg_tuner_data_1455_1448	(*(volatile byte xdata *) 0xF0B5)
#define    p_IT9510_reg_tuner_data_1455_1448	0xF0B5 
#define	IT9510_reg_tuner_data_1455_1448_pos 0
#define	IT9510_reg_tuner_data_1455_1448_len 8
#define	IT9510_reg_tuner_data_1455_1448_lsb 1448
#define xd_p_IT9510_reg_tuner_data_1463_1456	(*(volatile byte xdata *) 0xF0B6)
#define    p_IT9510_reg_tuner_data_1463_1456	0xF0B6 
#define	IT9510_reg_tuner_data_1463_1456_pos 0
#define	IT9510_reg_tuner_data_1463_1456_len 8
#define	IT9510_reg_tuner_data_1463_1456_lsb 1456
#define xd_p_IT9510_reg_tuner_data_1471_1464	(*(volatile byte xdata *) 0xF0B7)
#define    p_IT9510_reg_tuner_data_1471_1464	0xF0B7 
#define	IT9510_reg_tuner_data_1471_1464_pos 0
#define	IT9510_reg_tuner_data_1471_1464_len 8
#define	IT9510_reg_tuner_data_1471_1464_lsb 1464
#define xd_p_IT9510_reg_tuner_data_1479_1472	(*(volatile byte xdata *) 0xF0B8)
#define    p_IT9510_reg_tuner_data_1479_1472	0xF0B8 
#define	IT9510_reg_tuner_data_1479_1472_pos 0
#define	IT9510_reg_tuner_data_1479_1472_len 8
#define	IT9510_reg_tuner_data_1479_1472_lsb 1472
#define xd_p_IT9510_reg_tuner_data_1487_1480	(*(volatile byte xdata *) 0xF0B9)
#define    p_IT9510_reg_tuner_data_1487_1480	0xF0B9 
#define	IT9510_reg_tuner_data_1487_1480_pos 0
#define	IT9510_reg_tuner_data_1487_1480_len 8
#define	IT9510_reg_tuner_data_1487_1480_lsb 1480
#define xd_p_IT9510_reg_tuner_data_1495_1488	(*(volatile byte xdata *) 0xF0BA)
#define    p_IT9510_reg_tuner_data_1495_1488	0xF0BA 
#define	IT9510_reg_tuner_data_1495_1488_pos 0
#define	IT9510_reg_tuner_data_1495_1488_len 8
#define	IT9510_reg_tuner_data_1495_1488_lsb 1488
#define xd_p_IT9510_reg_tuner_data_1503_1496	(*(volatile byte xdata *) 0xF0BB)
#define    p_IT9510_reg_tuner_data_1503_1496	0xF0BB 
#define	IT9510_reg_tuner_data_1503_1496_pos 0
#define	IT9510_reg_tuner_data_1503_1496_len 8
#define	IT9510_reg_tuner_data_1503_1496_lsb 1496
#define xd_p_IT9510_reg_tuner_data_1511_1504	(*(volatile byte xdata *) 0xF0BC)
#define    p_IT9510_reg_tuner_data_1511_1504	0xF0BC 
#define	IT9510_reg_tuner_data_1511_1504_pos 0
#define	IT9510_reg_tuner_data_1511_1504_len 8
#define	IT9510_reg_tuner_data_1511_1504_lsb 1504
#define xd_p_IT9510_reg_tuner_data_1519_1512	(*(volatile byte xdata *) 0xF0BD)
#define    p_IT9510_reg_tuner_data_1519_1512	0xF0BD 
#define	IT9510_reg_tuner_data_1519_1512_pos 0
#define	IT9510_reg_tuner_data_1519_1512_len 8
#define	IT9510_reg_tuner_data_1519_1512_lsb 1512
#define xd_p_IT9510_reg_tuner_data_1527_1520	(*(volatile byte xdata *) 0xF0BE)
#define    p_IT9510_reg_tuner_data_1527_1520	0xF0BE 
#define	IT9510_reg_tuner_data_1527_1520_pos 0
#define	IT9510_reg_tuner_data_1527_1520_len 8
#define	IT9510_reg_tuner_data_1527_1520_lsb 1520
#define xd_p_IT9510_reg_tuner_data_1535_1528	(*(volatile byte xdata *) 0xF0BF)
#define    p_IT9510_reg_tuner_data_1535_1528	0xF0BF 
#define	IT9510_reg_tuner_data_1535_1528_pos 0
#define	IT9510_reg_tuner_data_1535_1528_len 8
#define	IT9510_reg_tuner_data_1535_1528_lsb 1528
#define xd_p_IT9510_reg_tuner_data_1543_1536	(*(volatile byte xdata *) 0xF0C0)
#define    p_IT9510_reg_tuner_data_1543_1536	0xF0C0 
#define	IT9510_reg_tuner_data_1543_1536_pos 0
#define	IT9510_reg_tuner_data_1543_1536_len 8
#define	IT9510_reg_tuner_data_1543_1536_lsb 1536
#define xd_p_IT9510_reg_tuner_data_1551_1544	(*(volatile byte xdata *) 0xF0C1)
#define    p_IT9510_reg_tuner_data_1551_1544	0xF0C1 
#define	IT9510_reg_tuner_data_1551_1544_pos 0
#define	IT9510_reg_tuner_data_1551_1544_len 8
#define	IT9510_reg_tuner_data_1551_1544_lsb 1544
#define xd_p_IT9510_reg_tuner_data_1559_1552	(*(volatile byte xdata *) 0xF0C2)
#define    p_IT9510_reg_tuner_data_1559_1552	0xF0C2 
#define	IT9510_reg_tuner_data_1559_1552_pos 0
#define	IT9510_reg_tuner_data_1559_1552_len 8
#define	IT9510_reg_tuner_data_1559_1552_lsb 1552
#define xd_p_IT9510_reg_tuner_data_1567_1560	(*(volatile byte xdata *) 0xF0C3)
#define    p_IT9510_reg_tuner_data_1567_1560	0xF0C3 
#define	IT9510_reg_tuner_data_1567_1560_pos 0
#define	IT9510_reg_tuner_data_1567_1560_len 8
#define	IT9510_reg_tuner_data_1567_1560_lsb 1560
#define xd_p_IT9510_reg_tuner_data_1575_1568	(*(volatile byte xdata *) 0xF0C4)
#define    p_IT9510_reg_tuner_data_1575_1568	0xF0C4 
#define	IT9510_reg_tuner_data_1575_1568_pos 0
#define	IT9510_reg_tuner_data_1575_1568_len 8
#define	IT9510_reg_tuner_data_1575_1568_lsb 1568
#define xd_p_IT9510_reg_tuner_data_1583_1576	(*(volatile byte xdata *) 0xF0C5)
#define    p_IT9510_reg_tuner_data_1583_1576	0xF0C5 
#define	IT9510_reg_tuner_data_1583_1576_pos 0
#define	IT9510_reg_tuner_data_1583_1576_len 8
#define	IT9510_reg_tuner_data_1583_1576_lsb 1576
#define xd_p_IT9510_reg_tuner_data_1591_1584	(*(volatile byte xdata *) 0xF0C6)
#define    p_IT9510_reg_tuner_data_1591_1584	0xF0C6 
#define	IT9510_reg_tuner_data_1591_1584_pos 0
#define	IT9510_reg_tuner_data_1591_1584_len 8
#define	IT9510_reg_tuner_data_1591_1584_lsb 1584
#define xd_p_IT9510_reg_tuner_data_1599_1592	(*(volatile byte xdata *) 0xF0C7)
#define    p_IT9510_reg_tuner_data_1599_1592	0xF0C7 
#define	IT9510_reg_tuner_data_1599_1592_pos 0
#define	IT9510_reg_tuner_data_1599_1592_len 8
#define	IT9510_reg_tuner_data_1599_1592_lsb 1592
#define xd_p_IT9510_reg_tuner_data_1607_1600	(*(volatile byte xdata *) 0xF0C8)
#define    p_IT9510_reg_tuner_data_1607_1600	0xF0C8 
#define	IT9510_reg_tuner_data_1607_1600_pos 0
#define	IT9510_reg_tuner_data_1607_1600_len 8
#define	IT9510_reg_tuner_data_1607_1600_lsb 1600
#define xd_p_IT9510_reg_tuner_data_1615_1608	(*(volatile byte xdata *) 0xF0C9)
#define    p_IT9510_reg_tuner_data_1615_1608	0xF0C9 
#define	IT9510_reg_tuner_data_1615_1608_pos 0
#define	IT9510_reg_tuner_data_1615_1608_len 8
#define	IT9510_reg_tuner_data_1615_1608_lsb 1608
#define xd_p_IT9510_reg_tuner_data_1623_1616	(*(volatile byte xdata *) 0xF0CA)
#define    p_IT9510_reg_tuner_data_1623_1616	0xF0CA 
#define	IT9510_reg_tuner_data_1623_1616_pos 0
#define	IT9510_reg_tuner_data_1623_1616_len 8
#define	IT9510_reg_tuner_data_1623_1616_lsb 1616
#define xd_p_IT9510_reg_tuner_data_1631_1624	(*(volatile byte xdata *) 0xF0CB)
#define    p_IT9510_reg_tuner_data_1631_1624	0xF0CB 
#define	IT9510_reg_tuner_data_1631_1624_pos 0
#define	IT9510_reg_tuner_data_1631_1624_len 8
#define	IT9510_reg_tuner_data_1631_1624_lsb 1624
#define xd_p_IT9510_reg_tuner_data_1639_1632	(*(volatile byte xdata *) 0xF0CC)
#define    p_IT9510_reg_tuner_data_1639_1632	0xF0CC 
#define	IT9510_reg_tuner_data_1639_1632_pos 0
#define	IT9510_reg_tuner_data_1639_1632_len 8
#define	IT9510_reg_tuner_data_1639_1632_lsb 1632
#define xd_p_IT9510_reg_tuner_data_1647_1640	(*(volatile byte xdata *) 0xF0CD)
#define    p_IT9510_reg_tuner_data_1647_1640	0xF0CD 
#define	IT9510_reg_tuner_data_1647_1640_pos 0
#define	IT9510_reg_tuner_data_1647_1640_len 8
#define	IT9510_reg_tuner_data_1647_1640_lsb 1640
#define xd_p_IT9510_reg_tuner_data_1655_1648	(*(volatile byte xdata *) 0xF0CE)
#define    p_IT9510_reg_tuner_data_1655_1648	0xF0CE 
#define	IT9510_reg_tuner_data_1655_1648_pos 0
#define	IT9510_reg_tuner_data_1655_1648_len 8
#define	IT9510_reg_tuner_data_1655_1648_lsb 1648
#define xd_p_IT9510_reg_tuner_data_1663_1656	(*(volatile byte xdata *) 0xF0CF)
#define    p_IT9510_reg_tuner_data_1663_1656	0xF0CF 
#define	IT9510_reg_tuner_data_1663_1656_pos 0
#define	IT9510_reg_tuner_data_1663_1656_len 8
#define	IT9510_reg_tuner_data_1663_1656_lsb 1656
#define xd_p_IT9510_reg_tuner_data_1671_1664	(*(volatile byte xdata *) 0xF0D0)
#define    p_IT9510_reg_tuner_data_1671_1664	0xF0D0 
#define	IT9510_reg_tuner_data_1671_1664_pos 0
#define	IT9510_reg_tuner_data_1671_1664_len 8
#define	IT9510_reg_tuner_data_1671_1664_lsb 1664
#define xd_p_IT9510_reg_tuner_data_1679_1672	(*(volatile byte xdata *) 0xF0D1)
#define    p_IT9510_reg_tuner_data_1679_1672	0xF0D1 
#define	IT9510_reg_tuner_data_1679_1672_pos 0
#define	IT9510_reg_tuner_data_1679_1672_len 8
#define	IT9510_reg_tuner_data_1679_1672_lsb 1672
#define xd_p_IT9510_reg_tuner_data_1687_1680	(*(volatile byte xdata *) 0xF0D2)
#define    p_IT9510_reg_tuner_data_1687_1680	0xF0D2 
#define	IT9510_reg_tuner_data_1687_1680_pos 0
#define	IT9510_reg_tuner_data_1687_1680_len 8
#define	IT9510_reg_tuner_data_1687_1680_lsb 1680
#define xd_p_IT9510_reg_tuner_data_1695_1688	(*(volatile byte xdata *) 0xF0D3)
#define    p_IT9510_reg_tuner_data_1695_1688	0xF0D3 
#define	IT9510_reg_tuner_data_1695_1688_pos 0
#define	IT9510_reg_tuner_data_1695_1688_len 8
#define	IT9510_reg_tuner_data_1695_1688_lsb 1688
#define xd_p_IT9510_reg_tuner_data_1703_1696	(*(volatile byte xdata *) 0xF0D4)
#define    p_IT9510_reg_tuner_data_1703_1696	0xF0D4 
#define	IT9510_reg_tuner_data_1703_1696_pos 0
#define	IT9510_reg_tuner_data_1703_1696_len 8
#define	IT9510_reg_tuner_data_1703_1696_lsb 1696
#define xd_p_IT9510_reg_tuner_data_1711_1704	(*(volatile byte xdata *) 0xF0D5)
#define    p_IT9510_reg_tuner_data_1711_1704	0xF0D5 
#define	IT9510_reg_tuner_data_1711_1704_pos 0
#define	IT9510_reg_tuner_data_1711_1704_len 8
#define	IT9510_reg_tuner_data_1711_1704_lsb 1704
#define xd_p_IT9510_reg_tuner_data_1719_1712	(*(volatile byte xdata *) 0xF0D6)
#define    p_IT9510_reg_tuner_data_1719_1712	0xF0D6 
#define	IT9510_reg_tuner_data_1719_1712_pos 0
#define	IT9510_reg_tuner_data_1719_1712_len 8
#define	IT9510_reg_tuner_data_1719_1712_lsb 1712
#define xd_p_IT9510_reg_tuner_data_1727_1720	(*(volatile byte xdata *) 0xF0D7)
#define    p_IT9510_reg_tuner_data_1727_1720	0xF0D7 
#define	IT9510_reg_tuner_data_1727_1720_pos 0
#define	IT9510_reg_tuner_data_1727_1720_len 8
#define	IT9510_reg_tuner_data_1727_1720_lsb 1720
#define xd_p_IT9510_reg_tuner_data_1735_1728	(*(volatile byte xdata *) 0xF0D8)
#define    p_IT9510_reg_tuner_data_1735_1728	0xF0D8 
#define	IT9510_reg_tuner_data_1735_1728_pos 0
#define	IT9510_reg_tuner_data_1735_1728_len 8
#define	IT9510_reg_tuner_data_1735_1728_lsb 1728
#define xd_p_IT9510_reg_tuner_data_1743_1736	(*(volatile byte xdata *) 0xF0D9)
#define    p_IT9510_reg_tuner_data_1743_1736	0xF0D9 
#define	IT9510_reg_tuner_data_1743_1736_pos 0
#define	IT9510_reg_tuner_data_1743_1736_len 8
#define	IT9510_reg_tuner_data_1743_1736_lsb 1736
#define xd_p_IT9510_reg_tuner_data_1751_1744	(*(volatile byte xdata *) 0xF0DA)
#define    p_IT9510_reg_tuner_data_1751_1744	0xF0DA 
#define	IT9510_reg_tuner_data_1751_1744_pos 0
#define	IT9510_reg_tuner_data_1751_1744_len 8
#define	IT9510_reg_tuner_data_1751_1744_lsb 1744
#define xd_p_IT9510_reg_tuner_data_1759_1752	(*(volatile byte xdata *) 0xF0DB)
#define    p_IT9510_reg_tuner_data_1759_1752	0xF0DB 
#define	IT9510_reg_tuner_data_1759_1752_pos 0
#define	IT9510_reg_tuner_data_1759_1752_len 8
#define	IT9510_reg_tuner_data_1759_1752_lsb 1752
#define xd_p_IT9510_reg_tuner_data_1767_1760	(*(volatile byte xdata *) 0xF0DC)
#define    p_IT9510_reg_tuner_data_1767_1760	0xF0DC 
#define	IT9510_reg_tuner_data_1767_1760_pos 0
#define	IT9510_reg_tuner_data_1767_1760_len 8
#define	IT9510_reg_tuner_data_1767_1760_lsb 1760
#define xd_p_IT9510_reg_tuner_data_1775_1768	(*(volatile byte xdata *) 0xF0DD)
#define    p_IT9510_reg_tuner_data_1775_1768	0xF0DD 
#define	IT9510_reg_tuner_data_1775_1768_pos 0
#define	IT9510_reg_tuner_data_1775_1768_len 8
#define	IT9510_reg_tuner_data_1775_1768_lsb 1768
#define xd_p_IT9510_reg_tuner_data_1783_1776	(*(volatile byte xdata *) 0xF0DE)
#define    p_IT9510_reg_tuner_data_1783_1776	0xF0DE 
#define	IT9510_reg_tuner_data_1783_1776_pos 0
#define	IT9510_reg_tuner_data_1783_1776_len 8
#define	IT9510_reg_tuner_data_1783_1776_lsb 1776
#define xd_p_IT9510_reg_tuner_data_1791_1784	(*(volatile byte xdata *) 0xF0DF)
#define    p_IT9510_reg_tuner_data_1791_1784	0xF0DF 
#define	IT9510_reg_tuner_data_1791_1784_pos 0
#define	IT9510_reg_tuner_data_1791_1784_len 8
#define	IT9510_reg_tuner_data_1791_1784_lsb 1784
#define xd_p_IT9510_reg_tuner_data_1799_1792	(*(volatile byte xdata *) 0xF0E0)
#define    p_IT9510_reg_tuner_data_1799_1792	0xF0E0 
#define	IT9510_reg_tuner_data_1799_1792_pos 0
#define	IT9510_reg_tuner_data_1799_1792_len 8
#define	IT9510_reg_tuner_data_1799_1792_lsb 1792
#define xd_p_IT9510_reg_tuner_data_1807_1800	(*(volatile byte xdata *) 0xF0E1)
#define    p_IT9510_reg_tuner_data_1807_1800	0xF0E1 
#define	IT9510_reg_tuner_data_1807_1800_pos 0
#define	IT9510_reg_tuner_data_1807_1800_len 8
#define	IT9510_reg_tuner_data_1807_1800_lsb 1800
#define xd_p_IT9510_reg_tuner_data_1815_1808	(*(volatile byte xdata *) 0xF0E2)
#define    p_IT9510_reg_tuner_data_1815_1808	0xF0E2 
#define	IT9510_reg_tuner_data_1815_1808_pos 0
#define	IT9510_reg_tuner_data_1815_1808_len 8
#define	IT9510_reg_tuner_data_1815_1808_lsb 1808
#define xd_p_IT9510_reg_tuner_data_1823_1816	(*(volatile byte xdata *) 0xF0E3)
#define    p_IT9510_reg_tuner_data_1823_1816	0xF0E3 
#define	IT9510_reg_tuner_data_1823_1816_pos 0
#define	IT9510_reg_tuner_data_1823_1816_len 8
#define	IT9510_reg_tuner_data_1823_1816_lsb 1816
#define xd_p_IT9510_reg_tuner_data_1831_1824	(*(volatile byte xdata *) 0xF0E4)
#define    p_IT9510_reg_tuner_data_1831_1824	0xF0E4 
#define	IT9510_reg_tuner_data_1831_1824_pos 0
#define	IT9510_reg_tuner_data_1831_1824_len 8
#define	IT9510_reg_tuner_data_1831_1824_lsb 1824
#define xd_p_IT9510_reg_tuner_data_1839_1832	(*(volatile byte xdata *) 0xF0E5)
#define    p_IT9510_reg_tuner_data_1839_1832	0xF0E5 
#define	IT9510_reg_tuner_data_1839_1832_pos 0
#define	IT9510_reg_tuner_data_1839_1832_len 8
#define	IT9510_reg_tuner_data_1839_1832_lsb 1832
#define xd_p_IT9510_reg_tuner_data_1847_1840	(*(volatile byte xdata *) 0xF0E6)
#define    p_IT9510_reg_tuner_data_1847_1840	0xF0E6 
#define	IT9510_reg_tuner_data_1847_1840_pos 0
#define	IT9510_reg_tuner_data_1847_1840_len 8
#define	IT9510_reg_tuner_data_1847_1840_lsb 1840
#define xd_p_IT9510_reg_tuner_data_1855_1848	(*(volatile byte xdata *) 0xF0E7)
#define    p_IT9510_reg_tuner_data_1855_1848	0xF0E7 
#define	IT9510_reg_tuner_data_1855_1848_pos 0
#define	IT9510_reg_tuner_data_1855_1848_len 8
#define	IT9510_reg_tuner_data_1855_1848_lsb 1848
#define xd_p_IT9510_reg_tuner_data_1863_1856	(*(volatile byte xdata *) 0xF0E8)
#define    p_IT9510_reg_tuner_data_1863_1856	0xF0E8 
#define	IT9510_reg_tuner_data_1863_1856_pos 0
#define	IT9510_reg_tuner_data_1863_1856_len 8
#define	IT9510_reg_tuner_data_1863_1856_lsb 1856
#define xd_p_IT9510_reg_tuner_data_1871_1864	(*(volatile byte xdata *) 0xF0E9)
#define    p_IT9510_reg_tuner_data_1871_1864	0xF0E9 
#define	IT9510_reg_tuner_data_1871_1864_pos 0
#define	IT9510_reg_tuner_data_1871_1864_len 8
#define	IT9510_reg_tuner_data_1871_1864_lsb 1864
#define xd_p_IT9510_reg_tuner_data_1879_1872	(*(volatile byte xdata *) 0xF0EA)
#define    p_IT9510_reg_tuner_data_1879_1872	0xF0EA 
#define	IT9510_reg_tuner_data_1879_1872_pos 0
#define	IT9510_reg_tuner_data_1879_1872_len 8
#define	IT9510_reg_tuner_data_1879_1872_lsb 1872
#define xd_p_IT9510_reg_tuner_data_1887_1880	(*(volatile byte xdata *) 0xF0EB)
#define    p_IT9510_reg_tuner_data_1887_1880	0xF0EB 
#define	IT9510_reg_tuner_data_1887_1880_pos 0
#define	IT9510_reg_tuner_data_1887_1880_len 8
#define	IT9510_reg_tuner_data_1887_1880_lsb 1880
#define xd_p_IT9510_reg_tuner_data_1895_1888	(*(volatile byte xdata *) 0xF0EC)
#define    p_IT9510_reg_tuner_data_1895_1888	0xF0EC 
#define	IT9510_reg_tuner_data_1895_1888_pos 0
#define	IT9510_reg_tuner_data_1895_1888_len 8
#define	IT9510_reg_tuner_data_1895_1888_lsb 1888
#define xd_p_IT9510_reg_tuner_data_1903_1896	(*(volatile byte xdata *) 0xF0ED)
#define    p_IT9510_reg_tuner_data_1903_1896	0xF0ED 
#define	IT9510_reg_tuner_data_1903_1896_pos 0
#define	IT9510_reg_tuner_data_1903_1896_len 8
#define	IT9510_reg_tuner_data_1903_1896_lsb 1896
#define xd_p_IT9510_reg_tuner_data_1911_1904	(*(volatile byte xdata *) 0xF0EE)
#define    p_IT9510_reg_tuner_data_1911_1904	0xF0EE 
#define	IT9510_reg_tuner_data_1911_1904_pos 0
#define	IT9510_reg_tuner_data_1911_1904_len 8
#define	IT9510_reg_tuner_data_1911_1904_lsb 1904
#define xd_p_IT9510_reg_tuner_data_1919_1912	(*(volatile byte xdata *) 0xF0EF)
#define    p_IT9510_reg_tuner_data_1919_1912	0xF0EF 
#define	IT9510_reg_tuner_data_1919_1912_pos 0
#define	IT9510_reg_tuner_data_1919_1912_len 8
#define	IT9510_reg_tuner_data_1919_1912_lsb 1912
#define xd_p_IT9510_reg_tuner_data_1927_1920	(*(volatile byte xdata *) 0xF0F0)
#define    p_IT9510_reg_tuner_data_1927_1920	0xF0F0 
#define	IT9510_reg_tuner_data_1927_1920_pos 0
#define	IT9510_reg_tuner_data_1927_1920_len 8
#define	IT9510_reg_tuner_data_1927_1920_lsb 1920
#define xd_p_IT9510_reg_tuner_data_1935_1928	(*(volatile byte xdata *) 0xF0F1)
#define    p_IT9510_reg_tuner_data_1935_1928	0xF0F1 
#define	IT9510_reg_tuner_data_1935_1928_pos 0
#define	IT9510_reg_tuner_data_1935_1928_len 8
#define	IT9510_reg_tuner_data_1935_1928_lsb 1928
#define xd_p_IT9510_reg_tuner_data_1943_1936	(*(volatile byte xdata *) 0xF0F2)
#define    p_IT9510_reg_tuner_data_1943_1936	0xF0F2 
#define	IT9510_reg_tuner_data_1943_1936_pos 0
#define	IT9510_reg_tuner_data_1943_1936_len 8
#define	IT9510_reg_tuner_data_1943_1936_lsb 1936
#define xd_p_IT9510_reg_tuner_data_1951_1944	(*(volatile byte xdata *) 0xF0F3)
#define    p_IT9510_reg_tuner_data_1951_1944	0xF0F3 
#define	IT9510_reg_tuner_data_1951_1944_pos 0
#define	IT9510_reg_tuner_data_1951_1944_len 8
#define	IT9510_reg_tuner_data_1951_1944_lsb 1944
#define xd_p_IT9510_reg_tuner_data_1959_1952	(*(volatile byte xdata *) 0xF0F4)
#define    p_IT9510_reg_tuner_data_1959_1952	0xF0F4 
#define	IT9510_reg_tuner_data_1959_1952_pos 0
#define	IT9510_reg_tuner_data_1959_1952_len 8
#define	IT9510_reg_tuner_data_1959_1952_lsb 1952
#define xd_p_IT9510_reg_tuner_data_1967_1960	(*(volatile byte xdata *) 0xF0F5)
#define    p_IT9510_reg_tuner_data_1967_1960	0xF0F5 
#define	IT9510_reg_tuner_data_1967_1960_pos 0
#define	IT9510_reg_tuner_data_1967_1960_len 8
#define	IT9510_reg_tuner_data_1967_1960_lsb 1960
#define xd_p_IT9510_reg_tuner_data_1975_1968	(*(volatile byte xdata *) 0xF0F6)
#define    p_IT9510_reg_tuner_data_1975_1968	0xF0F6 
#define	IT9510_reg_tuner_data_1975_1968_pos 0
#define	IT9510_reg_tuner_data_1975_1968_len 8
#define	IT9510_reg_tuner_data_1975_1968_lsb 1968
#define xd_p_IT9510_reg_tuner_data_1983_1976	(*(volatile byte xdata *) 0xF0F7)
#define    p_IT9510_reg_tuner_data_1983_1976	0xF0F7 
#define	IT9510_reg_tuner_data_1983_1976_pos 0
#define	IT9510_reg_tuner_data_1983_1976_len 8
#define	IT9510_reg_tuner_data_1983_1976_lsb 1976
#define xd_p_IT9510_reg_tuner_data_1991_1984	(*(volatile byte xdata *) 0xF0F8)
#define    p_IT9510_reg_tuner_data_1991_1984	0xF0F8 
#define	IT9510_reg_tuner_data_1991_1984_pos 0
#define	IT9510_reg_tuner_data_1991_1984_len 8
#define	IT9510_reg_tuner_data_1991_1984_lsb 1984
#define xd_p_IT9510_reg_tuner_data_1999_1992	(*(volatile byte xdata *) 0xF0F9)
#define    p_IT9510_reg_tuner_data_1999_1992	0xF0F9 
#define	IT9510_reg_tuner_data_1999_1992_pos 0
#define	IT9510_reg_tuner_data_1999_1992_len 8
#define	IT9510_reg_tuner_data_1999_1992_lsb 1992
#define xd_p_IT9510_reg_tuner_data_2007_2000	(*(volatile byte xdata *) 0xF0FA)
#define    p_IT9510_reg_tuner_data_2007_2000	0xF0FA 
#define	IT9510_reg_tuner_data_2007_2000_pos 0
#define	IT9510_reg_tuner_data_2007_2000_len 8
#define	IT9510_reg_tuner_data_2007_2000_lsb 2000
#define xd_p_IT9510_reg_tuner_data_2015_2008	(*(volatile byte xdata *) 0xF0FB)
#define    p_IT9510_reg_tuner_data_2015_2008	0xF0FB 
#define	IT9510_reg_tuner_data_2015_2008_pos 0
#define	IT9510_reg_tuner_data_2015_2008_len 8
#define	IT9510_reg_tuner_data_2015_2008_lsb 2008
#define xd_p_IT9510_reg_tuner_data_2023_2016	(*(volatile byte xdata *) 0xF0FC)
#define    p_IT9510_reg_tuner_data_2023_2016	0xF0FC 
#define	IT9510_reg_tuner_data_2023_2016_pos 0
#define	IT9510_reg_tuner_data_2023_2016_len 8
#define	IT9510_reg_tuner_data_2023_2016_lsb 2016
#define xd_p_IT9510_reg_tuner_data_2031_2024	(*(volatile byte xdata *) 0xF0FD)
#define    p_IT9510_reg_tuner_data_2031_2024	0xF0FD 
#define	IT9510_reg_tuner_data_2031_2024_pos 0
#define	IT9510_reg_tuner_data_2031_2024_len 8
#define	IT9510_reg_tuner_data_2031_2024_lsb 2024
#define xd_p_IT9510_reg_tuner_data_2039_2032	(*(volatile byte xdata *) 0xF0FE)
#define    p_IT9510_reg_tuner_data_2039_2032	0xF0FE 
#define	IT9510_reg_tuner_data_2039_2032_pos 0
#define	IT9510_reg_tuner_data_2039_2032_len 8
#define	IT9510_reg_tuner_data_2039_2032_lsb 2032
#define xd_p_IT9510_reg_tuner_data_2047_2040	(*(volatile byte xdata *) 0xF0FF)
#define    p_IT9510_reg_tuner_data_2047_2040	0xF0FF 
#define	IT9510_reg_tuner_data_2047_2040_pos 0
#define	IT9510_reg_tuner_data_2047_2040_len 8
#define	IT9510_reg_tuner_data_2047_2040_lsb 2040
#define xd_p_IT9510_reg_tuner_master_rd_wr	(*(volatile byte xdata *) 0xF100)
#define    p_IT9510_reg_tuner_master_rd_wr	0xF100 
#define	IT9510_reg_tuner_master_rd_wr_pos 0
#define	IT9510_reg_tuner_master_rd_wr_len 1
#define	IT9510_reg_tuner_master_rd_wr_lsb 0
#define xd_p_IT9510_reg_tuner_master_length	(*(volatile byte xdata *) 0xF101)
#define    p_IT9510_reg_tuner_master_length	0xF101 
#define	IT9510_reg_tuner_master_length_pos 0
#define	IT9510_reg_tuner_master_length_len 8
#define	IT9510_reg_tuner_master_length_lsb 0
#define xd_p_IT9510_reg_tuner_cmd_exe	(*(volatile byte xdata *) 0xF102)
#define    p_IT9510_reg_tuner_cmd_exe	0xF102 
#define	IT9510_reg_tuner_cmd_exe_pos 0
#define	IT9510_reg_tuner_cmd_exe_len 1
#define	IT9510_reg_tuner_cmd_exe_lsb 0
#define xd_p_IT9510_reg_tuner_wdat_done	(*(volatile byte xdata *) 0xF102)
#define    p_IT9510_reg_tuner_wdat_done	0xF102 
#define	IT9510_reg_tuner_wdat_done_pos 1
#define	IT9510_reg_tuner_wdat_done_len 1
#define	IT9510_reg_tuner_wdat_done_lsb 0
#define xd_p_IT9510_reg_tuner_wdat_fail	(*(volatile byte xdata *) 0xF102)
#define    p_IT9510_reg_tuner_wdat_fail	0xF102 
#define	IT9510_reg_tuner_wdat_fail_pos 2
#define	IT9510_reg_tuner_wdat_fail_len 1
#define	IT9510_reg_tuner_wdat_fail_lsb 0
#define xd_p_IT9510_reg_tuner_ofsm_i2cm_rdat_rdy	(*(volatile byte xdata *) 0xF102)
#define    p_IT9510_reg_tuner_ofsm_i2cm_rdat_rdy	0xF102 
#define	IT9510_reg_tuner_ofsm_i2cm_rdat_rdy_pos 3
#define	IT9510_reg_tuner_ofsm_i2cm_rdat_rdy_len 1
#define	IT9510_reg_tuner_ofsm_i2cm_rdat_rdy_lsb 0
#define xd_p_IT9510_reg_tuner_current_state	(*(volatile byte xdata *) 0xF102)
#define    p_IT9510_reg_tuner_current_state	0xF102 
#define	IT9510_reg_tuner_current_state_pos 4
#define	IT9510_reg_tuner_current_state_len 3
#define	IT9510_reg_tuner_current_state_lsb 0
#define xd_p_IT9510_reg_one_cycle_counter_tuner	(*(volatile byte xdata *) 0xF103)
#define    p_IT9510_reg_one_cycle_counter_tuner	0xF103 
#define	IT9510_reg_one_cycle_counter_tuner_pos 0
#define	IT9510_reg_one_cycle_counter_tuner_len 8
#define	IT9510_reg_one_cycle_counter_tuner_lsb 0
#define xd_p_IT9510_reg_msb_lsb	(*(volatile byte xdata *) 0xF104)
#define    p_IT9510_reg_msb_lsb	0xF104 
#define	IT9510_reg_msb_lsb_pos 0
#define	IT9510_reg_msb_lsb_len 1
#define	IT9510_reg_msb_lsb_lsb 0
#define xd_p_IT9510_reg_ofdm_rst	(*(volatile byte xdata *) 0xF104)
#define    p_IT9510_reg_ofdm_rst	0xF104 
#define	IT9510_reg_ofdm_rst_pos 1
#define	IT9510_reg_ofdm_rst_len 1
#define	IT9510_reg_ofdm_rst_lsb 0
#define xd_p_IT9510_reg_sel_thirdi2c	(*(volatile byte xdata *) 0xF104)
#define    p_IT9510_reg_sel_thirdi2c	0xF104 
#define	IT9510_reg_sel_thirdi2c_pos 2
#define	IT9510_reg_sel_thirdi2c_len 1
#define	IT9510_reg_sel_thirdi2c_lsb 0
#define xd_p_IT9510_reg_sel_tuner	(*(volatile byte xdata *) 0xF104)
#define    p_IT9510_reg_sel_tuner	0xF104 
#define	IT9510_reg_sel_tuner_pos 3
#define	IT9510_reg_sel_tuner_len 1
#define	IT9510_reg_sel_tuner_lsb 0
#define xd_p_IT9510_reg_ofdm_rst_en	(*(volatile byte xdata *) 0xF104)
#define    p_IT9510_reg_ofdm_rst_en	0xF104 
#define	IT9510_reg_ofdm_rst_en_pos 4
#define	IT9510_reg_ofdm_rst_en_len 1
#define	IT9510_reg_ofdm_rst_en_lsb 0
#define xd_r_link_ofsm_mailbox_int	(*(volatile byte xdata *) 0xF402)
#define    r_link_ofsm_mailbox_int	0xF402 
#define	link_ofsm_mailbox_int_pos 4
#define	link_ofsm_mailbox_int_len 1
#define	link_ofsm_mailbox_int_lsb 0
#define xd_r_link_ofsm_dvbt_int	(*(volatile byte xdata *) 0xF403)
#define    r_link_ofsm_dvbt_int	0xF403 
#define	link_ofsm_dvbt_int_pos 2
#define	link_ofsm_dvbt_int_len 1
#define	link_ofsm_dvbt_int_lsb 0
#define xd_p_IT9510_reg_dvbt_intsts	(*(volatile byte xdata *) 0xF404)
#define    p_IT9510_reg_dvbt_intsts	0xF404 
#define	IT9510_reg_dvbt_intsts_pos 2
#define	IT9510_reg_dvbt_intsts_len 1
#define	IT9510_reg_dvbt_intsts_lsb 0
#define xd_p_IT9510_reg_link_mailbox_int	(*(volatile byte xdata *) 0xF405)
#define    p_IT9510_reg_link_mailbox_int	0xF405 
#define	IT9510_reg_link_mailbox_int_pos 5
#define	IT9510_reg_link_mailbox_int_len 1
#define	IT9510_reg_link_mailbox_int_lsb 0
#define xd_p_IT9510_reg_mailbox_wptr_rst	(*(volatile byte xdata *) 0xF408)
#define    p_IT9510_reg_mailbox_wptr_rst	0xF408 
#define	IT9510_reg_mailbox_wptr_rst_pos 0
#define	IT9510_reg_mailbox_wptr_rst_len 1
#define	IT9510_reg_mailbox_wptr_rst_lsb 0
#define xd_p_IT9510_reg_link_mailbox_wptr	(*(volatile byte xdata *) 0xF409)
#define    p_IT9510_reg_link_mailbox_wptr	0xF409 
#define	IT9510_reg_link_mailbox_wptr_pos 0
#define	IT9510_reg_link_mailbox_wptr_len 8
#define	IT9510_reg_link_mailbox_wptr_lsb 0
#define xd_p_IT9510_reg_link_mailbox_wend	(*(volatile byte xdata *) 0xF410)
#define    p_IT9510_reg_link_mailbox_wend	0xF410 
#define	IT9510_reg_link_mailbox_wend_pos 0
#define	IT9510_reg_link_mailbox_wend_len 1
#define	IT9510_reg_link_mailbox_wend_lsb 0
#define xd_p_IT9510_reg_rd_data_sel	(*(volatile byte xdata *) 0xF411)
#define    p_IT9510_reg_rd_data_sel	0xF411 
#define	IT9510_reg_rd_data_sel_pos 0
#define	IT9510_reg_rd_data_sel_len 2
#define	IT9510_reg_rd_data_sel_lsb 0
#define xd_p_IT9510_reg_fifo_rd_length_7_0	(*(volatile byte xdata *) 0xF412)
#define    p_IT9510_reg_fifo_rd_length_7_0	0xF412 
#define	IT9510_reg_fifo_rd_length_7_0_pos 0
#define	IT9510_reg_fifo_rd_length_7_0_len 8
#define	IT9510_reg_fifo_rd_length_7_0_lsb 0
#define xd_p_IT9510_reg_fifo_rd_length_15_8	(*(volatile byte xdata *) 0xF413)
#define    p_IT9510_reg_fifo_rd_length_15_8	0xF413 
#define	IT9510_reg_fifo_rd_length_15_8_pos 0
#define	IT9510_reg_fifo_rd_length_15_8_len 8
#define	IT9510_reg_fifo_rd_length_15_8_lsb 8
#define xd_p_IT9510_reg_fifo_rd_length_17_16	(*(volatile byte xdata *) 0xF414)
#define    p_IT9510_reg_fifo_rd_length_17_16	0xF414 
#define	IT9510_reg_fifo_rd_length_17_16_pos 0
#define	IT9510_reg_fifo_rd_length_17_16_len 2
#define	IT9510_reg_fifo_rd_length_17_16_lsb 16
#define xd_p_IT9510_reg_rst_fifo_rptr	(*(volatile byte xdata *) 0xF414)
#define    p_IT9510_reg_rst_fifo_rptr	0xF414 
#define	IT9510_reg_rst_fifo_rptr_pos 6
#define	IT9510_reg_rst_fifo_rptr_len 1
#define	IT9510_reg_rst_fifo_rptr_lsb 0
#define xd_p_IT9510_reg_force_sel	(*(volatile byte xdata *) 0xF414)
#define    p_IT9510_reg_force_sel	0xF414 
#define	IT9510_reg_force_sel_pos 7
#define	IT9510_reg_force_sel_len 1
#define	IT9510_reg_force_sel_lsb 0
#define xd_p_IT9510_reg_fifo_rptr_7_0	(*(volatile byte xdata *) 0xF415)
#define    p_IT9510_reg_fifo_rptr_7_0	0xF415 
#define	IT9510_reg_fifo_rptr_7_0_pos 0
#define	IT9510_reg_fifo_rptr_7_0_len 8
#define	IT9510_reg_fifo_rptr_7_0_lsb 0
#define xd_p_IT9510_reg_fifo_rptr_15_8	(*(volatile byte xdata *) 0xF416)
#define    p_IT9510_reg_fifo_rptr_15_8	0xF416 
#define	IT9510_reg_fifo_rptr_15_8_pos 0
#define	IT9510_reg_fifo_rptr_15_8_len 8
#define	IT9510_reg_fifo_rptr_15_8_lsb 8
#define xd_p_IT9510_reg_fifo_rptr_17_16	(*(volatile byte xdata *) 0xF417)
#define    p_IT9510_reg_fifo_rptr_17_16	0xF417 
#define	IT9510_reg_fifo_rptr_17_16_pos 0
#define	IT9510_reg_fifo_rptr_17_16_len 2
#define	IT9510_reg_fifo_rptr_17_16_lsb 16
#define xd_p_IT9510_reg_max_package_size_7_0	(*(volatile byte xdata *) 0xF418)
#define    p_IT9510_reg_max_package_size_7_0	0xF418 
#define	IT9510_reg_max_package_size_7_0_pos 0
#define	IT9510_reg_max_package_size_7_0_len 8
#define	IT9510_reg_max_package_size_7_0_lsb 0
#define xd_p_IT9510_reg_max_package_size_11_8	(*(volatile byte xdata *) 0xF419)
#define    p_IT9510_reg_max_package_size_11_8	0xF419 
#define	IT9510_reg_max_package_size_11_8_pos 0
#define	IT9510_reg_max_package_size_11_8_len 4
#define	IT9510_reg_max_package_size_11_8_lsb 8
#define xd_p_IT9510_reg_dvbt_en	(*(volatile byte xdata *) 0xF41A)
#define    p_IT9510_reg_dvbt_en	0xF41A 
#define	IT9510_reg_dvbt_en_pos 0
#define	IT9510_reg_dvbt_en_len 1
#define	IT9510_reg_dvbt_en_lsb 0
#define xd_p_IT9510_reg_dvbt_bufsize	(*(volatile byte xdata *) 0xF41A)
#define    p_IT9510_reg_dvbt_bufsize	0xF41A 
#define	IT9510_reg_dvbt_bufsize_pos 1
#define	IT9510_reg_dvbt_bufsize_len 1
#define	IT9510_reg_dvbt_bufsize_lsb 0
#define xd_p_IT9510_reg_dvbt_path	(*(volatile byte xdata *) 0xF41A)
#define    p_IT9510_reg_dvbt_path	0xF41A 
#define	IT9510_reg_dvbt_path_pos 2
#define	IT9510_reg_dvbt_path_len 1
#define	IT9510_reg_dvbt_path_lsb 0
#define xd_p_IT9510_reg_dvbt_r5	(*(volatile byte xdata *) 0xF41A)
#define    p_IT9510_reg_dvbt_r5	0xF41A 
#define	IT9510_reg_dvbt_r5_pos 3
#define	IT9510_reg_dvbt_r5_len 1
#define	IT9510_reg_dvbt_r5_lsb 0
#define xd_p_IT9510_reg_mailbox_inten	(*(volatile byte xdata *) 0xF41E)
#define    p_IT9510_reg_mailbox_inten	0xF41E 
#define	IT9510_reg_mailbox_inten_pos 4
#define	IT9510_reg_mailbox_inten_len 1
#define	IT9510_reg_mailbox_inten_lsb 0
#define xd_p_IT9510_reg_dvbt_inten	(*(volatile byte xdata *) 0xF41F)
#define    p_IT9510_reg_dvbt_inten	0xF41F 
#define	IT9510_reg_dvbt_inten_pos 2
#define	IT9510_reg_dvbt_inten_len 1
#define	IT9510_reg_dvbt_inten_lsb 0
#define xd_p_IT9510_reg_ping_pong_ctl	(*(volatile byte xdata *) 0xF420)
#define    p_IT9510_reg_ping_pong_ctl	0xF420 
#define	IT9510_reg_ping_pong_ctl_pos 0
#define	IT9510_reg_ping_pong_ctl_len 1
#define	IT9510_reg_ping_pong_ctl_lsb 0
#define xd_p_IT9510_reg_i2c_read_done	(*(volatile byte xdata *) 0xF421)
#define    p_IT9510_reg_i2c_read_done	0xF421 
#define	IT9510_reg_i2c_read_done_pos 0
#define	IT9510_reg_i2c_read_done_len 1
#define	IT9510_reg_i2c_read_done_lsb 0
#define xd_p_IT9510_reg_mem_map_ctl	(*(volatile byte xdata *) 0xF422)
#define    p_IT9510_reg_mem_map_ctl	0xF422 
#define	IT9510_reg_mem_map_ctl_pos 0
#define	IT9510_reg_mem_map_ctl_len 1
#define	IT9510_reg_mem_map_ctl_lsb 0
#define xd_p_IT9510_reg_repeat_start	(*(volatile byte xdata *) 0xF424)
#define    p_IT9510_reg_repeat_start	0xF424 
#define	IT9510_reg_repeat_start_pos 0
#define	IT9510_reg_repeat_start_len 1
#define	IT9510_reg_repeat_start_lsb 0
#define xd_p_IT9510_reg_cycle_counter_fine_tune	(*(volatile byte xdata *) 0xF425)
#define    p_IT9510_reg_cycle_counter_fine_tune	0xF425 
#define	IT9510_reg_cycle_counter_fine_tune_pos 0
#define	IT9510_reg_cycle_counter_fine_tune_len 3
#define	IT9510_reg_cycle_counter_fine_tune_lsb 0
#define xd_p_IT9510_reg_stretch_word	(*(volatile byte xdata *) 0xF426)
#define    p_IT9510_reg_stretch_word	0xF426 
#define	IT9510_reg_stretch_word_pos 0
#define	IT9510_reg_stretch_word_len 8
#define	IT9510_reg_stretch_word_lsb 0
#define xd_p_IT9510_reg_master_state_rst	(*(volatile byte xdata *) 0xF427)
#define    p_IT9510_reg_master_state_rst	0xF427 
#define	IT9510_reg_master_state_rst_pos 0
#define	IT9510_reg_master_state_rst_len 1
#define	IT9510_reg_master_state_rst_lsb 0
#define xd_p_IT9510_reg_mailbox_rptr_rst	(*(volatile byte xdata *) 0xF428)
#define    p_IT9510_reg_mailbox_rptr_rst	0xF428 
#define	IT9510_reg_mailbox_rptr_rst_pos 0
#define	IT9510_reg_mailbox_rptr_rst_len 1
#define	IT9510_reg_mailbox_rptr_rst_lsb 0
#define xd_p_IT9510_reg_link_mailbox_rptr	(*(volatile byte xdata *) 0xF429)
#define    p_IT9510_reg_link_mailbox_rptr	0xF429 
#define	IT9510_reg_link_mailbox_rptr_pos 0
#define	IT9510_reg_link_mailbox_rptr_len 8
#define	IT9510_reg_link_mailbox_rptr_lsb 0
#define xd_p_IT9510_reg_top_gpioscli	(*(volatile byte xdata *) 0xF42A)
#define    p_IT9510_reg_top_gpioscli	0xF42A 
#define	IT9510_reg_top_gpioscli_pos 0
#define	IT9510_reg_top_gpioscli_len 1
#define	IT9510_reg_top_gpioscli_lsb 0
#define xd_p_link_ofsm_ping_pong_ctl	(*(volatile byte xdata *) 0xF430)
#define    p_link_ofsm_ping_pong_ctl	0xF430 
#define	link_ofsm_ping_pong_ctl_pos 0
#define	link_ofsm_ping_pong_ctl_len 1
#define	link_ofsm_ping_pong_ctl_lsb 0
#define xd_p_link_ofsm_stretch_db	(*(volatile byte xdata *) 0xF431)
#define    p_link_ofsm_stretch_db	0xF431 
#define	link_ofsm_stretch_db_pos 0
#define	link_ofsm_stretch_db_len 8
#define	link_ofsm_stretch_db_lsb 0
#define xd_p_IT9510_reg_gpio_int_en	(*(volatile byte xdata *) 0xF432)
#define    p_IT9510_reg_gpio_int_en	0xF432 
#define	IT9510_reg_gpio_int_en_pos 0
#define	IT9510_reg_gpio_int_en_len 1
#define	IT9510_reg_gpio_int_en_lsb 0
#define xd_p_IT9510_reg_gpio_int	(*(volatile byte xdata *) 0xF433)
#define    p_IT9510_reg_gpio_int	0xF433 
#define	IT9510_reg_gpio_int_pos 0
#define	IT9510_reg_gpio_int_len 1
#define	IT9510_reg_gpio_int_lsb 0
#define xd_r_link_ofsm_ip_length_7_0	(*(volatile byte xdata *) 0xF447)
#define    r_link_ofsm_ip_length_7_0	0xF447 
#define	link_ofsm_ip_length_7_0_pos 0
#define	link_ofsm_ip_length_7_0_len 8
#define	link_ofsm_ip_length_7_0_lsb 0
#define xd_r_link_ofsm_ip_length_11_8	(*(volatile byte xdata *) 0xF448)
#define    r_link_ofsm_ip_length_11_8	0xF448 
#define	link_ofsm_ip_length_11_8_pos 0
#define	link_ofsm_ip_length_11_8_len 4
#define	link_ofsm_ip_length_11_8_lsb 8
#define xd_r_link_ofsm_ip_valid	(*(volatile byte xdata *) 0xF448)
#define    r_link_ofsm_ip_valid	0xF448 
#define	link_ofsm_ip_valid_pos 7
#define	link_ofsm_ip_valid_len 1
#define	link_ofsm_ip_valid_lsb 0
#define xd_p_IT9510_reg_wake_by_remote	(*(volatile byte xdata *) 0xF44C)
#define    p_IT9510_reg_wake_by_remote	0xF44C 
#define	IT9510_reg_wake_by_remote_pos 0
#define	IT9510_reg_wake_by_remote_len 1
#define	IT9510_reg_wake_by_remote_lsb 0
#define xd_p_IT9510_reg_ir_int_en	(*(volatile byte xdata *) 0xF44D)
#define    p_IT9510_reg_ir_int_en	0xF44D 
#define	IT9510_reg_ir_int_en_pos 0
#define	IT9510_reg_ir_int_en_len 1
#define	IT9510_reg_ir_int_en_lsb 0
#define xd_p_IT9510_reg_cir_int_en	(*(volatile byte xdata *) 0xF44E)
#define    p_IT9510_reg_cir_int_en	0xF44E 
#define	IT9510_reg_cir_int_en_pos 0
#define	IT9510_reg_cir_int_en_len 1
#define	IT9510_reg_cir_int_en_lsb 0
#define xd_p_IT9510_reg_led_polarity	(*(volatile byte xdata *) 0xF44F)
#define    p_IT9510_reg_led_polarity	0xF44F 
#define	IT9510_reg_led_polarity_pos 0
#define	IT9510_reg_led_polarity_len 1
#define	IT9510_reg_led_polarity_lsb 0
#define xd_p_IT9510_reg_led_flash	(*(volatile byte xdata *) 0xF450)
#define    p_IT9510_reg_led_flash	0xF450 
#define	IT9510_reg_led_flash_pos 0
#define	IT9510_reg_led_flash_len 1
#define	IT9510_reg_led_flash_lsb 0
#define xd_p_IT9510_reg_carrier_prescalar	(*(volatile byte xdata *) 0xF451)
#define    p_IT9510_reg_carrier_prescalar	0xF451 
#define	IT9510_reg_carrier_prescalar_pos 0
#define	IT9510_reg_carrier_prescalar_len 1
#define	IT9510_reg_carrier_prescalar_lsb 0
#define xd_p_IT9510_reg_carrier_period_cnt	(*(volatile byte xdata *) 0xF452)
#define    p_IT9510_reg_carrier_period_cnt	0xF452 
#define	IT9510_reg_carrier_period_cnt_pos 0
#define	IT9510_reg_carrier_period_cnt_len 8
#define	IT9510_reg_carrier_period_cnt_lsb 0
#define xd_p_IT9510_reg_cir_emit_polarity	(*(volatile byte xdata *) 0xF453)
#define    p_IT9510_reg_cir_emit_polarity	0xF453 
#define	IT9510_reg_cir_emit_polarity_pos 0
#define	IT9510_reg_cir_emit_polarity_len 1
#define	IT9510_reg_cir_emit_polarity_lsb 0
#define xd_p_IT9510_reg_cir_emit_launch	(*(volatile byte xdata *) 0xF454)
#define    p_IT9510_reg_cir_emit_launch	0xF454 
#define	IT9510_reg_cir_emit_launch_pos 0
#define	IT9510_reg_cir_emit_launch_len 1
#define	IT9510_reg_cir_emit_launch_lsb 0
#define xd_p_IT9510_reg_cir_emit_fifo_in	(*(volatile byte xdata *) 0xF455)
#define    p_IT9510_reg_cir_emit_fifo_in	0xF455 
#define	IT9510_reg_cir_emit_fifo_in_pos 0
#define	IT9510_reg_cir_emit_fifo_in_len 8
#define	IT9510_reg_cir_emit_fifo_in_lsb 0
#define xd_r_IT9510_reg_cir_emit_fifo_empty	(*(volatile byte xdata *) 0xF456)
#define    r_IT9510_reg_cir_emit_fifo_empty	0xF456 
#define	IT9510_reg_cir_emit_fifo_empty_pos 0
#define	IT9510_reg_cir_emit_fifo_empty_len 1
#define	IT9510_reg_cir_emit_fifo_empty_lsb 0
#define xd_r_IT9510_reg_cir_emit_fifo_full	(*(volatile byte xdata *) 0xF457)
#define    r_IT9510_reg_cir_emit_fifo_full	0xF457 
#define	IT9510_reg_cir_emit_fifo_full_pos 0
#define	IT9510_reg_cir_emit_fifo_full_len 1
#define	IT9510_reg_cir_emit_fifo_full_lsb 0
#define xd_p_IT9510_reg_cir_emit_fifo_clear	(*(volatile byte xdata *) 0xF458)
#define    p_IT9510_reg_cir_emit_fifo_clear	0xF458 
#define	IT9510_reg_cir_emit_fifo_clear_pos 0
#define	IT9510_reg_cir_emit_fifo_clear_len 1
#define	IT9510_reg_cir_emit_fifo_clear_lsb 0
#define xd_p_IT9510_reg_ir_demodulated	(*(volatile byte xdata *) 0xF460)
#define    p_IT9510_reg_ir_demodulated	0xF460 
#define	IT9510_reg_ir_demodulated_pos 0
#define	IT9510_reg_ir_demodulated_len 1
#define	IT9510_reg_ir_demodulated_lsb 0
#define xd_p_IT9510_reg_cir_rx_enable	(*(volatile byte xdata *) 0xF461)
#define    p_IT9510_reg_cir_rx_enable	0xF461 
#define	IT9510_reg_cir_rx_enable_pos 0
#define	IT9510_reg_cir_rx_enable_len 1
#define	IT9510_reg_cir_rx_enable_lsb 0
#define xd_r_link_ofsm_cir_raw_int	(*(volatile byte xdata *) 0xF462)
#define    r_link_ofsm_cir_raw_int	0xF462 
#define	link_ofsm_cir_raw_int_pos 0
#define	link_ofsm_cir_raw_int_len 1
#define	link_ofsm_cir_raw_int_lsb 0
#define xd_p_IT9510_reg_cir_rx_polarity	(*(volatile byte xdata *) 0xF463)
#define    p_IT9510_reg_cir_rx_polarity	0xF463 
#define	IT9510_reg_cir_rx_polarity_pos 0
#define	IT9510_reg_cir_rx_polarity_len 1
#define	IT9510_reg_cir_rx_polarity_lsb 0
#define xd_p_IT9510_reg_timeout_length_h	(*(volatile byte xdata *) 0xF464)
#define    p_IT9510_reg_timeout_length_h	0xF464 
#define	IT9510_reg_timeout_length_h_pos 0
#define	IT9510_reg_timeout_length_h_len 8
#define	IT9510_reg_timeout_length_h_lsb 0
#define xd_p_IT9510_reg_timeout_length_l	(*(volatile byte xdata *) 0xF465)
#define    p_IT9510_reg_timeout_length_l	0xF465 
#define	IT9510_reg_timeout_length_l_pos 0
#define	IT9510_reg_timeout_length_l_len 8
#define	IT9510_reg_timeout_length_l_lsb 0
#define xd_r_link_ofsm_cir_raw_data_msb	(*(volatile byte xdata *) 0xF466)
#define    r_link_ofsm_cir_raw_data_msb	0xF466 
#define	link_ofsm_cir_raw_data_msb_pos 0
#define	link_ofsm_cir_raw_data_msb_len 1
#define	link_ofsm_cir_raw_data_msb_lsb 0
#define xd_r_link_ofsm_cir_raw_data_h	(*(volatile byte xdata *) 0xF467)
#define    r_link_ofsm_cir_raw_data_h	0xF467 
#define	link_ofsm_cir_raw_data_h_pos 0
#define	link_ofsm_cir_raw_data_h_len 8
#define	link_ofsm_cir_raw_data_h_lsb 0
#define xd_r_link_ofsm_cir_raw_data_l	(*(volatile byte xdata *) 0xF468)
#define    r_link_ofsm_cir_raw_data_l	0xF468 
#define	link_ofsm_cir_raw_data_l_pos 0
#define	link_ofsm_cir_raw_data_l_len 8
#define	link_ofsm_cir_raw_data_l_lsb 0
#define xd_p_IT9510_reg_cir_learn_enable	(*(volatile byte xdata *) 0xF469)
#define    p_IT9510_reg_cir_learn_enable	0xF469 
#define	IT9510_reg_cir_learn_enable_pos 0
#define	IT9510_reg_cir_learn_enable_len 1
#define	IT9510_reg_cir_learn_enable_lsb 0
#define xd_r_link_ofsm_cir_carrier_cnt_h	(*(volatile byte xdata *) 0xF46A)
#define    r_link_ofsm_cir_carrier_cnt_h	0xF46A 
#define	link_ofsm_cir_carrier_cnt_h_pos 0
#define	link_ofsm_cir_carrier_cnt_h_len 8
#define	link_ofsm_cir_carrier_cnt_h_lsb 0
#define xd_p_link_ofsm_cir_carrier_cnt_l	(*(volatile byte xdata *) 0xF46B)
#define    p_link_ofsm_cir_carrier_cnt_l	0xF46B 
#define	link_ofsm_cir_carrier_cnt_l_pos 0
#define	link_ofsm_cir_carrier_cnt_l_len 8
#define	link_ofsm_cir_carrier_cnt_l_lsb 0
#define xd_r_IT9510_reg_cir_rx_fifo_overflow	(*(volatile byte xdata *) 0xF46C)
#define    r_IT9510_reg_cir_rx_fifo_overflow	0xF46C 
#define	IT9510_reg_cir_rx_fifo_overflow_pos 0
#define	IT9510_reg_cir_rx_fifo_overflow_len 1
#define	IT9510_reg_cir_rx_fifo_overflow_lsb 0
#define xd_r_IT9510_reg_cir_rx_fifo_empty	(*(volatile byte xdata *) 0xF46D)
#define    r_IT9510_reg_cir_rx_fifo_empty	0xF46D 
#define	IT9510_reg_cir_rx_fifo_empty_pos 0
#define	IT9510_reg_cir_rx_fifo_empty_len 1
#define	IT9510_reg_cir_rx_fifo_empty_lsb 0
#define xd_p_IT9510_reg_cir_rx_fifo_clear	(*(volatile byte xdata *) 0xF46E)
#define    p_IT9510_reg_cir_rx_fifo_clear	0xF46E 
#define	IT9510_reg_cir_rx_fifo_clear_pos 0
#define	IT9510_reg_cir_rx_fifo_clear_len 1
#define	IT9510_reg_cir_rx_fifo_clear_lsb 0
#define xd_p_IT9510_reg_cir_rx_fifo_rd_done	(*(volatile byte xdata *) 0xF46F)
#define    p_IT9510_reg_cir_rx_fifo_rd_done	0xF46F 
#define	IT9510_reg_cir_rx_fifo_rd_done_pos 0
#define	IT9510_reg_cir_rx_fifo_rd_done_len 1
#define	IT9510_reg_cir_rx_fifo_rd_done_lsb 0
#define xd_p_IT9510_reg_p_link_fix_rom_en	(*(volatile byte xdata *) 0xF53A)
#define    p_IT9510_reg_p_link_fix_rom_en	0xF53A 
#define	IT9510_reg_p_link_fix_rom_en_pos 0
#define	IT9510_reg_p_link_fix_rom_en_len 1
#define	IT9510_reg_p_link_fix_rom_en_lsb 0
#define xd_r_link_ofsm_usb20_mode	(*(volatile byte xdata *) 0xF613)
#define    r_link_ofsm_usb20_mode	0xF613 
#define	link_ofsm_usb20_mode_pos 0
#define	link_ofsm_usb20_mode_len 1
#define	link_ofsm_usb20_mode_lsb 0
#define xd_r_link_ofsm_strap_usb20_mode	(*(volatile byte xdata *) 0xF613)
#define    r_link_ofsm_strap_usb20_mode	0xF613 
#define	link_ofsm_strap_usb20_mode_pos 1
#define	link_ofsm_strap_usb20_mode_len 1
#define	link_ofsm_strap_usb20_mode_lsb 0
#define xd_p_IT9510_reg_link_stick_mem_end_7_0	(*(volatile byte xdata *) 0xF618)
#define    p_IT9510_reg_link_stick_mem_end_7_0	0xF618 
#define	IT9510_reg_link_stick_mem_end_7_0_pos 0
#define	IT9510_reg_link_stick_mem_end_7_0_len 8
#define	IT9510_reg_link_stick_mem_end_7_0_lsb 0
#define xd_p_IT9510_reg_link_stick_mem_end_15_8	(*(volatile byte xdata *) 0xF619)
#define    p_IT9510_reg_link_stick_mem_end_15_8	0xF619 
#define	IT9510_reg_link_stick_mem_end_15_8_pos 0
#define	IT9510_reg_link_stick_mem_end_15_8_len 8
#define	IT9510_reg_link_stick_mem_end_15_8_lsb 8
#define xd_p_IT9510_reg_ofdm_auto_write_addr_l	(*(volatile byte xdata *) 0xF61A)
#define    p_IT9510_reg_ofdm_auto_write_addr_l	0xF61A 
#define	IT9510_reg_ofdm_auto_write_addr_l_pos 0
#define	IT9510_reg_ofdm_auto_write_addr_l_len 8
#define	IT9510_reg_ofdm_auto_write_addr_l_lsb 0
#define xd_p_IT9510_reg_ofdm_auto_write_addr_h	(*(volatile byte xdata *) 0xF61B)
#define    p_IT9510_reg_ofdm_auto_write_addr_h	0xF61B 
#define	IT9510_reg_ofdm_auto_write_addr_h_pos 0
#define	IT9510_reg_ofdm_auto_write_addr_h_len 8
#define	IT9510_reg_ofdm_auto_write_addr_h_lsb 0
#define xd_p_IT9510_reg_link_auto_write_addr_l	(*(volatile byte xdata *) 0xF61C)
#define    p_IT9510_reg_link_auto_write_addr_l	0xF61C 
#define	IT9510_reg_link_auto_write_addr_l_pos 0
#define	IT9510_reg_link_auto_write_addr_l_len 8
#define	IT9510_reg_link_auto_write_addr_l_lsb 0
#define xd_p_IT9510_reg_link_auto_write_addr_h	(*(volatile byte xdata *) 0xF61D)
#define    p_IT9510_reg_link_auto_write_addr_h	0xF61D 
#define	IT9510_reg_link_auto_write_addr_h_pos 0
#define	IT9510_reg_link_auto_write_addr_h_len 8
#define	IT9510_reg_link_auto_write_addr_h_lsb 0
#define xd_p_IT9510_reg_mailbox_auto_write_addr	(*(volatile byte xdata *) 0xF61E)
#define    p_IT9510_reg_mailbox_auto_write_addr	0xF61E 
#define	IT9510_reg_mailbox_auto_write_addr_pos 0
#define	IT9510_reg_mailbox_auto_write_addr_len 8
#define	IT9510_reg_mailbox_auto_write_addr_lsb 0
#define xd_p_IT9510_reg_usbmem_auto_write_addr	(*(volatile byte xdata *) 0xF61F)
#define    p_IT9510_reg_usbmem_auto_write_addr	0xF61F 
#define	IT9510_reg_usbmem_auto_write_addr_pos 0
#define	IT9510_reg_usbmem_auto_write_addr_len 8
#define	IT9510_reg_usbmem_auto_write_addr_lsb 0
#define xd_p_IT9510_reg_mailbox_auto_read_addr	(*(volatile byte xdata *) 0xF620)
#define    p_IT9510_reg_mailbox_auto_read_addr	0xF620 
#define	IT9510_reg_mailbox_auto_read_addr_pos 0
#define	IT9510_reg_mailbox_auto_read_addr_len 8
#define	IT9510_reg_mailbox_auto_read_addr_lsb 0
#define xd_p_IT9510_reg_usbmem_auto_read_addr	(*(volatile byte xdata *) 0xF621)
#define    p_IT9510_reg_usbmem_auto_read_addr	0xF621 
#define	IT9510_reg_usbmem_auto_read_addr_pos 0
#define	IT9510_reg_usbmem_auto_read_addr_len 8
#define	IT9510_reg_usbmem_auto_read_addr_lsb 0
#define xd_p_IT9510_reg_auto_write_ofdm	(*(volatile byte xdata *) 0xF622)
#define    p_IT9510_reg_auto_write_ofdm	0xF622 
#define	IT9510_reg_auto_write_ofdm_pos 0
#define	IT9510_reg_auto_write_ofdm_len 1
#define	IT9510_reg_auto_write_ofdm_lsb 0
#define xd_p_IT9510_reg_auto_write_link	(*(volatile byte xdata *) 0xF622)
#define    p_IT9510_reg_auto_write_link	0xF622 
#define	IT9510_reg_auto_write_link_pos 1
#define	IT9510_reg_auto_write_link_len 1
#define	IT9510_reg_auto_write_link_lsb 0
#define xd_p_IT9510_reg_auto_write_mailbox	(*(volatile byte xdata *) 0xF622)
#define    p_IT9510_reg_auto_write_mailbox	0xF622 
#define	IT9510_reg_auto_write_mailbox_pos 2
#define	IT9510_reg_auto_write_mailbox_len 1
#define	IT9510_reg_auto_write_mailbox_lsb 0
#define xd_p_IT9510_reg_auto_write_usbmem	(*(volatile byte xdata *) 0xF622)
#define    p_IT9510_reg_auto_write_usbmem	0xF622 
#define	IT9510_reg_auto_write_usbmem_pos 3
#define	IT9510_reg_auto_write_usbmem_len 1
#define	IT9510_reg_auto_write_usbmem_lsb 0
#define xd_p_IT9510_reg_auto_write_i2cm	(*(volatile byte xdata *) 0xF622)
#define    p_IT9510_reg_auto_write_i2cm	0xF622 
#define	IT9510_reg_auto_write_i2cm_pos 4
#define	IT9510_reg_auto_write_i2cm_len 1
#define	IT9510_reg_auto_write_i2cm_lsb 0
#define xd_p_IT9510_reg_auto_read_mailbox	(*(volatile byte xdata *) 0xF623)
#define    p_IT9510_reg_auto_read_mailbox	0xF623 
#define	IT9510_reg_auto_read_mailbox_pos 0
#define	IT9510_reg_auto_read_mailbox_len 1
#define	IT9510_reg_auto_read_mailbox_lsb 0
#define xd_p_IT9510_reg_auto_read_rom	(*(volatile byte xdata *) 0xF623)
#define    p_IT9510_reg_auto_read_rom	0xF623 
#define	IT9510_reg_auto_read_rom_pos 1
#define	IT9510_reg_auto_read_rom_len 1
#define	IT9510_reg_auto_read_rom_lsb 0
#define xd_p_IT9510_reg_auto_sum_l	(*(volatile byte xdata *) 0xF624)
#define    p_IT9510_reg_auto_sum_l	0xF624 
#define	IT9510_reg_auto_sum_l_pos 0
#define	IT9510_reg_auto_sum_l_len 8
#define	IT9510_reg_auto_sum_l_lsb 0
#define xd_p_IT9510_reg_auto_sum_h	(*(volatile byte xdata *) 0xF625)
#define    p_IT9510_reg_auto_sum_h	0xF625 
#define	IT9510_reg_auto_sum_h_pos 0
#define	IT9510_reg_auto_sum_h_len 8
#define	IT9510_reg_auto_sum_h_lsb 0
#define xd_p_IT9510_reg_auto_sum_to_h	(*(volatile byte xdata *) 0xF626)
#define    p_IT9510_reg_auto_sum_to_h	0xF626 
#define	IT9510_reg_auto_sum_to_h_pos 0
#define	IT9510_reg_auto_sum_to_h_len 1
#define	IT9510_reg_auto_sum_to_h_lsb 0
#define xd_p_IT9510_reg_auto_sum_en	(*(volatile byte xdata *) 0xF627)
#define    p_IT9510_reg_auto_sum_en	0xF627 
#define	IT9510_reg_auto_sum_en_pos 0
#define	IT9510_reg_auto_sum_en_len 1
#define	IT9510_reg_auto_sum_en_lsb 0
#define xd_p_IT9510_reg_rom_remap_begin_7_0	(*(volatile byte xdata *) 0xF628)
#define    p_IT9510_reg_rom_remap_begin_7_0	0xF628 
#define	IT9510_reg_rom_remap_begin_7_0_pos 0
#define	IT9510_reg_rom_remap_begin_7_0_len 8
#define	IT9510_reg_rom_remap_begin_7_0_lsb 0
#define xd_p_IT9510_reg_rom_remap_begin_15_8	(*(volatile byte xdata *) 0xF629)
#define    p_IT9510_reg_rom_remap_begin_15_8	0xF629 
#define	IT9510_reg_rom_remap_begin_15_8_pos 0
#define	IT9510_reg_rom_remap_begin_15_8_len 8
#define	IT9510_reg_rom_remap_begin_15_8_lsb 8
#define xd_p_IT9510_reg_rom_remap_end_7_0	(*(volatile byte xdata *) 0xF62A)
#define    p_IT9510_reg_rom_remap_end_7_0	0xF62A 
#define	IT9510_reg_rom_remap_end_7_0_pos 0
#define	IT9510_reg_rom_remap_end_7_0_len 8
#define	IT9510_reg_rom_remap_end_7_0_lsb 0
#define xd_p_IT9510_reg_rom_remap_end_15_8	(*(volatile byte xdata *) 0xF62B)
#define    p_IT9510_reg_rom_remap_end_15_8	0xF62B 
#define	IT9510_reg_rom_remap_end_15_8_pos 0
#define	IT9510_reg_rom_remap_end_15_8_len 8
#define	IT9510_reg_rom_remap_end_15_8_lsb 8
#define xd_p_IT9510_reg_rom_remap_delta_7_0	(*(volatile byte xdata *) 0xF62C)
#define    p_IT9510_reg_rom_remap_delta_7_0	0xF62C 
#define	IT9510_reg_rom_remap_delta_7_0_pos 0
#define	IT9510_reg_rom_remap_delta_7_0_len 8
#define	IT9510_reg_rom_remap_delta_7_0_lsb 0
#define xd_p_IT9510_reg_rom_remap_delta_15_8	(*(volatile byte xdata *) 0xF62D)
#define    p_IT9510_reg_rom_remap_delta_15_8	0xF62D 
#define	IT9510_reg_rom_remap_delta_15_8_pos 0
#define	IT9510_reg_rom_remap_delta_15_8_len 8
#define	IT9510_reg_rom_remap_delta_15_8_lsb 8
#define xd_p_IT9510_reg_rom_remap_en	(*(volatile byte xdata *) 0xF62E)
#define    p_IT9510_reg_rom_remap_en	0xF62E 
#define	IT9510_reg_rom_remap_en_pos 0
#define	IT9510_reg_rom_remap_en_len 1
#define	IT9510_reg_rom_remap_en_lsb 0
#define xd_p_IT9510_reg_rom_remap_ofdm	(*(volatile byte xdata *) 0xF62E)
#define    p_IT9510_reg_rom_remap_ofdm	0xF62E 
#define	IT9510_reg_rom_remap_ofdm_pos 1
#define	IT9510_reg_rom_remap_ofdm_len 1
#define	IT9510_reg_rom_remap_ofdm_lsb 0
#define xd_p_IT9510_reg_link_cpu_reset	(*(volatile byte xdata *) 0xF62F)
#define    p_IT9510_reg_link_cpu_reset	0xF62F 
#define	IT9510_reg_link_cpu_reset_pos 0
#define	IT9510_reg_link_cpu_reset_len 1
#define	IT9510_reg_link_cpu_reset_lsb 0
#define xd_p_IT9510_reg_i2cm_auto_write_addr	(*(volatile byte xdata *) 0xF630)
#define    p_IT9510_reg_i2cm_auto_write_addr	0xF630 
#define	IT9510_reg_i2cm_auto_write_addr_pos 0
#define	IT9510_reg_i2cm_auto_write_addr_len 8
#define	IT9510_reg_i2cm_auto_write_addr_lsb 0
#define xd_p_IT9510_reg_link_bank_float_en	(*(volatile byte xdata *) 0xF631)
#define    p_IT9510_reg_link_bank_float_en	0xF631 
#define	IT9510_reg_link_bank_float_en_pos 0
#define	IT9510_reg_link_bank_float_en_len 1
#define	IT9510_reg_link_bank_float_en_lsb 0
#define xd_p_IT9510_reg_link_bank_float_start	(*(volatile byte xdata *) 0xF632)
#define    p_IT9510_reg_link_bank_float_start	0xF632 
#define	IT9510_reg_link_bank_float_start_pos 0
#define	IT9510_reg_link_bank_float_start_len 8
#define	IT9510_reg_link_bank_float_start_lsb 0
#define xd_p_IT9510_reg_link_bank_float_stop	(*(volatile byte xdata *) 0xF633)
#define    p_IT9510_reg_link_bank_float_stop	0xF633 
#define	IT9510_reg_link_bank_float_stop_pos 0
#define	IT9510_reg_link_bank_float_stop_len 8
#define	IT9510_reg_link_bank_float_stop_lsb 0
#define xd_p_IT9510_reg_rom_auto_read_addr_7_0	(*(volatile byte xdata *) 0xF638)
#define    p_IT9510_reg_rom_auto_read_addr_7_0	0xF638 
#define	IT9510_reg_rom_auto_read_addr_7_0_pos 0
#define	IT9510_reg_rom_auto_read_addr_7_0_len 8
#define	IT9510_reg_rom_auto_read_addr_7_0_lsb 0
#define xd_p_IT9510_reg_rom_auto_read_addr_15_8	(*(volatile byte xdata *) 0xF639)
#define    p_IT9510_reg_rom_auto_read_addr_15_8	0xF639 
#define	IT9510_reg_rom_auto_read_addr_15_8_pos 0
#define	IT9510_reg_rom_auto_read_addr_15_8_len 8
#define	IT9510_reg_rom_auto_read_addr_15_8_lsb 8
#define xd_p_IT9510_reg_link_ofsm_dummy_7_0	(*(volatile byte xdata *) 0xF640)
#define    p_IT9510_reg_link_ofsm_dummy_7_0	0xF640 
#define	IT9510_reg_link_ofsm_dummy_7_0_pos 0
#define	IT9510_reg_link_ofsm_dummy_7_0_len 8
#define	IT9510_reg_link_ofsm_dummy_7_0_lsb 0
#define xd_p_IT9510_reg_link_ofsm_dummy_15_8	(*(volatile byte xdata *) 0xF641)
#define    p_IT9510_reg_link_ofsm_dummy_15_8	0xF641 
#define	IT9510_reg_link_ofsm_dummy_15_8_pos 0
#define	IT9510_reg_link_ofsm_dummy_15_8_len 8
#define	IT9510_reg_link_ofsm_dummy_15_8_lsb 8
#define xd_p_IT9510_reg_link_ofsm_dummy_23_16	(*(volatile byte xdata *) 0xF642)
#define    p_IT9510_reg_link_ofsm_dummy_23_16	0xF642 
#define	IT9510_reg_link_ofsm_dummy_23_16_pos 0
#define	IT9510_reg_link_ofsm_dummy_23_16_len 8
#define	IT9510_reg_link_ofsm_dummy_23_16_lsb 16
#define xd_p_IT9510_reg_link_ofsm_dummy_31_24	(*(volatile byte xdata *) 0xF643)
#define    p_IT9510_reg_link_ofsm_dummy_31_24	0xF643 
#define	IT9510_reg_link_ofsm_dummy_31_24_pos 0
#define	IT9510_reg_link_ofsm_dummy_31_24_len 8
#define	IT9510_reg_link_ofsm_dummy_31_24_lsb 24
#define xd_p_IT9510_reg_link_ofsm_dummy_39_32	(*(volatile byte xdata *) 0xF644)
#define    p_IT9510_reg_link_ofsm_dummy_39_32	0xF644 
#define	IT9510_reg_link_ofsm_dummy_39_32_pos 0
#define	IT9510_reg_link_ofsm_dummy_39_32_len 8
#define	IT9510_reg_link_ofsm_dummy_39_32_lsb 32
#define xd_p_IT9510_reg_link_ofsm_dummy_47_40	(*(volatile byte xdata *) 0xF645)
#define    p_IT9510_reg_link_ofsm_dummy_47_40	0xF645 
#define	IT9510_reg_link_ofsm_dummy_47_40_pos 0
#define	IT9510_reg_link_ofsm_dummy_47_40_len 8
#define	IT9510_reg_link_ofsm_dummy_47_40_lsb 40
#define xd_p_IT9510_reg_link_ofsm_dummy_55_48	(*(volatile byte xdata *) 0xF646)
#define    p_IT9510_reg_link_ofsm_dummy_55_48	0xF646 
#define	IT9510_reg_link_ofsm_dummy_55_48_pos 0
#define	IT9510_reg_link_ofsm_dummy_55_48_len 8
#define	IT9510_reg_link_ofsm_dummy_55_48_lsb 48
#define xd_p_IT9510_reg_link_ofsm_dummy_63_56	(*(volatile byte xdata *) 0xF647)
#define    p_IT9510_reg_link_ofsm_dummy_63_56	0xF647 
#define	IT9510_reg_link_ofsm_dummy_63_56_pos 0
#define	IT9510_reg_link_ofsm_dummy_63_56_len 8
#define	IT9510_reg_link_ofsm_dummy_63_56_lsb 56
#define xd_p_IT9510_reg_link_ofsm_dummy_71_64	(*(volatile byte xdata *) 0xF648)
#define    p_IT9510_reg_link_ofsm_dummy_71_64	0xF648 
#define	IT9510_reg_link_ofsm_dummy_71_64_pos 0
#define	IT9510_reg_link_ofsm_dummy_71_64_len 8
#define	IT9510_reg_link_ofsm_dummy_71_64_lsb 64
#define xd_p_IT9510_reg_link_ofsm_dummy_79_72	(*(volatile byte xdata *) 0xF649)
#define    p_IT9510_reg_link_ofsm_dummy_79_72	0xF649 
#define	IT9510_reg_link_ofsm_dummy_79_72_pos 0
#define	IT9510_reg_link_ofsm_dummy_79_72_len 8
#define	IT9510_reg_link_ofsm_dummy_79_72_lsb 72
#define xd_p_IT9510_reg_auto_read_psb	(*(volatile byte xdata *) 0xF651)
#define    p_IT9510_reg_auto_read_psb	0xF651 
#define	IT9510_reg_auto_read_psb_pos 0
#define	IT9510_reg_auto_read_psb_len 1
#define	IT9510_reg_auto_read_psb_lsb 0
#define xd_p_IT9510_reg_psb_rdy_int	(*(volatile byte xdata *) 0xF653)
#define    p_IT9510_reg_psb_rdy_int	0xF653 
#define	IT9510_reg_psb_rdy_int_pos 0
#define	IT9510_reg_psb_rdy_int_len 1
#define	IT9510_reg_psb_rdy_int_lsb 0
#define xd_p_IT9510_reg_psb_buf_th_7_0	(*(volatile byte xdata *) 0xF654)
#define    p_IT9510_reg_psb_buf_th_7_0	0xF654 
#define	IT9510_reg_psb_buf_th_7_0_pos 0
#define	IT9510_reg_psb_buf_th_7_0_len 8
#define	IT9510_reg_psb_buf_th_7_0_lsb 0
#define xd_p_IT9510_reg_psb_buf_th_10_8	(*(volatile byte xdata *) 0xF655)
#define    p_IT9510_reg_psb_buf_th_10_8	0xF655 
#define	IT9510_reg_psb_buf_th_10_8_pos 0
#define	IT9510_reg_psb_buf_th_10_8_len 3
#define	IT9510_reg_psb_buf_th_10_8_lsb 8
#define xd_p_IT9510_reg_lnk2ofdm_data_7_0	(*(volatile byte xdata *) 0xF6A0)
#define    p_IT9510_reg_lnk2ofdm_data_7_0	0xF6A0 
#define	IT9510_reg_lnk2ofdm_data_7_0_pos 0
#define	IT9510_reg_lnk2ofdm_data_7_0_len 8
#define	IT9510_reg_lnk2ofdm_data_7_0_lsb 0
#define xd_p_IT9510_reg_lnk2ofdm_data_15_8	(*(volatile byte xdata *) 0xF6A1)
#define    p_IT9510_reg_lnk2ofdm_data_15_8	0xF6A1 
#define	IT9510_reg_lnk2ofdm_data_15_8_pos 0
#define	IT9510_reg_lnk2ofdm_data_15_8_len 8
#define	IT9510_reg_lnk2ofdm_data_15_8_lsb 8
#define xd_p_IT9510_reg_lnk2ofdm_data_23_16	(*(volatile byte xdata *) 0xF6A2)
#define    p_IT9510_reg_lnk2ofdm_data_23_16	0xF6A2 
#define	IT9510_reg_lnk2ofdm_data_23_16_pos 0
#define	IT9510_reg_lnk2ofdm_data_23_16_len 8
#define	IT9510_reg_lnk2ofdm_data_23_16_lsb 16
#define xd_p_IT9510_reg_lnk2ofdm_data_31_24	(*(volatile byte xdata *) 0xF6A3)
#define    p_IT9510_reg_lnk2ofdm_data_31_24	0xF6A3 
#define	IT9510_reg_lnk2ofdm_data_31_24_pos 0
#define	IT9510_reg_lnk2ofdm_data_31_24_len 8
#define	IT9510_reg_lnk2ofdm_data_31_24_lsb 24
#define xd_p_IT9510_reg_lnk2ofdm_data_39_32	(*(volatile byte xdata *) 0xF6A4)
#define    p_IT9510_reg_lnk2ofdm_data_39_32	0xF6A4 
#define	IT9510_reg_lnk2ofdm_data_39_32_pos 0
#define	IT9510_reg_lnk2ofdm_data_39_32_len 8
#define	IT9510_reg_lnk2ofdm_data_39_32_lsb 32
#define xd_p_IT9510_reg_lnk2ofdm_data_47_40	(*(volatile byte xdata *) 0xF6A5)
#define    p_IT9510_reg_lnk2ofdm_data_47_40	0xF6A5 
#define	IT9510_reg_lnk2ofdm_data_47_40_pos 0
#define	IT9510_reg_lnk2ofdm_data_47_40_len 8
#define	IT9510_reg_lnk2ofdm_data_47_40_lsb 40
#define xd_p_IT9510_reg_lnk2ofdm_data_55_48	(*(volatile byte xdata *) 0xF6A6)
#define    p_IT9510_reg_lnk2ofdm_data_55_48	0xF6A6 
#define	IT9510_reg_lnk2ofdm_data_55_48_pos 0
#define	IT9510_reg_lnk2ofdm_data_55_48_len 8
#define	IT9510_reg_lnk2ofdm_data_55_48_lsb 48
#define xd_p_IT9510_reg_lnk2ofdm_data_63_56	(*(volatile byte xdata *) 0xF6A7)
#define    p_IT9510_reg_lnk2ofdm_data_63_56	0xF6A7 
#define	IT9510_reg_lnk2ofdm_data_63_56_pos 0
#define	IT9510_reg_lnk2ofdm_data_63_56_len 8
#define	IT9510_reg_lnk2ofdm_data_63_56_lsb 56
#define xd_p_IT9510_reg_ofdmtolnk_data_7_0	(*(volatile byte xdata *) 0xF6A8)
#define    p_IT9510_reg_ofdmtolnk_data_7_0	0xF6A8 
#define	IT9510_reg_ofdmtolnk_data_7_0_pos 0
#define	IT9510_reg_ofdmtolnk_data_7_0_len 8
#define	IT9510_reg_ofdmtolnk_data_7_0_lsb 0
#define xd_p_IT9510_reg_ofdmtolnk_data_15_8	(*(volatile byte xdata *) 0xF6A9)
#define    p_IT9510_reg_ofdmtolnk_data_15_8	0xF6A9 
#define	IT9510_reg_ofdmtolnk_data_15_8_pos 0
#define	IT9510_reg_ofdmtolnk_data_15_8_len 8
#define	IT9510_reg_ofdmtolnk_data_15_8_lsb 8
#define xd_p_IT9510_reg_ofdmtolnk_data_23_16	(*(volatile byte xdata *) 0xF6AA)
#define    p_IT9510_reg_ofdmtolnk_data_23_16	0xF6AA 
#define	IT9510_reg_ofdmtolnk_data_23_16_pos 0
#define	IT9510_reg_ofdmtolnk_data_23_16_len 8
#define	IT9510_reg_ofdmtolnk_data_23_16_lsb 16
#define xd_p_IT9510_reg_ofdmtolnk_data_31_24	(*(volatile byte xdata *) 0xF6AB)
#define    p_IT9510_reg_ofdmtolnk_data_31_24	0xF6AB 
#define	IT9510_reg_ofdmtolnk_data_31_24_pos 0
#define	IT9510_reg_ofdmtolnk_data_31_24_len 8
#define	IT9510_reg_ofdmtolnk_data_31_24_lsb 24
#define xd_p_IT9510_reg_ofdmtolnk_data_39_32	(*(volatile byte xdata *) 0xF6AC)
#define    p_IT9510_reg_ofdmtolnk_data_39_32	0xF6AC 
#define	IT9510_reg_ofdmtolnk_data_39_32_pos 0
#define	IT9510_reg_ofdmtolnk_data_39_32_len 8
#define	IT9510_reg_ofdmtolnk_data_39_32_lsb 32
#define xd_p_IT9510_reg_ofdmtolnk_data_47_40	(*(volatile byte xdata *) 0xF6AD)
#define    p_IT9510_reg_ofdmtolnk_data_47_40	0xF6AD 
#define	IT9510_reg_ofdmtolnk_data_47_40_pos 0
#define	IT9510_reg_ofdmtolnk_data_47_40_len 8
#define	IT9510_reg_ofdmtolnk_data_47_40_lsb 40
#define xd_p_IT9510_reg_ofdmtolnk_data_55_48	(*(volatile byte xdata *) 0xF6AE)
#define    p_IT9510_reg_ofdmtolnk_data_55_48	0xF6AE 
#define	IT9510_reg_ofdmtolnk_data_55_48_pos 0
#define	IT9510_reg_ofdmtolnk_data_55_48_len 8
#define	IT9510_reg_ofdmtolnk_data_55_48_lsb 48
#define xd_p_IT9510_reg_ofdmtolnk_data_63_56	(*(volatile byte xdata *) 0xF6AF)
#define    p_IT9510_reg_ofdmtolnk_data_63_56	0xF6AF 
#define	IT9510_reg_ofdmtolnk_data_63_56_pos 0
#define	IT9510_reg_ofdmtolnk_data_63_56_len 8
#define	IT9510_reg_ofdmtolnk_data_63_56_lsb 56
#define xd_p_IT9510_reg_mon51_flag	(*(volatile byte xdata *) 0xF6B0)
#define    p_IT9510_reg_mon51_flag	0xF6B0 
#define	IT9510_reg_mon51_flag_pos 0
#define	IT9510_reg_mon51_flag_len 1
#define	IT9510_reg_mon51_flag_lsb 0
#define xd_p_IT9510_reg_force_mon51	(*(volatile byte xdata *) 0xF6B1)
#define    p_IT9510_reg_force_mon51	0xF6B1 
#define	IT9510_reg_force_mon51_pos 0
#define	IT9510_reg_force_mon51_len 1
#define	IT9510_reg_force_mon51_lsb 0
#define xd_p_IT9510_reg_which_cpu	(*(volatile byte xdata *) 0xF6B2)
#define    p_IT9510_reg_which_cpu	0xF6B2 
#define	IT9510_reg_which_cpu_pos 0
#define	IT9510_reg_which_cpu_len 1
#define	IT9510_reg_which_cpu_lsb 0
#define xd_p_IT9510_reg_program_ofdm_code_ready	(*(volatile byte xdata *) 0xF6B3)
#define    p_IT9510_reg_program_ofdm_code_ready	0xF6B3 
#define	IT9510_reg_program_ofdm_code_ready_pos 0
#define	IT9510_reg_program_ofdm_code_ready_len 1
#define	IT9510_reg_program_ofdm_code_ready_lsb 0
#define xd_p_IT9510_reg_link_wr_ofdm_en	(*(volatile byte xdata *) 0xF6B3)
#define    p_IT9510_reg_link_wr_ofdm_en	0xF6B3 
#define	IT9510_reg_link_wr_ofdm_en_pos 1
#define	IT9510_reg_link_wr_ofdm_en_len 1
#define	IT9510_reg_link_wr_ofdm_en_lsb 0
#define xd_p_IT9510_reg_i2c_mode	(*(volatile byte xdata *) 0xF6B4)
#define    p_IT9510_reg_i2c_mode	0xF6B4 
#define	IT9510_reg_i2c_mode_pos 0
#define	IT9510_reg_i2c_mode_len 1
#define	IT9510_reg_i2c_mode_lsb 0
#define xd_p_IT9510_reg_sw_reset_sdio	(*(volatile byte xdata *) 0xF6B4)
#define    p_IT9510_reg_sw_reset_sdio	0xF6B4 
#define	IT9510_reg_sw_reset_sdio_pos 1
#define	IT9510_reg_sw_reset_sdio_len 1
#define	IT9510_reg_sw_reset_sdio_lsb 0
#define xd_p_IT9510_reg_debug_mpefec_sel	(*(volatile byte xdata *) 0xF6B4)
#define    p_IT9510_reg_debug_mpefec_sel	0xF6B4 
#define	IT9510_reg_debug_mpefec_sel_pos 2
#define	IT9510_reg_debug_mpefec_sel_len 1
#define	IT9510_reg_debug_mpefec_sel_lsb 0
#define xd_p_IT9510_reg_lnk_dynamic_clk	(*(volatile byte xdata *) 0xF6B4)
#define    p_IT9510_reg_lnk_dynamic_clk	0xF6B4 
#define	IT9510_reg_lnk_dynamic_clk_pos 3
#define	IT9510_reg_lnk_dynamic_clk_len 1
#define	IT9510_reg_lnk_dynamic_clk_lsb 0
#define xd_p_IT9510_reg_lnk_free_clk	(*(volatile byte xdata *) 0xF6B4)
#define    p_IT9510_reg_lnk_free_clk	0xF6B4 
#define	IT9510_reg_lnk_free_clk_pos 4
#define	IT9510_reg_lnk_free_clk_len 1
#define	IT9510_reg_lnk_free_clk_lsb 0
#define xd_p_IT9510_reg_i2c_sample_rate_up_en	(*(volatile byte xdata *) 0xF6B4)
#define    p_IT9510_reg_i2c_sample_rate_up_en	0xF6B4 
#define	IT9510_reg_i2c_sample_rate_up_en_pos 5
#define	IT9510_reg_i2c_sample_rate_up_en_len 1
#define	IT9510_reg_i2c_sample_rate_up_en_lsb 0
#define xd_p_IT9510_reg_i2c_start_patch	(*(volatile byte xdata *) 0xF6B4)
#define    p_IT9510_reg_i2c_start_patch	0xF6B4 
#define	IT9510_reg_i2c_start_patch_pos 6
#define	IT9510_reg_i2c_start_patch_len 1
#define	IT9510_reg_i2c_start_patch_lsb 0
#define xd_p_IT9510_reg_i2c_sample_rate_extd	(*(volatile byte xdata *) 0xF6B4)
#define    p_IT9510_reg_i2c_sample_rate_extd	0xF6B4 
#define	IT9510_reg_i2c_sample_rate_extd_pos 7
#define	IT9510_reg_i2c_sample_rate_extd_len 1
#define	IT9510_reg_i2c_sample_rate_extd_lsb 0
#define xd_p_IT9510_reg_bypass_host2tuner	(*(volatile byte xdata *) 0xF6B5)
#define    p_IT9510_reg_bypass_host2tuner	0xF6B5 
#define	IT9510_reg_bypass_host2tuner_pos 0
#define	IT9510_reg_bypass_host2tuner_len 1
#define	IT9510_reg_bypass_host2tuner_lsb 0
#define xd_p_IT9510_reg_link_i2cs_msb	(*(volatile byte xdata *) 0xF6B5)
#define    p_IT9510_reg_link_i2cs_msb	0xF6B5 
#define	IT9510_reg_link_i2cs_msb_pos 1
#define	IT9510_reg_link_i2cs_msb_len 1
#define	IT9510_reg_link_i2cs_msb_lsb 0
#define xd_p_IT9510_reg_link_ofsm_dbg_en	(*(volatile byte xdata *) 0xF6B5)
#define    p_IT9510_reg_link_ofsm_dbg_en	0xF6B5 
#define	IT9510_reg_link_ofsm_dbg_en_pos 4
#define	IT9510_reg_link_ofsm_dbg_en_len 1
#define	IT9510_reg_link_ofsm_dbg_en_lsb 0
#define xd_p_IT9510_reg_link_i2c_dbg_sel	(*(volatile byte xdata *) 0xF6B5)
#define    p_IT9510_reg_link_i2c_dbg_sel	0xF6B5 
#define	IT9510_reg_link_i2c_dbg_sel_pos 5
#define	IT9510_reg_link_i2c_dbg_sel_len 1
#define	IT9510_reg_link_i2c_dbg_sel_lsb 0
#define xd_p_IT9510_reg_bypass_host2third	(*(volatile byte xdata *) 0xF6B5)
#define    p_IT9510_reg_bypass_host2third	0xF6B5 
#define	IT9510_reg_bypass_host2third_pos 6
#define	IT9510_reg_bypass_host2third_len 1
#define	IT9510_reg_bypass_host2third_lsb 0
#define xd_p_IT9510_reg_fast_slow_train	(*(volatile byte xdata *) 0xF6DD)
#define    p_IT9510_reg_fast_slow_train	0xF6DD 
#define	IT9510_reg_fast_slow_train_pos 0
#define	IT9510_reg_fast_slow_train_len 1
#define	IT9510_reg_fast_slow_train_lsb 0
#define xd_p_IT9510_reg_lnk2ofdm_int	(*(volatile byte xdata *) 0xF6DE)
#define    p_IT9510_reg_lnk2ofdm_int	0xF6DE 
#define	IT9510_reg_lnk2ofdm_int_pos 0
#define	IT9510_reg_lnk2ofdm_int_len 1
#define	IT9510_reg_lnk2ofdm_int_lsb 0
#define xd_p_IT9510_reg_ofdm2lnk_int	(*(volatile byte xdata *) 0xF6DF)
#define    p_IT9510_reg_ofdm2lnk_int	0xF6DF 
#define	IT9510_reg_ofdm2lnk_int_pos 0
#define	IT9510_reg_ofdm2lnk_int_len 1
#define	IT9510_reg_ofdm2lnk_int_lsb 0
#define xd_p_IT9510_reg_load_ofdm_reg	(*(volatile byte xdata *) 0xF6E4)
#define    p_IT9510_reg_load_ofdm_reg	0xF6E4 
#define	IT9510_reg_load_ofdm_IT9510_reg_pos 0
#define	IT9510_reg_load_ofdm_IT9510_reg_len 1
#define	IT9510_reg_load_ofdm_IT9510_reg_lsb 0
#define xd_p_link_ofsm_cmd_reg	(*(volatile byte xdata *) 0xF6EA)
#define    p_link_ofsm_cmd_reg	0xF6EA 
#define	link_ofsm_cmd_IT9510_reg_pos 0
#define	link_ofsm_cmd_IT9510_reg_len 8
#define	link_ofsm_cmd_IT9510_reg_lsb 0
#define xd_p_link_ofsm_addr_IT9510_reg_h	(*(volatile byte xdata *) 0xF6EB)
#define    p_link_ofsm_addr_IT9510_reg_h	0xF6EB 
#define	link_ofsm_addr_IT9510_reg_h_pos 0
#define	link_ofsm_addr_IT9510_reg_h_len 8
#define	link_ofsm_addr_IT9510_reg_h_lsb 0
#define xd_p_link_ofsm_addr_IT9510_reg_l	(*(volatile byte xdata *) 0xF6EC)
#define    p_link_ofsm_addr_IT9510_reg_l	0xF6EC 
#define	link_ofsm_addr_IT9510_reg_l_pos 0
#define	link_ofsm_addr_IT9510_reg_l_len 8
#define	link_ofsm_addr_IT9510_reg_l_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_0	(*(volatile byte xdata *) 0xF6ED)
#define    p_link_ofsm_data_IT9510_reg_0	0xF6ED 
#define	link_ofsm_data_IT9510_reg_0_pos 0
#define	link_ofsm_data_IT9510_reg_0_len 8
#define	link_ofsm_data_IT9510_reg_0_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_1	(*(volatile byte xdata *) 0xF6EE)
#define    p_link_ofsm_data_IT9510_reg_1	0xF6EE 
#define	link_ofsm_data_IT9510_reg_1_pos 0
#define	link_ofsm_data_IT9510_reg_1_len 8
#define	link_ofsm_data_IT9510_reg_1_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_2	(*(volatile byte xdata *) 0xF6EF)
#define    p_link_ofsm_data_IT9510_reg_2	0xF6EF 
#define	link_ofsm_data_IT9510_reg_2_pos 0
#define	link_ofsm_data_IT9510_reg_2_len 8
#define	link_ofsm_data_IT9510_reg_2_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_3	(*(volatile byte xdata *) 0xF6F0)
#define    p_link_ofsm_data_IT9510_reg_3	0xF6F0 
#define	link_ofsm_data_IT9510_reg_3_pos 0
#define	link_ofsm_data_IT9510_reg_3_len 8
#define	link_ofsm_data_IT9510_reg_3_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_4	(*(volatile byte xdata *) 0xF6F1)
#define    p_link_ofsm_data_IT9510_reg_4	0xF6F1 
#define	link_ofsm_data_IT9510_reg_4_pos 0
#define	link_ofsm_data_IT9510_reg_4_len 8
#define	link_ofsm_data_IT9510_reg_4_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_5	(*(volatile byte xdata *) 0xF6F2)
#define    p_link_ofsm_data_IT9510_reg_5	0xF6F2 
#define	link_ofsm_data_IT9510_reg_5_pos 0
#define	link_ofsm_data_IT9510_reg_5_len 8
#define	link_ofsm_data_IT9510_reg_5_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_6	(*(volatile byte xdata *) 0xF6F3)
#define    p_link_ofsm_data_IT9510_reg_6	0xF6F3 
#define	link_ofsm_data_IT9510_reg_6_pos 0
#define	link_ofsm_data_IT9510_reg_6_len 8
#define	link_ofsm_data_IT9510_reg_6_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_7	(*(volatile byte xdata *) 0xF6F4)
#define    p_link_ofsm_data_IT9510_reg_7	0xF6F4 
#define	link_ofsm_data_IT9510_reg_7_pos 0
#define	link_ofsm_data_IT9510_reg_7_len 8
#define	link_ofsm_data_IT9510_reg_7_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_8	(*(volatile byte xdata *) 0xF6F5)
#define    p_link_ofsm_data_IT9510_reg_8	0xF6F5 
#define	link_ofsm_data_IT9510_reg_8_pos 0
#define	link_ofsm_data_IT9510_reg_8_len 8
#define	link_ofsm_data_IT9510_reg_8_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_9	(*(volatile byte xdata *) 0xF6F6)
#define    p_link_ofsm_data_IT9510_reg_9	0xF6F6 
#define	link_ofsm_data_IT9510_reg_9_pos 0
#define	link_ofsm_data_IT9510_reg_9_len 8
#define	link_ofsm_data_IT9510_reg_9_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_10	(*(volatile byte xdata *) 0xF6F7)
#define    p_link_ofsm_data_IT9510_reg_10	0xF6F7 
#define	link_ofsm_data_IT9510_reg_10_pos 0
#define	link_ofsm_data_IT9510_reg_10_len 8
#define	link_ofsm_data_IT9510_reg_10_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_11	(*(volatile byte xdata *) 0xF6F8)
#define    p_link_ofsm_data_IT9510_reg_11	0xF6F8 
#define	link_ofsm_data_IT9510_reg_11_pos 0
#define	link_ofsm_data_IT9510_reg_11_len 8
#define	link_ofsm_data_IT9510_reg_11_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_12	(*(volatile byte xdata *) 0xF6F9)
#define    p_link_ofsm_data_IT9510_reg_12	0xF6F9 
#define	link_ofsm_data_IT9510_reg_12_pos 0
#define	link_ofsm_data_IT9510_reg_12_len 8
#define	link_ofsm_data_IT9510_reg_12_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_13	(*(volatile byte xdata *) 0xF6FA)
#define    p_link_ofsm_data_IT9510_reg_13	0xF6FA 
#define	link_ofsm_data_IT9510_reg_13_pos 0
#define	link_ofsm_data_IT9510_reg_13_len 8
#define	link_ofsm_data_IT9510_reg_13_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_14	(*(volatile byte xdata *) 0xF6FB)
#define    p_link_ofsm_data_IT9510_reg_14	0xF6FB 
#define	link_ofsm_data_IT9510_reg_14_pos 0
#define	link_ofsm_data_IT9510_reg_14_len 8
#define	link_ofsm_data_IT9510_reg_14_lsb 0
#define xd_p_link_ofsm_data_IT9510_reg_15	(*(volatile byte xdata *) 0xF6FC)
#define    p_link_ofsm_data_IT9510_reg_15	0xF6FC 
#define	link_ofsm_data_IT9510_reg_15_pos 0
#define	link_ofsm_data_IT9510_reg_15_len 8
#define	link_ofsm_data_IT9510_reg_15_lsb 0
#define xd_p_IT9510_reg_debug_mux	(*(volatile byte xdata *) 0xF6FE)
#define    p_IT9510_reg_debug_mux	0xF6FE 
#define	IT9510_reg_debug_mux_pos 3
#define	IT9510_reg_debug_mux_len 1
#define	IT9510_reg_debug_mux_lsb 0
#define xd_p_IT9510_reg_top_gpioon0	(*(volatile byte xdata *) 0xF6FF)
#define    p_IT9510_reg_top_gpioon0	0xF6FF 
#define	IT9510_reg_top_gpioon0_pos 0
#define	IT9510_reg_top_gpioon0_len 1
#define	IT9510_reg_top_gpioon0_lsb 0
// biu_reg.h 11-16-2012
// gen_biu Ver 1.0 generated by tienchi 
#define xd_p_IT9510_reg_intlv_sym_th_7_0	(*(volatile byte xdata *) 0xF700)
#define    p_IT9510_reg_intlv_sym_th_7_0	0xF700 
#define	IT9510_reg_intlv_sym_th_7_0_pos 0
#define	IT9510_reg_intlv_sym_th_7_0_len 8
#define	IT9510_reg_intlv_sym_th_7_0_lsb 0
#define xd_p_IT9510_reg_intlv_sym_th_10_8	(*(volatile byte xdata *) 0xF701)
#define    p_IT9510_reg_intlv_sym_th_10_8	0xF701 
#define	IT9510_reg_intlv_sym_th_10_8_pos 0
#define	IT9510_reg_intlv_sym_th_10_8_len 3
#define	IT9510_reg_intlv_sym_th_10_8_lsb 8
#define xd_p_IT9510_reg_fec_sw_rst	(*(volatile byte xdata *) 0xF702)
#define    p_IT9510_reg_fec_sw_rst	0xF702 
#define	IT9510_reg_fec_sw_rst_pos 0
#define	IT9510_reg_fec_sw_rst_len 1
#define	IT9510_reg_fec_sw_rst_lsb 0
#define xd_p_IT9510_reg_sync_byte_inv	(*(volatile byte xdata *) 0xF703)
#define    p_IT9510_reg_sync_byte_inv	0xF703 
#define	IT9510_reg_sync_byte_inv_pos 0
#define	IT9510_reg_sync_byte_inv_len 1
#define	IT9510_reg_sync_byte_inv_lsb 0
#define xd_p_IT9510_reg_insert_null_pkt	(*(volatile byte xdata *) 0xF704)
#define    p_IT9510_reg_insert_null_pkt	0xF704 
#define	IT9510_reg_insert_null_pkt_pos 0
#define	IT9510_reg_insert_null_pkt_len 1
#define	IT9510_reg_insert_null_pkt_lsb 0
#define xd_p_IT9510_reg_trigger_set_sel_fd	(*(volatile byte xdata *) 0xF705)
#define    p_IT9510_reg_trigger_set_sel_fd	0xF705 
#define	IT9510_reg_trigger_set_sel_fd_pos 0
#define	IT9510_reg_trigger_set_sel_fd_len 6
#define	IT9510_reg_trigger_set_sel_fd_lsb 0
#define xd_p_IT9510_reg_trigger_set_sel	(*(volatile byte xdata *) 0xF706)
#define    p_IT9510_reg_trigger_set_sel	0xF706 
#define	IT9510_reg_trigger_set_sel_pos 0
#define	IT9510_reg_trigger_set_sel_len 6
#define	IT9510_reg_trigger_set_sel_lsb 0
#define xd_p_IT9510_reg_spectrum_mask_en	(*(volatile byte xdata *) 0xF707)
#define    p_IT9510_reg_spectrum_mask_en	0xF707 
#define	IT9510_reg_spectrum_mask_en_pos 0
#define	IT9510_reg_spectrum_mask_en_len 1
#define	IT9510_reg_spectrum_mask_en_lsb 0
#define xd_p_IT9510_reg_fixed_mpeg_en	(*(volatile byte xdata *) 0xF708)
#define    p_IT9510_reg_fixed_mpeg_en	0xF708 
#define	IT9510_reg_fixed_mpeg_en_pos 0
#define	IT9510_reg_fixed_mpeg_en_len 1
#define	IT9510_reg_fixed_mpeg_en_lsb 0
#define xd_p_IT9510_reg_fixed_mpeg_hdr_7_0	(*(volatile byte xdata *) 0xF709)
#define    p_IT9510_reg_fixed_mpeg_hdr_7_0	0xF709 
#define	IT9510_reg_fixed_mpeg_hdr_7_0_pos 0
#define	IT9510_reg_fixed_mpeg_hdr_7_0_len 8
#define	IT9510_reg_fixed_mpeg_hdr_7_0_lsb 0
#define xd_p_IT9510_reg_fixed_mpeg_hdr_15_8	(*(volatile byte xdata *) 0xF70A)
#define    p_IT9510_reg_fixed_mpeg_hdr_15_8	0xF70A 
#define	IT9510_reg_fixed_mpeg_hdr_15_8_pos 0
#define	IT9510_reg_fixed_mpeg_hdr_15_8_len 8
#define	IT9510_reg_fixed_mpeg_hdr_15_8_lsb 8
#define xd_p_IT9510_reg_phy_is_dvb	(*(volatile byte xdata *) 0xF70B)
#define    p_IT9510_reg_phy_is_dvb	0xF70B 
#define	IT9510_reg_phy_is_dvb_pos 0
#define	IT9510_reg_phy_is_dvb_len 1
#define	IT9510_reg_phy_is_dvb_lsb 0
#define xd_p_IT9510_reg_ointlv_init	(*(volatile byte xdata *) 0xF70E)
#define    p_IT9510_reg_ointlv_init	0xF70E 
#define	IT9510_reg_ointlv_init_pos 0
#define	IT9510_reg_ointlv_init_len 1
#define	IT9510_reg_ointlv_init_lsb 0
#define xd_r_fec_sync_byte_locked_tx	(*(volatile byte xdata *) 0xF70F)
#define    r_fec_sync_byte_locked_tx	0xF70F 
#define	fec_sync_byte_locked_tx_pos 0
#define	fec_sync_byte_locked_tx_len 1
#define	fec_sync_byte_locked_tx_lsb 0
#define xd_p_IT9510_reg_fft_rst	(*(volatile byte xdata *) 0xF710)
#define    p_IT9510_reg_fft_rst	0xF710 
#define	IT9510_reg_fft_rst_pos 0
#define	IT9510_reg_fft_rst_len 1
#define	IT9510_reg_fft_rst_lsb 0
#define xd_p_IT9510_reg_fft_sat_en	(*(volatile byte xdata *) 0xF711)
#define    p_IT9510_reg_fft_sat_en	0xF711 
#define	IT9510_reg_fft_sat_en_pos 0
#define	IT9510_reg_fft_sat_en_len 1
#define	IT9510_reg_fft_sat_en_lsb 0
#define xd_p_IT9510_reg_fft_sat_count_clr	(*(volatile byte xdata *) 0xF712)
#define    p_IT9510_reg_fft_sat_count_clr	0xF712 
#define	IT9510_reg_fft_sat_count_clr_pos 0
#define	IT9510_reg_fft_sat_count_clr_len 1
#define	IT9510_reg_fft_sat_count_clr_lsb 0
#define xd_p_IT9510_reg_fft_vld_prd	(*(volatile byte xdata *) 0xF713)
#define    p_IT9510_reg_fft_vld_prd	0xF713 
#define	IT9510_reg_fft_vld_prd_pos 0
#define	IT9510_reg_fft_vld_prd_len 5
#define	IT9510_reg_fft_vld_prd_lsb 0
#define xd_p_IT9510_reg_tps_leng_ind	(*(volatile byte xdata *) 0xF720)
#define    p_IT9510_reg_tps_leng_ind	0xF720 
#define	IT9510_reg_tps_leng_ind_pos 0
#define	IT9510_reg_tps_leng_ind_len 6
#define	IT9510_reg_tps_leng_ind_lsb 0
#define xd_p_IT9510_reg_const	(*(volatile byte xdata *) 0xF721)
#define    p_IT9510_reg_const	0xF721 
#define	IT9510_reg_const_pos 0
#define	IT9510_reg_const_len 3
#define	IT9510_reg_const_lsb 0
#define xd_p_IT9510_reg_tps_hier	(*(volatile byte xdata *) 0xF722)
#define    p_IT9510_reg_tps_hier	0xF722 
#define	IT9510_reg_tps_hier_pos 0
#define	IT9510_reg_tps_hier_len 3
#define	IT9510_reg_tps_hier_lsb 0
#define xd_p_IT9510_reg_tps_hpcr	(*(volatile byte xdata *) 0xF723)
#define    p_IT9510_reg_tps_hpcr	0xF723 
#define	IT9510_reg_tps_hpcr_pos 0
#define	IT9510_reg_tps_hpcr_len 3
#define	IT9510_reg_tps_hpcr_lsb 0
#define xd_p_IT9510_reg_tps_lpcr	(*(volatile byte xdata *) 0xF724)
#define    p_IT9510_reg_tps_lpcr	0xF724 
#define	IT9510_reg_tps_lpcr_pos 0
#define	IT9510_reg_tps_lpcr_len 3
#define	IT9510_reg_tps_lpcr_lsb 0
#define xd_p_IT9510_reg_tps_gi	(*(volatile byte xdata *) 0xF725)
#define    p_IT9510_reg_tps_gi	0xF725 
#define	IT9510_reg_tps_gi_pos 0
#define	IT9510_reg_tps_gi_len 2
#define	IT9510_reg_tps_gi_lsb 0
#define xd_p_IT9510_reg_tps_txmod	(*(volatile byte xdata *) 0xF726)
#define    p_IT9510_reg_tps_txmod	0xF726 
#define	IT9510_reg_tps_txmod_pos 0
#define	IT9510_reg_tps_txmod_len 2
#define	IT9510_reg_tps_txmod_lsb 0
#define xd_p_IT9510_reg_tps_cell_id_7_0	(*(volatile byte xdata *) 0xF727)
#define    p_IT9510_reg_tps_cell_id_7_0	0xF727 
#define	IT9510_reg_tps_cell_id_7_0_pos 0
#define	IT9510_reg_tps_cell_id_7_0_len 8
#define	IT9510_reg_tps_cell_id_7_0_lsb 0
#define xd_p_IT9510_reg_tps_cell_id_15_8	(*(volatile byte xdata *) 0xF728)
#define    p_IT9510_reg_tps_cell_id_15_8	0xF728 
#define	IT9510_reg_tps_cell_id_15_8_pos 0
#define	IT9510_reg_tps_cell_id_15_8_len 8
#define	IT9510_reg_tps_cell_id_15_8_lsb 8
#define xd_p_IT9510_reg_tps_rsv	(*(volatile byte xdata *) 0xF729)
#define    p_IT9510_reg_tps_rsv	0xF729 
#define	IT9510_reg_tps_rsv_pos 0
#define	IT9510_reg_tps_rsv_len 6
#define	IT9510_reg_tps_rsv_lsb 0
#define xd_p_IT9510_reg_bw	(*(volatile byte xdata *) 0xF72A)
#define    p_IT9510_reg_bw	0xF72A 
#define	IT9510_reg_bw_pos 0
#define	IT9510_reg_bw_len 2
#define	IT9510_reg_bw_lsb 0
#define xd_p_IT9510_reg_iqik_inp_sel	(*(volatile byte xdata *) 0xF740)
#define    p_IT9510_reg_iqik_inp_sel	0xF740 
#define	IT9510_reg_iqik_inp_sel_pos 0
#define	IT9510_reg_iqik_inp_sel_len 1
#define	IT9510_reg_iqik_inp_sel_lsb 0
#define xd_p_IT9510_reg_intp_ds	(*(volatile byte xdata *) 0xF741)
#define    p_IT9510_reg_intp_ds	0xF741 
#define	IT9510_reg_intp_ds_pos 0
#define	IT9510_reg_intp_ds_len 3
#define	IT9510_reg_intp_ds_lsb 0
#define xd_p_IT9510_reg_intp_en	(*(volatile byte xdata *) 0xF750)
#define    p_IT9510_reg_intp_en	0xF750 
#define	IT9510_reg_intp_en_pos 0
#define	IT9510_reg_intp_en_len 1
#define	IT9510_reg_intp_en_lsb 0
#define xd_p_IT9510_reg_iqik_sine	(*(volatile byte xdata *) 0xF751)
#define    p_IT9510_reg_iqik_sine	0xF751 
#define	IT9510_reg_iqik_sine_pos 0
#define	IT9510_reg_iqik_sine_len 1
#define	IT9510_reg_iqik_sine_lsb 0
#define xd_p_IT9510_reg_iqik_c1_7_0	(*(volatile byte xdata *) 0xF752)
#define    p_IT9510_reg_iqik_c1_7_0	0xF752 
#define	IT9510_reg_iqik_c1_7_0_pos 0
#define	IT9510_reg_iqik_c1_7_0_len 8
#define	IT9510_reg_iqik_c1_7_0_lsb 0
#define xd_p_IT9510_reg_iqik_c1_10_8	(*(volatile byte xdata *) 0xF753)
#define    p_IT9510_reg_iqik_c1_10_8	0xF753 
#define	IT9510_reg_iqik_c1_10_8_pos 0
#define	IT9510_reg_iqik_c1_10_8_len 3
#define	IT9510_reg_iqik_c1_10_8_lsb 8
#define xd_p_IT9510_reg_iqik_c2_7_0	(*(volatile byte xdata *) 0xF754)
#define    p_IT9510_reg_iqik_c2_7_0	0xF754 
#define	IT9510_reg_iqik_c2_7_0_pos 0
#define	IT9510_reg_iqik_c2_7_0_len 8
#define	IT9510_reg_iqik_c2_7_0_lsb 0
#define xd_p_IT9510_reg_iqik_c2_10_8	(*(volatile byte xdata *) 0xF755)
#define    p_IT9510_reg_iqik_c2_10_8	0xF755 
#define	IT9510_reg_iqik_c2_10_8_pos 0
#define	IT9510_reg_iqik_c2_10_8_len 3
#define	IT9510_reg_iqik_c2_10_8_lsb 8
#define xd_p_IT9510_reg_iqik_c3_7_0	(*(volatile byte xdata *) 0xF756)
#define    p_IT9510_reg_iqik_c3_7_0	0xF756 
#define	IT9510_reg_iqik_c3_7_0_pos 0
#define	IT9510_reg_iqik_c3_7_0_len 8
#define	IT9510_reg_iqik_c3_7_0_lsb 0
#define xd_p_IT9510_reg_iqik_c3_10_8	(*(volatile byte xdata *) 0xF757)
#define    p_IT9510_reg_iqik_c3_10_8	0xF757 
#define	IT9510_reg_iqik_c3_10_8_pos 0
#define	IT9510_reg_iqik_c3_10_8_len 3
#define	IT9510_reg_iqik_c3_10_8_lsb 8
#define xd_p_IT9510_reg_iqik_iq_switch	(*(volatile byte xdata *) 0xF758)
#define    p_IT9510_reg_iqik_iq_switch	0xF758 
#define	IT9510_reg_iqik_iq_switch_pos 0
#define	IT9510_reg_iqik_iq_switch_len 1
#define	IT9510_reg_iqik_iq_switch_lsb 0
#define xd_p_IT9510_reg_iqik_msb_inv	(*(volatile byte xdata *) 0xF759)
#define    p_IT9510_reg_iqik_msb_inv	0xF759 
#define	IT9510_reg_iqik_msb_inv_pos 0
#define	IT9510_reg_iqik_msb_inv_len 1
#define	IT9510_reg_iqik_msb_inv_lsb 0
#define xd_p_IT9510_reg_iqik_fix_i_7_0	(*(volatile byte xdata *) 0xF75C)
#define    p_IT9510_reg_iqik_fix_i_7_0	0xF75C 
#define	IT9510_reg_iqik_fix_i_7_0_pos 0
#define	IT9510_reg_iqik_fix_i_7_0_len 8
#define	IT9510_reg_iqik_fix_i_7_0_lsb 0
#define xd_p_IT9510_reg_iqik_fix_i_9_8	(*(volatile byte xdata *) 0xF75D)
#define    p_IT9510_reg_iqik_fix_i_9_8	0xF75D 
#define	IT9510_reg_iqik_fix_i_9_8_pos 0
#define	IT9510_reg_iqik_fix_i_9_8_len 2
#define	IT9510_reg_iqik_fix_i_9_8_lsb 8
#define xd_p_IT9510_reg_iqik_fix_q_7_0	(*(volatile byte xdata *) 0xF75E)
#define    p_IT9510_reg_iqik_fix_q_7_0	0xF75E 
#define	IT9510_reg_iqik_fix_q_7_0_pos 0
#define	IT9510_reg_iqik_fix_q_7_0_len 8
#define	IT9510_reg_iqik_fix_q_7_0_lsb 0
#define xd_p_IT9510_reg_iqik_fix_q_9_8	(*(volatile byte xdata *) 0xF75F)
#define    p_IT9510_reg_iqik_fix_q_9_8	0xF75F 
#define	IT9510_reg_iqik_fix_q_9_8_pos 0
#define	IT9510_reg_iqik_fix_q_9_8_len 2
#define	IT9510_reg_iqik_fix_q_9_8_lsb 8
#define xd_p_IT9510_reg_iqik_fix_mode	(*(volatile byte xdata *) 0xF760)
#define    p_IT9510_reg_iqik_fix_mode	0xF760 
#define	IT9510_reg_iqik_fix_mode_pos 0
#define	IT9510_reg_iqik_fix_mode_len 1
#define	IT9510_reg_iqik_fix_mode_lsb 0
#define xd_p_IT9510_reg_iqik_i_neg	(*(volatile byte xdata *) 0xF761)
#define    p_IT9510_reg_iqik_i_neg	0xF761 
#define	IT9510_reg_iqik_i_neg_pos 0
#define	IT9510_reg_iqik_i_neg_len 1
#define	IT9510_reg_iqik_i_neg_lsb 0
#define xd_p_IT9510_reg_iqik_q_neg	(*(volatile byte xdata *) 0xF762)
#define    p_IT9510_reg_iqik_q_neg	0xF762 
#define	IT9510_reg_iqik_q_neg_pos 0
#define	IT9510_reg_iqik_q_neg_len 1
#define	IT9510_reg_iqik_q_neg_lsb 0
#define xd_p_IT9510_reg_iqik_dc_i_7_0	(*(volatile byte xdata *) 0xF763)
#define    p_IT9510_reg_iqik_dc_i_7_0	0xF763 
#define	IT9510_reg_iqik_dc_i_7_0_pos 0
#define	IT9510_reg_iqik_dc_i_7_0_len 8
#define	IT9510_reg_iqik_dc_i_7_0_lsb 0
#define xd_p_IT9510_reg_iqik_dc_i_8	(*(volatile byte xdata *) 0xF764)
#define    p_IT9510_reg_iqik_dc_i_8	0xF764 
#define	IT9510_reg_iqik_dc_i_8_pos 0
#define	IT9510_reg_iqik_dc_i_8_len 1
#define	IT9510_reg_iqik_dc_i_8_lsb 8
#define xd_p_IT9510_reg_iqik_dc_q_7_0	(*(volatile byte xdata *) 0xF765)
#define    p_IT9510_reg_iqik_dc_q_7_0	0xF765 
#define	IT9510_reg_iqik_dc_q_7_0_pos 0
#define	IT9510_reg_iqik_dc_q_7_0_len 8
#define	IT9510_reg_iqik_dc_q_7_0_lsb 0
#define xd_p_IT9510_reg_iqik_dc_q_8	(*(volatile byte xdata *) 0xF766)
#define    p_IT9510_reg_iqik_dc_q_8	0xF766 
#define	IT9510_reg_iqik_dc_q_8_pos 0
#define	IT9510_reg_iqik_dc_q_8_len 1
#define	IT9510_reg_iqik_dc_q_8_lsb 8
#define xd_p_IT9510_reg_debug_group	(*(volatile byte xdata *) 0xF770)
#define    p_IT9510_reg_debug_group	0xF770 
#define	IT9510_reg_debug_group_pos 0
#define	IT9510_reg_debug_group_len 4
#define	IT9510_reg_debug_group_lsb 0
#define xd_p_IT9510_reg_debug_ofdm	(*(volatile byte xdata *) 0xF771)
#define    p_IT9510_reg_debug_ofdm	0xF771 
#define	IT9510_reg_debug_ofdm_pos 0
#define	IT9510_reg_debug_ofdm_len 2
#define	IT9510_reg_debug_ofdm_lsb 0
#define xd_p_IT9510_reg_gp_trigger	(*(volatile byte xdata *) 0xF772)
#define    p_IT9510_reg_gp_trigger	0xF772 
#define	IT9510_reg_gp_trigger_pos 0
#define	IT9510_reg_gp_trigger_len 1
#define	IT9510_reg_gp_trigger_lsb 0
#define xd_p_IT9510_reg_trigger_sel	(*(volatile byte xdata *) 0xF773)
#define    p_IT9510_reg_trigger_sel	0xF773 
#define	IT9510_reg_trigger_sel_pos 0
#define	IT9510_reg_trigger_sel_len 2
#define	IT9510_reg_trigger_sel_lsb 0
#define xd_p_IT9510_reg_odbg_clk_sel	(*(volatile byte xdata *) 0xF774)
#define    p_IT9510_reg_odbg_clk_sel	0xF774 
#define	IT9510_reg_odbg_clk_sel_pos 0
#define	IT9510_reg_odbg_clk_sel_len 3
#define	IT9510_reg_odbg_clk_sel_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_00	(*(volatile byte xdata *) 0xF780)
#define    p_IT9510_reg_pre_emphz_gain_00	0xF780 
#define	IT9510_reg_pre_emphz_gain_00_pos 0
#define	IT9510_reg_pre_emphz_gain_00_len 8
#define	IT9510_reg_pre_emphz_gain_00_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_01	(*(volatile byte xdata *) 0xF781)
#define    p_IT9510_reg_pre_emphz_gain_01	0xF781 
#define	IT9510_reg_pre_emphz_gain_01_pos 0
#define	IT9510_reg_pre_emphz_gain_01_len 8
#define	IT9510_reg_pre_emphz_gain_01_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_02	(*(volatile byte xdata *) 0xF782)
#define    p_IT9510_reg_pre_emphz_gain_02	0xF782 
#define	IT9510_reg_pre_emphz_gain_02_pos 0
#define	IT9510_reg_pre_emphz_gain_02_len 8
#define	IT9510_reg_pre_emphz_gain_02_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_03	(*(volatile byte xdata *) 0xF783)
#define    p_IT9510_reg_pre_emphz_gain_03	0xF783 
#define	IT9510_reg_pre_emphz_gain_03_pos 0
#define	IT9510_reg_pre_emphz_gain_03_len 8
#define	IT9510_reg_pre_emphz_gain_03_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_04	(*(volatile byte xdata *) 0xF784)
#define    p_IT9510_reg_pre_emphz_gain_04	0xF784 
#define	IT9510_reg_pre_emphz_gain_04_pos 0
#define	IT9510_reg_pre_emphz_gain_04_len 8
#define	IT9510_reg_pre_emphz_gain_04_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_05	(*(volatile byte xdata *) 0xF785)
#define    p_IT9510_reg_pre_emphz_gain_05	0xF785 
#define	IT9510_reg_pre_emphz_gain_05_pos 0
#define	IT9510_reg_pre_emphz_gain_05_len 8
#define	IT9510_reg_pre_emphz_gain_05_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_06	(*(volatile byte xdata *) 0xF786)
#define    p_IT9510_reg_pre_emphz_gain_06	0xF786 
#define	IT9510_reg_pre_emphz_gain_06_pos 0
#define	IT9510_reg_pre_emphz_gain_06_len 8
#define	IT9510_reg_pre_emphz_gain_06_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_07	(*(volatile byte xdata *) 0xF787)
#define    p_IT9510_reg_pre_emphz_gain_07	0xF787 
#define	IT9510_reg_pre_emphz_gain_07_pos 0
#define	IT9510_reg_pre_emphz_gain_07_len 8
#define	IT9510_reg_pre_emphz_gain_07_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_08	(*(volatile byte xdata *) 0xF788)
#define    p_IT9510_reg_pre_emphz_gain_08	0xF788 
#define	IT9510_reg_pre_emphz_gain_08_pos 0
#define	IT9510_reg_pre_emphz_gain_08_len 8
#define	IT9510_reg_pre_emphz_gain_08_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_09	(*(volatile byte xdata *) 0xF789)
#define    p_IT9510_reg_pre_emphz_gain_09	0xF789 
#define	IT9510_reg_pre_emphz_gain_09_pos 0
#define	IT9510_reg_pre_emphz_gain_09_len 8
#define	IT9510_reg_pre_emphz_gain_09_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_0A	(*(volatile byte xdata *) 0xF78A)
#define    p_IT9510_reg_pre_emphz_gain_0A	0xF78A 
#define	IT9510_reg_pre_emphz_gain_0A_pos 0
#define	IT9510_reg_pre_emphz_gain_0A_len 8
#define	IT9510_reg_pre_emphz_gain_0A_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_0B	(*(volatile byte xdata *) 0xF78B)
#define    p_IT9510_reg_pre_emphz_gain_0B	0xF78B 
#define	IT9510_reg_pre_emphz_gain_0B_pos 0
#define	IT9510_reg_pre_emphz_gain_0B_len 8
#define	IT9510_reg_pre_emphz_gain_0B_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_0C	(*(volatile byte xdata *) 0xF78C)
#define    p_IT9510_reg_pre_emphz_gain_0C	0xF78C 
#define	IT9510_reg_pre_emphz_gain_0C_pos 0
#define	IT9510_reg_pre_emphz_gain_0C_len 8
#define	IT9510_reg_pre_emphz_gain_0C_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_0D	(*(volatile byte xdata *) 0xF78D)
#define    p_IT9510_reg_pre_emphz_gain_0D	0xF78D 
#define	IT9510_reg_pre_emphz_gain_0D_pos 0
#define	IT9510_reg_pre_emphz_gain_0D_len 8
#define	IT9510_reg_pre_emphz_gain_0D_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_0E	(*(volatile byte xdata *) 0xF78E)
#define    p_IT9510_reg_pre_emphz_gain_0E	0xF78E 
#define	IT9510_reg_pre_emphz_gain_0E_pos 0
#define	IT9510_reg_pre_emphz_gain_0E_len 8
#define	IT9510_reg_pre_emphz_gain_0E_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_0F	(*(volatile byte xdata *) 0xF78F)
#define    p_IT9510_reg_pre_emphz_gain_0F	0xF78F 
#define	IT9510_reg_pre_emphz_gain_0F_pos 0
#define	IT9510_reg_pre_emphz_gain_0F_len 8
#define	IT9510_reg_pre_emphz_gain_0F_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_10	(*(volatile byte xdata *) 0xF790)
#define    p_IT9510_reg_pre_emphz_gain_10	0xF790 
#define	IT9510_reg_pre_emphz_gain_10_pos 0
#define	IT9510_reg_pre_emphz_gain_10_len 8
#define	IT9510_reg_pre_emphz_gain_10_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_11	(*(volatile byte xdata *) 0xF791)
#define    p_IT9510_reg_pre_emphz_gain_11	0xF791 
#define	IT9510_reg_pre_emphz_gain_11_pos 0
#define	IT9510_reg_pre_emphz_gain_11_len 8
#define	IT9510_reg_pre_emphz_gain_11_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_12	(*(volatile byte xdata *) 0xF792)
#define    p_IT9510_reg_pre_emphz_gain_12	0xF792 
#define	IT9510_reg_pre_emphz_gain_12_pos 0
#define	IT9510_reg_pre_emphz_gain_12_len 8
#define	IT9510_reg_pre_emphz_gain_12_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_13	(*(volatile byte xdata *) 0xF793)
#define    p_IT9510_reg_pre_emphz_gain_13	0xF793 
#define	IT9510_reg_pre_emphz_gain_13_pos 0
#define	IT9510_reg_pre_emphz_gain_13_len 8
#define	IT9510_reg_pre_emphz_gain_13_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_14	(*(volatile byte xdata *) 0xF794)
#define    p_IT9510_reg_pre_emphz_gain_14	0xF794 
#define	IT9510_reg_pre_emphz_gain_14_pos 0
#define	IT9510_reg_pre_emphz_gain_14_len 8
#define	IT9510_reg_pre_emphz_gain_14_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_15	(*(volatile byte xdata *) 0xF795)
#define    p_IT9510_reg_pre_emphz_gain_15	0xF795 
#define	IT9510_reg_pre_emphz_gain_15_pos 0
#define	IT9510_reg_pre_emphz_gain_15_len 8
#define	IT9510_reg_pre_emphz_gain_15_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_16	(*(volatile byte xdata *) 0xF796)
#define    p_IT9510_reg_pre_emphz_gain_16	0xF796 
#define	IT9510_reg_pre_emphz_gain_16_pos 0
#define	IT9510_reg_pre_emphz_gain_16_len 8
#define	IT9510_reg_pre_emphz_gain_16_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_17	(*(volatile byte xdata *) 0xF797)
#define    p_IT9510_reg_pre_emphz_gain_17	0xF797 
#define	IT9510_reg_pre_emphz_gain_17_pos 0
#define	IT9510_reg_pre_emphz_gain_17_len 8
#define	IT9510_reg_pre_emphz_gain_17_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_18	(*(volatile byte xdata *) 0xF798)
#define    p_IT9510_reg_pre_emphz_gain_18	0xF798 
#define	IT9510_reg_pre_emphz_gain_18_pos 0
#define	IT9510_reg_pre_emphz_gain_18_len 8
#define	IT9510_reg_pre_emphz_gain_18_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_19	(*(volatile byte xdata *) 0xF799)
#define    p_IT9510_reg_pre_emphz_gain_19	0xF799 
#define	IT9510_reg_pre_emphz_gain_19_pos 0
#define	IT9510_reg_pre_emphz_gain_19_len 8
#define	IT9510_reg_pre_emphz_gain_19_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_1A	(*(volatile byte xdata *) 0xF79A)
#define    p_IT9510_reg_pre_emphz_gain_1A	0xF79A 
#define	IT9510_reg_pre_emphz_gain_1A_pos 0
#define	IT9510_reg_pre_emphz_gain_1A_len 8
#define	IT9510_reg_pre_emphz_gain_1A_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_1B	(*(volatile byte xdata *) 0xF79B)
#define    p_IT9510_reg_pre_emphz_gain_1B	0xF79B 
#define	IT9510_reg_pre_emphz_gain_1B_pos 0
#define	IT9510_reg_pre_emphz_gain_1B_len 8
#define	IT9510_reg_pre_emphz_gain_1B_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_1C	(*(volatile byte xdata *) 0xF79C)
#define    p_IT9510_reg_pre_emphz_gain_1C	0xF79C 
#define	IT9510_reg_pre_emphz_gain_1C_pos 0
#define	IT9510_reg_pre_emphz_gain_1C_len 8
#define	IT9510_reg_pre_emphz_gain_1C_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_1D	(*(volatile byte xdata *) 0xF79D)
#define    p_IT9510_reg_pre_emphz_gain_1D	0xF79D 
#define	IT9510_reg_pre_emphz_gain_1D_pos 0
#define	IT9510_reg_pre_emphz_gain_1D_len 8
#define	IT9510_reg_pre_emphz_gain_1D_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_1E	(*(volatile byte xdata *) 0xF79E)
#define    p_IT9510_reg_pre_emphz_gain_1E	0xF79E 
#define	IT9510_reg_pre_emphz_gain_1E_pos 0
#define	IT9510_reg_pre_emphz_gain_1E_len 8
#define	IT9510_reg_pre_emphz_gain_1E_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_1F	(*(volatile byte xdata *) 0xF79F)
#define    p_IT9510_reg_pre_emphz_gain_1F	0xF79F 
#define	IT9510_reg_pre_emphz_gain_1F_pos 0
#define	IT9510_reg_pre_emphz_gain_1F_len 8
#define	IT9510_reg_pre_emphz_gain_1F_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_20	(*(volatile byte xdata *) 0xF7A0)
#define    p_IT9510_reg_pre_emphz_gain_20	0xF7A0 
#define	IT9510_reg_pre_emphz_gain_20_pos 0
#define	IT9510_reg_pre_emphz_gain_20_len 8
#define	IT9510_reg_pre_emphz_gain_20_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_21	(*(volatile byte xdata *) 0xF7A1)
#define    p_IT9510_reg_pre_emphz_gain_21	0xF7A1 
#define	IT9510_reg_pre_emphz_gain_21_pos 0
#define	IT9510_reg_pre_emphz_gain_21_len 8
#define	IT9510_reg_pre_emphz_gain_21_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_22	(*(volatile byte xdata *) 0xF7A2)
#define    p_IT9510_reg_pre_emphz_gain_22	0xF7A2 
#define	IT9510_reg_pre_emphz_gain_22_pos 0
#define	IT9510_reg_pre_emphz_gain_22_len 8
#define	IT9510_reg_pre_emphz_gain_22_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_23	(*(volatile byte xdata *) 0xF7A3)
#define    p_IT9510_reg_pre_emphz_gain_23	0xF7A3 
#define	IT9510_reg_pre_emphz_gain_23_pos 0
#define	IT9510_reg_pre_emphz_gain_23_len 8
#define	IT9510_reg_pre_emphz_gain_23_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_24	(*(volatile byte xdata *) 0xF7A4)
#define    p_IT9510_reg_pre_emphz_gain_24	0xF7A4 
#define	IT9510_reg_pre_emphz_gain_24_pos 0
#define	IT9510_reg_pre_emphz_gain_24_len 8
#define	IT9510_reg_pre_emphz_gain_24_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_25	(*(volatile byte xdata *) 0xF7A5)
#define    p_IT9510_reg_pre_emphz_gain_25	0xF7A5 
#define	IT9510_reg_pre_emphz_gain_25_pos 0
#define	IT9510_reg_pre_emphz_gain_25_len 8
#define	IT9510_reg_pre_emphz_gain_25_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_26	(*(volatile byte xdata *) 0xF7A6)
#define    p_IT9510_reg_pre_emphz_gain_26	0xF7A6 
#define	IT9510_reg_pre_emphz_gain_26_pos 0
#define	IT9510_reg_pre_emphz_gain_26_len 8
#define	IT9510_reg_pre_emphz_gain_26_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_27	(*(volatile byte xdata *) 0xF7A7)
#define    p_IT9510_reg_pre_emphz_gain_27	0xF7A7 
#define	IT9510_reg_pre_emphz_gain_27_pos 0
#define	IT9510_reg_pre_emphz_gain_27_len 8
#define	IT9510_reg_pre_emphz_gain_27_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_28	(*(volatile byte xdata *) 0xF7A8)
#define    p_IT9510_reg_pre_emphz_gain_28	0xF7A8 
#define	IT9510_reg_pre_emphz_gain_28_pos 0
#define	IT9510_reg_pre_emphz_gain_28_len 8
#define	IT9510_reg_pre_emphz_gain_28_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_29	(*(volatile byte xdata *) 0xF7A9)
#define    p_IT9510_reg_pre_emphz_gain_29	0xF7A9 
#define	IT9510_reg_pre_emphz_gain_29_pos 0
#define	IT9510_reg_pre_emphz_gain_29_len 8
#define	IT9510_reg_pre_emphz_gain_29_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_2A	(*(volatile byte xdata *) 0xF7AA)
#define    p_IT9510_reg_pre_emphz_gain_2A	0xF7AA 
#define	IT9510_reg_pre_emphz_gain_2A_pos 0
#define	IT9510_reg_pre_emphz_gain_2A_len 8
#define	IT9510_reg_pre_emphz_gain_2A_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_2B	(*(volatile byte xdata *) 0xF7AB)
#define    p_IT9510_reg_pre_emphz_gain_2B	0xF7AB 
#define	IT9510_reg_pre_emphz_gain_2B_pos 0
#define	IT9510_reg_pre_emphz_gain_2B_len 8
#define	IT9510_reg_pre_emphz_gain_2B_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_2C	(*(volatile byte xdata *) 0xF7AC)
#define    p_IT9510_reg_pre_emphz_gain_2C	0xF7AC 
#define	IT9510_reg_pre_emphz_gain_2C_pos 0
#define	IT9510_reg_pre_emphz_gain_2C_len 8
#define	IT9510_reg_pre_emphz_gain_2C_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_2D	(*(volatile byte xdata *) 0xF7AD)
#define    p_IT9510_reg_pre_emphz_gain_2D	0xF7AD 
#define	IT9510_reg_pre_emphz_gain_2D_pos 0
#define	IT9510_reg_pre_emphz_gain_2D_len 8
#define	IT9510_reg_pre_emphz_gain_2D_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_2E	(*(volatile byte xdata *) 0xF7AE)
#define    p_IT9510_reg_pre_emphz_gain_2E	0xF7AE 
#define	IT9510_reg_pre_emphz_gain_2E_pos 0
#define	IT9510_reg_pre_emphz_gain_2E_len 8
#define	IT9510_reg_pre_emphz_gain_2E_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_2F	(*(volatile byte xdata *) 0xF7AF)
#define    p_IT9510_reg_pre_emphz_gain_2F	0xF7AF 
#define	IT9510_reg_pre_emphz_gain_2F_pos 0
#define	IT9510_reg_pre_emphz_gain_2F_len 8
#define	IT9510_reg_pre_emphz_gain_2F_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_30	(*(volatile byte xdata *) 0xF7B0)
#define    p_IT9510_reg_pre_emphz_gain_30	0xF7B0 
#define	IT9510_reg_pre_emphz_gain_30_pos 0
#define	IT9510_reg_pre_emphz_gain_30_len 8
#define	IT9510_reg_pre_emphz_gain_30_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_31	(*(volatile byte xdata *) 0xF7B1)
#define    p_IT9510_reg_pre_emphz_gain_31	0xF7B1 
#define	IT9510_reg_pre_emphz_gain_31_pos 0
#define	IT9510_reg_pre_emphz_gain_31_len 8
#define	IT9510_reg_pre_emphz_gain_31_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_32	(*(volatile byte xdata *) 0xF7B2)
#define    p_IT9510_reg_pre_emphz_gain_32	0xF7B2 
#define	IT9510_reg_pre_emphz_gain_32_pos 0
#define	IT9510_reg_pre_emphz_gain_32_len 8
#define	IT9510_reg_pre_emphz_gain_32_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_33	(*(volatile byte xdata *) 0xF7B3)
#define    p_IT9510_reg_pre_emphz_gain_33	0xF7B3 
#define	IT9510_reg_pre_emphz_gain_33_pos 0
#define	IT9510_reg_pre_emphz_gain_33_len 8
#define	IT9510_reg_pre_emphz_gain_33_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_34	(*(volatile byte xdata *) 0xF7B4)
#define    p_IT9510_reg_pre_emphz_gain_34	0xF7B4 
#define	IT9510_reg_pre_emphz_gain_34_pos 0
#define	IT9510_reg_pre_emphz_gain_34_len 8
#define	IT9510_reg_pre_emphz_gain_34_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_35	(*(volatile byte xdata *) 0xF7B5)
#define    p_IT9510_reg_pre_emphz_gain_35	0xF7B5 
#define	IT9510_reg_pre_emphz_gain_35_pos 0
#define	IT9510_reg_pre_emphz_gain_35_len 8
#define	IT9510_reg_pre_emphz_gain_35_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_36	(*(volatile byte xdata *) 0xF7B6)
#define    p_IT9510_reg_pre_emphz_gain_36	0xF7B6 
#define	IT9510_reg_pre_emphz_gain_36_pos 0
#define	IT9510_reg_pre_emphz_gain_36_len 8
#define	IT9510_reg_pre_emphz_gain_36_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_37	(*(volatile byte xdata *) 0xF7B7)
#define    p_IT9510_reg_pre_emphz_gain_37	0xF7B7 
#define	IT9510_reg_pre_emphz_gain_37_pos 0
#define	IT9510_reg_pre_emphz_gain_37_len 8
#define	IT9510_reg_pre_emphz_gain_37_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_38	(*(volatile byte xdata *) 0xF7B8)
#define    p_IT9510_reg_pre_emphz_gain_38	0xF7B8 
#define	IT9510_reg_pre_emphz_gain_38_pos 0
#define	IT9510_reg_pre_emphz_gain_38_len 8
#define	IT9510_reg_pre_emphz_gain_38_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_39	(*(volatile byte xdata *) 0xF7B9)
#define    p_IT9510_reg_pre_emphz_gain_39	0xF7B9 
#define	IT9510_reg_pre_emphz_gain_39_pos 0
#define	IT9510_reg_pre_emphz_gain_39_len 8
#define	IT9510_reg_pre_emphz_gain_39_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_3A	(*(volatile byte xdata *) 0xF7BA)
#define    p_IT9510_reg_pre_emphz_gain_3A	0xF7BA 
#define	IT9510_reg_pre_emphz_gain_3A_pos 0
#define	IT9510_reg_pre_emphz_gain_3A_len 8
#define	IT9510_reg_pre_emphz_gain_3A_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_3B	(*(volatile byte xdata *) 0xF7BB)
#define    p_IT9510_reg_pre_emphz_gain_3B	0xF7BB 
#define	IT9510_reg_pre_emphz_gain_3B_pos 0
#define	IT9510_reg_pre_emphz_gain_3B_len 8
#define	IT9510_reg_pre_emphz_gain_3B_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_3C	(*(volatile byte xdata *) 0xF7BC)
#define    p_IT9510_reg_pre_emphz_gain_3C	0xF7BC 
#define	IT9510_reg_pre_emphz_gain_3C_pos 0
#define	IT9510_reg_pre_emphz_gain_3C_len 8
#define	IT9510_reg_pre_emphz_gain_3C_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_3D	(*(volatile byte xdata *) 0xF7BD)
#define    p_IT9510_reg_pre_emphz_gain_3D	0xF7BD 
#define	IT9510_reg_pre_emphz_gain_3D_pos 0
#define	IT9510_reg_pre_emphz_gain_3D_len 8
#define	IT9510_reg_pre_emphz_gain_3D_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_3E	(*(volatile byte xdata *) 0xF7BE)
#define    p_IT9510_reg_pre_emphz_gain_3E	0xF7BE 
#define	IT9510_reg_pre_emphz_gain_3E_pos 0
#define	IT9510_reg_pre_emphz_gain_3E_len 8
#define	IT9510_reg_pre_emphz_gain_3E_lsb 0
#define xd_p_IT9510_reg_pre_emphz_gain_3F	(*(volatile byte xdata *) 0xF7BF)
#define    p_IT9510_reg_pre_emphz_gain_3F	0xF7BF 
#define	IT9510_reg_pre_emphz_gain_3F_pos 0
#define	IT9510_reg_pre_emphz_gain_3F_len 8
#define	IT9510_reg_pre_emphz_gain_3F_lsb 0
#define xd_p_IT9510_reg_pre_emphz_en	(*(volatile byte xdata *) 0xF7C0)
#define    p_IT9510_reg_pre_emphz_en	0xF7C0 
#define	IT9510_reg_pre_emphz_en_pos 0
#define	IT9510_reg_pre_emphz_en_len 1
#define	IT9510_reg_pre_emphz_en_lsb 0
#define xd_p_IT9510_reg_dc_shift_tones	(*(volatile byte xdata *) 0xF7C1)
#define    p_IT9510_reg_dc_shift_tones	0xF7C1 
#define	IT9510_reg_dc_shift_tones_pos 0
#define	IT9510_reg_dc_shift_tones_len 6
#define	IT9510_reg_dc_shift_tones_lsb 0
#define xd_p_IT9510_reg_spectrum_mask_begin_7_0	(*(volatile byte xdata *) 0xF7C2)
#define    p_IT9510_reg_spectrum_mask_begin_7_0	0xF7C2 
#define	IT9510_reg_spectrum_mask_begin_7_0_pos 0
#define	IT9510_reg_spectrum_mask_begin_7_0_len 8
#define	IT9510_reg_spectrum_mask_begin_7_0_lsb 0
#define xd_p_IT9510_reg_spectrum_mask_begin_12_8	(*(volatile byte xdata *) 0xF7C3)
#define    p_IT9510_reg_spectrum_mask_begin_12_8	0xF7C3 
#define	IT9510_reg_spectrum_mask_begin_12_8_pos 0
#define	IT9510_reg_spectrum_mask_begin_12_8_len 5
#define	IT9510_reg_spectrum_mask_begin_12_8_lsb 8
#define xd_p_IT9510_reg_spectrum_mask_end_7_0	(*(volatile byte xdata *) 0xF7C4)
#define    p_IT9510_reg_spectrum_mask_end_7_0	0xF7C4 
#define	IT9510_reg_spectrum_mask_end_7_0_pos 0
#define	IT9510_reg_spectrum_mask_end_7_0_len 8
#define	IT9510_reg_spectrum_mask_end_7_0_lsb 0
#define xd_p_IT9510_reg_spectrum_mask_end_12_8	(*(volatile byte xdata *) 0xF7C5)
#define    p_IT9510_reg_spectrum_mask_end_12_8	0xF7C5 
#define	IT9510_reg_spectrum_mask_end_12_8_pos 0
#define	IT9510_reg_spectrum_mask_end_12_8_len 5
#define	IT9510_reg_spectrum_mask_end_12_8_lsb 8
#define xd_p_IT9510_reg_phase_shift_per_symbol	(*(volatile byte xdata *) 0xF7C6)
#define    p_IT9510_reg_phase_shift_per_symbol	0xF7C6 
#define	IT9510_reg_phase_shift_per_symbol_pos 0
#define	IT9510_reg_phase_shift_per_symbol_len 2
#define	IT9510_reg_phase_shift_per_symbol_lsb 0
#define xd_p_IT9510_reg_spectrum_mask_begin1_7_0	(*(volatile byte xdata *) 0xF7C7)
#define    p_IT9510_reg_spectrum_mask_begin1_7_0	0xF7C7 
#define	IT9510_reg_spectrum_mask_begin1_7_0_pos 0
#define	IT9510_reg_spectrum_mask_begin1_7_0_len 8
#define	IT9510_reg_spectrum_mask_begin1_7_0_lsb 0
#define xd_p_IT9510_reg_spectrum_mask_begin1_12_8	(*(volatile byte xdata *) 0xF7C8)
#define    p_IT9510_reg_spectrum_mask_begin1_12_8	0xF7C8 
#define	IT9510_reg_spectrum_mask_begin1_12_8_pos 0
#define	IT9510_reg_spectrum_mask_begin1_12_8_len 5
#define	IT9510_reg_spectrum_mask_begin1_12_8_lsb 8
#define xd_p_IT9510_reg_spectrum_mask_end1_7_0	(*(volatile byte xdata *) 0xF7C9)
#define    p_IT9510_reg_spectrum_mask_end1_7_0	0xF7C9 
#define	IT9510_reg_spectrum_mask_end1_7_0_pos 0
#define	IT9510_reg_spectrum_mask_end1_7_0_len 8
#define	IT9510_reg_spectrum_mask_end1_7_0_lsb 0
#define xd_p_IT9510_reg_spectrum_mask_end1_12_8	(*(volatile byte xdata *) 0xF7CA)
#define    p_IT9510_reg_spectrum_mask_end1_12_8	0xF7CA 
#define	IT9510_reg_spectrum_mask_end1_12_8_pos 0
#define	IT9510_reg_spectrum_mask_end1_12_8_len 5
#define	IT9510_reg_spectrum_mask_end1_12_8_lsb 8
#define xd_p_IT9510_reg_spectrum_mask_begin2_7_0	(*(volatile byte xdata *) 0xF7CB)
#define    p_IT9510_reg_spectrum_mask_begin2_7_0	0xF7CB 
#define	IT9510_reg_spectrum_mask_begin2_7_0_pos 0
#define	IT9510_reg_spectrum_mask_begin2_7_0_len 8
#define	IT9510_reg_spectrum_mask_begin2_7_0_lsb 0
#define xd_p_IT9510_reg_spectrum_mask_begin2_12_8	(*(volatile byte xdata *) 0xF7CC)
#define    p_IT9510_reg_spectrum_mask_begin2_12_8	0xF7CC 
#define	IT9510_reg_spectrum_mask_begin2_12_8_pos 0
#define	IT9510_reg_spectrum_mask_begin2_12_8_len 5
#define	IT9510_reg_spectrum_mask_begin2_12_8_lsb 8
#define xd_p_IT9510_reg_spectrum_mask_end2_7_0	(*(volatile byte xdata *) 0xF7CD)
#define    p_IT9510_reg_spectrum_mask_end2_7_0	0xF7CD 
#define	IT9510_reg_spectrum_mask_end2_7_0_pos 0
#define	IT9510_reg_spectrum_mask_end2_7_0_len 8
#define	IT9510_reg_spectrum_mask_end2_7_0_lsb 0
#define xd_p_IT9510_reg_spectrum_mask_end2_12_8	(*(volatile byte xdata *) 0xF7CE)
#define    p_IT9510_reg_spectrum_mask_end2_12_8	0xF7CE 
#define	IT9510_reg_spectrum_mask_end2_12_8_pos 0
#define	IT9510_reg_spectrum_mask_end2_12_8_len 5
#define	IT9510_reg_spectrum_mask_end2_12_8_lsb 8
#define xd_p_IT9510_reg_fft_prbs_init_7_0	(*(volatile byte xdata *) 0xF7CF)
#define    p_IT9510_reg_fft_prbs_init_7_0	0xF7CF 
#define	IT9510_reg_fft_prbs_init_7_0_pos 0
#define	IT9510_reg_fft_prbs_init_7_0_len 8
#define	IT9510_reg_fft_prbs_init_7_0_lsb 0
#define xd_p_IT9510_reg_fft_prbs_init_10_8	(*(volatile byte xdata *) 0xF7D0)
#define    p_IT9510_reg_fft_prbs_init_10_8	0xF7D0 
#define	IT9510_reg_fft_prbs_init_10_8_pos 0
#define	IT9510_reg_fft_prbs_init_10_8_len 3
#define	IT9510_reg_fft_prbs_init_10_8_lsb 8
#define xd_p_IT9510_reg_tmcc_carmod_b	(*(volatile byte xdata *) 0xF7D1)
#define    p_IT9510_reg_tmcc_carmod_b	0xF7D1 
#define	IT9510_reg_tmcc_carmod_b_pos 0
#define	IT9510_reg_tmcc_carmod_b_len 3
#define	IT9510_reg_tmcc_carmod_b_lsb 0
#define xd_p_IT9510_reg_tmccinfo_carmod_c	(*(volatile byte xdata *) 0xF7D2)
#define    p_IT9510_reg_tmccinfo_carmod_c	0xF7D2 
#define	IT9510_reg_tmccinfo_carmod_c_pos 0
#define	IT9510_reg_tmccinfo_carmod_c_len 3
#define	IT9510_reg_tmccinfo_carmod_c_lsb 0
#define xd_p_IT9510_reg_tmcc_cr_b	(*(volatile byte xdata *) 0xF7D4)
#define    p_IT9510_reg_tmcc_cr_b	0xF7D4 
#define	IT9510_reg_tmcc_cr_b_pos 0
#define	IT9510_reg_tmcc_cr_b_len 3
#define	IT9510_reg_tmcc_cr_b_lsb 0
#define xd_p_IT9510_reg_tmccinfo_cr_c	(*(volatile byte xdata *) 0xF7D5)
#define    p_IT9510_reg_tmccinfo_cr_c	0xF7D5 
#define	IT9510_reg_tmccinfo_cr_c_pos 0
#define	IT9510_reg_tmccinfo_cr_c_len 3
#define	IT9510_reg_tmccinfo_cr_c_lsb 0
#define xd_p_IT9510_reg_tmccinfo_intlvlen_a	(*(volatile byte xdata *) 0xF7D6)
#define    p_IT9510_reg_tmccinfo_intlvlen_a	0xF7D6 
#define	IT9510_reg_tmccinfo_intlvlen_a_pos 0
#define	IT9510_reg_tmccinfo_intlvlen_a_len 3
#define	IT9510_reg_tmccinfo_intlvlen_a_lsb 0
#define xd_p_IT9510_reg_tmccinfo_intlvlen_b	(*(volatile byte xdata *) 0xF7D7)
#define    p_IT9510_reg_tmccinfo_intlvlen_b	0xF7D7 
#define	IT9510_reg_tmccinfo_intlvlen_b_pos 0
#define	IT9510_reg_tmccinfo_intlvlen_b_len 3
#define	IT9510_reg_tmccinfo_intlvlen_b_lsb 0
#define xd_p_IT9510_reg_tmccinfo_intlvlen_c	(*(volatile byte xdata *) 0xF7D8)
#define    p_IT9510_reg_tmccinfo_intlvlen_c	0xF7D8 
#define	IT9510_reg_tmccinfo_intlvlen_c_pos 0
#define	IT9510_reg_tmccinfo_intlvlen_c_len 3
#define	IT9510_reg_tmccinfo_intlvlen_c_lsb 0
#define xd_p_IT9510_reg_tmcc_partial_recp	(*(volatile byte xdata *) 0xF7DC)
#define    p_IT9510_reg_tmcc_partial_recp	0xF7DC 
#define	IT9510_reg_tmcc_partial_recp_pos 0
#define	IT9510_reg_tmcc_partial_recp_len 1
#define	IT9510_reg_tmcc_partial_recp_lsb 0
#define xd_p_IT9510_reg_tmccinfo_emergency_alarm	(*(volatile byte xdata *) 0xF7DD)
#define    p_IT9510_reg_tmccinfo_emergency_alarm	0xF7DD 
#define	IT9510_reg_tmccinfo_emergency_alarm_pos 0
#define	IT9510_reg_tmccinfo_emergency_alarm_len 1
#define	IT9510_reg_tmccinfo_emergency_alarm_lsb 0
#define xd_p_IT9510_reg_tmccinfo_trans_switch	(*(volatile byte xdata *) 0xF7DE)
#define    p_IT9510_reg_tmccinfo_trans_switch	0xF7DE 
#define	IT9510_reg_tmccinfo_trans_switch_pos 0
#define	IT9510_reg_tmccinfo_trans_switch_len 4
#define	IT9510_reg_tmccinfo_trans_switch_lsb 0
#define xd_p_IT9510_reg_tmccinfo_system_id	(*(volatile byte xdata *) 0xF7DF)
#define    p_IT9510_reg_tmccinfo_system_id	0xF7DF 
#define	IT9510_reg_tmccinfo_system_id_pos 0
#define	IT9510_reg_tmccinfo_system_id_len 2
#define	IT9510_reg_tmccinfo_system_id_lsb 0
#define xd_p_IT9510_reg_tmccinfo_carmod_a_nxt	(*(volatile byte xdata *) 0xF7E0)
#define    p_IT9510_reg_tmccinfo_carmod_a_nxt	0xF7E0 
#define	IT9510_reg_tmccinfo_carmod_a_nxt_pos 0
#define	IT9510_reg_tmccinfo_carmod_a_nxt_len 3
#define	IT9510_reg_tmccinfo_carmod_a_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_carmod_b_nxt	(*(volatile byte xdata *) 0xF7E1)
#define    p_IT9510_reg_tmccinfo_carmod_b_nxt	0xF7E1 
#define	IT9510_reg_tmccinfo_carmod_b_nxt_pos 0
#define	IT9510_reg_tmccinfo_carmod_b_nxt_len 3
#define	IT9510_reg_tmccinfo_carmod_b_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_carmod_c_nxt	(*(volatile byte xdata *) 0xF7E2)
#define    p_IT9510_reg_tmccinfo_carmod_c_nxt	0xF7E2 
#define	IT9510_reg_tmccinfo_carmod_c_nxt_pos 0
#define	IT9510_reg_tmccinfo_carmod_c_nxt_len 3
#define	IT9510_reg_tmccinfo_carmod_c_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_cr_a_nxt	(*(volatile byte xdata *) 0xF7E3)
#define    p_IT9510_reg_tmccinfo_cr_a_nxt	0xF7E3 
#define	IT9510_reg_tmccinfo_cr_a_nxt_pos 0
#define	IT9510_reg_tmccinfo_cr_a_nxt_len 3
#define	IT9510_reg_tmccinfo_cr_a_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_cr_b_nxt	(*(volatile byte xdata *) 0xF7E4)
#define    p_IT9510_reg_tmccinfo_cr_b_nxt	0xF7E4 
#define	IT9510_reg_tmccinfo_cr_b_nxt_pos 0
#define	IT9510_reg_tmccinfo_cr_b_nxt_len 3
#define	IT9510_reg_tmccinfo_cr_b_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_cr_c_nxt	(*(volatile byte xdata *) 0xF7E5)
#define    p_IT9510_reg_tmccinfo_cr_c_nxt	0xF7E5 
#define	IT9510_reg_tmccinfo_cr_c_nxt_pos 0
#define	IT9510_reg_tmccinfo_cr_c_nxt_len 3
#define	IT9510_reg_tmccinfo_cr_c_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_intlvlen_a_nxt	(*(volatile byte xdata *) 0xF7E6)
#define    p_IT9510_reg_tmccinfo_intlvlen_a_nxt	0xF7E6 
#define	IT9510_reg_tmccinfo_intlvlen_a_nxt_pos 0
#define	IT9510_reg_tmccinfo_intlvlen_a_nxt_len 3
#define	IT9510_reg_tmccinfo_intlvlen_a_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_intlvlen_b_nxt	(*(volatile byte xdata *) 0xF7E7)
#define    p_IT9510_reg_tmccinfo_intlvlen_b_nxt	0xF7E7 
#define	IT9510_reg_tmccinfo_intlvlen_b_nxt_pos 0
#define	IT9510_reg_tmccinfo_intlvlen_b_nxt_len 3
#define	IT9510_reg_tmccinfo_intlvlen_b_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_intlvlen_c_nxt	(*(volatile byte xdata *) 0xF7E8)
#define    p_IT9510_reg_tmccinfo_intlvlen_c_nxt	0xF7E8 
#define	IT9510_reg_tmccinfo_intlvlen_c_nxt_pos 0
#define	IT9510_reg_tmccinfo_intlvlen_c_nxt_len 3
#define	IT9510_reg_tmccinfo_intlvlen_c_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_numseg_a_nxt	(*(volatile byte xdata *) 0xF7E9)
#define    p_IT9510_reg_tmccinfo_numseg_a_nxt	0xF7E9 
#define	IT9510_reg_tmccinfo_numseg_a_nxt_pos 0
#define	IT9510_reg_tmccinfo_numseg_a_nxt_len 4
#define	IT9510_reg_tmccinfo_numseg_a_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_numseg_b_nxt	(*(volatile byte xdata *) 0xF7EA)
#define    p_IT9510_reg_tmccinfo_numseg_b_nxt	0xF7EA 
#define	IT9510_reg_tmccinfo_numseg_b_nxt_pos 0
#define	IT9510_reg_tmccinfo_numseg_b_nxt_len 4
#define	IT9510_reg_tmccinfo_numseg_b_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_numseg_c_nxt	(*(volatile byte xdata *) 0xF7EB)
#define    p_IT9510_reg_tmccinfo_numseg_c_nxt	0xF7EB 
#define	IT9510_reg_tmccinfo_numseg_c_nxt_pos 0
#define	IT9510_reg_tmccinfo_numseg_c_nxt_len 4
#define	IT9510_reg_tmccinfo_numseg_c_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_partial_recp_nxt	(*(volatile byte xdata *) 0xF7EC)
#define    p_IT9510_reg_tmccinfo_partial_recp_nxt	0xF7EC 
#define	IT9510_reg_tmccinfo_partial_recp_nxt_pos 0
#define	IT9510_reg_tmccinfo_partial_recp_nxt_len 1
#define	IT9510_reg_tmccinfo_partial_recp_nxt_lsb 0
#define xd_p_IT9510_reg_tmccinfo_rsv_7_0	(*(volatile byte xdata *) 0xF7ED)
#define    p_IT9510_reg_tmccinfo_rsv_7_0	0xF7ED 
#define	IT9510_reg_tmccinfo_rsv_7_0_pos 0
#define	IT9510_reg_tmccinfo_rsv_7_0_len 8
#define	IT9510_reg_tmccinfo_rsv_7_0_lsb 0
#define xd_p_IT9510_reg_tmccinfo_rsv_14_8	(*(volatile byte xdata *) 0xF7EE)
#define    p_IT9510_reg_tmccinfo_rsv_14_8	0xF7EE 
#define	IT9510_reg_tmccinfo_rsv_14_8_pos 0
#define	IT9510_reg_tmccinfo_rsv_14_8_len 7
#define	IT9510_reg_tmccinfo_rsv_14_8_lsb 8
#define xd_p_IT9510_reg_tmccinfo_carmod_a	(*(volatile byte xdata *) 0xF7EF)
#define    p_IT9510_reg_tmccinfo_carmod_a	0xF7EF 
#define	IT9510_reg_tmccinfo_carmod_a_pos 0
#define	IT9510_reg_tmccinfo_carmod_a_len 3
#define	IT9510_reg_tmccinfo_carmod_a_lsb 0
#define xd_p_IT9510_reg_tmccinfo_carmod_b	(*(volatile byte xdata *) 0xF7F0)
#define    p_IT9510_reg_tmccinfo_carmod_b	0xF7F0 
#define	IT9510_reg_tmccinfo_carmod_b_pos 0
#define	IT9510_reg_tmccinfo_carmod_b_len 3
#define	IT9510_reg_tmccinfo_carmod_b_lsb 0
#define xd_p_IT9510_reg_tmccinfo_cr_a	(*(volatile byte xdata *) 0xF7F1)
#define    p_IT9510_reg_tmccinfo_cr_a	0xF7F1 
#define	IT9510_reg_tmccinfo_cr_a_pos 0
#define	IT9510_reg_tmccinfo_cr_a_len 3
#define	IT9510_reg_tmccinfo_cr_a_lsb 0
#define xd_p_IT9510_reg_tmccinfo_cr_b	(*(volatile byte xdata *) 0xF7F2)
#define    p_IT9510_reg_tmccinfo_cr_b	0xF7F2 
#define	IT9510_reg_tmccinfo_cr_b_pos 0
#define	IT9510_reg_tmccinfo_cr_b_len 3
#define	IT9510_reg_tmccinfo_cr_b_lsb 0
#define xd_p_IT9510_reg_tmccinfo_numseg_a	(*(volatile byte xdata *) 0xF7F3)
#define    p_IT9510_reg_tmccinfo_numseg_a	0xF7F3 
#define	IT9510_reg_tmccinfo_numseg_a_pos 0
#define	IT9510_reg_tmccinfo_numseg_a_len 4
#define	IT9510_reg_tmccinfo_numseg_a_lsb 0
#define xd_p_IT9510_reg_tmccinfo_numseg_b	(*(volatile byte xdata *) 0xF7F4)
#define    p_IT9510_reg_tmccinfo_numseg_b	0xF7F4 
#define	IT9510_reg_tmccinfo_numseg_b_pos 0
#define	IT9510_reg_tmccinfo_numseg_b_len 4
#define	IT9510_reg_tmccinfo_numseg_b_lsb 0
#define xd_p_IT9510_reg_tmccinfo_numseg_c	(*(volatile byte xdata *) 0xF7F5)
#define    p_IT9510_reg_tmccinfo_numseg_c	0xF7F5 
#define	IT9510_reg_tmccinfo_numseg_c_pos 0
#define	IT9510_reg_tmccinfo_numseg_c_len 4
#define	IT9510_reg_tmccinfo_numseg_c_lsb 0
#define xd_p_IT9510_reg_tmccinfo_partial_recp	(*(volatile byte xdata *) 0xF7F6)
#define    p_IT9510_reg_tmccinfo_partial_recp	0xF7F6 
#define	IT9510_reg_tmccinfo_partial_recp_pos 0
#define	IT9510_reg_tmccinfo_partial_recp_len 1
#define	IT9510_reg_tmccinfo_partial_recp_lsb 0
#define xd_I2C_i2c_m_slave_addr	(*(volatile byte xdata *) 0xF940)
#define    I2C_i2c_m_slave_addr	0xF940 
#define	i2c_m_slave_addr_pos 0
#define	i2c_m_slave_addr_len 8
#define	i2c_m_slave_addr_lsb 0
#define xd_I2C_i2c_m_data1	(*(volatile byte xdata *) 0xF941)
#define    I2C_i2c_m_data1	0xF941 
#define	i2c_m_data1_pos 0
#define	i2c_m_data1_len 8
#define	i2c_m_data1_lsb 0
#define xd_I2C_i2c_m_data2	(*(volatile byte xdata *) 0xF942)
#define    I2C_i2c_m_data2	0xF942 
#define	i2c_m_data2_pos 0
#define	i2c_m_data2_len 8
#define	i2c_m_data2_lsb 0
#define xd_I2C_i2c_m_data3	(*(volatile byte xdata *) 0xF943)
#define    I2C_i2c_m_data3	0xF943 
#define	i2c_m_data3_pos 0
#define	i2c_m_data3_len 8
#define	i2c_m_data3_lsb 0
#define xd_I2C_i2c_m_data4	(*(volatile byte xdata *) 0xF944)
#define    I2C_i2c_m_data4	0xF944 
#define	i2c_m_data4_pos 0
#define	i2c_m_data4_len 8
#define	i2c_m_data4_lsb 0
#define xd_I2C_i2c_m_data5	(*(volatile byte xdata *) 0xF945)
#define    I2C_i2c_m_data5	0xF945 
#define	i2c_m_data5_pos 0
#define	i2c_m_data5_len 8
#define	i2c_m_data5_lsb 0
#define xd_I2C_i2c_m_data6	(*(volatile byte xdata *) 0xF946)
#define    I2C_i2c_m_data6	0xF946 
#define	i2c_m_data6_pos 0
#define	i2c_m_data6_len 8
#define	i2c_m_data6_lsb 0
#define xd_I2C_i2c_m_data7	(*(volatile byte xdata *) 0xF947)
#define    I2C_i2c_m_data7	0xF947 
#define	i2c_m_data7_pos 0
#define	i2c_m_data7_len 8
#define	i2c_m_data7_lsb 0
#define xd_I2C_i2c_m_data8	(*(volatile byte xdata *) 0xF948)
#define    I2C_i2c_m_data8	0xF948 
#define	i2c_m_data8_pos 0
#define	i2c_m_data8_len 8
#define	i2c_m_data8_lsb 0
#define xd_I2C_i2c_m_data9	(*(volatile byte xdata *) 0xF949)
#define    I2C_i2c_m_data9	0xF949 
#define	i2c_m_data9_pos 0
#define	i2c_m_data9_len 8
#define	i2c_m_data9_lsb 0
#define xd_I2C_i2c_m_data10	(*(volatile byte xdata *) 0xF94A)
#define    I2C_i2c_m_data10	0xF94A 
#define	i2c_m_data10_pos 0
#define	i2c_m_data10_len 8
#define	i2c_m_data10_lsb 0
#define xd_I2C_i2c_m_data11	(*(volatile byte xdata *) 0xF94B)
#define    I2C_i2c_m_data11	0xF94B 
#define	i2c_m_data11_pos 0
#define	i2c_m_data11_len 8
#define	i2c_m_data11_lsb 0
#define xd_I2C_i2c_m_data12	(*(volatile byte xdata *) 0xF94C)
#define    I2C_i2c_m_data12	0xF94C 
#define	i2c_m_data12_pos 0
#define	i2c_m_data12_len 8
#define	i2c_m_data12_lsb 0
#define xd_I2C_i2c_m_data13	(*(volatile byte xdata *) 0xF94D)
#define    I2C_i2c_m_data13	0xF94D 
#define	i2c_m_data13_pos 0
#define	i2c_m_data13_len 8
#define	i2c_m_data13_lsb 0
#define xd_I2C_i2c_m_data14	(*(volatile byte xdata *) 0xF94E)
#define    I2C_i2c_m_data14	0xF94E 
#define	i2c_m_data14_pos 0
#define	i2c_m_data14_len 8
#define	i2c_m_data14_lsb 0
#define xd_I2C_i2c_m_data15	(*(volatile byte xdata *) 0xF94F)
#define    I2C_i2c_m_data15	0xF94F 
#define	i2c_m_data15_pos 0
#define	i2c_m_data15_len 8
#define	i2c_m_data15_lsb 0
#define xd_I2C_i2c_m_data16	(*(volatile byte xdata *) 0xF950)
#define    I2C_i2c_m_data16	0xF950 
#define	i2c_m_data16_pos 0
#define	i2c_m_data16_len 8
#define	i2c_m_data16_lsb 0
#define xd_I2C_i2c_m_data17	(*(volatile byte xdata *) 0xF951)
#define    I2C_i2c_m_data17	0xF951 
#define	i2c_m_data17_pos 0
#define	i2c_m_data17_len 8
#define	i2c_m_data17_lsb 0
#define xd_I2C_i2c_m_data18	(*(volatile byte xdata *) 0xF952)
#define    I2C_i2c_m_data18	0xF952 
#define	i2c_m_data18_pos 0
#define	i2c_m_data18_len 8
#define	i2c_m_data18_lsb 0
#define xd_I2C_i2c_m_data19	(*(volatile byte xdata *) 0xF953)
#define    I2C_i2c_m_data19	0xF953 
#define	i2c_m_data19_pos 0
#define	i2c_m_data19_len 8
#define	i2c_m_data19_lsb 0
#define xd_I2C_i2c_m_cmd_rw	(*(volatile byte xdata *) 0xF954)
#define    I2C_i2c_m_cmd_rw	0xF954 
#define	i2c_m_cmd_rw_pos 0
#define	i2c_m_cmd_rw_len 1
#define	i2c_m_cmd_rw_lsb 0
#define xd_I2C_i2c_m_cmd_rwlen	(*(volatile byte xdata *) 0xF954)
#define    I2C_i2c_m_cmd_rwlen	0xF954 
#define	i2c_m_cmd_rwlen_pos 3
#define	i2c_m_cmd_rwlen_len 4
#define	i2c_m_cmd_rwlen_lsb 0
#define xd_I2C_i2c_m_status_cmd_exe	(*(volatile byte xdata *) 0xF955)
#define    I2C_i2c_m_status_cmd_exe	0xF955 
#define	i2c_m_status_cmd_exe_pos 0
#define	i2c_m_status_cmd_exe_len 1
#define	i2c_m_status_cmd_exe_lsb 0
#define xd_I2C_i2c_m_status_wdat_done	(*(volatile byte xdata *) 0xF955)
#define    I2C_i2c_m_status_wdat_done	0xF955 
#define	i2c_m_status_wdat_done_pos 1
#define	i2c_m_status_wdat_done_len 1
#define	i2c_m_status_wdat_done_lsb 0
#define xd_I2C_i2c_m_status_wdat_fail	(*(volatile byte xdata *) 0xF955)
#define    I2C_i2c_m_status_wdat_fail	0xF955 
#define	i2c_m_status_wdat_fail_pos 2
#define	i2c_m_status_wdat_fail_len 1
#define	i2c_m_status_wdat_fail_lsb 0
#define xd_I2C_i2c_m_status_rdat_rdy	(*(volatile byte xdata *) 0xF955)
#define    I2C_i2c_m_status_rdat_rdy	0xF955 
#define	i2c_m_status_rdat_rdy_pos 3
#define	i2c_m_status_rdat_rdy_len 1
#define	i2c_m_status_rdat_rdy_lsb 0
#define xd_I2C_i2c_m_period	(*(volatile byte xdata *) 0xF956)
#define    I2C_i2c_m_period	0xF956 
#define	i2c_m_period_pos 0
#define	i2c_m_period_len 8
#define	i2c_m_period_lsb 0
#define xd_I2C_i2c_m_IT9510_reg_msb_lsb	(*(volatile byte xdata *) 0xF957)
#define    I2C_i2c_m_IT9510_reg_msb_lsb	0xF957 
#define	i2c_m_IT9510_reg_msb_lsb_pos 0
#define	i2c_m_IT9510_reg_msb_lsb_len 1
#define	i2c_m_IT9510_reg_msb_lsb_lsb 0
#define xd_I2C_IT9510_reg_ofdm_rst	(*(volatile byte xdata *) 0xF957)
#define    I2C_IT9510_reg_ofdm_rst	0xF957 
#define	IT9510_reg_ofdm_rst_pos 1
#define	IT9510_reg_ofdm_rst_len 1
#define	IT9510_reg_ofdm_rst_lsb 0
#define xd_I2C_IT9510_reg_sample_period_on_tuner	(*(volatile byte xdata *) 0xF957)
#define    I2C_IT9510_reg_sample_period_on_tuner	0xF957 
#define	IT9510_reg_sample_period_on_tuner_pos 2
#define	IT9510_reg_sample_period_on_tuner_len 1
#define	IT9510_reg_sample_period_on_tuner_lsb 0
#define xd_I2C_IT9510_reg_sel_tuner	(*(volatile byte xdata *) 0xF957)
#define    I2C_IT9510_reg_sel_tuner	0xF957 
#define	IT9510_reg_sel_tuner_pos 3
#define	IT9510_reg_sel_tuner_len 1
#define	IT9510_reg_sel_tuner_lsb 0
#define xd_I2C_IT9510_reg_ofdm_rst_en	(*(volatile byte xdata *) 0xF957)
#define    I2C_IT9510_reg_ofdm_rst_en	0xF957 
#define	IT9510_reg_ofdm_rst_en_pos 4
#define	IT9510_reg_ofdm_rst_en_len 1
#define	IT9510_reg_ofdm_rst_en_lsb 0
#define xd_p_IT9510_reg_psi_access	(*(volatile byte xdata *) 0xF980)
#define    p_IT9510_reg_psi_access	0xF980 
#define	IT9510_reg_psi_access_pos 0
#define	IT9510_reg_psi_access_len 5
#define	IT9510_reg_psi_access_lsb 0
#define xd_p_IT9510_reg_psi_dat	(*(volatile byte xdata *) 0xF981)
#define    p_IT9510_reg_psi_dat	0xF981 
#define	IT9510_reg_psi_dat_pos 0
#define	IT9510_reg_psi_dat_len 8
#define	IT9510_reg_psi_dat_lsb 0
#define xd_p_IT9510_reg_psi_index	(*(volatile byte xdata *) 0xF982)
#define    p_IT9510_reg_psi_index	0xF982 
#define	IT9510_reg_psi_index_pos 0
#define	IT9510_reg_psi_index_len 8
#define	IT9510_reg_psi_index_lsb 0
#define xd_p_IT9510_reg_psi_acc_err	(*(volatile byte xdata *) 0xF983)
#define    p_IT9510_reg_psi_acc_err	0xF983 
#define	IT9510_reg_psi_acc_err_pos 0
#define	IT9510_reg_psi_acc_err_len 1
#define	IT9510_reg_psi_acc_err_lsb 0
#define xd_p_IT9510_reg_psi_tbl_sel	(*(volatile byte xdata *) 0xF984)
#define    p_IT9510_reg_psi_tbl_sel	0xF984 
#define	IT9510_reg_psi_tbl_sel_pos 0
#define	IT9510_reg_psi_tbl_sel_len 3
#define	IT9510_reg_psi_tbl_sel_lsb 0
#define xd_p_mp2if_mpeg_ser_mode	(*(volatile byte xdata *) 0xF985)
#define    p_mp2if_mpeg_ser_mode	0xF985 
#define	mp2if_mpeg_ser_mode_pos 0
#define	mp2if_mpeg_ser_mode_len 1
#define	mp2if_mpeg_ser_mode_lsb 0
#define xd_p_mp2if_mpeg_par_mode	(*(volatile byte xdata *) 0xF986)
#define    p_mp2if_mpeg_par_mode	0xF986 
#define	mp2if_mpeg_par_mode_pos 0
#define	mp2if_mpeg_par_mode_len 1
#define	mp2if_mpeg_par_mode_lsb 0
#define xd_r_mp2if_psb_empty	(*(volatile byte xdata *) 0xF987)
#define    r_mp2if_psb_empty	0xF987 
#define	mp2if_psb_empty_pos 0
#define	mp2if_psb_empty_len 1
#define	mp2if_psb_empty_lsb 0
#define xd_r_mp2if_psb_ep4_count_7_0	(*(volatile byte xdata *) 0xF988)
#define    r_mp2if_psb_ep4_count_7_0	0xF988 
#define	mp2if_psb_ep4_count_7_0_pos 0
#define	mp2if_psb_ep4_count_7_0_len 8
#define	mp2if_psb_ep4_count_7_0_lsb 0
#define xd_r_mp2if_psb_ep4_count_10_8	(*(volatile byte xdata *) 0xF989)
#define    r_mp2if_psb_ep4_count_10_8	0xF989 
#define	mp2if_psb_ep4_count_10_8_pos 0
#define	mp2if_psb_ep4_count_10_8_len 3
#define	mp2if_psb_ep4_count_10_8_lsb 8
#define xd_r_mp2if_psb_ep5_count_7_0	(*(volatile byte xdata *) 0xF98A)
#define    r_mp2if_psb_ep5_count_7_0	0xF98A 
#define	mp2if_psb_ep5_count_7_0_pos 0
#define	mp2if_psb_ep5_count_7_0_len 8
#define	mp2if_psb_ep5_count_7_0_lsb 0
#define xd_r_mp2if_psb_ep5_count_10_8	(*(volatile byte xdata *) 0xF98B)
#define    r_mp2if_psb_ep5_count_10_8	0xF98B 
#define	mp2if_psb_ep5_count_10_8_pos 0
#define	mp2if_psb_ep5_count_10_8_len 3
#define	mp2if_psb_ep5_count_10_8_lsb 8
#define xd_p_mp2if_pid_complement	(*(volatile byte xdata *) 0xF991)
#define    p_mp2if_pid_complement	0xF991 
#define	mp2if_pid_complement_pos 0
#define	mp2if_pid_complement_len 1
#define	mp2if_pid_complement_lsb 0
#define xd_p_mp2if_pid_rst	(*(volatile byte xdata *) 0xF992)
#define    p_mp2if_pid_rst	0xF992 
#define	mp2if_pid_rst_pos 0
#define	mp2if_pid_rst_len 1
#define	mp2if_pid_rst_lsb 0
#define xd_p_mp2if_pid_en	(*(volatile byte xdata *) 0xF993)
#define    p_mp2if_pid_en	0xF993 
#define	mp2if_pid_en_pos 0
#define	mp2if_pid_en_len 1
#define	mp2if_pid_en_lsb 0
#define xd_p_IT9510_mp2if_pid_index_en	(*(volatile byte xdata *) 0xF994)
#define    p_IT9510_mp2if_pid_index_en	0xF994 
#define	IT9510_mp2if_pid_index_en_pos 0
#define	IT9510_mp2if_pid_index_en_len 2
#define	IT9510_mp2if_pid_index_en_lsb 0
#define xd_p_mp2if_pid_index	(*(volatile byte xdata *) 0xF995)
#define    p_mp2if_pid_index	0xF995 
#define	mp2if_pid_index_pos 0
#define	mp2if_pid_index_len 5
#define	mp2if_pid_index_lsb 0
#define xd_p_mp2if_pid_dat_l	(*(volatile byte xdata *) 0xF996)
#define    p_mp2if_pid_dat_l	0xF996 
#define	mp2if_pid_dat_l_pos 0
#define	mp2if_pid_dat_l_len 8
#define	mp2if_pid_dat_l_lsb 0
#define xd_p_mp2if_pid_dat_h	(*(volatile byte xdata *) 0xF997)
#define    p_mp2if_pid_dat_h	0xF997 
#define	mp2if_pid_dat_h_pos 0
#define	mp2if_pid_dat_h_len 5
#define	mp2if_pid_dat_h_lsb 0
#define xd_p_mp2if_ts2_pid_rst	(*(volatile byte xdata *) 0xF998)
#define    p_mp2if_ts2_pid_rst	0xF998 
#define	mp2if_ts2_pid_rst_pos 0
#define	mp2if_ts2_pid_rst_len 1
#define	mp2if_ts2_pid_rst_lsb 0
#define xd_r_mp2if_tx_sync_lock	(*(volatile byte xdata *) 0xF999)
#define    r_mp2if_tx_sync_lock	0xF999 
#define	mp2if_tx_sync_lock_pos 0
#define	mp2if_tx_sync_lock_len 1
#define	mp2if_tx_sync_lock_lsb 0
#define xd_p_mp2if_ignore_sync_byte	(*(volatile byte xdata *) 0xF99A)
#define    p_mp2if_ignore_sync_byte	0xF99A 
#define	mp2if_ignore_sync_byte_pos 0
#define	mp2if_ignore_sync_byte_len 1
#define	mp2if_ignore_sync_byte_lsb 0
#define xd_p_mp2if_ts2_pid_index	(*(volatile byte xdata *) 0xF99B)
#define    p_mp2if_ts2_pid_index	0xF99B 
#define	mp2if_ts2_pid_index_pos 0
#define	mp2if_ts2_pid_index_len 6
#define	mp2if_ts2_pid_index_lsb 0
#define xd_p_IT9510_reg_ts2_testmode	(*(volatile byte xdata *) 0xF99C)
#define    p_IT9510_reg_ts2_testmode	0xF99C 
#define	IT9510_reg_ts2_testmode_pos 0
#define	IT9510_reg_ts2_testmode_len 2
#define	IT9510_reg_ts2_testmode_lsb 0
#define xd_p_IT9510_reg_mp2_sw_rst	(*(volatile byte xdata *) 0xF99D)
#define    p_IT9510_reg_mp2_sw_rst	0xF99D 
#define	IT9510_reg_mp2_sw_rst_pos 0
#define	IT9510_reg_mp2_sw_rst_len 1
#define	IT9510_reg_mp2_sw_rst_lsb 0
#define xd_p_IT9510_reg_ts2_trate	(*(volatile byte xdata *) 0xF99E)
#define    p_IT9510_reg_ts2_trate	0xF99E 
#define	IT9510_reg_ts2_trate_pos 0
#define	IT9510_reg_ts2_trate_len 8
#define	IT9510_reg_ts2_trate_lsb 0
#define xd_r_mp2if_usb20_mode	(*(volatile byte xdata *) 0xF99F)
#define    r_mp2if_usb20_mode	0xF99F 
#define	mp2if_usb20_mode_pos 0
#define	mp2if_usb20_mode_len 1
#define	mp2if_usb20_mode_lsb 0
#define xd_r_mp2if_strap_usb20_mode	(*(volatile byte xdata *) 0xF9A0)
#define    r_mp2if_strap_usb20_mode	0xF9A0 
#define	mp2if_strap_usb20_mode_pos 0
#define	mp2if_strap_usb20_mode_len 1
#define	mp2if_strap_usb20_mode_lsb 0
#define xd_r_mp2if_ts2_pid_rdat_7_0	(*(volatile byte xdata *) 0xF9A1)
#define    r_mp2if_ts2_pid_rdat_7_0	0xF9A1 
#define	mp2if_ts2_pid_rdat_7_0_pos 0
#define	mp2if_ts2_pid_rdat_7_0_len 8
#define	mp2if_ts2_pid_rdat_7_0_lsb 0
#define xd_r_mp2if_ts2_pid_rdat_12_8	(*(volatile byte xdata *) 0xF9A2)
#define    r_mp2if_ts2_pid_rdat_12_8	0xF9A2 
#define	mp2if_ts2_pid_rdat_12_8_pos 0
#define	mp2if_ts2_pid_rdat_12_8_len 5
#define	mp2if_ts2_pid_rdat_12_8_lsb 8
#define xd_p_IT9510_reg_mp2if2_en	(*(volatile byte xdata *) 0xF9A3)
#define    p_IT9510_reg_mp2if2_en	0xF9A3 
#define	IT9510_reg_mp2if2_en_pos 0
#define	IT9510_reg_mp2if2_en_len 1
#define	IT9510_reg_mp2if2_en_lsb 0
#define xd_p_IT9510_reg_mp2if2_sw_rst	(*(volatile byte xdata *) 0xF9A4)
#define    p_IT9510_reg_mp2if2_sw_rst	0xF9A4 
#define	IT9510_reg_mp2if2_sw_rst_pos 0
#define	IT9510_reg_mp2if2_sw_rst_len 1
#define	IT9510_reg_mp2if2_sw_rst_lsb 0
#define xd_p_mp2if_ts2_pid_rd_idx	(*(volatile byte xdata *) 0xF9A5)
#define    p_mp2if_ts2_pid_rd_idx	0xF9A5 
#define	mp2if_ts2_pid_rd_idx_pos 0
#define	mp2if_ts2_pid_rd_idx_len 6
#define	mp2if_ts2_pid_rd_idx_lsb 0
#define xd_r_mp2if_ts2_pid_rvld	(*(volatile byte xdata *) 0xF9A6)
#define    r_mp2if_ts2_pid_rvld	0xF9A6 
#define	mp2if_ts2_pid_rvld_pos 0
#define	mp2if_ts2_pid_rvld_len 1
#define	mp2if_ts2_pid_rvld_lsb 0
#define xd_p_IT9510_reg_ts_dat_inv	(*(volatile byte xdata *) 0xF9B2)
#define    p_IT9510_reg_ts_dat_inv	0xF9B2 
#define	IT9510_reg_ts_dat_inv_pos 0
#define	IT9510_reg_ts_dat_inv_len 1
#define	IT9510_reg_ts_dat_inv_lsb 0
#define xd_p_IT9510_reg_ts_lsb_1st	(*(volatile byte xdata *) 0xF9B3)
#define    p_IT9510_reg_ts_lsb_1st	0xF9B3 
#define	IT9510_reg_ts_lsb_1st_pos 0
#define	IT9510_reg_ts_lsb_1st_len 1
#define	IT9510_reg_ts_lsb_1st_lsb 0
#define xd_p_IT9510_reg_ts_fail_inv	(*(volatile byte xdata *) 0xF9B4)
#define    p_IT9510_reg_ts_fail_inv	0xF9B4 
#define	IT9510_reg_ts_fail_inv_pos 0
#define	IT9510_reg_ts_fail_inv_len 1
#define	IT9510_reg_ts_fail_inv_lsb 0
#define xd_p_IT9510_reg_mpeg_stop_en	(*(volatile byte xdata *) 0xF9B5)
#define    p_IT9510_reg_mpeg_stop_en	0xF9B5 
#define	IT9510_reg_mpeg_stop_en_pos 0
#define	IT9510_reg_mpeg_stop_en_len 1
#define	IT9510_reg_mpeg_stop_en_lsb 0
#define xd_p_IT9510_reg_mp2if2_pes_base	(*(volatile byte xdata *) 0xF9B6)
#define    p_IT9510_reg_mp2if2_pes_base	0xF9B6 
#define	IT9510_reg_mp2if2_pes_base_pos 0
#define	IT9510_reg_mp2if2_pes_base_len 1
#define	IT9510_reg_mp2if2_pes_base_lsb 0
#define xd_p_IT9510_reg_ts_sync_inv	(*(volatile byte xdata *) 0xF9B7)
#define    p_IT9510_reg_ts_sync_inv	0xF9B7 
#define	IT9510_reg_ts_sync_inv_pos 0
#define	IT9510_reg_ts_sync_inv_len 1
#define	IT9510_reg_ts_sync_inv_lsb 0
#define xd_p_IT9510_reg_ts_vld_inv	(*(volatile byte xdata *) 0xF9B8)
#define    p_IT9510_reg_ts_vld_inv	0xF9B8 
#define	IT9510_reg_ts_vld_inv_pos 0
#define	IT9510_reg_ts_vld_inv_len 1
#define	IT9510_reg_ts_vld_inv_lsb 0
#define xd_p_IT9510_reg_sys_buf_overflow	(*(volatile byte xdata *) 0xF9B9)
#define    p_IT9510_reg_sys_buf_overflow	0xF9B9 
#define	IT9510_reg_sys_buf_overflow_pos 0
#define	IT9510_reg_sys_buf_overflow_len 1
#define	IT9510_reg_sys_buf_overflow_lsb 0
#define xd_p_IT9510_reg_r_pcr_err	(*(volatile byte xdata *) 0xF9BA)
#define    p_IT9510_reg_r_pcr_err	0xF9BA 
#define	IT9510_reg_r_pcr_err_pos 0
#define	IT9510_reg_r_pcr_err_len 5
#define	IT9510_reg_r_pcr_err_lsb 0
#define xd_p_IT9510_reg_top_dummy0	(*(volatile byte xdata *) 0xF9BB)
#define    p_IT9510_reg_top_dummy0	0xF9BB 
#define	IT9510_reg_top_dummy0_pos 0
#define	IT9510_reg_top_dummy0_len 8
#define	IT9510_reg_top_dummy0_lsb 0
#define xd_p_IT9510_reg_top_dummy1	(*(volatile byte xdata *) 0xF9BC)
#define    p_IT9510_reg_top_dummy1	0xF9BC 
#define	IT9510_reg_top_dummy1_pos 0
#define	IT9510_reg_top_dummy1_len 8
#define	IT9510_reg_top_dummy1_lsb 0
#define xd_p_IT9510_reg_top_dummy2	(*(volatile byte xdata *) 0xF9BD)
#define    p_IT9510_reg_top_dummy2	0xF9BD 
#define	IT9510_reg_top_dummy2_pos 0
#define	IT9510_reg_top_dummy2_len 8
#define	IT9510_reg_top_dummy2_lsb 0
#define xd_p_IT9510_reg_top_dummy3	(*(volatile byte xdata *) 0xF9BE)
#define    p_IT9510_reg_top_dummy3	0xF9BE 
#define	IT9510_reg_top_dummy3_pos 0
#define	IT9510_reg_top_dummy3_len 8
#define	IT9510_reg_top_dummy3_lsb 0
#define xd_p_IT9510_reg_top_dummy4	(*(volatile byte xdata *) 0xF9BF)
#define    p_IT9510_reg_top_dummy4	0xF9BF 
#define	IT9510_reg_top_dummy4_pos 0
#define	IT9510_reg_top_dummy4_len 8
#define	IT9510_reg_top_dummy4_lsb 0
#define xd_p_IT9510_reg_top_dummy5	(*(volatile byte xdata *) 0xF9C0)
#define    p_IT9510_reg_top_dummy5	0xF9C0 
#define	IT9510_reg_top_dummy5_pos 0
#define	IT9510_reg_top_dummy5_len 8
#define	IT9510_reg_top_dummy5_lsb 0
#define xd_p_IT9510_reg_top_dummy6	(*(volatile byte xdata *) 0xF9C1)
#define    p_IT9510_reg_top_dummy6	0xF9C1 
#define	IT9510_reg_top_dummy6_pos 0
#define	IT9510_reg_top_dummy6_len 8
#define	IT9510_reg_top_dummy6_lsb 0
#define xd_p_IT9510_reg_top_dummy7	(*(volatile byte xdata *) 0xF9C2)
#define    p_IT9510_reg_top_dummy7	0xF9C2 
#define	IT9510_reg_top_dummy7_pos 0
#define	IT9510_reg_top_dummy7_len 8
#define	IT9510_reg_top_dummy7_lsb 0
#define xd_p_IT9510_reg_top_dummy8	(*(volatile byte xdata *) 0xF9C3)
#define    p_IT9510_reg_top_dummy8	0xF9C3 
#define	IT9510_reg_top_dummy8_pos 0
#define	IT9510_reg_top_dummy8_len 8
#define	IT9510_reg_top_dummy8_lsb 0
#define xd_p_IT9510_reg_top_dummy9	(*(volatile byte xdata *) 0xF9C4)
#define    p_IT9510_reg_top_dummy9	0xF9C4 
#define	IT9510_reg_top_dummy9_pos 0
#define	IT9510_reg_top_dummy9_len 8
#define	IT9510_reg_top_dummy9_lsb 0
#define xd_p_IT9510_reg_top_dummyA	(*(volatile byte xdata *) 0xF9C5)
#define    p_IT9510_reg_top_dummyA	0xF9C5 
#define	IT9510_reg_top_dummyA_pos 0
#define	IT9510_reg_top_dummyA_len 8
#define	IT9510_reg_top_dummyA_lsb 0
#define xd_p_IT9510_reg_top_dummyB	(*(volatile byte xdata *) 0xF9C6)
#define    p_IT9510_reg_top_dummyB	0xF9C6 
#define	IT9510_reg_top_dummyB_pos 0
#define	IT9510_reg_top_dummyB_len 8
#define	IT9510_reg_top_dummyB_lsb 0
#define xd_p_IT9510_reg_top_dummyC	(*(volatile byte xdata *) 0xF9C7)
#define    p_IT9510_reg_top_dummyC	0xF9C7 
#define	IT9510_reg_top_dummyC_pos 0
#define	IT9510_reg_top_dummyC_len 8
#define	IT9510_reg_top_dummyC_lsb 0
#define xd_p_IT9510_reg_top_dummyD	(*(volatile byte xdata *) 0xF9C8)
#define    p_IT9510_reg_top_dummyD	0xF9C8 
#define	IT9510_reg_top_dummyD_pos 0
#define	IT9510_reg_top_dummyD_len 8
#define	IT9510_reg_top_dummyD_lsb 0
#define xd_p_IT9510_reg_top_dummyE	(*(volatile byte xdata *) 0xF9C9)
#define    p_IT9510_reg_top_dummyE	0xF9C9 
#define	IT9510_reg_top_dummyE_pos 0
#define	IT9510_reg_top_dummyE_len 8
#define	IT9510_reg_top_dummyE_lsb 0
#define xd_p_IT9510_reg_top_dummyF	(*(volatile byte xdata *) 0xF9CA)
#define    p_IT9510_reg_top_dummyF	0xF9CA 
#define	IT9510_reg_top_dummyF_pos 0
#define	IT9510_reg_top_dummyF_len 8
#define	IT9510_reg_top_dummyF_lsb 0
#define xd_p_mp2if_ts0_tei_modify	(*(volatile byte xdata *) 0xF9CB)
#define    p_mp2if_ts0_tei_modify	0xF9CB 
#define	mp2if_ts0_tei_modify_pos 0
#define	mp2if_ts0_tei_modify_len 1
#define	mp2if_ts0_tei_modify_lsb 0
#define xd_p_IT9510_reg_tsin_en	(*(volatile byte xdata *) 0xF9CC)
#define    p_IT9510_reg_tsin_en	0xF9CC 
#define	IT9510_reg_tsin_en_pos 0
#define	IT9510_reg_tsin_en_len 1
#define	IT9510_reg_tsin_en_lsb 0
#define xd_p_mp2if_ts2_tei_modify	(*(volatile byte xdata *) 0xF9CD)
#define    p_mp2if_ts2_tei_modify	0xF9CD 
#define	mp2if_ts2_tei_modify_pos 0
#define	mp2if_ts2_tei_modify_len 1
#define	mp2if_ts2_tei_modify_lsb 0
#define xd_p_IT9510_reg_ts0_pcrmode	(*(volatile byte xdata *) 0xF9CE)
#define    p_IT9510_reg_ts0_pcrmode	0xF9CE 
#define	IT9510_reg_ts0_pcrmode_pos 0
#define	IT9510_reg_ts0_pcrmode_len 2
#define	IT9510_reg_ts0_pcrmode_lsb 0
#define xd_p_mp2if_ts2_remap_mode	(*(volatile byte xdata *) 0xF9CF)
#define    p_mp2if_ts2_remap_mode	0xF9CF 
#define	mp2if_ts2_remap_mode_pos 0
#define	mp2if_ts2_remap_mode_len 2
#define	mp2if_ts2_remap_mode_lsb 0
#define xd_p_mp2if_ts0_remap_mode	(*(volatile byte xdata *) 0xF9D0)
#define    p_mp2if_ts0_remap_mode	0xF9D0 
#define	mp2if_ts0_remap_mode_pos 0
#define	mp2if_ts0_remap_mode_len 2
#define	mp2if_ts0_remap_mode_lsb 0
#define xd_p_IT9510_reg_ts0_testmode	(*(volatile byte xdata *) 0xF9D1)
#define    p_IT9510_reg_ts0_testmode	0xF9D1 
#define	IT9510_reg_ts0_testmode_pos 0
#define	IT9510_reg_ts0_testmode_len 2
#define	IT9510_reg_ts0_testmode_lsb 0
#define xd_p_IT9510_reg_ts0_trate	(*(volatile byte xdata *) 0xF9D2)
#define    p_IT9510_reg_ts0_trate	0xF9D2 
#define	IT9510_reg_ts0_trate_pos 0
#define	IT9510_reg_ts0_trate_len 8
#define	IT9510_reg_ts0_trate_lsb 0
#define xd_p_mp2if_ts0_pid_rd_idx	(*(volatile byte xdata *) 0xF9D3)
#define    p_mp2if_ts0_pid_rd_idx	0xF9D3 
#define	mp2if_ts0_pid_rd_idx_pos 0
#define	mp2if_ts0_pid_rd_idx_len 6
#define	mp2if_ts0_pid_rd_idx_lsb 0
#define xd_r_mp2if_ts0_not_188	(*(volatile byte xdata *) 0xF9D4)
#define    r_mp2if_ts0_not_188	0xF9D4 
#define	mp2if_ts0_not_188_pos 0
#define	mp2if_ts0_not_188_len 1
#define	mp2if_ts0_not_188_lsb 0
#define xd_p_IT9510_reg_ts_fail_ignore	(*(volatile byte xdata *) 0xF9D5)
#define    p_IT9510_reg_ts_fail_ignore	0xF9D5 
#define	IT9510_reg_ts_fail_ignore_pos 0
#define	IT9510_reg_ts_fail_ignore_len 1
#define	IT9510_reg_ts_fail_ignore_lsb 0
#define xd_p_IT9510_reg_tsip_endian	(*(volatile byte xdata *) 0xF9D6)
#define    p_IT9510_reg_tsip_endian	0xF9D6 
#define	IT9510_reg_tsip_endian_pos 0
#define	IT9510_reg_tsip_endian_len 1
#define	IT9510_reg_tsip_endian_lsb 0
#define xd_p_IT9510_reg_tsip_overflow	(*(volatile byte xdata *) 0xF9D7)
#define    p_IT9510_reg_tsip_overflow	0xF9D7 
#define	IT9510_reg_tsip_overflow_pos 0
#define	IT9510_reg_tsip_overflow_len 1
#define	IT9510_reg_tsip_overflow_lsb 0
#define xd_p_IT9510_reg_ts_in_src	(*(volatile byte xdata *) 0xF9D8)
#define    p_IT9510_reg_ts_in_src	0xF9D8 
#define	IT9510_reg_ts_in_src_pos 0
#define	IT9510_reg_ts_in_src_len 1
#define	IT9510_reg_ts_in_src_lsb 0
#define xd_r_mp2if_ts0_pid_rdat_7_0	(*(volatile byte xdata *) 0xF9D9)
#define    r_mp2if_ts0_pid_rdat_7_0	0xF9D9 
#define	mp2if_ts0_pid_rdat_7_0_pos 0
#define	mp2if_ts0_pid_rdat_7_0_len 8
#define	mp2if_ts0_pid_rdat_7_0_lsb 0
#define xd_r_mp2if_ts0_pid_rdat_12_8	(*(volatile byte xdata *) 0xF9DA)
#define    r_mp2if_ts0_pid_rdat_12_8	0xF9DA 
#define	mp2if_ts0_pid_rdat_12_8_pos 0
#define	mp2if_ts0_pid_rdat_12_8_len 5
#define	mp2if_ts0_pid_rdat_12_8_lsb 8
#define xd_p_IT9510_reg_ts_str_ignore	(*(volatile byte xdata *) 0xF9DB)
#define    p_IT9510_reg_ts_str_ignore	0xF9DB 
#define	IT9510_reg_ts_str_ignore_pos 0
#define	IT9510_reg_ts_str_ignore_len 1
#define	IT9510_reg_ts_str_ignore_lsb 0
#define xd_p_IT9510_reg_ts_frm_ignore	(*(volatile byte xdata *) 0xF9DC)
#define    p_IT9510_reg_ts_frm_ignore	0xF9DC 
#define	IT9510_reg_ts_frm_ignore_pos 0
#define	IT9510_reg_ts_frm_ignore_len 1
#define	IT9510_reg_ts_frm_ignore_lsb 0
#define xd_p_mp2if_ts0_pid_rst	(*(volatile byte xdata *) 0xF9DD)
#define    p_mp2if_ts0_pid_rst	0xF9DD 
#define	mp2if_ts0_pid_rst_pos 0
#define	mp2if_ts0_pid_rst_len 1
#define	mp2if_ts0_pid_rst_lsb 0
#define xd_p_mp2if_ts0_pid_index	(*(volatile byte xdata *) 0xF9DE)
#define    p_mp2if_ts0_pid_index	0xF9DE 
#define	mp2if_ts0_pid_index_pos 0
#define	mp2if_ts0_pid_index_len 6
#define	mp2if_ts0_pid_index_lsb 0
#define xd_r_mp2if_ts0_pid_rvld	(*(volatile byte xdata *) 0xF9DF)
#define    r_mp2if_ts0_pid_rvld	0xF9DF 
#define	mp2if_ts0_pid_rvld_pos 0
#define	mp2if_ts0_pid_rvld_len 1
#define	mp2if_ts0_pid_rvld_lsb 0
#define xd_p_IT9510_reg_null_index	(*(volatile byte xdata *) 0xF9E0)
#define    p_IT9510_reg_null_index	0xF9E0 
#define	IT9510_reg_null_index_pos 0
#define	IT9510_reg_null_index_len 8
#define	IT9510_reg_null_index_lsb 0
#define xd_p_IT9510_reg_null_dat	(*(volatile byte xdata *) 0xF9E1)
#define    p_IT9510_reg_null_dat	0xF9E1 
#define	IT9510_reg_null_dat_pos 0
#define	IT9510_reg_null_dat_len 8
#define	IT9510_reg_null_dat_lsb 0
#define xd_p_IT9510_reg_null_mode	(*(volatile byte xdata *) 0xF9E2)
#define    p_IT9510_reg_null_mode	0xF9E2 
#define	IT9510_reg_null_mode_pos 0
#define	IT9510_reg_null_mode_len 2
#define	IT9510_reg_null_mode_lsb 0
#define xd_p_IT9510_reg_tx_fifo_test	(*(volatile byte xdata *) 0xF9E6)
#define    p_IT9510_reg_tx_fifo_test	0xF9E6 
#define	IT9510_reg_tx_fifo_test_pos 0
#define	IT9510_reg_tx_fifo_test_len 1
#define	IT9510_reg_tx_fifo_test_lsb 0
#define xd_p_IT9510_reg_tx_fifo_overflow	(*(volatile byte xdata *) 0xF9E7)
#define    p_IT9510_reg_tx_fifo_overflow	0xF9E7 
#define	IT9510_reg_tx_fifo_overflow_pos 0
#define	IT9510_reg_tx_fifo_overflow_len 1
#define	IT9510_reg_tx_fifo_overflow_lsb 0
#define xd_p_IT9510_reg_tx_fifo_underflow	(*(volatile byte xdata *) 0xF9E8)
#define    p_IT9510_reg_tx_fifo_underflow	0xF9E8 
#define	IT9510_reg_tx_fifo_underflow_pos 0
#define	IT9510_reg_tx_fifo_underflow_len 1
#define	IT9510_reg_tx_fifo_underflow_lsb 0
#define xd_p_IT9510_reg_tx_fifo_full	(*(volatile byte xdata *) 0xF9E9)
#define    p_IT9510_reg_tx_fifo_full	0xF9E9 
#define	IT9510_reg_tx_fifo_full_pos 0
#define	IT9510_reg_tx_fifo_full_len 1
#define	IT9510_reg_tx_fifo_full_lsb 0
#define xd_p_IT9510_reg_tx_fifo_empty	(*(volatile byte xdata *) 0xF9EA)
#define    p_IT9510_reg_tx_fifo_empty	0xF9EA 
#define	IT9510_reg_tx_fifo_empty_pos 0
#define	IT9510_reg_tx_fifo_empty_len 1
#define	IT9510_reg_tx_fifo_empty_lsb 0
#define xd_p_IT9510_reg_psi_access_2	(*(volatile byte xdata *) 0xF9EB)
#define    p_IT9510_reg_psi_access_2	0xF9EB 
#define	IT9510_reg_psi_access_2_pos 0
#define	IT9510_reg_psi_access_2_len 1
#define	IT9510_reg_psi_access_2_lsb 0
#define xd_p_IT9510_reg_psi_dat_2	(*(volatile byte xdata *) 0xF9EC)
#define    p_IT9510_reg_psi_dat_2	0xF9EC 
#define	IT9510_reg_psi_dat_2_pos 0
#define	IT9510_reg_psi_dat_2_len 8
#define	IT9510_reg_psi_dat_2_lsb 0
#define xd_p_IT9510_reg_psi_index_2	(*(volatile byte xdata *) 0xF9ED)
#define    p_IT9510_reg_psi_index_2	0xF9ED 
#define	IT9510_reg_psi_index_2_pos 0
#define	IT9510_reg_psi_index_2_len 8
#define	IT9510_reg_psi_index_2_lsb 0
#define xd_p_IT9510_reg_psi_acc_err_2	(*(volatile byte xdata *) 0xF9EE)
#define    p_IT9510_reg_psi_acc_err_2	0xF9EE 
#define	IT9510_reg_psi_acc_err_2_pos 0
#define	IT9510_reg_psi_acc_err_2_len 1
#define	IT9510_reg_psi_acc_err_2_lsb 0
#define xd_p_IT9510_reg_tx_fifo_overflow_2	(*(volatile byte xdata *) 0xF9EF)
#define    p_IT9510_reg_tx_fifo_overflow_2	0xF9EF 
#define	IT9510_reg_tx_fifo_overflow_2_pos 0
#define	IT9510_reg_tx_fifo_overflow_2_len 1
#define	IT9510_reg_tx_fifo_overflow_2_lsb 0
#define xd_p_IT9510_reg_tx_fifo_underflow_2	(*(volatile byte xdata *) 0xF9F0)
#define    p_IT9510_reg_tx_fifo_underflow_2	0xF9F0 
#define	IT9510_reg_tx_fifo_underflow_2_pos 0
#define	IT9510_reg_tx_fifo_underflow_2_len 1
#define	IT9510_reg_tx_fifo_underflow_2_lsb 0
#define xd_p_IT9510_reg_tx_fifo_full_2	(*(volatile byte xdata *) 0xF9F1)
#define    p_IT9510_reg_tx_fifo_full_2	0xF9F1 
#define	IT9510_reg_tx_fifo_full_2_pos 0
#define	IT9510_reg_tx_fifo_full_2_len 1
#define	IT9510_reg_tx_fifo_full_2_lsb 0
#define xd_p_IT9510_reg_tx_fifo_empty_2	(*(volatile byte xdata *) 0xF9F2)
#define    p_IT9510_reg_tx_fifo_empty_2	0xF9F2 
#define	IT9510_reg_tx_fifo_empty_2_pos 0
#define	IT9510_reg_tx_fifo_empty_2_len 1
#define	IT9510_reg_tx_fifo_empty_2_lsb 0
#define xd_r_mp2if_tx_sync_lock_2	(*(volatile byte xdata *) 0xF9F3)
#define    r_mp2if_tx_sync_lock_2	0xF9F3 
#define	mp2if_tx_sync_lock_2_pos 0
#define	mp2if_tx_sync_lock_2_len 1
#define	mp2if_tx_sync_lock_2_lsb 0
#define xd_r_mp2if_psb2_full_r	(*(volatile byte xdata *) 0xF9F5)
#define    r_mp2if_psb2_full_r	0xF9F5 
#define	mp2if_psb2_full_r_pos 0
#define	mp2if_psb2_full_r_len 1
#define	mp2if_psb2_full_r_lsb 0
#define xd_r_mp2if_psb4_full_r	(*(volatile byte xdata *) 0xF9F5)
#define    r_mp2if_psb4_full_r	0xF9F5 
#define	mp2if_psb4_full_r_pos 1
#define	mp2if_psb4_full_r_len 1
#define	mp2if_psb4_full_r_lsb 0
#define xd_r_mp2if_psb6_full_r	(*(volatile byte xdata *) 0xF9F5)
#define    r_mp2if_psb6_full_r	0xF9F5 
#define	mp2if_psb6_full_r_pos 2
#define	mp2if_psb6_full_r_len 1
#define	mp2if_psb6_full_r_lsb 0
#define xd_p_mp2if_check_err	(*(volatile byte xdata *) 0xF9F6)
#define    p_mp2if_check_err	0xF9F6 
#define	mp2if_check_err_pos 0
#define	mp2if_check_err_len 1
#define	mp2if_check_err_lsb 0
#define xd_p_IT9510_reg_pcr_reload	(*(volatile byte xdata *) 0xF9F7)
#define    p_IT9510_reg_pcr_reload	0xF9F7 
#define	IT9510_reg_pcr_reload_pos 0
#define	IT9510_reg_pcr_reload_len 1
#define	IT9510_reg_pcr_reload_lsb 0
#define xd_p_IT9510_reg_pcr_base_7_0	(*(volatile byte xdata *) 0xF9F8)
#define    p_IT9510_reg_pcr_base_7_0	0xF9F8 
#define	IT9510_reg_pcr_base_7_0_pos 0
#define	IT9510_reg_pcr_base_7_0_len 8
#define	IT9510_reg_pcr_base_7_0_lsb 0
#define xd_p_IT9510_reg_pcr_base_15_8	(*(volatile byte xdata *) 0xF9F9)
#define    p_IT9510_reg_pcr_base_15_8	0xF9F9 
#define	IT9510_reg_pcr_base_15_8_pos 0
#define	IT9510_reg_pcr_base_15_8_len 8
#define	IT9510_reg_pcr_base_15_8_lsb 8
#define xd_p_IT9510_reg_pcr_base_23_16	(*(volatile byte xdata *) 0xF9FA)
#define    p_IT9510_reg_pcr_base_23_16	0xF9FA 
#define	IT9510_reg_pcr_base_23_16_pos 0
#define	IT9510_reg_pcr_base_23_16_len 8
#define	IT9510_reg_pcr_base_23_16_lsb 16
#define xd_p_IT9510_reg_pcr_base_31_24	(*(volatile byte xdata *) 0xF9FB)
#define    p_IT9510_reg_pcr_base_31_24	0xF9FB 
#define	IT9510_reg_pcr_base_31_24_pos 0
#define	IT9510_reg_pcr_base_31_24_len 8
#define	IT9510_reg_pcr_base_31_24_lsb 24
#define xd_p_IT9510_reg_pcr_base_32	(*(volatile byte xdata *) 0xF9FC)
#define    p_IT9510_reg_pcr_base_32	0xF9FC 
#define	IT9510_reg_pcr_base_32_pos 0
#define	IT9510_reg_pcr_base_32_len 1
#define	IT9510_reg_pcr_base_32_lsb 32
#define xd_p_IT9510_reg_pcr_base_ext_7_0	(*(volatile byte xdata *) 0xF9FD)
#define    p_IT9510_reg_pcr_base_ext_7_0	0xF9FD 
#define	IT9510_reg_pcr_base_ext_7_0_pos 0
#define	IT9510_reg_pcr_base_ext_7_0_len 8
#define	IT9510_reg_pcr_base_ext_7_0_lsb 0
#define xd_p_IT9510_reg_pcr_base_ext_8	(*(volatile byte xdata *) 0xF9FE)
#define    p_IT9510_reg_pcr_base_ext_8	0xF9FE 
#define	IT9510_reg_pcr_base_ext_8_pos 0
#define	IT9510_reg_pcr_base_ext_8_len 1
#define	IT9510_reg_pcr_base_ext_8_lsb 8
#define xd_p_IT9510_reg_aes_word_num	(*(volatile byte xdata *) 0xFA01)
#define    p_IT9510_reg_aes_word_num	0xFA01 
#define	IT9510_reg_aes_word_num_pos 0
#define	IT9510_reg_aes_word_num_len 6
#define	IT9510_reg_aes_word_num_lsb 0
#define xd_p_IT9510_reg_aes_bypass	(*(volatile byte xdata *) 0xFA02)
#define    p_IT9510_reg_aes_bypass	0xFA02 
#define	IT9510_reg_aes_bypass_pos 0
#define	IT9510_reg_aes_bypass_len 1
#define	IT9510_reg_aes_bypass_lsb 0
#define xd_p_IT9510_reg_aes_fixed_mpeg_en	(*(volatile byte xdata *) 0xFA03)
#define    p_IT9510_reg_aes_fixed_mpeg_en	0xFA03 
#define	IT9510_reg_aes_fixed_mpeg_en_pos 0
#define	IT9510_reg_aes_fixed_mpeg_en_len 1
#define	IT9510_reg_aes_fixed_mpeg_en_lsb 0
#define xd_p_IT9510_reg_aes_key0_7_0	(*(volatile byte xdata *) 0xFA04)
#define    p_IT9510_reg_aes_key0_7_0	0xFA04 
#define	IT9510_reg_aes_key0_7_0_pos 0
#define	IT9510_reg_aes_key0_7_0_len 8
#define	IT9510_reg_aes_key0_7_0_lsb 0
#define xd_p_IT9510_reg_aes_key0_15_8	(*(volatile byte xdata *) 0xFA05)
#define    p_IT9510_reg_aes_key0_15_8	0xFA05 
#define	IT9510_reg_aes_key0_15_8_pos 0
#define	IT9510_reg_aes_key0_15_8_len 8
#define	IT9510_reg_aes_key0_15_8_lsb 8
#define xd_p_IT9510_reg_aes_key0_23_16	(*(volatile byte xdata *) 0xFA06)
#define    p_IT9510_reg_aes_key0_23_16	0xFA06 
#define	IT9510_reg_aes_key0_23_16_pos 0
#define	IT9510_reg_aes_key0_23_16_len 8
#define	IT9510_reg_aes_key0_23_16_lsb 16
#define xd_p_IT9510_reg_aes_key0_31_24	(*(volatile byte xdata *) 0xFA07)
#define    p_IT9510_reg_aes_key0_31_24	0xFA07 
#define	IT9510_reg_aes_key0_31_24_pos 0
#define	IT9510_reg_aes_key0_31_24_len 8
#define	IT9510_reg_aes_key0_31_24_lsb 24
#define xd_p_IT9510_reg_aes_key1_7_0	(*(volatile byte xdata *) 0xFA08)
#define    p_IT9510_reg_aes_key1_7_0	0xFA08 
#define	IT9510_reg_aes_key1_7_0_pos 0
#define	IT9510_reg_aes_key1_7_0_len 8
#define	IT9510_reg_aes_key1_7_0_lsb 0
#define xd_p_IT9510_reg_aes_key1_15_8	(*(volatile byte xdata *) 0xFA09)
#define    p_IT9510_reg_aes_key1_15_8	0xFA09 
#define	IT9510_reg_aes_key1_15_8_pos 0
#define	IT9510_reg_aes_key1_15_8_len 8
#define	IT9510_reg_aes_key1_15_8_lsb 8
#define xd_p_IT9510_reg_aes_key1_23_16	(*(volatile byte xdata *) 0xFA0A)
#define    p_IT9510_reg_aes_key1_23_16	0xFA0A 
#define	IT9510_reg_aes_key1_23_16_pos 0
#define	IT9510_reg_aes_key1_23_16_len 8
#define	IT9510_reg_aes_key1_23_16_lsb 16
#define xd_p_IT9510_reg_aes_key1_31_24	(*(volatile byte xdata *) 0xFA0B)
#define    p_IT9510_reg_aes_key1_31_24	0xFA0B 
#define	IT9510_reg_aes_key1_31_24_pos 0
#define	IT9510_reg_aes_key1_31_24_len 8
#define	IT9510_reg_aes_key1_31_24_lsb 24
#define xd_p_IT9510_reg_aes_key2_7_0	(*(volatile byte xdata *) 0xFA0C)
#define    p_IT9510_reg_aes_key2_7_0	0xFA0C 
#define	IT9510_reg_aes_key2_7_0_pos 0
#define	IT9510_reg_aes_key2_7_0_len 8
#define	IT9510_reg_aes_key2_7_0_lsb 0
#define xd_p_IT9510_reg_aes_key2_15_8	(*(volatile byte xdata *) 0xFA0D)
#define    p_IT9510_reg_aes_key2_15_8	0xFA0D 
#define	IT9510_reg_aes_key2_15_8_pos 0
#define	IT9510_reg_aes_key2_15_8_len 8
#define	IT9510_reg_aes_key2_15_8_lsb 8
#define xd_p_IT9510_reg_aes_key2_23_16	(*(volatile byte xdata *) 0xFA0E)
#define    p_IT9510_reg_aes_key2_23_16	0xFA0E 
#define	IT9510_reg_aes_key2_23_16_pos 0
#define	IT9510_reg_aes_key2_23_16_len 8
#define	IT9510_reg_aes_key2_23_16_lsb 16
#define xd_p_IT9510_reg_aes_key2_31_24	(*(volatile byte xdata *) 0xFA0F)
#define    p_IT9510_reg_aes_key2_31_24	0xFA0F 
#define	IT9510_reg_aes_key2_31_24_pos 0
#define	IT9510_reg_aes_key2_31_24_len 8
#define	IT9510_reg_aes_key2_31_24_lsb 24
#define xd_p_IT9510_reg_aes_key3_7_0	(*(volatile byte xdata *) 0xFA10)
#define    p_IT9510_reg_aes_key3_7_0	0xFA10 
#define	IT9510_reg_aes_key3_7_0_pos 0
#define	IT9510_reg_aes_key3_7_0_len 8
#define	IT9510_reg_aes_key3_7_0_lsb 0
#define xd_p_IT9510_reg_aes_key3_15_8	(*(volatile byte xdata *) 0xFA11)
#define    p_IT9510_reg_aes_key3_15_8	0xFA11 
#define	IT9510_reg_aes_key3_15_8_pos 0
#define	IT9510_reg_aes_key3_15_8_len 8
#define	IT9510_reg_aes_key3_15_8_lsb 8
#define xd_p_IT9510_reg_aes_key3_23_16	(*(volatile byte xdata *) 0xFA12)
#define    p_IT9510_reg_aes_key3_23_16	0xFA12 
#define	IT9510_reg_aes_key3_23_16_pos 0
#define	IT9510_reg_aes_key3_23_16_len 8
#define	IT9510_reg_aes_key3_23_16_lsb 16
#define xd_p_IT9510_reg_aes_key3_31_24	(*(volatile byte xdata *) 0xFA13)
#define    p_IT9510_reg_aes_key3_31_24	0xFA13 
#define	IT9510_reg_aes_key3_31_24_pos 0
#define	IT9510_reg_aes_key3_31_24_len 8
#define	IT9510_reg_aes_key3_31_24_lsb 24
#define xd_p_mp2if_ts1_tei_modify	(*(volatile byte xdata *) 0xFA20)
#define    p_mp2if_ts1_tei_modify	0xFA20 
#define	mp2if_ts1_tei_modify_pos 0
#define	mp2if_ts1_tei_modify_len 1
#define	mp2if_ts1_tei_modify_lsb 0
#define xd_p_mp2if_ts1_pid_rst	(*(volatile byte xdata *) 0xFA21)
#define    p_mp2if_ts1_pid_rst	0xFA21 
#define	mp2if_ts1_pid_rst_pos 0
#define	mp2if_ts1_pid_rst_len 1
#define	mp2if_ts1_pid_rst_lsb 0
#define xd_p_mp2if_ts1_pid_index	(*(volatile byte xdata *) 0xFA22)
#define    p_mp2if_ts1_pid_index	0xFA22 
#define	mp2if_ts1_pid_index_pos 0
#define	mp2if_ts1_pid_index_len 6
#define	mp2if_ts1_pid_index_lsb 0
#define xd_p_mp2if_ts1_remap_mode	(*(volatile byte xdata *) 0xFA23)
#define    p_mp2if_ts1_remap_mode	0xFA23 
#define	mp2if_ts1_remap_mode_pos 0
#define	mp2if_ts1_remap_mode_len 2
#define	mp2if_ts1_remap_mode_lsb 0
#define xd_p_mp2if_ts1_pid_rd_idx	(*(volatile byte xdata *) 0xFA24)
#define    p_mp2if_ts1_pid_rd_idx	0xFA24 
#define	mp2if_ts1_pid_rd_idx_pos 0
#define	mp2if_ts1_pid_rd_idx_len 6
#define	mp2if_ts1_pid_rd_idx_lsb 0
#define xd_r_mp2if_ts1_pid_rdat_7_0	(*(volatile byte xdata *) 0xFA25)
#define    r_mp2if_ts1_pid_rdat_7_0	0xFA25 
#define	mp2if_ts1_pid_rdat_7_0_pos 0
#define	mp2if_ts1_pid_rdat_7_0_len 8
#define	mp2if_ts1_pid_rdat_7_0_lsb 0
#define xd_r_mp2if_ts1_pid_rdat_12_8	(*(volatile byte xdata *) 0xFA26)
#define    r_mp2if_ts1_pid_rdat_12_8	0xFA26 
#define	mp2if_ts1_pid_rdat_12_8_pos 0
#define	mp2if_ts1_pid_rdat_12_8_len 5
#define	mp2if_ts1_pid_rdat_12_8_lsb 8
#define xd_r_mp2if_ts1_pid_rvld	(*(volatile byte xdata *) 0xFA27)
#define    r_mp2if_ts1_pid_rvld	0xFA27 
#define	mp2if_ts1_pid_rvld_pos 0
#define	mp2if_ts1_pid_rvld_len 1
#define	mp2if_ts1_pid_rvld_lsb 0
#define xd_r_mp2if_ts1_not_188	(*(volatile byte xdata *) 0xFA28)
#define    r_mp2if_ts1_not_188	0xFA28 
#define	mp2if_ts1_not_188_pos 0
#define	mp2if_ts1_not_188_len 1
#define	mp2if_ts1_not_188_lsb 0
#define xd_p_IT9510_reg_ts1_overflow	(*(volatile byte xdata *) 0xFA29)
#define    p_IT9510_reg_ts1_overflow	0xFA29 
#define	IT9510_reg_ts1_overflow_pos 0
#define	IT9510_reg_ts1_overflow_len 1
#define	IT9510_reg_ts1_overflow_lsb 0
#define xd_p_IT9510_reg_ts1_testmode	(*(volatile byte xdata *) 0xFA2A)
#define    p_IT9510_reg_ts1_testmode	0xFA2A 
#define	IT9510_reg_ts1_testmode_pos 0
#define	IT9510_reg_ts1_testmode_len 2
#define	IT9510_reg_ts1_testmode_lsb 0
#define xd_p_IT9510_reg_ts1_trate	(*(volatile byte xdata *) 0xFA2B)
#define    p_IT9510_reg_ts1_trate	0xFA2B 
#define	IT9510_reg_ts1_trate_pos 0
#define	IT9510_reg_ts1_trate_len 8
#define	IT9510_reg_ts1_trate_lsb 0
#define xd_p_mp2if_ts3_tei_modify	(*(volatile byte xdata *) 0xFA30)
#define    p_mp2if_ts3_tei_modify	0xFA30 
#define	mp2if_ts3_tei_modify_pos 0
#define	mp2if_ts3_tei_modify_len 1
#define	mp2if_ts3_tei_modify_lsb 0
#define xd_p_mp2if_ts3_pid_rst	(*(volatile byte xdata *) 0xFA31)
#define    p_mp2if_ts3_pid_rst	0xFA31 
#define	mp2if_ts3_pid_rst_pos 0
#define	mp2if_ts3_pid_rst_len 1
#define	mp2if_ts3_pid_rst_lsb 0
#define xd_p_mp2if_ts3_pid_index	(*(volatile byte xdata *) 0xFA32)
#define    p_mp2if_ts3_pid_index	0xFA32 
#define	mp2if_ts3_pid_index_pos 0
#define	mp2if_ts3_pid_index_len 6
#define	mp2if_ts3_pid_index_lsb 0
#define xd_p_mp2if_ts3_remap_mode	(*(volatile byte xdata *) 0xFA33)
#define    p_mp2if_ts3_remap_mode	0xFA33 
#define	mp2if_ts3_remap_mode_pos 0
#define	mp2if_ts3_remap_mode_len 2
#define	mp2if_ts3_remap_mode_lsb 0
#define xd_p_mp2if_ts3_pid_rd_idx	(*(volatile byte xdata *) 0xFA34)
#define    p_mp2if_ts3_pid_rd_idx	0xFA34 
#define	mp2if_ts3_pid_rd_idx_pos 0
#define	mp2if_ts3_pid_rd_idx_len 6
#define	mp2if_ts3_pid_rd_idx_lsb 0
#define xd_r_mp2if_ts3_pid_rdat_7_0	(*(volatile byte xdata *) 0xFA35)
#define    r_mp2if_ts3_pid_rdat_7_0	0xFA35 
#define	mp2if_ts3_pid_rdat_7_0_pos 0
#define	mp2if_ts3_pid_rdat_7_0_len 8
#define	mp2if_ts3_pid_rdat_7_0_lsb 0
#define xd_r_mp2if_ts3_pid_rdat_12_8	(*(volatile byte xdata *) 0xFA36)
#define    r_mp2if_ts3_pid_rdat_12_8	0xFA36 
#define	mp2if_ts3_pid_rdat_12_8_pos 0
#define	mp2if_ts3_pid_rdat_12_8_len 5
#define	mp2if_ts3_pid_rdat_12_8_lsb 8
#define xd_r_mp2if_ts3_pid_rvld	(*(volatile byte xdata *) 0xFA37)
#define    r_mp2if_ts3_pid_rvld	0xFA37 
#define	mp2if_ts3_pid_rvld_pos 0
#define	mp2if_ts3_pid_rvld_len 1
#define	mp2if_ts3_pid_rvld_lsb 0
#define xd_r_mp2if_ts3_not_188	(*(volatile byte xdata *) 0xFA38)
#define    r_mp2if_ts3_not_188	0xFA38 
#define	mp2if_ts3_not_188_pos 0
#define	mp2if_ts3_not_188_len 1
#define	mp2if_ts3_not_188_lsb 0
#define xd_p_IT9510_reg_ts3_overflow	(*(volatile byte xdata *) 0xFA39)
#define    p_IT9510_reg_ts3_overflow	0xFA39 
#define	IT9510_reg_ts3_overflow_pos 0
#define	IT9510_reg_ts3_overflow_len 1
#define	IT9510_reg_ts3_overflow_lsb 0
#define xd_p_IT9510_reg_ts3_testmode	(*(volatile byte xdata *) 0xFA3A)
#define    p_IT9510_reg_ts3_testmode	0xFA3A 
#define	IT9510_reg_ts3_testmode_pos 0
#define	IT9510_reg_ts3_testmode_len 2
#define	IT9510_reg_ts3_testmode_lsb 0
#define xd_p_IT9510_reg_ts3_trate	(*(volatile byte xdata *) 0xFA3B)
#define    p_IT9510_reg_ts3_trate	0xFA3B 
#define	IT9510_reg_ts3_trate_pos 0
#define	IT9510_reg_ts3_trate_len 8
#define	IT9510_reg_ts3_trate_lsb 0
#define xd_r_mp2if_psb_link_count_7_0	(*(volatile byte xdata *) 0xFA3C)
#define    r_mp2if_psb_link_count_7_0	0xFA3C 
#define	mp2if_psb_link_count_7_0_pos 0
#define	mp2if_psb_link_count_7_0_len 8
#define	mp2if_psb_link_count_7_0_lsb 0
#define xd_r_mp2if_psb_link_count_10_8	(*(volatile byte xdata *) 0xFA3D)
#define    r_mp2if_psb_link_count_10_8	0xFA3D 
#define	mp2if_psb_link_count_10_8_pos 0
#define	mp2if_psb_link_count_10_8_len 3
#define	mp2if_psb_link_count_10_8_lsb 8
#define xd_p_IT9510_reg_pcr_base_add_7_0	(*(volatile byte xdata *) 0xFA40)
#define    p_IT9510_reg_pcr_base_add_7_0	0xFA40 
#define	IT9510_reg_pcr_base_add_7_0_pos 0
#define	IT9510_reg_pcr_base_add_7_0_len 8
#define	IT9510_reg_pcr_base_add_7_0_lsb 0
#define xd_p_IT9510_reg_pcr_base_add_15_8	(*(volatile byte xdata *) 0xFA41)
#define    p_IT9510_reg_pcr_base_add_15_8	0xFA41 
#define	IT9510_reg_pcr_base_add_15_8_pos 0
#define	IT9510_reg_pcr_base_add_15_8_len 8
#define	IT9510_reg_pcr_base_add_15_8_lsb 8
#define xd_p_IT9510_reg_pcr_base_add_23_16	(*(volatile byte xdata *) 0xFA42)
#define    p_IT9510_reg_pcr_base_add_23_16	0xFA42 
#define	IT9510_reg_pcr_base_add_23_16_pos 0
#define	IT9510_reg_pcr_base_add_23_16_len 8
#define	IT9510_reg_pcr_base_add_23_16_lsb 16
#define xd_p_IT9510_reg_pcr_base_add_31_24	(*(volatile byte xdata *) 0xFA43)
#define    p_IT9510_reg_pcr_base_add_31_24	0xFA43 
#define	IT9510_reg_pcr_base_add_31_24_pos 0
#define	IT9510_reg_pcr_base_add_31_24_len 8
#define	IT9510_reg_pcr_base_add_31_24_lsb 24
#define xd_p_IT9510_reg_pcr_base_add_32	(*(volatile byte xdata *) 0xFA44)
#define    p_IT9510_reg_pcr_base_add_32	0xFA44 
#define	IT9510_reg_pcr_base_add_32_pos 0
#define	IT9510_reg_pcr_base_add_32_len 1
#define	IT9510_reg_pcr_base_add_32_lsb 32
#define xd_p_IT9510_reg_pcr_ext_add_7_0	(*(volatile byte xdata *) 0xFA45)
#define    p_IT9510_reg_pcr_ext_add_7_0	0xFA45 
#define	IT9510_reg_pcr_ext_add_7_0_pos 0
#define	IT9510_reg_pcr_ext_add_7_0_len 8
#define	IT9510_reg_pcr_ext_add_7_0_lsb 0
#define xd_p_IT9510_reg_pcr_ext_add_15_8	(*(volatile byte xdata *) 0xFA46)
#define    p_IT9510_reg_pcr_ext_add_15_8	0xFA46 
#define	IT9510_reg_pcr_ext_add_15_8_pos 0
#define	IT9510_reg_pcr_ext_add_15_8_len 8
#define	IT9510_reg_pcr_ext_add_15_8_lsb 8
#define xd_p_IT9510_reg_pcr_ext_add_18_16	(*(volatile byte xdata *) 0xFA47)
#define    p_IT9510_reg_pcr_ext_add_18_16	0xFA47 
#define	IT9510_reg_pcr_ext_add_18_16_pos 0
#define	IT9510_reg_pcr_ext_add_18_16_len 3
#define	IT9510_reg_pcr_ext_add_18_16_lsb 16
#define xd_p_IT9510_reg_i2c_16_8_data_sel	(*(volatile byte xdata *) 0xFB00)
#define    p_IT9510_reg_i2c_16_8_data_sel	0xFB00 
#define	IT9510_reg_i2c_16_8_data_sel_pos 0
#define	IT9510_reg_i2c_16_8_data_sel_len 1
#define	IT9510_reg_i2c_16_8_data_sel_lsb 0
#define xd_p_IT9510_reg_i2c_slave_trigger_byte	(*(volatile byte xdata *) 0xFB01)
#define    p_IT9510_reg_i2c_slave_trigger_byte	0xFB01 
#define	IT9510_reg_i2c_slave_trigger_byte_pos 0
#define	IT9510_reg_i2c_slave_trigger_byte_len 1
#define	IT9510_reg_i2c_slave_trigger_byte_lsb 0
#define xd_r_ofsm_mbist_fail_mon51	(*(volatile byte xdata *) 0xFB09)
#define    r_ofsm_mbist_fail_mon51	0xFB09 
#define	ofsm_mbist_fail_mon51_pos 0
#define	ofsm_mbist_fail_mon51_len 1
#define	ofsm_mbist_fail_mon51_lsb 0
#define xd_r_ofsm_mbist_fail_com	(*(volatile byte xdata *) 0xFB0A)
#define    r_ofsm_mbist_fail_com	0xFB0A 
#define	ofsm_mbist_fail_com_pos 0
#define	ofsm_mbist_fail_com_len 1
#define	ofsm_mbist_fail_com_lsb 0
#define xd_r_ofsm_mbist_fail_fft	(*(volatile byte xdata *) 0xFB0B)
#define    r_ofsm_mbist_fail_fft	0xFB0B 
#define	ofsm_mbist_fail_fft_pos 0
#define	ofsm_mbist_fail_fft_len 1
#define	ofsm_mbist_fail_fft_lsb 0
#define xd_r_ofsm_mbist_fail_link	(*(volatile byte xdata *) 0xFB0D)
#define    r_ofsm_mbist_fail_link	0xFB0D 
#define	ofsm_mbist_fail_link_pos 0
#define	ofsm_mbist_fail_link_len 1
#define	ofsm_mbist_fail_link_lsb 0
#define xd_p_ofsm_cmd_reg	(*(volatile byte xdata *) 0xFB11)
#define    p_ofsm_cmd_reg	0xFB11 
#define	ofsm_cmd_IT9510_reg_pos 0
#define	ofsm_cmd_IT9510_reg_len 8
#define	ofsm_cmd_IT9510_reg_lsb 0
#define xd_p_ofsm_addr_IT9510_reg_h	(*(volatile byte xdata *) 0xFB12)
#define    p_ofsm_addr_IT9510_reg_h	0xFB12 
#define	ofsm_addr_IT9510_reg_h_pos 0
#define	ofsm_addr_IT9510_reg_h_len 8
#define	ofsm_addr_IT9510_reg_h_lsb 0
#define xd_p_ofsm_addr_IT9510_reg_l	(*(volatile byte xdata *) 0xFB13)
#define    p_ofsm_addr_IT9510_reg_l	0xFB13 
#define	ofsm_addr_IT9510_reg_l_pos 0
#define	ofsm_addr_IT9510_reg_l_len 8
#define	ofsm_addr_IT9510_reg_l_lsb 0
#define xd_p_ofsm_data_IT9510_reg_0	(*(volatile byte xdata *) 0xFB14)
#define    p_ofsm_data_IT9510_reg_0	0xFB14 
#define	ofsm_data_IT9510_reg_0_pos 0
#define	ofsm_data_IT9510_reg_0_len 8
#define	ofsm_data_IT9510_reg_0_lsb 0
#define xd_p_ofsm_data_IT9510_reg_1	(*(volatile byte xdata *) 0xFB15)
#define    p_ofsm_data_IT9510_reg_1	0xFB15 
#define	ofsm_data_IT9510_reg_1_pos 0
#define	ofsm_data_IT9510_reg_1_len 8
#define	ofsm_data_IT9510_reg_1_lsb 0
#define xd_p_ofsm_data_IT9510_reg_2	(*(volatile byte xdata *) 0xFB16)
#define    p_ofsm_data_IT9510_reg_2	0xFB16 
#define	ofsm_data_IT9510_reg_2_pos 0
#define	ofsm_data_IT9510_reg_2_len 8
#define	ofsm_data_IT9510_reg_2_lsb 0
#define xd_p_ofsm_data_IT9510_reg_3	(*(volatile byte xdata *) 0xFB17)
#define    p_ofsm_data_IT9510_reg_3	0xFB17 
#define	ofsm_data_IT9510_reg_3_pos 0
#define	ofsm_data_IT9510_reg_3_len 8
#define	ofsm_data_IT9510_reg_3_lsb 0
#define xd_p_ofsm_data_IT9510_reg_4	(*(volatile byte xdata *) 0xFB18)
#define    p_ofsm_data_IT9510_reg_4	0xFB18 
#define	ofsm_data_IT9510_reg_4_pos 0
#define	ofsm_data_IT9510_reg_4_len 8
#define	ofsm_data_IT9510_reg_4_lsb 0
#define xd_p_ofsm_data_IT9510_reg_5	(*(volatile byte xdata *) 0xFB19)
#define    p_ofsm_data_IT9510_reg_5	0xFB19 
#define	ofsm_data_IT9510_reg_5_pos 0
#define	ofsm_data_IT9510_reg_5_len 8
#define	ofsm_data_IT9510_reg_5_lsb 0
#define xd_p_ofsm_data_IT9510_reg_6	(*(volatile byte xdata *) 0xFB1A)
#define    p_ofsm_data_IT9510_reg_6	0xFB1A 
#define	ofsm_data_IT9510_reg_6_pos 0
#define	ofsm_data_IT9510_reg_6_len 8
#define	ofsm_data_IT9510_reg_6_lsb 0
#define xd_p_ofsm_data_IT9510_reg_7	(*(volatile byte xdata *) 0xFB1B)
#define    p_ofsm_data_IT9510_reg_7	0xFB1B 
#define	ofsm_data_IT9510_reg_7_pos 0
#define	ofsm_data_IT9510_reg_7_len 8
#define	ofsm_data_IT9510_reg_7_lsb 0
#define xd_p_ofsm_data_IT9510_reg_8	(*(volatile byte xdata *) 0xFB1C)
#define    p_ofsm_data_IT9510_reg_8	0xFB1C 
#define	ofsm_data_IT9510_reg_8_pos 0
#define	ofsm_data_IT9510_reg_8_len 8
#define	ofsm_data_IT9510_reg_8_lsb 0
#define xd_p_ofsm_data_IT9510_reg_9	(*(volatile byte xdata *) 0xFB1D)
#define    p_ofsm_data_IT9510_reg_9	0xFB1D 
#define	ofsm_data_IT9510_reg_9_pos 0
#define	ofsm_data_IT9510_reg_9_len 8
#define	ofsm_data_IT9510_reg_9_lsb 0
#define xd_p_ofsm_data_IT9510_reg_10	(*(volatile byte xdata *) 0xFB1E)
#define    p_ofsm_data_IT9510_reg_10	0xFB1E 
#define	ofsm_data_IT9510_reg_10_pos 0
#define	ofsm_data_IT9510_reg_10_len 8
#define	ofsm_data_IT9510_reg_10_lsb 0
#define xd_p_ofsm_data_IT9510_reg_11	(*(volatile byte xdata *) 0xFB1F)
#define    p_ofsm_data_IT9510_reg_11	0xFB1F 
#define	ofsm_data_IT9510_reg_11_pos 0
#define	ofsm_data_IT9510_reg_11_len 8
#define	ofsm_data_IT9510_reg_11_lsb 0
#define xd_p_ofsm_data_IT9510_reg_12	(*(volatile byte xdata *) 0xFB20)
#define    p_ofsm_data_IT9510_reg_12	0xFB20 
#define	ofsm_data_IT9510_reg_12_pos 0
#define	ofsm_data_IT9510_reg_12_len 8
#define	ofsm_data_IT9510_reg_12_lsb 0
#define xd_p_ofsm_data_IT9510_reg_13	(*(volatile byte xdata *) 0xFB21)
#define    p_ofsm_data_IT9510_reg_13	0xFB21 
#define	ofsm_data_IT9510_reg_13_pos 0
#define	ofsm_data_IT9510_reg_13_len 8
#define	ofsm_data_IT9510_reg_13_lsb 0
#define xd_p_ofsm_data_IT9510_reg_14	(*(volatile byte xdata *) 0xFB22)
#define    p_ofsm_data_IT9510_reg_14	0xFB22 
#define	ofsm_data_IT9510_reg_14_pos 0
#define	ofsm_data_IT9510_reg_14_len 8
#define	ofsm_data_IT9510_reg_14_lsb 0
#define xd_p_ofsm_data_IT9510_reg_15	(*(volatile byte xdata *) 0xFB23)
#define    p_ofsm_data_IT9510_reg_15	0xFB23 
#define	ofsm_data_IT9510_reg_15_pos 0
#define	ofsm_data_IT9510_reg_15_len 8
#define	ofsm_data_IT9510_reg_15_lsb 0
#define xd_p_IT9510_reg_afe_mem0	(*(volatile byte xdata *) 0xFB24)
#define    p_IT9510_reg_afe_mem0	0xFB24 
#define	IT9510_reg_afe_mem0_pos 0
#define	IT9510_reg_afe_mem0_len 8
#define	IT9510_reg_afe_mem0_lsb 0
#define xd_p_IT9510_reg_afe_mem1	(*(volatile byte xdata *) 0xFB25)
#define    p_IT9510_reg_afe_mem1	0xFB25 
#define	IT9510_reg_afe_mem1_pos 0
#define	IT9510_reg_afe_mem1_len 8
#define	IT9510_reg_afe_mem1_lsb 0
#define xd_p_IT9510_reg_afe_mem2	(*(volatile byte xdata *) 0xFB26)
#define    p_IT9510_reg_afe_mem2	0xFB26 
#define	IT9510_reg_afe_mem2_pos 0
#define	IT9510_reg_afe_mem2_len 8
#define	IT9510_reg_afe_mem2_lsb 0
#define xd_p_IT9510_reg_afe_mem3	(*(volatile byte xdata *) 0xFB27)
#define    p_IT9510_reg_afe_mem3	0xFB27 
#define	IT9510_reg_afe_mem3_pos 0
#define	IT9510_reg_afe_mem3_len 8
#define	IT9510_reg_afe_mem3_lsb 0
#define xd_p_IT9510_reg_afe_mem4	(*(volatile byte xdata *) 0xFB28)
#define    p_IT9510_reg_afe_mem4	0xFB28 
#define	IT9510_reg_afe_mem4_pos 0
#define	IT9510_reg_afe_mem4_len 8
#define	IT9510_reg_afe_mem4_lsb 0
#define xd_p_IT9510_reg_afe_mem5	(*(volatile byte xdata *) 0xFB29)
#define    p_IT9510_reg_afe_mem5	0xFB29 
#define	IT9510_reg_afe_mem5_pos 0
#define	IT9510_reg_afe_mem5_len 8
#define	IT9510_reg_afe_mem5_lsb 0
#define xd_p_IT9510_reg_afe_mem6	(*(volatile byte xdata *) 0xFB2A)
#define    p_IT9510_reg_afe_mem6	0xFB2A 
#define	IT9510_reg_afe_mem6_pos 0
#define	IT9510_reg_afe_mem6_len 8
#define	IT9510_reg_afe_mem6_lsb 0
#define xd_p_IT9510_reg_afe_mem7	(*(volatile byte xdata *) 0xFB2B)
#define    p_IT9510_reg_afe_mem7	0xFB2B 
#define	IT9510_reg_afe_mem7_pos 0
#define	IT9510_reg_afe_mem7_len 8
#define	IT9510_reg_afe_mem7_lsb 0
#define xd_p_IT9510_reg_afe_mem8	(*(volatile byte xdata *) 0xFB2C)
#define    p_IT9510_reg_afe_mem8	0xFB2C 
#define	IT9510_reg_afe_mem8_pos 0
#define	IT9510_reg_afe_mem8_len 8
#define	IT9510_reg_afe_mem8_lsb 0
#define xd_p_IT9510_reg_afe_mem9	(*(volatile byte xdata *) 0xFB2D)
#define    p_IT9510_reg_afe_mem9	0xFB2D 
#define	IT9510_reg_afe_mem9_pos 0
#define	IT9510_reg_afe_mem9_len 8
#define	IT9510_reg_afe_mem9_lsb 0
#define xd_p_IT9510_reg_afe_mem10	(*(volatile byte xdata *) 0xFB2E)
#define    p_IT9510_reg_afe_mem10	0xFB2E 
#define	IT9510_reg_afe_mem10_pos 0
#define	IT9510_reg_afe_mem10_len 8
#define	IT9510_reg_afe_mem10_lsb 0
#define xd_p_IT9510_reg_afe_mem11	(*(volatile byte xdata *) 0xFB2F)
#define    p_IT9510_reg_afe_mem11	0xFB2F 
#define	IT9510_reg_afe_mem11_pos 0
#define	IT9510_reg_afe_mem11_len 8
#define	IT9510_reg_afe_mem11_lsb 0
#define xd_r_IT9510_reg_top_gpioscli	(*(volatile byte xdata *) 0xFB32)
#define    r_IT9510_reg_top_gpioscli	0xFB32 
#define	IT9510_reg_top_gpioscli_pos 0
#define	IT9510_reg_top_gpioscli_len 1
#define	IT9510_reg_top_gpioscli_lsb 0
#define xd_p_IT9510_reg_top_gpiosclen	(*(volatile byte xdata *) 0xFB34)
#define    p_IT9510_reg_top_gpiosclen	0xFB34 
#define	IT9510_reg_top_gpiosclen_pos 0
#define	IT9510_reg_top_gpiosclen_len 1
#define	IT9510_reg_top_gpiosclen_lsb 0

#define xd_p_IT9510_reg_top_gpiosdaen	(*(volatile byte xdata *) 0xFB38)
#define    p_IT9510_reg_top_gpiosdaen	0xFB38 
#define	IT9510_reg_top_gpiosdaen_pos 0
#define	IT9510_reg_top_gpiosdaen_len 1
#define	IT9510_reg_top_gpiosdaen_lsb 0
#define xd_p_IT9510_reg_fix_rom_en	(*(volatile byte xdata *) 0xFB3A)
#define    p_IT9510_reg_fix_rom_en	0xFB3A 
#define	IT9510_reg_fix_rom_en_pos 0
#define	IT9510_reg_fix_rom_en_len 1
#define	IT9510_reg_fix_rom_en_lsb 0
#define xd_p_IT9510_reg_ofdm_mon51_flag	(*(volatile byte xdata *) 0xFB7C)
#define    p_IT9510_reg_ofdm_mon51_flag	0xFB7C 
#define	IT9510_reg_ofdm_mon51_flag_pos 0
#define	IT9510_reg_ofdm_mon51_flag_len 1
#define	IT9510_reg_ofdm_mon51_flag_lsb 0
#define xd_p_IT9510_reg_ofdm_force_mon51	(*(volatile byte xdata *) 0xFB7D)
#define    p_IT9510_reg_ofdm_force_mon51	0xFB7D 
#define	IT9510_reg_ofdm_force_mon51_pos 0
#define	IT9510_reg_ofdm_force_mon51_len 1
#define	IT9510_reg_ofdm_force_mon51_lsb 0
#define xd_p_IT9510_reg_ofdm_which_cpu	(*(volatile byte xdata *) 0xFB7E)
#define    p_IT9510_reg_ofdm_which_cpu	0xFB7E 
#define	IT9510_reg_ofdm_which_cpu_pos 0
#define	IT9510_reg_ofdm_which_cpu_len 1
#define	IT9510_reg_ofdm_which_cpu_lsb 0
#define xd_p_IT9510_reg_ofdm_code_ready	(*(volatile byte xdata *) 0xFB7F)
#define    p_IT9510_reg_ofdm_code_ready	0xFB7F 
#define	IT9510_reg_ofdm_code_ready_pos 0
#define	IT9510_reg_ofdm_code_ready_len 1
#define	IT9510_reg_ofdm_code_ready_lsb 0
#define xd_p_IT9510_reg_ofdm_mailbox_wend	(*(volatile byte xdata *) 0xFB80)
#define    p_IT9510_reg_ofdm_mailbox_wend	0xFB80 
#define	IT9510_reg_ofdm_mailbox_wend_pos 0
#define	IT9510_reg_ofdm_mailbox_wend_len 1
#define	IT9510_reg_ofdm_mailbox_wend_lsb 0
#define xd_r_IT9510_reg_fast_slow_train	(*(volatile byte xdata *) 0xFB81)
#define    r_IT9510_reg_fast_slow_train	0xFB81 
#define	IT9510_reg_fast_slow_train_pos 0
#define	IT9510_reg_fast_slow_train_len 1
#define	IT9510_reg_fast_slow_train_lsb 0
#define xd_p_IT9510_reg_ofdm_mailbox_wptr	(*(volatile byte xdata *) 0xFB82)
#define    p_IT9510_reg_ofdm_mailbox_wptr	0xFB82 
#define	IT9510_reg_ofdm_mailbox_wptr_pos 0
#define	IT9510_reg_ofdm_mailbox_wptr_len 8
#define	IT9510_reg_ofdm_mailbox_wptr_lsb 0
#define xd_p_IT9510_reg_ofdm_mailbox_int	(*(volatile byte xdata *) 0xFB86)
#define    p_IT9510_reg_ofdm_mailbox_int	0xFB86 
#define	IT9510_reg_ofdm_mailbox_int_pos 0
#define	IT9510_reg_ofdm_mailbox_int_len 1
#define	IT9510_reg_ofdm_mailbox_int_lsb 0
#define xd_p_IT9510_reg_ofdm_lnk2ofdm_int	(*(volatile byte xdata *) 0xFB87)
#define    p_IT9510_reg_ofdm_lnk2ofdm_int	0xFB87 
#define	IT9510_reg_ofdm_lnk2ofdm_int_pos 0
#define	IT9510_reg_ofdm_lnk2ofdm_int_len 1
#define	IT9510_reg_ofdm_lnk2ofdm_int_lsb 0
#define xd_p_IT9510_reg_ofdm_ofdm2lnk_int	(*(volatile byte xdata *) 0xFB88)
#define    p_IT9510_reg_ofdm_ofdm2lnk_int	0xFB88 
#define	IT9510_reg_ofdm_ofdm2lnk_int_pos 0
#define	IT9510_reg_ofdm_ofdm2lnk_int_len 1
#define	IT9510_reg_ofdm_ofdm2lnk_int_lsb 0
#define xd_r_IT9510_reg_load_ofdm_reg	(*(volatile byte xdata *) 0xFB8F)
#define    r_IT9510_reg_load_ofdm_reg	0xFB8F 
#define	IT9510_reg_load_ofdm_IT9510_reg_pos 0
#define	IT9510_reg_load_ofdm_IT9510_reg_len 1
#define	IT9510_reg_load_ofdm_IT9510_reg_lsb 0
#define xd_p_IT9510_reg_lnk_mbx_rd_length_7_0	(*(volatile byte xdata *) 0xFB90)
#define    p_IT9510_reg_lnk_mbx_rd_length_7_0	0xFB90 
#define	IT9510_reg_lnk_mbx_rd_length_7_0_pos 0
#define	IT9510_reg_lnk_mbx_rd_length_7_0_len 8
#define	IT9510_reg_lnk_mbx_rd_length_7_0_lsb 0
#define xd_p_IT9510_reg_lnk_mbx_rd_length_15_8	(*(volatile byte xdata *) 0xFB91)
#define    p_IT9510_reg_lnk_mbx_rd_length_15_8	0xFB91 
#define	IT9510_reg_lnk_mbx_rd_length_15_8_pos 0
#define	IT9510_reg_lnk_mbx_rd_length_15_8_len 8
#define	IT9510_reg_lnk_mbx_rd_length_15_8_lsb 8
#define xd_p_IT9510_reg_lnk_mbx_rd_length_17_16	(*(volatile byte xdata *) 0xFB92)
#define    p_IT9510_reg_lnk_mbx_rd_length_17_16	0xFB92 
#define	IT9510_reg_lnk_mbx_rd_length_17_16_pos 0
#define	IT9510_reg_lnk_mbx_rd_length_17_16_len 2
#define	IT9510_reg_lnk_mbx_rd_length_17_16_lsb 16
#define xd_p_IT9510_reg_lnk_rd_data_sel	(*(volatile byte xdata *) 0xFB93)
#define    p_IT9510_reg_lnk_rd_data_sel	0xFB93 
#define	IT9510_reg_lnk_rd_data_sel_pos 0
#define	IT9510_reg_lnk_rd_data_sel_len 2
#define	IT9510_reg_lnk_rd_data_sel_lsb 0
#define xd_p_IT9510_reg_ofdm2lnk_data_7_0	(*(volatile byte xdata *) 0xFB96)
#define    p_IT9510_reg_ofdm2lnk_data_7_0	0xFB96 
#define	IT9510_reg_ofdm2lnk_data_7_0_pos 0
#define	IT9510_reg_ofdm2lnk_data_7_0_len 8
#define	IT9510_reg_ofdm2lnk_data_7_0_lsb 0
#define xd_p_IT9510_reg_ofdm2lnk_data_15_8	(*(volatile byte xdata *) 0xFB97)
#define    p_IT9510_reg_ofdm2lnk_data_15_8	0xFB97 
#define	IT9510_reg_ofdm2lnk_data_15_8_pos 0
#define	IT9510_reg_ofdm2lnk_data_15_8_len 8
#define	IT9510_reg_ofdm2lnk_data_15_8_lsb 8
#define xd_p_IT9510_reg_ofdm2lnk_data_23_16	(*(volatile byte xdata *) 0xFB98)
#define    p_IT9510_reg_ofdm2lnk_data_23_16	0xFB98 
#define	IT9510_reg_ofdm2lnk_data_23_16_pos 0
#define	IT9510_reg_ofdm2lnk_data_23_16_len 8
#define	IT9510_reg_ofdm2lnk_data_23_16_lsb 16
#define xd_p_IT9510_reg_ofdm2lnk_data_31_24	(*(volatile byte xdata *) 0xFB99)
#define    p_IT9510_reg_ofdm2lnk_data_31_24	0xFB99 
#define	IT9510_reg_ofdm2lnk_data_31_24_pos 0
#define	IT9510_reg_ofdm2lnk_data_31_24_len 8
#define	IT9510_reg_ofdm2lnk_data_31_24_lsb 24
#define xd_p_IT9510_reg_ofdm2lnk_data_39_32	(*(volatile byte xdata *) 0xFB9A)
#define    p_IT9510_reg_ofdm2lnk_data_39_32	0xFB9A 
#define	IT9510_reg_ofdm2lnk_data_39_32_pos 0
#define	IT9510_reg_ofdm2lnk_data_39_32_len 8
#define	IT9510_reg_ofdm2lnk_data_39_32_lsb 32
#define xd_p_IT9510_reg_ofdm2lnk_data_47_40	(*(volatile byte xdata *) 0xFB9B)
#define    p_IT9510_reg_ofdm2lnk_data_47_40	0xFB9B 
#define	IT9510_reg_ofdm2lnk_data_47_40_pos 0
#define	IT9510_reg_ofdm2lnk_data_47_40_len 8
#define	IT9510_reg_ofdm2lnk_data_47_40_lsb 40
#define xd_p_IT9510_reg_ofdm2lnk_data_55_48	(*(volatile byte xdata *) 0xFB9C)
#define    p_IT9510_reg_ofdm2lnk_data_55_48	0xFB9C 
#define	IT9510_reg_ofdm2lnk_data_55_48_pos 0
#define	IT9510_reg_ofdm2lnk_data_55_48_len 8
#define	IT9510_reg_ofdm2lnk_data_55_48_lsb 48
#define xd_p_IT9510_reg_ofdm2lnk_data_63_56	(*(volatile byte xdata *) 0xFB9D)
#define    p_IT9510_reg_ofdm2lnk_data_63_56	0xFB9D 
#define	IT9510_reg_ofdm2lnk_data_63_56_pos 0
#define	IT9510_reg_ofdm2lnk_data_63_56_len 8
#define	IT9510_reg_ofdm2lnk_data_63_56_lsb 56
#define xd_p_IT9510_reg_lnktoofdm_data_7_0	(*(volatile byte xdata *) 0xFB9E)
#define    p_IT9510_reg_lnktoofdm_data_7_0	0xFB9E 
#define	IT9510_reg_lnktoofdm_data_7_0_pos 0
#define	IT9510_reg_lnktoofdm_data_7_0_len 8
#define	IT9510_reg_lnktoofdm_data_7_0_lsb 0
#define xd_p_IT9510_reg_lnktoofdm_data_15_8	(*(volatile byte xdata *) 0xFB9F)
#define    p_IT9510_reg_lnktoofdm_data_15_8	0xFB9F 
#define	IT9510_reg_lnktoofdm_data_15_8_pos 0
#define	IT9510_reg_lnktoofdm_data_15_8_len 8
#define	IT9510_reg_lnktoofdm_data_15_8_lsb 8
#define xd_p_IT9510_reg_lnktoofdm_data_23_16	(*(volatile byte xdata *) 0xFBA0)
#define    p_IT9510_reg_lnktoofdm_data_23_16	0xFBA0 
#define	IT9510_reg_lnktoofdm_data_23_16_pos 0
#define	IT9510_reg_lnktoofdm_data_23_16_len 8
#define	IT9510_reg_lnktoofdm_data_23_16_lsb 16
#define xd_p_IT9510_reg_lnktoofdm_data_31_24	(*(volatile byte xdata *) 0xFBA1)
#define    p_IT9510_reg_lnktoofdm_data_31_24	0xFBA1 
#define	IT9510_reg_lnktoofdm_data_31_24_pos 0
#define	IT9510_reg_lnktoofdm_data_31_24_len 8
#define	IT9510_reg_lnktoofdm_data_31_24_lsb 24
#define xd_p_IT9510_reg_lnktoofdm_data_39_32	(*(volatile byte xdata *) 0xFBA2)
#define    p_IT9510_reg_lnktoofdm_data_39_32	0xFBA2 
#define	IT9510_reg_lnktoofdm_data_39_32_pos 0
#define	IT9510_reg_lnktoofdm_data_39_32_len 8
#define	IT9510_reg_lnktoofdm_data_39_32_lsb 32
#define xd_p_IT9510_reg_lnktoofdm_data_47_40	(*(volatile byte xdata *) 0xFBA3)
#define    p_IT9510_reg_lnktoofdm_data_47_40	0xFBA3 
#define	IT9510_reg_lnktoofdm_data_47_40_pos 0
#define	IT9510_reg_lnktoofdm_data_47_40_len 8
#define	IT9510_reg_lnktoofdm_data_47_40_lsb 40
#define xd_p_IT9510_reg_lnktoofdm_data_55_48	(*(volatile byte xdata *) 0xFBA4)
#define    p_IT9510_reg_lnktoofdm_data_55_48	0xFBA4 
#define	IT9510_reg_lnktoofdm_data_55_48_pos 0
#define	IT9510_reg_lnktoofdm_data_55_48_len 8
#define	IT9510_reg_lnktoofdm_data_55_48_lsb 48
#define xd_p_IT9510_reg_lnktoofdm_data_63_56	(*(volatile byte xdata *) 0xFBA5)
#define    p_IT9510_reg_lnktoofdm_data_63_56	0xFBA5 
#define	IT9510_reg_lnktoofdm_data_63_56_pos 0
#define	IT9510_reg_lnktoofdm_data_63_56_len 8
#define	IT9510_reg_lnktoofdm_data_63_56_lsb 56
#define xd_p_IT9510_reg_dbgif32_sel	(*(volatile byte xdata *) 0xFBA6)
#define    p_IT9510_reg_dbgif32_sel	0xFBA6 
#define	IT9510_reg_dbgif32_sel_pos 0
#define	IT9510_reg_dbgif32_sel_len 2
#define	IT9510_reg_dbgif32_sel_lsb 0
#define xd_p_IT9510_reg_dyn1_clk	(*(volatile byte xdata *) 0xFBA7)
#define    p_IT9510_reg_dyn1_clk	0xFBA7 
#define	IT9510_reg_dyn1_clk_pos 0
#define	IT9510_reg_dyn1_clk_len 1
#define	IT9510_reg_dyn1_clk_lsb 0
#define xd_p_IT9510_reg_dyn0_clk	(*(volatile byte xdata *) 0xFBA8)
#define    p_IT9510_reg_dyn0_clk	0xFBA8 
#define	IT9510_reg_dyn0_clk_pos 0
#define	IT9510_reg_dyn0_clk_len 1
#define	IT9510_reg_dyn0_clk_lsb 0
#define xd_p_IT9510_reg_free_clk	(*(volatile byte xdata *) 0xFBA9)
#define    p_IT9510_reg_free_clk	0xFBA9 
#define	IT9510_reg_free_clk_pos 0
#define	IT9510_reg_free_clk_len 1
#define	IT9510_reg_free_clk_lsb 0
#define xd_p_IT9510_reg_ofdm_stick_mem_end_7_0	(*(volatile byte xdata *) 0xFBAD)
#define    p_IT9510_reg_ofdm_stick_mem_end_7_0	0xFBAD 
#define	IT9510_reg_ofdm_stick_mem_end_7_0_pos 0
#define	IT9510_reg_ofdm_stick_mem_end_7_0_len 8
#define	IT9510_reg_ofdm_stick_mem_end_7_0_lsb 0
#define xd_p_IT9510_reg_ofdm_stick_mem_end_15_8	(*(volatile byte xdata *) 0xFBAE)
#define    p_IT9510_reg_ofdm_stick_mem_end_15_8	0xFBAE 
#define	IT9510_reg_ofdm_stick_mem_end_15_8_pos 0
#define	IT9510_reg_ofdm_stick_mem_end_15_8_len 8
#define	IT9510_reg_ofdm_stick_mem_end_15_8_lsb 8
#define xd_p_IT9510_reg_ofdm_cpu_reset	(*(volatile byte xdata *) 0xFBAF)
#define    p_IT9510_reg_ofdm_cpu_reset	0xFBAF 
#define	IT9510_reg_ofdm_cpu_reset_pos 0
#define	IT9510_reg_ofdm_cpu_reset_len 1
#define	IT9510_reg_ofdm_cpu_reset_lsb 0
#define xd_p_IT9510_reg_ofdm_bank_float_en	(*(volatile byte xdata *) 0xFBB0)
#define    p_IT9510_reg_ofdm_bank_float_en	0xFBB0 
#define	IT9510_reg_ofdm_bank_float_en_pos 0
#define	IT9510_reg_ofdm_bank_float_en_len 1
#define	IT9510_reg_ofdm_bank_float_en_lsb 0
#define xd_p_IT9510_reg_ofdm_bank_float_start	(*(volatile byte xdata *) 0xFBB1)
#define    p_IT9510_reg_ofdm_bank_float_start	0xFBB1 
#define	IT9510_reg_ofdm_bank_float_start_pos 0
#define	IT9510_reg_ofdm_bank_float_start_len 8
#define	IT9510_reg_ofdm_bank_float_start_lsb 0
#define xd_p_IT9510_reg_ofdm_bank_float_stop	(*(volatile byte xdata *) 0xFBB2)
#define    p_IT9510_reg_ofdm_bank_float_stop	0xFBB2 
#define	IT9510_reg_ofdm_bank_float_stop_pos 0
#define	IT9510_reg_ofdm_bank_float_stop_len 8
#define	IT9510_reg_ofdm_bank_float_stop_lsb 0
#define xd_p_IT9510_reg_afe_mem12	(*(volatile byte xdata *) 0xFBB3)
#define    p_IT9510_reg_afe_mem12	0xFBB3 
#define	IT9510_reg_afe_mem12_pos 0
#define	IT9510_reg_afe_mem12_len 8
#define	IT9510_reg_afe_mem12_lsb 0
#define xd_p_IT9510_reg_afe_mem13	(*(volatile byte xdata *) 0xFBB4)
#define    p_IT9510_reg_afe_mem13	0xFBB4 
#define	IT9510_reg_afe_mem13_pos 0
#define	IT9510_reg_afe_mem13_len 8
#define	IT9510_reg_afe_mem13_lsb 0
#define xd_p_IT9510_reg_afe_mem14	(*(volatile byte xdata *) 0xFBB5)
#define    p_IT9510_reg_afe_mem14	0xFBB5 
#define	IT9510_reg_afe_mem14_pos 0
#define	IT9510_reg_afe_mem14_len 8
#define	IT9510_reg_afe_mem14_lsb 0
#define xd_p_IT9510_reg_afe_mem15	(*(volatile byte xdata *) 0xFBB6)
#define    p_IT9510_reg_afe_mem15	0xFBB6 
#define	IT9510_reg_afe_mem15_pos 0
#define	IT9510_reg_afe_mem15_len 8
#define	IT9510_reg_afe_mem15_lsb 0
#define xd_p_IT9510_reg_afe_mem16	(*(volatile byte xdata *) 0xFBB7)
#define    p_IT9510_reg_afe_mem16	0xFBB7 
#define	IT9510_reg_afe_mem16_pos 0
#define	IT9510_reg_afe_mem16_len 8
#define	IT9510_reg_afe_mem16_lsb 0
#define xd_p_IT9510_reg_afe_mem17	(*(volatile byte xdata *) 0xFBB8)
#define    p_IT9510_reg_afe_mem17	0xFBB8 
#define	IT9510_reg_afe_mem17_pos 0
#define	IT9510_reg_afe_mem17_len 8
#define	IT9510_reg_afe_mem17_lsb 0
#define xd_p_IT9510_reg_afe_mem18	(*(volatile byte xdata *) 0xFBB9)
#define    p_IT9510_reg_afe_mem18	0xFBB9 
#define	IT9510_reg_afe_mem18_pos 0
#define	IT9510_reg_afe_mem18_len 8
#define	IT9510_reg_afe_mem18_lsb 0
#define xd_p_IT9510_reg_afe_mem19	(*(volatile byte xdata *) 0xFBBA)
#define    p_IT9510_reg_afe_mem19	0xFBBA 
#define	IT9510_reg_afe_mem19_pos 0
#define	IT9510_reg_afe_mem19_len 8
#define	IT9510_reg_afe_mem19_lsb 0
#define xd_p_IT9510_reg_afe_mem20	(*(volatile byte xdata *) 0xFBBB)
#define    p_IT9510_reg_afe_mem20	0xFBBB 
#define	IT9510_reg_afe_mem20_pos 0
#define	IT9510_reg_afe_mem20_len 8
#define	IT9510_reg_afe_mem20_lsb 0
#define xd_p_IT9510_reg_afe_mem21	(*(volatile byte xdata *) 0xFBBC)
#define    p_IT9510_reg_afe_mem21	0xFBBC 
#define	IT9510_reg_afe_mem21_pos 0
#define	IT9510_reg_afe_mem21_len 8
#define	IT9510_reg_afe_mem21_lsb 0
#define xd_p_IT9510_reg_afe_mem22	(*(volatile byte xdata *) 0xFBBD)
#define    p_IT9510_reg_afe_mem22	0xFBBD 
#define	IT9510_reg_afe_mem22_pos 0
#define	IT9510_reg_afe_mem22_len 8
#define	IT9510_reg_afe_mem22_lsb 0
#define xd_p_IT9510_reg_afe_mem23	(*(volatile byte xdata *) 0xFBBE)
#define    p_IT9510_reg_afe_mem23	0xFBBE 
#define	IT9510_reg_afe_mem23_pos 0
#define	IT9510_reg_afe_mem23_len 8
#define	IT9510_reg_afe_mem23_lsb 0
#define xd_p_IT9510_reg_afe_mem24	(*(volatile byte xdata *) 0xFBBF)
#define    p_IT9510_reg_afe_mem24	0xFBBF 
#define	IT9510_reg_afe_mem24_pos 0
#define	IT9510_reg_afe_mem24_len 8
#define	IT9510_reg_afe_mem24_lsb 0
#define xd_p_IT9510_reg_afe_mem25	(*(volatile byte xdata *) 0xFBC0)
#define    p_IT9510_reg_afe_mem25	0xFBC0 
#define	IT9510_reg_afe_mem25_pos 0
#define	IT9510_reg_afe_mem25_len 8
#define	IT9510_reg_afe_mem25_lsb 0
#define xd_p_IT9510_reg_afe_mem26	(*(volatile byte xdata *) 0xFBC1)
#define    p_IT9510_reg_afe_mem26	0xFBC1 
#define	IT9510_reg_afe_mem26_pos 0
#define	IT9510_reg_afe_mem26_len 8
#define	IT9510_reg_afe_mem26_lsb 0
#endif
