Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan 11 15:54:06 2019
| Host         : logos-xps running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      3 |            1 |
|      4 |            2 |
|      6 |            1 |
|      9 |            2 |
|     10 |            2 |
|     11 |            1 |
|     12 |            2 |
|     13 |            1 |
|     14 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             238 |          115 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |           11 |
| Yes          | No                    | No                     |              65 |           24 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |              54 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+--------------------------------+--------------------------------+------------------+----------------+
|               Clock Signal               |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------------------------------+--------------------------------+--------------------------------+------------------+----------------+
|  clkdiv_reg_BUFG[15]                     | b0/f[5]_i_2_n_0                | b0/f[5]_i_1_n_0                |                1 |              1 |
|  clkdiv_reg_BUFG[15]                     | b0/left[5]_i_2_n_0             | b0/left[5]_i_1_n_0             |                1 |              1 |
|  clkdiv_reg_BUFG[3]                      | segDevice/U2/shift[0]_i_1_n_0  | segDevice/U2/oe_i_1_n_0        |                1 |              1 |
|  clkdiv_reg_BUFG[15]                     | b0/left[5]_i_2_n_0             |                                |                1 |              3 |
| ~k0/m_Debounce/CLK                       |                                | k0/cnt0                        |                1 |              4 |
|  clkdiv_reg_BUFG[15]                     | b0/f[5]_i_2_n_0                |                                |                2 |              4 |
|  clkdiv_reg_BUFG[15]                     | b0/right[5]_i_1_n_0            |                                |                2 |              6 |
|  k1/FSM_onehot_state_next_reg[2]_i_2_n_0 |                                |                                |                3 |              9 |
|  clkdiv_reg_BUFG[15]                     | k1/FSM_onehot_state[2]_i_1_n_0 |                                |                4 |              9 |
|  clkdiv_reg_BUFG[1]                      |                                | v0/p_0_in                      |                3 |             10 |
|  clkdiv_reg_BUFG[1]                      | v0/v_count                     | v0/p_0_in                      |                4 |             10 |
| ~k1/idx_reg[4]_0                         |                                |                                |                5 |             11 |
|  clkdiv_reg_BUFG[1]                      |                                | v0/rdn_reg_n_0                 |                7 |             12 |
|  clkdiv_reg_BUFG[3]                      | segDevice/U2/shift[0]_i_1_n_0  |                                |                3 |             12 |
| ~k0/m_Debounce/CLK                       |                                |                                |                4 |             13 |
|  clkdiv_reg_BUFG[3]                      | segDevice/U2/shift[31]_i_1_n_0 |                                |                5 |             14 |
|  clkdiv_reg_BUFG[15]                     | k1/last23_reg_1[0]             |                                |                7 |             17 |
|  clkdiv_reg[16]                          |                                |                                |                6 |             24 |
|  clkdiv_reg_BUFG[1]                      |                                |                                |               11 |             30 |
|  clkdiv_reg[0]                           |                                |                                |               29 |             42 |
|  clkdiv_reg_BUFG[3]                      | segDevice/U2/shift[31]_i_1_n_0 | segDevice/U2/shift[62]_i_1_n_0 |               14 |             51 |
|  clk_IBUF_BUFG                           |                                |                                |               15 |             52 |
|  clkdiv_reg_BUFG[15]                     |                                |                                |               42 |             57 |
+------------------------------------------+--------------------------------+--------------------------------+------------------+----------------+


