{"vcs1":{"timestamp_begin":1711013074.792174857, "rt":1.12, "ut":0.23, "st":0.21}}
{"vcselab":{"timestamp_begin":1711013075.995123636, "rt":0.94, "ut":0.31, "st":0.12}}
{"link":{"timestamp_begin":1711013077.017326821, "rt":0.42, "ut":0.16, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711013074.083792787}
{"VCS_COMP_START_TIME": 1711013074.083792787}
{"VCS_COMP_END_TIME": 1711013078.818856673}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329884}}
{"stitch_vcselab": {"peak_mem": 223356}}
