0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab16/lab16.srcs/sim_1/new/LOGIC_BREAKING_UNIT_TB.vhd,1741293796,vhdl,,,,logic_breaking_unit_tb,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab16/lab16.srcs/sources_1/new/LOGIC_BREAKING_UNIT.vhd,1741292604,vhdl,,,,logic_breaking_unit,,,,,,,,
