=====
SETUP
-10.240
32.834
22.594
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_3_s1
2.590
2.973
cpu_1/control_bypass_ex/n10_s0
5.098
5.660
cpu_1/control_bypass_ex/n11_s0
5.660
5.710
cpu_1/ALUInA_30_s11
6.567
6.829
cpu_1/ALUInA_0_s6
7.312
7.577
cpu_1/ALUInA_28_s4
9.057
9.319
cpu_1/ALUInA_23_s2
10.167
10.683
cpu_1/ALUInA_23_s1
10.840
11.302
cpu_1/ALUInA_23_s0
13.225
13.488
cpu_1/cpu_alu/n56_s5
14.813
15.075
cpu_1/cpu_alu/n56_s3
15.080
15.542
cpu_1/data_addr_Z_7_s36
16.272
16.534
cpu_1/data_addr_Z_7_s27
17.735
17.998
cpu_1/data_addr_Z_7_s20
18.480
18.743
cpu_1/data_addr_Z_7_s16
19.260
19.523
cpu_1/data_addr_Z_7_s15
20.549
20.812
usb/n784_s7
24.185
24.647
enc_inst/n913_s1
26.412
26.702
bu/btn_ren_Z_s2
27.608
27.873
bu/data_read_31_s4
28.010
28.273
mem/n246_s6
30.377
30.639
mem/n246_s3
32.572
32.834
mem/data_out_23_s0
32.834
=====
SETUP
-10.229
32.814
22.584
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_3_s1
2.590
2.973
cpu_1/control_bypass_ex/n10_s0
5.098
5.660
cpu_1/control_bypass_ex/n11_s0
5.660
5.710
cpu_1/ALUInA_30_s11
6.567
6.829
cpu_1/ALUInA_0_s6
7.312
7.577
cpu_1/ALUInA_28_s4
9.057
9.319
cpu_1/ALUInA_23_s2
10.167
10.683
cpu_1/ALUInA_23_s1
10.840
11.302
cpu_1/ALUInA_23_s0
13.225
13.488
cpu_1/cpu_alu/n56_s5
14.813
15.075
cpu_1/cpu_alu/n56_s3
15.080
15.542
cpu_1/data_addr_Z_7_s36
16.272
16.534
cpu_1/data_addr_Z_7_s27
17.735
17.998
cpu_1/data_addr_Z_7_s20
18.480
18.743
cpu_1/data_addr_Z_7_s16
19.260
19.523
cpu_1/data_addr_Z_7_s15
20.549
20.812
usb/n784_s7
24.185
24.647
enc_inst/n913_s1
26.412
26.702
bu/btn_ren_Z_s2
27.608
27.873
bu/data_read_31_s4
28.010
28.245
mem/n266_s6
31.045
31.308
mem/n266_s3
32.298
32.814
mem/data_out_3_s0
32.814
=====
SETUP
-10.228
32.810
22.582
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_3_s1
2.590
2.973
cpu_1/control_bypass_ex/n10_s0
5.098
5.660
cpu_1/control_bypass_ex/n11_s0
5.660
5.710
cpu_1/ALUInA_30_s11
6.567
6.829
cpu_1/ALUInA_0_s6
7.312
7.577
cpu_1/ALUInA_28_s4
9.057
9.319
cpu_1/ALUInA_23_s2
10.167
10.683
cpu_1/ALUInA_23_s1
10.840
11.302
cpu_1/ALUInA_23_s0
13.225
13.488
cpu_1/cpu_alu/n56_s5
14.813
15.075
cpu_1/cpu_alu/n56_s3
15.080
15.542
cpu_1/data_addr_Z_7_s36
16.272
16.534
cpu_1/data_addr_Z_7_s27
17.735
17.998
cpu_1/data_addr_Z_7_s20
18.480
18.743
cpu_1/data_addr_Z_7_s16
19.260
19.523
cpu_1/data_addr_Z_7_s15
20.549
20.812
usb/n784_s7
24.185
24.647
enc_inst/n913_s1
26.412
26.702
bu/btn_ren_Z_s2
27.608
27.873
bu/data_read_31_s4
28.010
28.273
mem/n245_s6
30.130
30.393
mem/n245_s3
32.395
32.810
mem/data_out_24_s0
32.810
=====
SETUP
-10.215
32.785
22.570
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_3_s1
2.590
2.973
cpu_1/control_bypass_ex/n10_s0
5.098
5.660
cpu_1/control_bypass_ex/n11_s0
5.660
5.710
cpu_1/ALUInA_30_s11
6.567
6.829
cpu_1/ALUInA_0_s6
7.312
7.577
cpu_1/ALUInA_28_s4
9.057
9.319
cpu_1/ALUInA_23_s2
10.167
10.683
cpu_1/ALUInA_23_s1
10.840
11.302
cpu_1/ALUInA_23_s0
13.225
13.488
cpu_1/cpu_alu/n56_s5
14.813
15.075
cpu_1/cpu_alu/n56_s3
15.080
15.542
cpu_1/data_addr_Z_7_s36
16.272
16.534
cpu_1/data_addr_Z_7_s27
17.735
17.998
cpu_1/data_addr_Z_7_s20
18.480
18.743
cpu_1/data_addr_Z_7_s16
19.260
19.523
cpu_1/data_addr_Z_7_s15
20.549
20.812
usb/n784_s7
24.185
24.647
enc_inst/n913_s1
26.412
26.702
bu/btn_ren_Z_s2
27.608
27.873
bu/data_read_31_s4
28.010
28.273
mem/n244_s6
30.068
30.584
mem/n244_s3
32.324
32.785
mem/data_out_25_s0
32.785
=====
SETUP
-10.215
32.745
22.530
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_3_s1
2.590
2.973
cpu_1/control_bypass_ex/n10_s0
5.098
5.660
cpu_1/control_bypass_ex/n11_s0
5.660
5.710
cpu_1/ALUInA_30_s11
6.567
6.829
cpu_1/ALUInA_0_s6
7.312
7.577
cpu_1/ALUInA_28_s4
9.057
9.319
cpu_1/ALUInA_23_s2
10.167
10.683
cpu_1/ALUInA_23_s1
10.840
11.302
cpu_1/ALUInA_23_s0
13.225
13.488
cpu_1/cpu_alu/n56_s5
14.813
15.075
cpu_1/cpu_alu/n56_s3
15.080
15.542
cpu_1/data_addr_Z_7_s36
16.272
16.534
cpu_1/data_addr_Z_7_s27
17.735
17.998
cpu_1/data_addr_Z_7_s20
18.480
18.743
cpu_1/data_addr_Z_7_s16
19.260
19.523
cpu_1/data_addr_Z_7_s15
20.549
20.812
usb/n784_s7
24.185
24.647
enc_inst/n913_s1
26.412
26.702
bu/btn_ren_Z_s2
27.608
27.873
bu/data_read_31_s4
28.010
28.273
mem/data_mem_0_s6
29.712
30.002
mem/data_mem_1_s5
30.159
30.574
mem/data_mem_1_data_mem_1_0_0_s
32.745
=====
SETUP
-10.203
32.758
22.555
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/unsigned_sub_12_s
15.858
16.351
cpu_1/cpu_alu/unsigned_sub_13_s
16.351
16.401
cpu_1/cpu_alu/unsigned_sub_14_s
16.401
16.451
cpu_1/cpu_alu/unsigned_sub_15_s
16.451
16.501
cpu_1/cpu_alu/unsigned_sub_16_s
16.501
16.551
cpu_1/cpu_alu/unsigned_sub_17_s
16.551
16.601
cpu_1/cpu_alu/unsigned_sub_18_s
16.601
16.651
cpu_1/cpu_alu/unsigned_sub_19_s
16.651
16.701
cpu_1/cpu_alu/unsigned_sub_20_s
16.701
16.751
cpu_1/cpu_alu/unsigned_sub_21_s
16.751
16.801
cpu_1/cpu_alu/unsigned_sub_22_s
16.801
16.851
cpu_1/cpu_alu/unsigned_sub_23_s
16.851
16.901
cpu_1/cpu_alu/unsigned_sub_24_s
16.901
16.951
cpu_1/cpu_alu/unsigned_sub_25_s
16.951
17.001
cpu_1/cpu_alu/unsigned_sub_26_s
17.001
17.051
cpu_1/cpu_alu/unsigned_sub_27_s
17.051
17.352
cpu_1/n10890_s23
18.474
18.991
cpu_1/n10890_s20
19.616
20.142
cpu_1/n10890_s12
20.279
20.806
cpu_1/n10890_s6
20.963
21.479
cpu_1/n10890_s4
23.961
24.422
usb/n784_s11
24.424
24.951
bu/n224_s14
25.491
25.952
bu/n224_s11
26.299
26.816
usb/n784_s17
26.976
27.437
usb/n784_s3
27.439
27.956
bu/n247_s5
28.501
29.017
bu/n247_s3
29.017
29.153
bu/data_read_8_s4
30.129
30.651
bu/data_read_8_s1
31.273
31.734
bu/data_read_8_s
32.297
32.758
cpu_1/MEMWB_DMemOut_8_s0
32.758
=====
SETUP
-10.155
32.725
22.570
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_3_s1
2.590
2.973
cpu_1/control_bypass_ex/n10_s0
5.098
5.660
cpu_1/control_bypass_ex/n11_s0
5.660
5.710
cpu_1/ALUInA_30_s11
6.567
6.829
cpu_1/ALUInA_0_s6
7.312
7.577
cpu_1/ALUInA_28_s4
9.057
9.319
cpu_1/ALUInA_23_s2
10.167
10.683
cpu_1/ALUInA_23_s1
10.840
11.302
cpu_1/ALUInA_23_s0
13.225
13.488
cpu_1/cpu_alu/n56_s5
14.813
15.075
cpu_1/cpu_alu/n56_s3
15.080
15.542
cpu_1/data_addr_Z_7_s36
16.272
16.534
cpu_1/data_addr_Z_7_s27
17.735
17.998
cpu_1/data_addr_Z_7_s20
18.480
18.743
cpu_1/data_addr_Z_7_s16
19.260
19.523
cpu_1/data_addr_Z_7_s15
20.549
20.812
usb/n784_s7
24.185
24.647
enc_inst/n913_s1
26.412
26.702
bu/btn_ren_Z_s2
27.608
27.873
bu/data_read_31_s4
28.010
28.273
mem/n241_s6
30.243
30.505
mem/n241_s3
32.264
32.725
mem/data_out_28_s0
32.725
=====
SETUP
-10.154
32.684
22.530
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/n426_s
15.736
16.228
cpu_1/cpu_alu/n425_s
16.228
16.278
cpu_1/cpu_alu/n424_s
16.278
16.328
cpu_1/cpu_alu/n423_s
16.328
16.378
cpu_1/cpu_alu/n422_s
16.378
16.428
cpu_1/cpu_alu/n421_s
16.428
16.478
cpu_1/cpu_alu/n420_s
16.478
16.528
cpu_1/cpu_alu/n419_s
16.528
16.578
cpu_1/cpu_alu/n418_s
16.578
16.628
cpu_1/cpu_alu/n417_s
16.628
16.678
cpu_1/cpu_alu/n416_s
16.678
16.728
cpu_1/cpu_alu/n415_s
16.728
16.778
cpu_1/cpu_alu/n414_s
16.778
16.828
cpu_1/cpu_alu/n413_s
16.828
16.878
cpu_1/cpu_alu/n412_s
16.878
16.928
cpu_1/cpu_alu/n411_s
16.928
16.978
cpu_1/cpu_alu/n410_s
16.978
17.028
cpu_1/cpu_alu/n409_s
17.028
17.078
cpu_1/cpu_alu/n408_s
17.078
17.128
cpu_1/cpu_alu/n407_s
17.128
17.424
cpu_1/n10885_s17
18.284
18.699
cpu_1/n10885_s11
19.164
19.691
cpu_1/n10885_s6
19.693
20.214
cpu_1/n10885_s4
20.562
20.977
bu/btn_ren_Z_s7
23.713
24.174
bu/btn_ren_Z_s3
25.027
25.488
bu/btn_ren_Z_s1
25.838
26.299
bu/data_read_30_s7
26.304
26.569
ppu_inst/n33454_s3
29.222
29.748
ppu_inst/fifo_data/fifo_sc_inst/n7_s1
31.273
31.734
ppu_inst/fifo_data/fifo_sc_inst/gowin_add_SDPB_mem_mem_0_0_s
32.684
=====
SETUP
-10.140
32.671
22.530
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/n426_s
15.736
16.228
cpu_1/cpu_alu/n425_s
16.228
16.278
cpu_1/cpu_alu/n424_s
16.278
16.328
cpu_1/cpu_alu/n423_s
16.328
16.378
cpu_1/cpu_alu/n422_s
16.378
16.428
cpu_1/cpu_alu/n421_s
16.428
16.478
cpu_1/cpu_alu/n420_s
16.478
16.528
cpu_1/cpu_alu/n419_s
16.528
16.578
cpu_1/cpu_alu/n418_s
16.578
16.628
cpu_1/cpu_alu/n417_s
16.628
16.678
cpu_1/cpu_alu/n416_s
16.678
16.728
cpu_1/cpu_alu/n415_s
16.728
16.778
cpu_1/cpu_alu/n414_s
16.778
16.828
cpu_1/cpu_alu/n413_s
16.828
16.878
cpu_1/cpu_alu/n412_s
16.878
16.928
cpu_1/cpu_alu/n411_s
16.928
16.978
cpu_1/cpu_alu/n410_s
16.978
17.028
cpu_1/cpu_alu/n409_s
17.028
17.078
cpu_1/cpu_alu/n408_s
17.078
17.128
cpu_1/cpu_alu/n407_s
17.128
17.424
cpu_1/n10885_s17
18.284
18.699
cpu_1/n10885_s11
19.164
19.691
cpu_1/n10885_s6
19.693
20.214
cpu_1/n10885_s4
20.562
20.977
bu/btn_ren_Z_s7
23.713
24.174
bu/btn_ren_Z_s3
25.027
25.488
bu/btn_ren_Z_s1
25.838
26.299
bu/data_read_30_s7
26.304
26.569
ppu_inst/n33454_s3
29.222
29.748
ppu_inst/fifo_address/fifo_sc_inst/n7_s1
31.286
31.802
ppu_inst/fifo_address/fifo_sc_inst/mem_mem_0_0_s
32.671
=====
SETUP
-10.125
32.698
22.573
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_3_s1
2.590
2.973
cpu_1/control_bypass_ex/n10_s0
5.098
5.660
cpu_1/control_bypass_ex/n11_s0
5.660
5.710
cpu_1/ALUInA_30_s11
6.567
6.829
cpu_1/ALUInA_0_s6
7.312
7.577
cpu_1/ALUInA_28_s4
9.057
9.319
cpu_1/ALUInA_23_s2
10.167
10.683
cpu_1/ALUInA_23_s1
10.840
11.302
cpu_1/ALUInA_23_s0
13.225
13.488
cpu_1/cpu_alu/n56_s5
14.813
15.075
cpu_1/cpu_alu/n56_s3
15.080
15.542
cpu_1/data_addr_Z_7_s36
16.272
16.534
cpu_1/data_addr_Z_7_s27
17.735
17.998
cpu_1/data_addr_Z_7_s20
18.480
18.743
cpu_1/data_addr_Z_7_s16
19.260
19.523
cpu_1/data_addr_Z_7_s15
20.549
20.812
usb/n784_s7
24.185
24.647
enc_inst/n913_s1
26.412
26.702
bu/btn_ren_Z_s2
27.608
27.873
bu/data_read_31_s4
28.010
28.273
mem/n239_s6
30.224
30.489
mem/n239_s3
32.435
32.698
mem/data_out_30_s0
32.698
=====
SETUP
-10.120
32.693
22.573
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_3_s1
2.590
2.973
cpu_1/control_bypass_ex/n10_s0
5.098
5.660
cpu_1/control_bypass_ex/n11_s0
5.660
5.710
cpu_1/ALUInA_30_s11
6.567
6.829
cpu_1/ALUInA_0_s6
7.312
7.577
cpu_1/ALUInA_28_s4
9.057
9.319
cpu_1/ALUInA_23_s2
10.167
10.683
cpu_1/ALUInA_23_s1
10.840
11.302
cpu_1/ALUInA_23_s0
13.225
13.488
cpu_1/cpu_alu/n56_s5
14.813
15.075
cpu_1/cpu_alu/n56_s3
15.080
15.542
cpu_1/data_addr_Z_7_s36
16.272
16.534
cpu_1/data_addr_Z_7_s27
17.735
17.998
cpu_1/data_addr_Z_7_s20
18.480
18.743
cpu_1/data_addr_Z_7_s16
19.260
19.523
cpu_1/data_addr_Z_7_s15
20.549
20.812
usb/n784_s7
24.185
24.647
enc_inst/n913_s1
26.412
26.702
bu/btn_ren_Z_s2
27.608
27.873
bu/data_read_31_s4
28.010
28.273
mem/n238_s8
30.142
30.658
mem/n238_s3
32.430
32.693
mem/data_out_31_s0
32.693
=====
SETUP
-10.102
32.684
22.582
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_3_s1
2.590
2.973
cpu_1/control_bypass_ex/n10_s0
5.098
5.660
cpu_1/control_bypass_ex/n11_s0
5.660
5.710
cpu_1/ALUInA_30_s11
6.567
6.829
cpu_1/ALUInA_0_s6
7.312
7.577
cpu_1/ALUInA_28_s4
9.057
9.319
cpu_1/ALUInA_23_s2
10.167
10.683
cpu_1/ALUInA_23_s1
10.840
11.302
cpu_1/ALUInA_23_s0
13.225
13.488
cpu_1/cpu_alu/n56_s5
14.813
15.075
cpu_1/cpu_alu/n56_s3
15.080
15.542
cpu_1/data_addr_Z_7_s36
16.272
16.534
cpu_1/data_addr_Z_7_s27
17.735
17.998
cpu_1/data_addr_Z_7_s20
18.480
18.743
cpu_1/data_addr_Z_7_s16
19.260
19.523
cpu_1/data_addr_Z_7_s15
20.549
20.812
usb/n784_s7
24.185
24.647
enc_inst/n913_s1
26.412
26.702
bu/btn_ren_Z_s2
27.608
27.873
bu/data_read_31_s4
28.010
28.273
mem/n263_s6
30.658
31.184
mem/n263_s3
32.422
32.684
mem/data_out_6_s0
32.684
=====
SETUP
-10.075
32.649
22.574
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/unsigned_sub_12_s
15.858
16.351
cpu_1/cpu_alu/unsigned_sub_13_s
16.351
16.401
cpu_1/cpu_alu/unsigned_sub_14_s
16.401
16.451
cpu_1/cpu_alu/unsigned_sub_15_s
16.451
16.501
cpu_1/cpu_alu/unsigned_sub_16_s
16.501
16.551
cpu_1/cpu_alu/unsigned_sub_17_s
16.551
16.601
cpu_1/cpu_alu/unsigned_sub_18_s
16.601
16.651
cpu_1/cpu_alu/unsigned_sub_19_s
16.651
16.701
cpu_1/cpu_alu/unsigned_sub_20_s
16.701
16.751
cpu_1/cpu_alu/unsigned_sub_21_s
16.751
16.801
cpu_1/cpu_alu/unsigned_sub_22_s
16.801
17.044
cpu_1/n10895_s17
17.584
18.082
cpu_1/n10895_s10
18.619
19.136
cpu_1/n10895_s6
19.293
19.809
cpu_1/n10895_s4
19.812
20.328
clint_inst/n675_s18
23.243
23.506
clint_inst/n675_s26
24.166
24.682
bu/data_read_31_s13
25.034
25.561
bu/data_read_31_s6
25.566
26.087
bu/data_read_30_s13
27.051
27.577
bu/data_read_30_s14
27.739
28.201
bu/data_read_12_s2
31.034
31.561
bu/data_read_12_s
32.123
32.649
cpu_1/MEMWB_DMemOut_12_s0
32.649
=====
SETUP
-10.053
32.638
22.584
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_3_s1
2.590
2.973
cpu_1/control_bypass_ex/n10_s0
5.098
5.660
cpu_1/control_bypass_ex/n11_s0
5.660
5.710
cpu_1/ALUInA_30_s11
6.567
6.829
cpu_1/ALUInA_0_s6
7.312
7.577
cpu_1/ALUInA_28_s4
9.057
9.319
cpu_1/ALUInA_23_s2
10.167
10.683
cpu_1/ALUInA_23_s1
10.840
11.302
cpu_1/ALUInA_23_s0
13.225
13.488
cpu_1/cpu_alu/n56_s5
14.813
15.075
cpu_1/cpu_alu/n56_s3
15.080
15.542
cpu_1/data_addr_Z_7_s36
16.272
16.534
cpu_1/data_addr_Z_7_s27
17.735
17.998
cpu_1/data_addr_Z_7_s20
18.480
18.743
cpu_1/data_addr_Z_7_s16
19.260
19.523
cpu_1/data_addr_Z_7_s15
20.549
20.812
usb/n784_s7
24.185
24.647
enc_inst/n913_s1
26.412
26.702
bu/btn_ren_Z_s2
27.608
27.873
bu/data_read_31_s4
28.010
28.273
mem/n269_s6
30.525
30.788
mem/n269_s3
32.375
32.638
mem/data_out_0_s0
32.638
=====
SETUP
-10.047
32.564
22.517
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/n426_s
15.736
16.228
cpu_1/cpu_alu/n425_s
16.228
16.278
cpu_1/cpu_alu/n424_s
16.278
16.328
cpu_1/cpu_alu/n423_s
16.328
16.378
cpu_1/cpu_alu/n422_s
16.378
16.428
cpu_1/cpu_alu/n421_s
16.428
16.478
cpu_1/cpu_alu/n420_s
16.478
16.528
cpu_1/cpu_alu/n419_s
16.528
16.578
cpu_1/cpu_alu/n418_s
16.578
16.628
cpu_1/cpu_alu/n417_s
16.628
16.678
cpu_1/cpu_alu/n416_s
16.678
16.728
cpu_1/cpu_alu/n415_s
16.728
16.778
cpu_1/cpu_alu/n414_s
16.778
16.828
cpu_1/cpu_alu/n413_s
16.828
16.878
cpu_1/cpu_alu/n412_s
16.878
16.928
cpu_1/cpu_alu/n411_s
16.928
16.978
cpu_1/cpu_alu/n410_s
16.978
17.028
cpu_1/cpu_alu/n409_s
17.028
17.078
cpu_1/cpu_alu/n408_s
17.078
17.128
cpu_1/cpu_alu/n407_s
17.128
17.424
cpu_1/n10885_s17
18.284
18.699
cpu_1/n10885_s11
19.164
19.691
cpu_1/n10885_s6
19.693
20.214
cpu_1/n10885_s4
20.562
20.977
bu/btn_ren_Z_s7
23.713
24.174
bu/btn_ren_Z_s3
25.027
25.488
bu/btn_ren_Z_s1
25.838
26.299
bu/data_read_30_s7
26.304
26.569
ppu_inst/n33454_s3
29.222
29.748
ppu_inst/fifo_data/fifo_sc_inst/wbin_next_1_s2
31.781
32.043
ppu_inst/fifo_data/fifo_sc_inst/wfull_val_s2
32.048
32.564
ppu_inst/fifo_data/fifo_sc_inst/Full_s0
32.564
=====
SETUP
-10.031
32.571
22.540
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/n426_s
15.736
16.228
cpu_1/cpu_alu/n425_s
16.228
16.278
cpu_1/cpu_alu/n424_s
16.278
16.328
cpu_1/cpu_alu/n423_s
16.328
16.378
cpu_1/cpu_alu/n422_s
16.378
16.428
cpu_1/cpu_alu/n421_s
16.428
16.478
cpu_1/cpu_alu/n420_s
16.478
16.528
cpu_1/cpu_alu/n419_s
16.528
16.578
cpu_1/cpu_alu/n418_s
16.578
16.628
cpu_1/cpu_alu/n417_s
16.628
16.678
cpu_1/cpu_alu/n416_s
16.678
16.728
cpu_1/cpu_alu/n415_s
16.728
16.778
cpu_1/cpu_alu/n414_s
16.778
16.828
cpu_1/cpu_alu/n413_s
16.828
16.878
cpu_1/cpu_alu/n412_s
16.878
16.928
cpu_1/cpu_alu/n411_s
16.928
16.978
cpu_1/cpu_alu/n410_s
16.978
17.028
cpu_1/cpu_alu/n409_s
17.028
17.078
cpu_1/cpu_alu/n408_s
17.078
17.128
cpu_1/cpu_alu/n407_s
17.128
17.424
cpu_1/n10885_s17
18.284
18.699
cpu_1/n10885_s11
19.164
19.691
cpu_1/n10885_s6
19.693
20.214
cpu_1/n10885_s4
20.562
20.977
bu/btn_ren_Z_s7
23.713
24.174
bu/btn_ren_Z_s3
25.027
25.488
bu/btn_ren_Z_s1
25.838
26.299
bu/data_read_30_s7
26.304
26.569
ppu_inst/n33454_s3
29.222
29.748
ppu_inst/fifo_data/fifo_sc_inst/n7_s1
31.273
31.734
ppu_inst/fifo_data/fifo_sc_inst/mem_mem_0_0_s
32.571
=====
SETUP
-10.016
32.600
22.584
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs1_3_s1
2.590
2.973
cpu_1/control_bypass_ex/n10_s0
5.098
5.660
cpu_1/control_bypass_ex/n11_s0
5.660
5.710
cpu_1/ALUInA_30_s11
6.567
6.829
cpu_1/ALUInA_0_s6
7.312
7.577
cpu_1/ALUInA_28_s4
9.057
9.319
cpu_1/ALUInA_23_s2
10.167
10.683
cpu_1/ALUInA_23_s1
10.840
11.302
cpu_1/ALUInA_23_s0
13.225
13.488
cpu_1/cpu_alu/n56_s5
14.813
15.075
cpu_1/cpu_alu/n56_s3
15.080
15.542
cpu_1/data_addr_Z_7_s36
16.272
16.534
cpu_1/data_addr_Z_7_s27
17.735
17.998
cpu_1/data_addr_Z_7_s20
18.480
18.743
cpu_1/data_addr_Z_7_s16
19.260
19.523
cpu_1/data_addr_Z_7_s15
20.549
20.812
usb/n784_s7
24.185
24.647
enc_inst/n913_s1
26.412
26.702
bu/btn_ren_Z_s2
27.608
27.873
bu/data_read_31_s4
28.010
28.273
mem/n248_s6
29.953
30.215
mem/n248_s3
32.338
32.600
mem/data_out_21_s0
32.600
=====
SETUP
-10.002
32.597
22.595
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/n426_s
15.736
16.228
cpu_1/cpu_alu/n425_s
16.228
16.278
cpu_1/cpu_alu/n424_s
16.278
16.328
cpu_1/cpu_alu/n423_s
16.328
16.378
cpu_1/cpu_alu/n422_s
16.378
16.428
cpu_1/cpu_alu/n421_s
16.428
16.478
cpu_1/cpu_alu/n420_s
16.478
16.528
cpu_1/cpu_alu/n419_s
16.528
16.578
cpu_1/cpu_alu/n418_s
16.578
16.628
cpu_1/cpu_alu/n417_s
16.628
16.678
cpu_1/cpu_alu/n416_s
16.678
16.728
cpu_1/cpu_alu/n415_s
16.728
16.778
cpu_1/cpu_alu/n414_s
16.778
16.828
cpu_1/cpu_alu/n413_s
16.828
16.878
cpu_1/cpu_alu/n412_s
16.878
16.928
cpu_1/cpu_alu/n411_s
16.928
16.978
cpu_1/cpu_alu/n410_s
16.978
17.028
cpu_1/cpu_alu/n409_s
17.028
17.078
cpu_1/cpu_alu/n408_s
17.078
17.128
cpu_1/cpu_alu/n407_s
17.128
17.424
cpu_1/n10885_s17
18.284
18.699
cpu_1/n10885_s11
19.164
19.691
cpu_1/n10885_s6
19.693
20.214
cpu_1/n10885_s4
20.562
20.977
bu/btn_ren_Z_s7
23.713
24.174
bu/btn_ren_Z_s3
25.027
25.488
bu/btn_ren_Z_s1
25.838
26.299
bu/data_read_30_s7
26.304
26.594
ppu_inst/n33566_s1
30.416
30.942
ppu_inst/sprite_buffer/dpb_inst_0
32.597
=====
SETUP
-9.978
32.504
22.527
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/n426_s
15.736
16.228
cpu_1/cpu_alu/n425_s
16.228
16.278
cpu_1/cpu_alu/n424_s
16.278
16.328
cpu_1/cpu_alu/n423_s
16.328
16.378
cpu_1/cpu_alu/n422_s
16.378
16.428
cpu_1/cpu_alu/n421_s
16.428
16.478
cpu_1/cpu_alu/n420_s
16.478
16.528
cpu_1/cpu_alu/n419_s
16.528
16.578
cpu_1/cpu_alu/n418_s
16.578
16.628
cpu_1/cpu_alu/n417_s
16.628
16.678
cpu_1/cpu_alu/n416_s
16.678
16.728
cpu_1/cpu_alu/n415_s
16.728
16.778
cpu_1/cpu_alu/n414_s
16.778
16.828
cpu_1/cpu_alu/n413_s
16.828
16.878
cpu_1/cpu_alu/n412_s
16.878
16.928
cpu_1/cpu_alu/n411_s
16.928
16.978
cpu_1/cpu_alu/n410_s
16.978
17.028
cpu_1/cpu_alu/n409_s
17.028
17.078
cpu_1/cpu_alu/n408_s
17.078
17.128
cpu_1/cpu_alu/n407_s
17.128
17.424
cpu_1/n10885_s17
18.284
18.699
cpu_1/n10885_s11
19.164
19.691
cpu_1/n10885_s6
19.693
20.214
cpu_1/n10885_s4
20.562
20.977
bu/btn_ren_Z_s7
23.713
24.174
bu/btn_ren_Z_s3
25.027
25.488
bu/btn_ren_Z_s1
25.838
26.299
bu/data_read_30_s7
26.304
26.569
ppu_inst/n33454_s3
29.222
29.748
ppu_inst/fifo_address/fifo_sc_inst/wbin_next_0_s3
31.433
31.848
ppu_inst/fifo_address/fifo_sc_inst/wfull_val_s2
31.988
32.504
ppu_inst/fifo_address/fifo_sc_inst/Full_s0
32.504
=====
SETUP
-9.974
32.661
22.687
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s7
9.293
9.819
cpu_1/ALUInB_2_s3
12.936
13.457
cpu_1/data_addr_Z_11_s35
14.797
15.318
ppu_inst/n33492_s14
18.734
18.997
ppu_inst/n33492_s11
18.999
19.516
ppu_inst/n33492_s7
20.171
20.687
ppu_inst/n33492_s5
21.608
22.023
bu/n224_s17
24.649
25.111
bu/n224_s6
26.491
26.906
mem/saved_data_addr_c_0_s1
27.536
28.052
mem/saved_data_addr_c_b_b_6_s0
29.721
30.247
mem/data_mem_2_data_mem_2_0_0_s
32.661
=====
SETUP
-9.967
32.488
22.521
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/unsigned_sub_12_s
15.858
16.351
cpu_1/cpu_alu/unsigned_sub_13_s
16.351
16.401
cpu_1/cpu_alu/unsigned_sub_14_s
16.401
16.451
cpu_1/cpu_alu/unsigned_sub_15_s
16.451
16.501
cpu_1/cpu_alu/unsigned_sub_16_s
16.501
16.551
cpu_1/cpu_alu/unsigned_sub_17_s
16.551
16.601
cpu_1/cpu_alu/unsigned_sub_18_s
16.601
16.651
cpu_1/cpu_alu/unsigned_sub_19_s
16.651
16.701
cpu_1/cpu_alu/unsigned_sub_20_s
16.701
16.751
cpu_1/cpu_alu/unsigned_sub_21_s
16.751
16.801
cpu_1/cpu_alu/unsigned_sub_22_s
16.801
17.044
cpu_1/n10895_s17
17.584
18.082
cpu_1/n10895_s10
18.619
19.136
cpu_1/n10895_s6
19.293
19.809
cpu_1/n10895_s4
19.812
20.328
clint_inst/n675_s18
23.243
23.506
clint_inst/n675_s26
24.166
24.682
clint_inst/n675_s6
25.607
26.133
clint_inst/n675_s22
26.676
26.938
bu/n224_s5
27.649
28.064
mem/data_mem_0_s5
30.299
30.816
mem/data_mem_0_data_mem_0_0_0_s
32.488
=====
SETUP
-9.954
32.509
22.555
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/unsigned_sub_12_s
15.858
16.351
cpu_1/cpu_alu/unsigned_sub_13_s
16.351
16.401
cpu_1/cpu_alu/unsigned_sub_14_s
16.401
16.451
cpu_1/cpu_alu/unsigned_sub_15_s
16.451
16.501
cpu_1/cpu_alu/unsigned_sub_16_s
16.501
16.551
cpu_1/cpu_alu/unsigned_sub_17_s
16.551
16.601
cpu_1/cpu_alu/unsigned_sub_18_s
16.601
16.651
cpu_1/cpu_alu/unsigned_sub_19_s
16.651
16.701
cpu_1/cpu_alu/unsigned_sub_20_s
16.701
16.751
cpu_1/cpu_alu/unsigned_sub_21_s
16.751
16.801
cpu_1/cpu_alu/unsigned_sub_22_s
16.801
17.044
cpu_1/n10895_s17
17.584
18.082
cpu_1/n10895_s10
18.619
19.136
cpu_1/n10895_s6
19.293
19.809
cpu_1/n10895_s4
19.812
20.328
clint_inst/n675_s18
23.243
23.506
clint_inst/n675_s26
24.166
24.682
clint_inst/n675_s6
25.607
26.133
clint_inst/n675_s22
26.676
26.938
bu/n224_s5
27.649
28.064
bu/n231_s3
28.571
28.823
bu/data_read_24_s5
29.551
30.077
bu/data_read_24_s1
30.699
30.962
bu/data_read_24_s
32.094
32.509
cpu_1/MEMWB_DMemOut_24_s0
32.509
=====
SETUP
-9.948
32.524
22.577
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/unsigned_sub_12_s
15.858
16.351
cpu_1/cpu_alu/unsigned_sub_13_s
16.351
16.401
cpu_1/cpu_alu/unsigned_sub_14_s
16.401
16.451
cpu_1/cpu_alu/unsigned_sub_15_s
16.451
16.501
cpu_1/cpu_alu/unsigned_sub_16_s
16.501
16.551
cpu_1/cpu_alu/unsigned_sub_17_s
16.551
16.601
cpu_1/cpu_alu/unsigned_sub_18_s
16.601
16.651
cpu_1/cpu_alu/unsigned_sub_19_s
16.651
16.701
cpu_1/cpu_alu/unsigned_sub_20_s
16.701
16.751
cpu_1/cpu_alu/unsigned_sub_21_s
16.751
16.801
cpu_1/cpu_alu/unsigned_sub_22_s
16.801
17.044
cpu_1/n10895_s17
17.584
18.082
cpu_1/n10895_s10
18.619
19.136
cpu_1/n10895_s6
19.293
19.809
cpu_1/n10895_s4
19.812
20.328
clint_inst/n675_s18
23.243
23.506
clint_inst/n675_s26
24.166
24.682
bu/data_read_31_s13
25.034
25.561
bu/data_read_31_s6
25.566
26.087
bu/data_read_30_s13
27.051
27.577
bu/data_read_30_s14
27.739
28.201
bu/data_read_5_s2
30.974
31.436
bu/data_read_5_s
31.998
32.524
cpu_1/MEMWB_DMemOut_5_s0
32.524
=====
SETUP
-9.934
32.219
22.285
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/n426_s
15.736
16.228
cpu_1/cpu_alu/n425_s
16.228
16.278
cpu_1/cpu_alu/n424_s
16.278
16.328
cpu_1/cpu_alu/n423_s
16.328
16.378
cpu_1/cpu_alu/n422_s
16.378
16.428
cpu_1/cpu_alu/n421_s
16.428
16.478
cpu_1/cpu_alu/n420_s
16.478
16.528
cpu_1/cpu_alu/n419_s
16.528
16.578
cpu_1/cpu_alu/n418_s
16.578
16.628
cpu_1/cpu_alu/n417_s
16.628
16.678
cpu_1/cpu_alu/n416_s
16.678
16.728
cpu_1/cpu_alu/n415_s
16.728
16.778
cpu_1/cpu_alu/n414_s
16.778
16.828
cpu_1/cpu_alu/n413_s
16.828
16.878
cpu_1/cpu_alu/n412_s
16.878
16.928
cpu_1/cpu_alu/n411_s
16.928
16.978
cpu_1/cpu_alu/n410_s
16.978
17.028
cpu_1/cpu_alu/n409_s
17.028
17.078
cpu_1/cpu_alu/n408_s
17.078
17.128
cpu_1/cpu_alu/n407_s
17.128
17.424
cpu_1/n10885_s17
18.284
18.699
cpu_1/n10885_s11
19.164
19.691
cpu_1/n10885_s6
19.693
20.214
cpu_1/n10885_s4
20.562
20.977
bu/btn_ren_Z_s7
23.713
24.174
bu/btn_ren_Z_s3
25.027
25.488
bu/n112_s13
25.651
26.112
bu/n112_s6
26.117
26.643
bu/n112_s2
26.646
27.107
enc_inst/n1012_s0
29.149
29.666
enc_inst/n438_s1
31.667
32.082
enc_inst/new_decryption_round_s0
32.219
=====
SETUP
-9.928
32.446
22.517
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.646
3.028
cpu_1/control_bypass_ex/n29_s0
3.643
4.206
cpu_1/control_bypass_ex/n30_s0
4.206
4.256
cpu_1/control_bypass_ex/n31_s0
4.256
4.306
cpu_1/control_bypass_ex/n32_s0
4.306
4.356
cpu_1/n10962_s5
7.391
7.653
cpu_1/n10962_s3
7.811
8.076
cpu_1/ALUInB_0_s3
9.251
9.767
cpu_1/ALUInB_12_s3
11.392
11.657
cpu_1/ALUInB_12_s2
14.363
14.626
cpu_1/cpu_alu/n426_s
15.736
16.228
cpu_1/cpu_alu/n425_s
16.228
16.278
cpu_1/cpu_alu/n424_s
16.278
16.328
cpu_1/cpu_alu/n423_s
16.328
16.378
cpu_1/cpu_alu/n422_s
16.378
16.428
cpu_1/cpu_alu/n421_s
16.428
16.478
cpu_1/cpu_alu/n420_s
16.478
16.528
cpu_1/cpu_alu/n419_s
16.528
16.578
cpu_1/cpu_alu/n418_s
16.578
16.628
cpu_1/cpu_alu/n417_s
16.628
16.678
cpu_1/cpu_alu/n416_s
16.678
16.728
cpu_1/cpu_alu/n415_s
16.728
16.778
cpu_1/cpu_alu/n414_s
16.778
16.828
cpu_1/cpu_alu/n413_s
16.828
16.878
cpu_1/cpu_alu/n412_s
16.878
16.928
cpu_1/cpu_alu/n411_s
16.928
16.978
cpu_1/cpu_alu/n410_s
16.978
17.028
cpu_1/cpu_alu/n409_s
17.028
17.078
cpu_1/cpu_alu/n408_s
17.078
17.128
cpu_1/cpu_alu/n407_s
17.128
17.424
cpu_1/n10885_s17
18.284
18.699
cpu_1/n10885_s11
19.164
19.691
cpu_1/n10885_s6
19.693
20.214
cpu_1/n10885_s4
20.562
20.977
bu/btn_ren_Z_s7
23.713
24.174
bu/btn_ren_Z_s3
25.027
25.488
bu/btn_ren_Z_s1
25.838
26.299
bu/data_read_30_s7
26.304
26.569
ppu_inst/n33454_s3
29.222
29.748
ppu_inst/fifo_data/fifo_sc_inst/wbin_next_1_s2
31.781
32.043
ppu_inst/fifo_data/fifo_sc_inst/wbin_1_s0
32.446
=====
HOLD
-0.126
2.716
2.842
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_13_s0
2.716
=====
HOLD
-0.126
2.716
2.842
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_14_s0
2.716
=====
HOLD
-0.126
2.716
2.842
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_15_s0
2.716
=====
HOLD
-0.126
2.716
2.842
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_16_s0
2.716
=====
HOLD
-0.126
2.716
2.842
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_17_s0
2.716
=====
HOLD
-0.126
2.716
2.842
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_18_s0
2.716
=====
HOLD
-0.122
2.716
2.838
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_7_s0
2.716
=====
HOLD
-0.122
2.716
2.838
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_8_s0
2.716
=====
HOLD
-0.122
2.716
2.838
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_9_s0
2.716
=====
HOLD
-0.122
2.716
2.838
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_10_s0
2.716
=====
HOLD
-0.122
2.716
2.838
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_11_s0
2.716
=====
HOLD
-0.122
2.716
2.838
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_12_s0
2.716
=====
HOLD
-0.122
2.716
2.838
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_19_s0
2.716
=====
HOLD
-0.122
2.716
2.838
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_20_s0
2.716
=====
HOLD
-0.122
2.716
2.838
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_21_s0
2.716
=====
HOLD
-0.122
2.716
2.838
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_22_s0
2.716
=====
HOLD
-0.122
2.716
2.838
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/conct_23_s0
2.716
=====
HOLD
-0.122
2.740
2.862
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/save_s0
2.740
=====
HOLD
-0.119
2.747
2.866
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/interval_0_s0
2.747
=====
HOLD
-0.119
2.745
2.864
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/interval_1_s0
2.745
=====
HOLD
-0.119
2.745
2.864
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/interval_2_s0
2.745
=====
HOLD
-0.119
2.745
2.864
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/interval_3_s0
2.745
=====
HOLD
-0.119
2.745
2.864
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/interval_4_s0
2.745
=====
HOLD
-0.119
2.745
2.864
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/interval_5_s0
2.745
=====
HOLD
-0.119
2.745
2.864
clk_ibuf
0.000
0.675
reset_s2
1.402
1.546
usb/usb_host/ukp/interval_6_s0
2.745
