\section{Anton's Example}
A fix might be to allow elimination of RA/SC reads when fulfilled by the same
thread.  That is, extend the first clause of definition 4.1 to apply to RA/SC
as well as RLX.

We would need to change P6 to make it a filter operation in order to deal
with the acquires that were removed.

This does invalidate the claim in the last paragraph of section 8 about
elimination not creating new behaviors...  Would it break anything else?  ARM
does not seem to enforce the order... so why should we?

\section{Completed Pomsets}

This must not be allowed:
\begin{gather*}
  \begin{gathered}
    \PR{1}{r}\SEMI
    \PW{x}{r}\SEMI
    \PW{y}{2}\SEMI
    \PW{y}{r}
    \\
    \smash[b]{\hbox{\begin{tikzinline}[node distance=1.5em]
          \event{a}{\DW{x}{1}}{}
          \event{b}{\DW{y}{2}}{right=of a}
          \event{d}{\DSTOP}{right=of b}
          \sync{b}{d}
          \sync[out=-20,in=-160]{a}{d}
        \end{tikzinline}}}
  \end{gathered}
\end{gather*}
While computing this, we have the following.
\begin{gather*}
  \begin{gathered}
    \PW{y}{r}
    \\
    \smash[b]{\hbox{\begin{tikzinline}[node distance=1.5em]
          \event{b}{r{=}2\mid\DW{y}{2}}{}
          \event{d}{r{=}2\mid\DSTOP}{right=of b}
          \sync{b}{d}
        \end{tikzinline}}}
  \end{gathered}
\end{gather*}
The precondition on $\DSTOP$ is required by causal strengthening.

We can pun when prefixing, giving us
\begin{gather*}
  \begin{gathered}
    \PW{y}{2}\SEMI
    \PW{y}{r}
    \\
    \smash[b]{\hbox{\begin{tikzinline}[node distance=1.5em]
          \event{b}{\DW{y}{2}}{}
          \event{d}{r{=}2\mid\DSTOP}{right=of b}
          \sync{b}{d}
        \end{tikzinline}}}
  \end{gathered}
\end{gather*}
Prefixing the write to $x$:
\begin{gather*}
  \begin{gathered}
    \PW{x}{r}\SEMI
    \PW{y}{2}\SEMI
    \PW{y}{r}
    \\
    \smash[b]{\hbox{\begin{tikzinline}[node distance=1.5em]
          \event{a}{r{=}1\mid\DW{x}{1}}{}
          \event{b}{\DW{y}{2}}{right=of a}
          \event{d}{r{=}1 \land r{=}2\mid\DSTOP}{right=of b}
          \sync{b}{d}
          \sync[out=-20,in=-160]{a}{d}
        \end{tikzinline}}}
  \end{gathered}
\end{gather*}

There is a bug in the definition of parallel composition.  For the
conditional, it is correct as written.  For concurrency, termination events
should be combined with $\land$, not $\lor$.
\begin{gather*}
  \begin{gathered}
    \PW{x}{1}\SEMI
    \PW{x}{r}
    \\
    \smash[b]{\hbox{\begin{tikzinline}[node distance=1.5em]
          \event{b}{\DW{x}{1}}{}
          \event{d}{r{=}1\mid\DSTOP}{right=of b}
          \sync{b}{d}
        \end{tikzinline}}}
  \end{gathered}
  \qquad \qquad \qquad \qquad \qquad \qquad
  \begin{gathered}
    \PW{y}{2}\SEMI
    \PW{y}{r}
    \\
    \smash[b]{\hbox{\begin{tikzinline}[node distance=1.5em]
          \event{b}{\DW{y}{2}}{}
          \event{d}{r{=}2\mid\DSTOP}{right=of b}
          \sync{b}{d}
        \end{tikzinline}}}
  \end{gathered}
  \\
  \begin{gathered}
    \PW{x}{1}\SEMI
    \PW{x}{r}
    \PAR
    \PW{y}{2}\SEMI
    \PW{y}{r}
    \\
    \smash[b]{\hbox{\begin{tikzinline}[node distance=1.5em]
          \event{b}{\DW{x}{1}}{}
          \event{c}{\DW{y}{2}}{right=of b}
          \event{d}{r{=}1\lor r{=}2\mid\DSTOP}{right=of c}
          \sync{c}{d}
          \sync[out=-20,in=-160]{b}{d}
        \end{tikzinline}}}
  \end{gathered}
\end{gather*}

\section{Non-MCA Ideas}
Status of IRIW is unclear in our model, since we allow everything allowed by
power...
\begin{gather*}
  \begin{gathered}
    % \PW{x}{0}\SEMI
    \PW{x}{1}
    \PAR
    % \PW{y}{0}\SEMI
    \PW{y}{1}
    \PAR
    \PR[\mRA]{x}{r}\SEMI \PR{y}{s}
    \PAR
    \PR[\mRA]{y}{s} \SEMI \PR{x}{r}
    \\
    %\smash[b]{
      \hbox{\begin{tikzinline}[node distance=1.5em]
          % \event{wx0}{\DW{x}{0}}{}
          % \event{wx1}{\DW{x}{1}}{right=of wx0}
          % \event{wy0}{\DW{y}{0}}{below=4ex of wx0}
          % \event{wy1}{\DW{y}{1}}{right=of wy0}
          \event{wx1}{\DW{x}{1}}{}
          \event{wy1}{\DW{y}{1}}{below=4ex of wx1}
          \event{ry1}{\DR[\mRA]{y}{1}}{right=2.5em of wy1}
          \event{rx0}{\DR{x}{0}}{right=of ry1}
          \event{rx1}{\DR[\mRA]{x}{1}}{right=2.5 em of wx1}
          \event{ry0}{\DR{y}{0}}{right=of rx1}
          % \wk{wx0}{wx1}
          % \wk{wy0}{wy1}
          % \rf[bend left]{wy0}{ry0}
          % \rf[bend right]{wx0}{rx0}
          \sync{rx1}{ry0}
          \sync{ry1}{rx0}
          \rf{wx1}{rx1}
          \rf{wy1}{ry1}
          \wk{rx0}{wx1}
          \wk{ry0}{wy1}
        \end{tikzinline}}
    %}
  \end{gathered}
\end{gather*}


\endinput

\section{Proof of Efficient Implementation on ARM8}
\label{sec:arm:proof}

In this section, we develop the proof of correctness of compilation to \armeight.  

Our language can be translated to \armeight{} following
\citet{DBLP:journals/pacmpl/PodkopaevLV19}, thus using \texttt{ldr} for
relaxed read, \texttt{ldar} for $\mRA$/$\mSC$ reads are acquires,
\texttt{str} for relaxed write, and \texttt{stlr} for $\mRA$/$\mSC$
writes.  $\FENCE$ instruction can be translated to \texttt{dmb.sy}, since it
has release-acquire semantics.  Acquire fences map to \texttt{dmb.ld}, and
release fences to \texttt{dmb.sy} --- \texttt{dmb.st} does not provide order
to prior reads.

Relative to the \armeight{} specification, we have removed loops, and
read-modify-write (RMW) operations.  The implementation of RMW operations
follows \citet{DBLP:journals/pacmpl/PodkopaevLV19}.  We only omit it because
a systematic treatment includes a loop to account for the possible failure of
the RMW operation.

Given a relation $R$, $R^?$ denotes reflexive closure, $R^+$ denotes
transitive closure and $R^*$ denotes reflexive and transitive closure.  Given
relations $R$ and $S$, $R;S$ denotes composition.


The \armeight{} model is described using the following relations.
\begin{itemize}
\item $\IDR$, $\IDW$, $\IDAcq$, $\IDRel$: identity on reads, writes, acquires
  and releases.
% \item $\IDR$ identity on reads
% \item $\IDW$: identity on writes
% \item $\IDAcq$: identity on acquires
% \item $\IDRel$: identity on releases
\item $\IDLoc$: relates any two events that touch the same location.
\item $\rpox$: program order.
\item $\rdata$, $\rctrl$, $\raddr$: data, control and address dependencies.
\item $\rrfx$: reads-from. $\rrfx^{-1}$ relates each read to a matching write
  on the same location.
\item $\rco$: coherence, which is a total order on the writes to a single
  location.
\item ${\rfr}\eqdef{\rco};\rrfx^{-1}$: from-read, which relates reads to
  subsequent writes.
\end{itemize}
For any relation, the cross-thread subrelation is denoted by appending $e$;
the intra-thread subrelation is denoted by appending $i$.  For example,
${\rrfe}\eqdef{\rrfx}\setminus{\rpox}$ and ${\rrfi}\eqdef{\rrfx}\cap{\rpox}$.
The subrelation restriction attention to actions on the same location is
given by appending $\mathsf{loc}$.  For example, ${\rpoloc}\eqdef{\rpox}\cap{\IDLoc}$.

The \armeight{} model defines the following relations.
In our presentation, we have elided rules concerning fences and RMW operations.
\begin{align*}
  \tag{Extended coherence}
  {\reco} &\eqdef {\rrf} \cup {\rfr} \cup {\rco}
  \\
  \tag{Observed externally}
  {\robs} &\eqdef \smash{
    {\rrfe} \cup {\rfre} \cup {\rcoe}
  }
  \\
  \tag{Dependency order}
  {\rdob} &\eqdef \smash{({\raddr}\cup{\rdata}); {\rrfi}^?}
  \\[-1ex]
  &\cup \smash{({\rctrl}\cup{\rdata}); {\IDW}; {\rcoi}^?}
  \\[-1ex]
  &\cup \smash{{\raddr}; {\rpox}; {\IDW}}
  \\
  \tag{Barrier order}
  {\rbob} &\eqdef\smash{
    {\IDAcq}; {\rpox}
    \cup {\rpox};{\IDRel}; {\rcoi}^?
  }
  \\
  \tag{Acyclic order}
  {\rob} &\eqdef\smash{
    ({\robs} \cup {\rdob} \cup {\rbob})^+
  }
\end{align*}
\begin{definition}
  An RMW-free and fence-free execution is \emph{\armeight{}-consistent} if
  \begin{align*}&
    \tag{\textsc{$\rrfx$-completeness}}\label{rf-comp}
    \fcodom(\rrfx)=\fdom(\rreads)
    \\[-1ex]&
    \tag{\textsc{$\rco$-totality}}\label{co-tot}
    \text{For every location $\aLoc$, $\rco$ totally orders the writes of $\aLoc$}  
    \\[-1ex]&
    \tag{\textsc{sc-per-loc}}\label{sc-per-loc}
    {\rpoloc} \cup {\rrfx} \cup {\rfr} \cup {\rco}\;\text{is acyclic}
    \\[-1ex]&
    \tag{\textsc{external}}\label{external}
    {\rob}\;\text{is acyclic}
  \end{align*}
\end{definition}

% Use these to refer to the rules in text:
%\ref{rf-comp} 
%\ref{co-tot}
%\ref{sc-per-loc}
%\ref{external}


Given an execution graph $G$, we say that $\aEv$ is an \emph{internal read} if
$\aEv\in\fcodom(\mathsf{po}\cap \mathsf{rf})$.    

% We are going to translate internal reads of execution graphs into 
% internal reads of the semantics.  

From $G$ we construct a candidate pomset $\aPS$ as follows:
\begin{itemize}
\item $\Event= \textsf{E}$,
% \item $\labelingAct(\aEv)=\tau \mathsf{lab}(e)$, if $\aEv$ is a % relaxed internal read, 
\item $\labelingAct(\aEv)=\mathsf{lab}(e)$, if $\aEv$ is not a relaxed
  internal read,
\item $\labelingForm(\aEv)=\TRUE$,
\item ${\gtN}=({\reco}\cup{\robi})^*$.
\end{itemize}
The relation ${\robi}$ is defined from ${\rob}$ by restricting the order into and out of an read that is in
the codomain of the $\rrfi$ relation.  More formally, let $\bEv\xdobi\aEv$ when $\bEv\xdob\aEv$ and
$\bEv\notin\fcodom(\rrfi), \aEv \notin\fcodom(\rrfi)$.  

Let $\robi$ be defined as for $\rob$, simply replacing $\rdob$ with $\rdobi$.

% considering the definition of $\rob$ without $\rrfi$, ie.:
% \begin{align*}
 %  \tag{Dependency order}
%   {\rdob} &\eqdef\smash{
 %    ({\raddr}\cup{\rdata});
 %    \cup ({\rctrl}\cup{\rdata}); {\IDW}; {\rcoi}^?
 %    \cup {\raddr}; {\rpox}; {\IDW}
 %  }
 %  \\
 %  \tag{Barrier order}
 %  {\rbob} &\eqdef\smash{
 %    {\IDAcq}; {\rpox}
 %    \cup {\rpox};{\IDRel}; {\rcoi}^?
 %  }
 %  \\
 %  \tag{Acyclic order}
 % %  {\rob} &\eqdef\smash{
 %   ({\robs} \cup {\rdob} \cup {\rbob})^+
  % }
% \end{align*}


We show that $\aPS$ is a top-level pomset, reasoning as follows.
% We establish the criteria for a top-level memory-model pomset:
\begin{itemize}
%\item ${\le}$ is a partial order.  This holds since $G.{\rar}$ is 
%acyclic.
% \item If $\bEv \le \aEv$ then $\bEv \gtN \aEv$.  By construction.
% \item If $\bEv \le \aEv$ and $\aEv \gtN \bEv$ then $\bEv = \aEv$.  Proved below.
% \item If $\cEv \le \bEv \gtN \aEv$ or $\cEv \gtN \bEv \le \aEv$ then
%   $\cEv \gtN \aEv$. By construction.
% \end{itemize}

% Next, we establish the criteria for a 3-valued pomset with preconditions (Definition~\ref{def:3pre}).
% \begin{itemize}
\item $\labelingForm(\aEv)$ implies $\labelingForm(\bEv)$ whenever
  $\bEv\le\aEv$.   Trivial, since every formula is $\TRUE$.
% \item $\aPS$ is $\aLoc$-coherent; that is, when restricted to events that
%   read or write $\aLoc$, $\gtN$ forms a partial order.
% \end{itemize}

% Finally, we establish the criteria for a top-level pomset
% (Definition~\ref{def:x-closed}).
% \begin{itemize}
%\item $\aEv$ is location independent. Trivial, since every formula 
% is $\TRUE$.
\item If $\aEv$ reads $\aVal$ from $\aLoc$, then there is some $\bEv$ such that
  \begin{itemize}
  \item $\bEv \lt \aEv$,  
  \item $\bEv$ writes $\aVal$ to $\aLoc$, and
  \item if $\cEv$ writes to $\aLoc$
    then either $\cEv \gtN \bEv$ or $\aEv \gtN \cEv$.
  \end{itemize}    
\end{itemize}

\subsection{Proof that  $({\robi} \cup {\reco})^*$ is irreflexive. }


\begin{lemma}\label{extendob}
Let $\aEv, \bEv$ be distinct events and $\bEv'\ ({\xob}\cap {\xpox}) \ \bEv\allowbreak\ (({\xeco}\cap {\xpox}) \setminus {\xrfi}) \  \aEv\ ({\xob} \cap {\xpox})  \ \aEv'$.  Then $\bEv' \xob \aEv'$.

\begin{proof}
If $\bEv'$ is an acquire,  or $\aEv$ is an release, or $\aEv'$ is a release, result is immediate.

We next consider the case where $\aEv$ is a read.  In this case,  $\bEv$ is a write.  Since $\bEv\ ((\xeco\cap \xpox) \setminus \xrfi) \  \aEv$, there is a write $\bEv_1$ such that $ \bEv \xcoe\ \bEv_1 \ \xrfe\ \aEv' $.  So, $\bEv \xob \aEv$ and result follows in this case. 


So, it suffices to prove the following assuming that $\bEv'$ is not an acquire and $\aEv'$ is not a release and $\aEv$ is not a release or a read and $\aEv, \bEv$ are distinct.
\begin{itemize}
\item If $\bEv'\ (\xob\cap \xpox)  \ \bEv(\xeco\cap\xpox)\aEv$ then $\bEv'\xob\aEv$.
\item If $\bEv\ (\xeco\cap\xpox) \ \aEv(\xob\cap\xpox)\aEv'$ then $\bEv\xob\aEv'$.
\end{itemize}


We first prove that if $\bEv'\ (\xob \cap \xpox) \ \bEv\ (\xeco \cap \xpox) \ \aEv$ then $\bEv'\xob\aEv$.   Proof proceeds by cases on the witness for $\bEv'\ (\xob\cap \xpox) \ \bEv$. 
\begin{itemize}
\item  If $\bEv' \xbob  \bEv$, then: 
\[ \bEv'\ (\smash{
    {\IDAcq}; {\rpox}
    \cup {\rpox};{\IDRel}; {\rcoi}^?) \ 
  }
\bEv
\]
Since $\bEv'$ is not an acquire, $\bEv' ({\rpox};{\IDRel}; {\rcoi}^?) \bEv$, so $\bEv$ is a write.  Since $\aEv$ is not a read,  $\bEv \xcoi\ \aEv$. Thus, result follows.

\item If $\bEv' \xdob  \bEv$, then: 
\[ \bEv'\ 
\smash{
    ( ({\rctrl}\cup{\rdata}); {\IDW}; {\rcoi}^?
    \cup {\raddr}; {\rpox}; {\IDW}
  } \
\bEv
\]
So, $\bEv$ is a write.  Since $\aEv$ is also a write, we deduce that 
\[ \bEv'\ 
\smash{
    ( ({\rctrl}\cup{\rdata}); {\IDW}; {\rcoi}^?
    \cup {\raddr}; {\rpox}; {\IDW}
  } \
\aEv
\]
\end{itemize}


We next prove  that if $\bEv\ (\xeco \cap \xpox) \ \aEv\ (\xob\cap \xpox) \ \aEv'$ then $\bEv\xob\aEv'$, under the assumptions that  $\aEv'$ is not a release and $\aEv$ is not a release or a read and $\aEv, \bEv$ are distinct.


 Proof proceeds by cases on the witness for $\aEv (\xob\cap \xpox) \aEv'$.  

\begin{itemize}
\item  If $\aEv \xbob  \aEv'$, then: 
\[ \aEv\ (\smash{
    {\IDAcq}; {\rpox}
    \cup {\rpox};{\IDRel}; {\rcoi}^?) \ 
  }
\aEv'
\]
Since $\aEv$ is not a read, $\aEv ({\rpox};{\IDRel}; {\rcoi}^?) \aEv'$.  Result follows since  $\bEv \xpox\ \aEv$.


\item If $\aEv \xdob  \aEv'$, then $\aEv$ is a read.  \popQED
\end{itemize}
\end{proof}
\end{lemma}


We now turn to proving that $({\robi} \cup {\reco})^*$ is acyclic.  

It suffices to consider possible cycles in $({\robi} \cup {\reco})^*$ that do not involve the read events fulfilled by $\rrfi$.    This is because the read events that are fulfilled by $\rrfi$ have the following properties:
\begin{itemize}
\item Any in-edge into the event factors through an in-edge from an acquire or the fulfilling write to the read
\item Any out-edge from the event factors through an out-edge to a release
\end{itemize}
Thus, if there is a cycle involving a read event fulfilled by $\rrfi$, there is also a cycle without such a read event. 


{\em In the rest of this section, we only consider events that are not read events fulfilled by $\rrfi$.}

\begin{lemma}\label{obeco1}
If $\bEv\xobi\aEv$ then $\lnot(\aEv\xeco\bEv)$.

\begin{proof}

Proof by contradiction.  Let 
\[  \aEv \xeco \bEv \xobi \aEv  \]

At least one of $\aEv,\bEv$ is a write.  So, if $\aEv \not\xpox \bEv$, then $\aEv \xob \bEv$, and we have a cycle in $\xob$.  

So, we conclude that $\aEv \xpox \bEv$

Since $\bEv \xobi \aEv$, there exists $\bEv \not\xpox \cEv$, $\bEv (\xeco \cap \xobi)  \cEv$, $\cEv \xobi \aEv$.

We reason by cases.
\begin{itemize}
\item If $\cEv$ is a write or $\aEv$ is a write,  $\cEv \xeco \aEv$ and we have an $\xeco$ cycle.

\item Otherwise, $\aEv$ is a read, $\bEv$ is a write. 

Let $\bEv \xobi \cEv_0 \xobi \cEv_1 \ldots \cEv_n \xobi \aEv$ be the witness.   If $\cEv_n \xpox \aEv$, then $\cEv_n \xobi \bEv$ and we have an $\xob$ cycle.

So, $\cEv_n \not\xpox \aEv$.  Thus, $\cEv_n$ is the write fulfilling
$\aEv$. So, we deduce: $\cEv_n \xeco \aEv$ and $\bEv \xeco \cEv_n$ yielding an $\xeco$ cycle. \popQED
\end{itemize}
\end{proof}
\end{lemma}

\begin{lemma}\label{obeco2}
$({\robi} \cup {\reco})^*$ is irreflexive.
\end{lemma}
\begin{proof}
The simple case that $\robi; \reco$ is irreflexive is proved above.  The full proof is by contradiction.  

Let $n \geq 1$ be  such that:
\begin{align*} 
&\aEv^0_0 \xobi \aEv^0_1 \xeco \bEv^0_0 \xobi \bEv^0_1  \\
(\xeco \cap \xobi) &  \   \aEv^1_0 \xobi \aEv^1_1 \xeco \bEv^1_0 \xobi \bEv^1_1 \\
(\xeco \cap \xobi) & \ \ldots \\
& \ldots \bEv^n_1 \\
 (\xeco \cap \xobi) & \  \aEv^0_0
\end{align*}
where  for all $i$, we have:
\[ \aEv^i_0 \xpox \aEv^i_1 (\xeco \cap \xpox) \bEv^i_0 \xpox \bEv^i_1\] and 
\[ \neg (\bEv^i_1 \xpox \aEv^{(i+1) \mod n}_0 ) \]
with the proviso that we have chosen the cycle with the minimum number of events.  

For any $i$, if $\aEv^i_0 \not= \aEv^i_1$ or $\bEv^i_0 \xpox \bEv^i_1$, via lemma~\ref{extendob}, we deduce that $\aEv^i_0  \xob \bEv^i_1$, contradicting minimality of number of events in cycle.  

So, we can assume that $n \geq 1$ is such that:
\begin{align*} 
&\ \aEv^0 \xeco  \bEv^0 \\
(\xeco \cap \xob) &  \   \aEv^1  \xeco \bEv^1 \\
(\xeco \cap \xob) & \ \ldots \\
& \ldots \bEv^n \\
 (\xeco \cap \xob) & \ \aEv^0
\end{align*}
which is a contradiction since it is a cycle in $\xeco$. 
% and since at least one of $\aEv^i ,\bEv^i$ is a write for all $i$. 
\end{proof}


