--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf papilio_pro.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3766 paths analyzed, 762 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.968ns.
--------------------------------------------------------------------------------

Paths for end point gold_recv/data_out_1 (SLICE_X9Y21.B3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_6 (FF)
  Destination:          gold_recv/data_out_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.840ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.622 - 0.715)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_6 to gold_recv/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y5.CQ        Tcko                  0.430   gold_recv/etu_cnt<7>
                                                       gold_recv/etu_cnt_6
    SLICE_X4Y7.B2        net (fanout=3)        0.992   gold_recv/etu_cnt<6>
    SLICE_X4Y7.B         Tilo                  0.254   gold_recv/etu_half<14>3
                                                       gold_recv/etu_half<14>1
    SLICE_X4Y7.D1        net (fanout=2)        0.605   gold_recv/etu_half<14>
    SLICE_X4Y7.D         Tilo                  0.254   gold_recv/etu_half<14>3
                                                       gold_recv/etu_half<14>3_1
    SLICE_X9Y21.B3       net (fanout=13)       1.932   gold_recv/etu_half<14>3
    SLICE_X9Y21.CLK      Tas                   0.373   gold_recv/data_out<3>
                                                       gold_recv/data_out_1_dpot
                                                       gold_recv/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (1.311ns logic, 3.529ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_3 (FF)
  Destination:          gold_recv/data_out_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.622 - 0.718)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_3 to gold_recv/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y4.DQ        Tcko                  0.430   gold_recv/etu_cnt<3>
                                                       gold_recv/etu_cnt_3
    SLICE_X4Y7.B3        net (fanout=4)        0.900   gold_recv/etu_cnt<3>
    SLICE_X4Y7.B         Tilo                  0.254   gold_recv/etu_half<14>3
                                                       gold_recv/etu_half<14>1
    SLICE_X4Y7.D1        net (fanout=2)        0.605   gold_recv/etu_half<14>
    SLICE_X4Y7.D         Tilo                  0.254   gold_recv/etu_half<14>3
                                                       gold_recv/etu_half<14>3_1
    SLICE_X9Y21.B3       net (fanout=13)       1.932   gold_recv/etu_half<14>3
    SLICE_X9Y21.CLK      Tas                   0.373   gold_recv/data_out<3>
                                                       gold_recv/data_out_1_dpot
                                                       gold_recv/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (1.311ns logic, 3.437ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_14 (FF)
  Destination:          gold_recv/data_out_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.603ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.622 - 0.711)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_14 to gold_recv/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.CQ        Tcko                  0.430   gold_recv/etu_cnt<14>
                                                       gold_recv/etu_cnt_14
    SLICE_X4Y7.B1        net (fanout=3)        0.755   gold_recv/etu_cnt<14>
    SLICE_X4Y7.B         Tilo                  0.254   gold_recv/etu_half<14>3
                                                       gold_recv/etu_half<14>1
    SLICE_X4Y7.D1        net (fanout=2)        0.605   gold_recv/etu_half<14>
    SLICE_X4Y7.D         Tilo                  0.254   gold_recv/etu_half<14>3
                                                       gold_recv/etu_half<14>3_1
    SLICE_X9Y21.B3       net (fanout=13)       1.932   gold_recv/etu_half<14>3
    SLICE_X9Y21.CLK      Tas                   0.373   gold_recv/data_out<3>
                                                       gold_recv/data_out_1_dpot
                                                       gold_recv/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.603ns (1.311ns logic, 3.292ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point gold_recv/data_out_0 (SLICE_X9Y21.A3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_6 (FF)
  Destination:          gold_recv/data_out_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.829ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.622 - 0.715)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_6 to gold_recv/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y5.CQ        Tcko                  0.430   gold_recv/etu_cnt<7>
                                                       gold_recv/etu_cnt_6
    SLICE_X4Y7.B2        net (fanout=3)        0.992   gold_recv/etu_cnt<6>
    SLICE_X4Y7.B         Tilo                  0.254   gold_recv/etu_half<14>3
                                                       gold_recv/etu_half<14>1
    SLICE_X4Y7.D1        net (fanout=2)        0.605   gold_recv/etu_half<14>
    SLICE_X4Y7.D         Tilo                  0.254   gold_recv/etu_half<14>3
                                                       gold_recv/etu_half<14>3_1
    SLICE_X9Y21.A3       net (fanout=13)       1.921   gold_recv/etu_half<14>3
    SLICE_X9Y21.CLK      Tas                   0.373   gold_recv/data_out<3>
                                                       gold_recv/data_out_0_dpot
                                                       gold_recv/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (1.311ns logic, 3.518ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_3 (FF)
  Destination:          gold_recv/data_out_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.737ns (Levels of Logic = 3)
  Clock Path Skew:      -0.096ns (0.622 - 0.718)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_3 to gold_recv/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y4.DQ        Tcko                  0.430   gold_recv/etu_cnt<3>
                                                       gold_recv/etu_cnt_3
    SLICE_X4Y7.B3        net (fanout=4)        0.900   gold_recv/etu_cnt<3>
    SLICE_X4Y7.B         Tilo                  0.254   gold_recv/etu_half<14>3
                                                       gold_recv/etu_half<14>1
    SLICE_X4Y7.D1        net (fanout=2)        0.605   gold_recv/etu_half<14>
    SLICE_X4Y7.D         Tilo                  0.254   gold_recv/etu_half<14>3
                                                       gold_recv/etu_half<14>3_1
    SLICE_X9Y21.A3       net (fanout=13)       1.921   gold_recv/etu_half<14>3
    SLICE_X9Y21.CLK      Tas                   0.373   gold_recv/data_out<3>
                                                       gold_recv/data_out_0_dpot
                                                       gold_recv/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.737ns (1.311ns logic, 3.426ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_14 (FF)
  Destination:          gold_recv/data_out_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.592ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.622 - 0.711)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_14 to gold_recv/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y7.CQ        Tcko                  0.430   gold_recv/etu_cnt<14>
                                                       gold_recv/etu_cnt_14
    SLICE_X4Y7.B1        net (fanout=3)        0.755   gold_recv/etu_cnt<14>
    SLICE_X4Y7.B         Tilo                  0.254   gold_recv/etu_half<14>3
                                                       gold_recv/etu_half<14>1
    SLICE_X4Y7.D1        net (fanout=2)        0.605   gold_recv/etu_half<14>
    SLICE_X4Y7.D         Tilo                  0.254   gold_recv/etu_half<14>3
                                                       gold_recv/etu_half<14>3_1
    SLICE_X9Y21.A3       net (fanout=13)       1.921   gold_recv/etu_half<14>3
    SLICE_X9Y21.CLK      Tas                   0.373   gold_recv/data_out<3>
                                                       gold_recv/data_out_0_dpot
                                                       gold_recv/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (1.311ns logic, 3.281ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point gold_recv/data_out_1 (SLICE_X9Y21.B6), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_4 (FF)
  Destination:          gold_recv/data_out_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.660ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.622 - 0.715)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_4 to gold_recv/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y5.AQ        Tcko                  0.430   gold_recv/etu_cnt<7>
                                                       gold_recv/etu_cnt_4
    SLICE_X7Y7.D6        net (fanout=4)        0.951   gold_recv/etu_cnt<4>
    SLICE_X7Y7.D         Tilo                  0.259   gold_recv/etu_cnt<14>
                                                       gold_recv/etu_full<14>1
    SLICE_X7Y8.C1        net (fanout=2)        0.744   gold_recv/etu_full<14>
    SLICE_X7Y8.C         Tilo                  0.259   gold_recv/state_FSM_FFd2
                                                       gold_recv/etu_full<14>3_1
    SLICE_X9Y21.B6       net (fanout=14)       1.644   gold_recv/etu_full<14>3
    SLICE_X9Y21.CLK      Tas                   0.373   gold_recv/data_out<3>
                                                       gold_recv/data_out_1_dpot
                                                       gold_recv/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.660ns (1.321ns logic, 3.339ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_8 (FF)
  Destination:          gold_recv/data_out_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.645ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.622 - 0.713)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_8 to gold_recv/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y6.AQ        Tcko                  0.430   gold_recv/etu_cnt<11>
                                                       gold_recv/etu_cnt_8
    SLICE_X7Y7.D2        net (fanout=3)        0.936   gold_recv/etu_cnt<8>
    SLICE_X7Y7.D         Tilo                  0.259   gold_recv/etu_cnt<14>
                                                       gold_recv/etu_full<14>1
    SLICE_X7Y8.C1        net (fanout=2)        0.744   gold_recv/etu_full<14>
    SLICE_X7Y8.C         Tilo                  0.259   gold_recv/state_FSM_FFd2
                                                       gold_recv/etu_full<14>3_1
    SLICE_X9Y21.B6       net (fanout=14)       1.644   gold_recv/etu_full<14>3
    SLICE_X9Y21.CLK      Tas                   0.373   gold_recv/data_out<3>
                                                       gold_recv/data_out_1_dpot
                                                       gold_recv/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (1.321ns logic, 3.324ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_9 (FF)
  Destination:          gold_recv/data_out_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.622 - 0.713)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_9 to gold_recv/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y6.BQ        Tcko                  0.430   gold_recv/etu_cnt<11>
                                                       gold_recv/etu_cnt_9
    SLICE_X5Y7.A1        net (fanout=3)        0.996   gold_recv/etu_cnt<9>
    SLICE_X5Y7.A         Tilo                  0.259   gold_recv/etu_full<14>1
                                                       gold_recv/etu_full<14>2
    SLICE_X7Y8.C3        net (fanout=2)        0.651   gold_recv/etu_full<14>1
    SLICE_X7Y8.C         Tilo                  0.259   gold_recv/state_FSM_FFd2
                                                       gold_recv/etu_full<14>3_1
    SLICE_X9Y21.B6       net (fanout=14)       1.644   gold_recv/etu_full<14>3
    SLICE_X9Y21.CLK      Tas                   0.373   gold_recv/data_out<3>
                                                       gold_recv/data_out_1_dpot
                                                       gold_recv/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (1.321ns logic, 3.291ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point txi/bit_cnt_2 (SLICE_X10Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               txi/bit_cnt_2 (FF)
  Destination:          txi/bit_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: txi/bit_cnt_2 to txi/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.DQ      Tcko                  0.200   txi/bit_cnt<2>
                                                       txi/bit_cnt_2
    SLICE_X10Y33.D6      net (fanout=2)        0.025   txi/bit_cnt<2>
    SLICE_X10Y33.CLK     Tah         (-Th)    -0.190   txi/bit_cnt<2>
                                                       txi/bit_cnt_2_dpot
                                                       txi/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point gold_tx/dout (SLICE_X14Y10.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gold_tx/dout (FF)
  Destination:          gold_tx/dout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gold_tx/dout to gold_tx/dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.DQ      Tcko                  0.200   gold_tx/dout
                                                       gold_tx/dout
    SLICE_X14Y10.D6      net (fanout=2)        0.027   gold_tx/dout
    SLICE_X14Y10.CLK     Tah         (-Th)    -0.190   gold_tx/dout
                                                       gold_tx/dout_rstpot
                                                       gold_tx/dout
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point gold_recv/bit_cnt_0 (SLICE_X6Y8.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gold_recv/bit_cnt_0 (FF)
  Destination:          gold_recv/bit_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gold_recv/bit_cnt_0 to gold_recv/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.AQ        Tcko                  0.200   gold_recv/bit_cnt<2>
                                                       gold_recv/bit_cnt_0
    SLICE_X6Y8.A6        net (fanout=4)        0.031   gold_recv/bit_cnt<0>
    SLICE_X6Y8.CLK       Tah         (-Th)    -0.190   gold_recv/bit_cnt<2>
                                                       gold_recv/bit_cnt_0_dpot
                                                       gold_recv/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fpga_buf<7>/CLK
  Logical resource: fpga_buf_4/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fpga_buf<7>/CLK
  Logical resource: fpga_buf_5/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.968|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3766 paths, 0 nets, and 976 connections

Design statistics:
   Minimum period:   4.968ns{1}   (Maximum frequency: 201.288MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar  9 15:43:29 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



