Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec  4 12:41:21 2025
| Host         : LAPTOP-6PEI4GLP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file picorv32_top_control_sets_placed.rpt
| Design       : picorv32_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           51 |
| No           | No                    | Yes                    |              15 |            7 |
| No           | Yes                   | No                     |             116 |           45 |
| Yes          | No                    | No                     |             229 |           85 |
| Yes          | No                    | Yes                    |              52 |           13 |
| Yes          | Yes                   | No                     |             487 |          148 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+--------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_uart_tx/tx_i_1_n_0                       | u_sram/mem_state2              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_pico/mem_addr[31]_i_1_n_0                | u_pico/mem_wstrb[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_uart_rx/bit_idx[3]_i_1__0_n_0            | u_sram/mem_state2              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_uart_tx/bit_idx[3]_i_1_n_0               | u_sram/mem_state2              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_pico/latched_rd[4]_i_2_n_0               | u_pico/latched_rd[4]_i_1_n_0   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | u_pico/addr_reg0                           | u_pico/mem_valid_reg_0         |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG |                                            | u_pico/mem_valid_reg_0         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | u_pico/cpu_state[7]_i_2_n_0                | u_pico/cpu_state[7]_i_1_n_0    |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | u_pico/E[0]                                | u_sram/mem_state2              |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | u_pico/is_lui_auipc_jal_jalr_addi_add_sub0 | u_pico/decoded_imm[19]_i_1_n_0 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | u_uart_rx/buf1_valid                       | u_sram/mem_state2              |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | u_uart_rx/buf0[7]_i_1_n_0                  | u_sram/mem_state2              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_uart_tx/shift_reg                        |                                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_uart_tx/baud_cnt[10]_i_1_n_0             | u_sram/mem_state2              |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | u_pico/is_lui_auipc_jal_jalr_addi_add_sub0 | u_pico/decoded_imm[31]_i_1_n_0 |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | u_pico/mem_wstrb_reg[1]_0[0]               | u_sram/mem_state2              |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | u_uart_rx/baud_cnt[15]_i_1_n_0             | u_sram/mem_state2              |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | u_sram/ram_ready_reg_0                     |                                |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | u_pico/is_lui_auipc_jal_jalr_addi_add_sub0 | u_sram/mem_state2              |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG | u_pico/is_lui_auipc_jal_jalr_addi_add_sub0 |                                |               10 |             30 |         3.00 |
|  clk_IBUF_BUFG | u_pico/mem_addr[31]_i_1_n_0                |                                |               11 |             30 |         2.73 |
|  clk_IBUF_BUFG | u_pico/rx_ready_r_reg_0                    | u_sram/mem_state2              |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_pico/mem_wdata[31]_i_1_n_0               |                                |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | u_pico/reg_op1[31]_i_1_n_0                 |                                |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | u_pico/reg_op2[31]_i_1_n_0                 |                                |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | u_pico/instr_jal_i_1_n_0                   |                                |               12 |             43 |         3.58 |
|  clk_IBUF_BUFG | u_pico/reg_next_pc                         | u_sram/mem_state2              |               19 |             62 |         3.26 |
|  clk_IBUF_BUFG | u_pico/count_instr                         | u_sram/mem_state2              |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | u_pico/cpuregs_reg_r1_0_31_0_5_i_1_n_0     |                                |               11 |             88 |         8.00 |
|  clk_IBUF_BUFG |                                            |                                |               51 |             94 |         1.84 |
|  clk_IBUF_BUFG |                                            | u_sram/mem_state2              |               50 |            124 |         2.48 |
|  clk_IBUF_BUFG | u_pico/addr_reg0                           | u_sram/mem_state2              |               80 |            240 |         3.00 |
+----------------+--------------------------------------------+--------------------------------+------------------+----------------+--------------+


