Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Nov 26 15:55:59 2023
| Host         : linus-systemproductname running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file i2s_playback_control_sets_placed.rpt
| Design       : i2s_playback
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              97 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              88 |           24 |
| Yes          | No                    | Yes                    |             312 |          104 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------+---------------------------+------------------+----------------+--------------+
|       Clock Signal       |                Enable Signal                |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------------------------------------+---------------------------+------------------+----------------+--------------+
|  i2s_clock/inst/clk_out1 | i2s_transceiver_0/sd_tx_i_1_n_0             | i2s_transceiver_0/reset_n |                1 |              1 |         1.00 |
|  i2s_clock/inst/clk_out1 | buffer_left/average[19]_i_1_n_0             |                           |                6 |             20 |         3.33 |
|  i2s_clock/inst/clk_out1 | buffer_right/average[19]_i_1__0_n_0         |                           |                6 |             20 |         3.33 |
|  i2s_clock/inst/clk_out1 | i2s_transceiver_0/l_data_rx_int_0           | i2s_transceiver_0/reset_n |               11 |             24 |         2.18 |
|  i2s_clock/inst/clk_out1 | i2s_transceiver_0/r_data_rx_int_1           | i2s_transceiver_0/reset_n |                9 |             24 |         2.67 |
|  i2s_clock/inst/clk_out1 | i2s_transceiver_0/r_data_tx_int[23]_i_1_n_0 | i2s_transceiver_0/reset_n |                9 |             24 |         2.67 |
|  i2s_clock/inst/clk_out1 | i2s_transceiver_0/l_data_tx_int[23]_i_1_n_0 | i2s_transceiver_0/reset_n |                9 |             24 |         2.67 |
|  i2s_clock/inst/clk_out1 | i2s_transceiver_0/p_1_in                    | i2s_transceiver_0/reset_n |                9 |             33 |         3.67 |
|  i2s_clock/inst/clk_out1 | i2s_transceiver_0/l_data_rx[23]_i_1_n_0     | i2s_transceiver_0/reset_n |               19 |             48 |         2.53 |
|  i2s_clock/inst/clk_out1 | buffer_right/shiftRegister[0]_0             |                           |                6 |             48 |         8.00 |
|  i2s_clock/inst/clk_out1 | buffer_left/shiftRegister[0]_0              |                           |                6 |             48 |         8.00 |
|  i2s_clock/inst/clk_out1 | buffer_right/shiftRegister[0]_0             | i2s_transceiver_0/reset_n |               19 |             67 |         3.53 |
|  i2s_clock/inst/clk_out1 | buffer_left/shiftRegister[0]_0              | i2s_transceiver_0/reset_n |               18 |             67 |         3.72 |
|  i2s_clock/inst/clk_out1 |                                             | i2s_transceiver_0/reset_n |               25 |             97 |         3.88 |
+--------------------------+---------------------------------------------+---------------------------+------------------+----------------+--------------+


