####AY_RM_V30_REVISIT####   
####AY_RM_V30_REVISIT####   


## -- PVIM 1604581714 (HCW timeout)
$WORKAREA/src/val/tof/hqm_cfg_test -tv hcw_timeout -dirtag hcw_timeout

## -- PVIM 1604581722 (Excess completions)
## -- PVIM 1604581724 (Excess tokens)
## -- PVIM 1604581719 (Token return errors)
.include hcw_ingress_token_comp_error.list

## -- PVIM 1604581724 (Excess tokens)
$WORKAREA/src/val/tof/hqm_cfg_test -tv excess_token_return -dirtag excess_token_return

## -- PVIM 1604581722 (Excess completions)
$WORKAREA/src/val/tof/hqm_cfg_test -tv excess_completion -dirtag excess_completion

## -- PVIM 1604581721 (Credit utilization errors)
$WORKAREA/src/val/tof/hcw_ingress_token_error_test -tv pp0_ill_credit -dirtag pp0_ill_credit
$WORKAREA/src/val/tof/hcw_ingress_token_error_test -tv credit_error   -dirtag credit_error


## --pvim 1604581713 Completion from illegal PP type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_pp_type -tv exp_msix0_cnt         -dirtag pp0_ill_pp_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_pp_type -tv exp_msix0_cnt         -dirtag pp1_ill_pp_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_pp_type -tv exp_msix0_cnt         -dirtag pp2_ill_pp_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_pp_type -tv exp_msix0_cnt         -dirtag pp3_ill_pp_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_pp_type -tv exp_msix0_cnt         -dirtag pp4_ill_pp_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_pp_type -tv exp_msix0_cnt         -dirtag pp5_ill_pp_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_pp_type -tv exp_msix0_cnt         -dirtag pp6_ill_pp_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_pp_type -tv exp_msix0_cnt         -dirtag pp7_ill_pp_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_pp_type -tv exp_msix0_cnt         -dirtag pp8_ill_pp_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_pp_type -tv exp_msix0_cnt         -dirtag pp9_ill_pp_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_pp_type_burst -tv exp_msix0_cnt   -dirtag pp0_ill_pp_type_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_pp_type_burst -tv exp_msix0_cnt   -dirtag pp1_ill_pp_type_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_pp_type_burst -tv exp_msix0_cnt   -dirtag pp2_ill_pp_type_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_pp_type_burst -tv exp_msix0_cnt   -dirtag pp3_ill_pp_type_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_pp_type_burst -tv exp_msix0_cnt   -dirtag pp4_ill_pp_type_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_pp_type_burst -tv exp_msix0_cnt   -dirtag pp5_ill_pp_type_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_pp_type_burst -tv exp_msix0_cnt   -dirtag pp6_ill_pp_type_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_pp_type_burst -tv exp_msix0_cnt   -dirtag pp7_ill_pp_type_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_pp_type_burst -tv exp_msix0_cnt   -dirtag pp8_ill_pp_type_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_pp_type_burst -tv exp_msix0_cnt   -dirtag pp9_ill_pp_type_burst

## --pvim 1604581716 Illegal HCW format
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_hcw_cmd -tv exp_msix0_cnt         -dirtag pp0_ill_hcw_cmd
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_hcw_cmd -tv exp_msix0_cnt         -dirtag pp1_ill_hcw_cmd
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_hcw_cmd -tv exp_msix0_cnt         -dirtag pp2_ill_hcw_cmd
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_hcw_cmd -tv exp_msix0_cnt         -dirtag pp3_ill_hcw_cmd
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_hcw_cmd -tv exp_msix0_cnt         -dirtag pp4_ill_hcw_cmd
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_hcw_cmd -tv exp_msix0_cnt         -dirtag pp5_ill_hcw_cmd
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_hcw_cmd -tv exp_msix0_cnt         -dirtag pp6_ill_hcw_cmd
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_hcw_cmd -tv exp_msix0_cnt         -dirtag pp7_ill_hcw_cmd
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_hcw_cmd -tv exp_msix0_cnt         -dirtag pp8_ill_hcw_cmd
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_hcw_cmd -tv exp_msix0_cnt         -dirtag pp9_ill_hcw_cmd
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_hcw_cmd_burst -tv exp_msix0_cnt   -dirtag pp0_ill_hcw_cmd_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_hcw_cmd_burst -tv exp_msix0_cnt   -dirtag pp1_ill_hcw_cmd_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_hcw_cmd_burst -tv exp_msix0_cnt   -dirtag pp2_ill_hcw_cmd_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_hcw_cmd_burst -tv exp_msix0_cnt   -dirtag pp3_ill_hcw_cmd_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_hcw_cmd_burst -tv exp_msix0_cnt   -dirtag pp4_ill_hcw_cmd_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_hcw_cmd_burst -tv exp_msix0_cnt   -dirtag pp5_ill_hcw_cmd_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_hcw_cmd_burst -tv exp_msix0_cnt   -dirtag pp6_ill_hcw_cmd_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_hcw_cmd_burst -tv exp_msix0_cnt   -dirtag pp7_ill_hcw_cmd_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_hcw_cmd_burst -tv exp_msix0_cnt   -dirtag pp8_ill_hcw_cmd_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_hcw_cmd_burst -tv exp_msix0_cnt   -dirtag pp9_ill_hcw_cmd_burst

## -- PVIM 1604581715 illegal Atomic QE
$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_atm_qe_0     -dirtag hqm_ill_atm_qe_0
$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_atm_qe_1     -dirtag hqm_ill_atm_qe_1
$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_atm_qe_8     -dirtag hqm_ill_atm_qe_8
$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_atm_qe_9     -dirtag hqm_ill_atm_qe_9
$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_atm_qid0_all_cmd_hcw -dirtag hqm_ill_atm_qid0_all_cmd_hcw

## --PVIM 1604581717 Illegaly ordered QE
## Test for illegal QID TYPE, Ordered<->Unordered, ill qid and disabled QID 

## Illegal LDB QID configuration aid=0x5
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_ord_qe -tv exp_msix0_cnt         -dirtag pp0_ill_ord_qe
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_ord_qe -tv exp_msix0_cnt         -dirtag pp1_ill_ord_qe
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_ord_qe -tv exp_msix0_cnt         -dirtag pp8_ill_ord_qe
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_ord_qe -tv exp_msix0_cnt         -dirtag pp9_ill_ord_qe
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_ord_qe_burst -tv exp_msix0_cnt   -dirtag pp0_ill_ord_qe_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_ord_qe_burst -tv exp_msix0_cnt   -dirtag pp1_ill_ord_qe_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_ord_qe_burst -tv exp_msix0_cnt   -dirtag pp8_ill_ord_qe_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_ord_qe_burst -tv exp_msix0_cnt   -dirtag pp9_ill_ord_qe_burst
##illegal unordered QE LDB QID configuration aid=0x5
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_unord_qe -tv exp_msix0_cnt                -dirtag pp4_ill_unord_qe 
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_unord_qe -tv exp_msix0_cnt                -dirtag pp5_ill_unord_qe
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_unord_qe_burst -tv exp_msix0_cnt          -dirtag pp4_ill_unord_qe_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_unord_qe_burst -tv exp_msix0_cnt          -dirtag pp5_ill_unord_qe_burst

#Ingress error: Illegal QID aid=0x3
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_qid -tv exp_msix0_cnt                  -dirtag pp6_ill_qid_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_qid -tv exp_msix0_cnt                  -dirtag pp7_ill_qid_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_qid_burst -tv exp_msix0_cnt            -dirtag pp6_ill_qid_type_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_qid_burst -tv exp_msix0_cnt            -dirtag pp7_ill_qid_type_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_qid -tv exp_msix0_cnt                  -dirtag pp3_ill_qid_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_qid_burst -tv exp_msix0_cnt            -dirtag pp3_ill_qid_type_burst

##Ingress error: Disabled QID resource aid=0x4
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_disabled_qid -tv exp_msix0_cnt                  -dirtag pp2_ill_qid_type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_disabled_qid_burst -tv exp_msix0_cnt            -dirtag pp2_ill_qid_type_burst

## -- PVIM 1604581728 illegal PP :HCW Enqueue to illegal PP Type
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_pp_num -tv exp_msix0_cnt         -dirtag pp0_ill_pp_num                
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_pp_num -tv exp_msix0_cnt         -dirtag pp1_ill_pp_num          
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_pp_num -tv exp_msix0_cnt         -dirtag pp2_ill_pp_num                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_pp_num -tv exp_msix0_cnt         -dirtag pp3_ill_pp_num                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_pp_num -tv exp_msix0_cnt         -dirtag pp4_ill_pp_num                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_pp_num -tv exp_msix0_cnt         -dirtag pp5_ill_pp_num                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_pp_num -tv exp_msix0_cnt         -dirtag pp6_ill_pp_num                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_pp_num -tv exp_msix0_cnt         -dirtag pp7_ill_pp_num                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_pp_num -tv exp_msix0_cnt         -dirtag pp8_ill_pp_num                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_pp_num -tv exp_msix0_cnt         -dirtag pp9_ill_pp_num                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_pp_num_burst -tv exp_msix0_cnt   -dirtag pp0_ill_pp_num_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_pp_num_burst -tv exp_msix0_cnt   -dirtag pp1_ill_pp_num_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_pp_num_burst -tv exp_msix0_cnt   -dirtag pp2_ill_pp_num_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_pp_num_burst -tv exp_msix0_cnt   -dirtag pp3_ill_pp_num_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_pp_num_burst -tv exp_msix0_cnt   -dirtag pp4_ill_pp_num_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_pp_num_burst -tv exp_msix0_cnt   -dirtag pp5_ill_pp_num_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_pp_num_burst -tv exp_msix0_cnt   -dirtag pp6_ill_pp_num_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_pp_num_burst -tv exp_msix0_cnt   -dirtag pp7_ill_pp_num_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_pp_num_burst -tv exp_msix0_cnt   -dirtag pp8_ill_pp_num_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_pp_num_burst -tv exp_msix0_cnt   -dirtag pp9_ill_pp_num_burst   

## follwoing test needs to included for ALL_0/ALL_1 HCW command, illegal PP_NUM and ILL_QID NUM respectively
##PVIM 1604581922 
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_hcw_all0 -tv exp_msix0_cnt   -dirtag pp0_ill_hcw_all0
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_hcw_all0 -tv exp_msix0_cnt   -dirtag pp1_ill_hcw_all0
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_hcw_all0 -tv exp_msix0_cnt   -dirtag pp2_ill_hcw_all0
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_hcw_all0 -tv exp_msix0_cnt   -dirtag pp3_ill_hcw_all0
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_hcw_all0 -tv exp_msix0_cnt   -dirtag pp4_ill_hcw_all0
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_hcw_all0 -tv exp_msix0_cnt   -dirtag pp5_ill_hcw_all0
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_hcw_all0 -tv exp_msix0_cnt   -dirtag pp6_ill_hcw_all0
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_hcw_all0 -tv exp_msix0_cnt   -dirtag pp7_ill_hcw_all0
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_hcw_all0 -tv exp_msix0_cnt   -dirtag pp8_ill_hcw_all0
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_hcw_all0 -tv exp_msix0_cnt   -dirtag pp9_ill_hcw_all0

$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_hcw_all0_burst -tv exp_msix0_cnt   -dirtag pp0_ill_hcw_all0_burst 
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_hcw_all0_burst -tv exp_msix0_cnt   -dirtag pp1_ill_hcw_all0_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_hcw_all0_burst -tv exp_msix0_cnt   -dirtag pp2_ill_hcw_all0_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_hcw_all0_burst -tv exp_msix0_cnt   -dirtag pp3_ill_hcw_all0_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_hcw_all0_burst -tv exp_msix0_cnt   -dirtag pp4_ill_hcw_all0_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_hcw_all0_burst -tv exp_msix0_cnt   -dirtag pp5_ill_hcw_all0_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_hcw_all0_burst -tv exp_msix0_cnt   -dirtag pp6_ill_hcw_all0_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_hcw_all0_burst -tv exp_msix0_cnt   -dirtag pp7_ill_hcw_all0_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_hcw_all0_burst -tv exp_msix0_cnt   -dirtag pp8_ill_hcw_all0_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_hcw_all0_burst -tv exp_msix0_cnt   -dirtag pp9_ill_hcw_all0_burst

$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_hcw_all1 -tv exp_msix0_cnt   -dirtag pp0_ill_hcw_all1 
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_hcw_all1 -tv exp_msix0_cnt   -dirtag pp1_ill_hcw_all1
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_hcw_all1 -tv exp_msix0_cnt   -dirtag pp2_ill_hcw_all1
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_hcw_all1 -tv exp_msix0_cnt   -dirtag pp3_ill_hcw_all1
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_hcw_all1 -tv exp_msix0_cnt   -dirtag pp4_ill_hcw_all1
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_hcw_all1 -tv exp_msix0_cnt   -dirtag pp5_ill_hcw_all1
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_hcw_all1 -tv exp_msix0_cnt   -dirtag pp6_ill_hcw_all1
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_hcw_all1 -tv exp_msix0_cnt   -dirtag pp7_ill_hcw_all1
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_hcw_all1 -tv exp_msix0_cnt   -dirtag pp8_ill_hcw_all1
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_hcw_all1 -tv exp_msix0_cnt   -dirtag pp9_ill_hcw_all1
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_hcw_all1_burst -tv exp_msix0_cnt   -dirtag pp0_ill_hcw_all1_burst 
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_hcw_all1_burst -tv exp_msix0_cnt   -dirtag pp1_ill_hcw_all1_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_hcw_all1_burst -tv exp_msix0_cnt   -dirtag pp2_ill_hcw_all1_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_hcw_all1_burst -tv exp_msix0_cnt   -dirtag pp3_ill_hcw_all1_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_hcw_all1_burst -tv exp_msix0_cnt   -dirtag pp4_ill_hcw_all1_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_hcw_all1_burst -tv exp_msix0_cnt   -dirtag pp5_ill_hcw_all1_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_hcw_all1_burst -tv exp_msix0_cnt   -dirtag pp6_ill_hcw_all1_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_hcw_all1_burst -tv exp_msix0_cnt   -dirtag pp7_ill_hcw_all1_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_hcw_all1_burst -tv exp_msix0_cnt   -dirtag pp8_ill_hcw_all1_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_hcw_all1_burst -tv exp_msix0_cnt   -dirtag pp9_ill_hcw_all1_burst

##  hcw_ingress_check_test:pp0_ill3   -dirtag pp0_ill_pp_num
##  hcw_ingress_check_test:pp0_ill5   -dirtag pp0_ill_qid_num


## PVIM:1604581727 HCW enqueued to disabled PP
.repeat 5
$WORKAREA/src/val/tof/hqm_cfg_test -tv hcw_enq_to_dis_pp_dir    -dirtag hcw_enq_to_dis_pp_dir
$WORKAREA/src/val/tof/hqm_cfg_test -tv hcw_enq_to_dis_pp_ldb    -dirtag hcw_enq_to_dis_pp_ldb
.repeat 

## PVIM:1604581729 HCW enqueued to illegal queue type LDB/DIR
$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_ord_qe_0     -dirtag hqm_ill_ord_qe_0
$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_ord_qe_1     -dirtag hqm_ill_ord_qe_1
$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_ord_qe_2     -dirtag hqm_ill_ord_qe_2
$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_ord_qe_3     -dirtag hqm_ill_ord_qe_3
$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_ord_qe_8     -dirtag hqm_ill_ord_qe_8
$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_uno_qe_4     -dirtag hqm_ill_uno_qe_4
$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_uno_qe_5     -dirtag hqm_ill_uno_qe_5

$WORKAREA/src/val/tof/hqm_cfg_test -tv hqm_ill_dir_qe     -dirtag hqm_ill_dir_qe



## -- Testcase for QID out of range (LDB >31; DIR > 63)
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_qid_gt_range -tv exp_msix0_cnt         -dirtag pp0_ill_qid_gt_range                
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_qid_gt_range -tv exp_msix0_cnt         -dirtag pp1_ill_qid_gt_range          
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_qid_gt_range -tv exp_msix0_cnt         -dirtag pp2_ill_qid_gt_range                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_qid_gt_range -tv exp_msix0_cnt         -dirtag pp3_ill_qid_gt_range                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_qid_gt_range -tv exp_msix0_cnt         -dirtag pp4_ill_qid_gt_range                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_qid_gt_range -tv exp_msix0_cnt         -dirtag pp5_ill_qid_gt_range                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_qid_gt_range -tv exp_msix0_cnt         -dirtag pp6_ill_qid_gt_range                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_qid_gt_range -tv exp_msix0_cnt         -dirtag pp7_ill_qid_gt_range                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_qid_gt_range -tv exp_msix0_cnt         -dirtag pp8_ill_qid_gt_range                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_qid_gt_range -tv exp_msix0_cnt         -dirtag pp9_ill_qid_gt_range                  
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_qid_gt_range_burst -tv exp_msix0_cnt   -dirtag pp0_ill_qid_gt_range_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_qid_gt_range_burst -tv exp_msix0_cnt   -dirtag pp1_ill_qid_gt_range_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_qid_gt_range_burst -tv exp_msix0_cnt   -dirtag pp2_ill_qid_gt_range_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_qid_gt_range_burst -tv exp_msix0_cnt   -dirtag pp3_ill_qid_gt_range_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_qid_gt_range_burst -tv exp_msix0_cnt   -dirtag pp4_ill_qid_gt_range_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_qid_gt_range_burst -tv exp_msix0_cnt   -dirtag pp5_ill_qid_gt_range_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_qid_gt_range_burst -tv exp_msix0_cnt   -dirtag pp6_ill_qid_gt_range_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_qid_gt_range_burst -tv exp_msix0_cnt   -dirtag pp7_ill_qid_gt_range_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_qid_gt_range_burst -tv exp_msix0_cnt   -dirtag pp8_ill_qid_gt_range_burst   
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_qid_gt_range_burst -tv exp_msix0_cnt   -dirtag pp9_ill_qid_gt_range_burst   

##PVIM 1604581922 
## illigal qid num [ legal qid num^ 8'h03
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_qid_num -tv exp_msix0_cnt -dirtag pp0_ill_qid_num
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_qid_num -tv exp_msix0_cnt -dirtag pp1_ill_qid_num
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_qid_num -tv exp_msix0_cnt -dirtag pp2_ill_qid_num
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_qid_num -tv exp_msix0_cnt -dirtag pp3_ill_qid_num
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_qid_num -tv exp_msix0_cnt -dirtag pp4_ill_qid_num
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_qid_num -tv exp_msix0_cnt -dirtag pp5_ill_qid_num
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_qid_num -tv exp_msix0_cnt -dirtag pp6_ill_qid_num
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_qid_num -tv exp_msix0_cnt -dirtag pp7_ill_qid_num
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_qid_num -tv exp_msix0_cnt -dirtag pp8_ill_qid_num
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_qid_num -tv exp_msix0_cnt -dirtag pp9_ill_qid_num

$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_qid_num_burst -tv exp_msix0_cnt -dirtag pp0_ill_qid_num_burst 
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_qid_num_burst -tv exp_msix0_cnt -dirtag pp1_ill_qid_num_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_qid_num_burst -tv exp_msix0_cnt -dirtag pp2_ill_qid_num_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_qid_num_burst -tv exp_msix0_cnt -dirtag pp3_ill_qid_num_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_qid_num_burst -tv exp_msix0_cnt -dirtag pp4_ill_qid_num_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_qid_num_burst -tv exp_msix0_cnt -dirtag pp5_ill_qid_num_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_qid_num_burst -tv exp_msix0_cnt -dirtag pp6_ill_qid_num_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_qid_num_burst -tv exp_msix0_cnt -dirtag pp7_ill_qid_num_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_qid_num_burst -tv exp_msix0_cnt -dirtag pp8_ill_qid_num_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_qid_num_burst -tv exp_msix0_cnt -dirtag pp9_ill_qid_num_burst
## Illegal VF NUM
####AY_RM_VF_V30 hcw_ingress_check_test:pp0_ill_dve_vf_num                        -dirtag pp0_ill_dve_vf_num
####AY_RM_VF_V30 hcw_ingress_check_test:pp1_ill_dve_vf_num+exp_msix0_cnt          -dirtag pp1_ill_dve_vf_num
####AY_RM_VF_V30 hcw_ingress_check_test:pp2_ill_dve_vf_num                        -dirtag pp2_ill_dve_vf_num
####AY_RM_VF_V30 hcw_ingress_check_test:pp3_ill_dve_vf_num+exp_msix0_cnt          -dirtag pp3_ill_dve_vf_num
####AY_RM_VF_V30 hcw_ingress_check_test:pp4_ill_dve_vf_num                        -dirtag pp4_ill_dve_vf_num
####AY_RM_VF_V30 hcw_ingress_check_test:pp5_ill_dve_vf_num+exp_msix0_cnt          -dirtag pp5_ill_dve_vf_num
####AY_RM_VF_V30 hcw_ingress_check_test:pp6_ill_dve_vf_num                        -dirtag pp6_ill_dve_vf_num
####AY_RM_VF_V30 hcw_ingress_check_test:pp7_ill_dve_vf_num+exp_msix0_cnt          -dirtag pp7_ill_dve_vf_num
####AY_RM_VF_V30 hcw_ingress_check_test:pp8_ill_dve_vf_num                        -dirtag pp8_ill_dve_vf_num
####AY_RM_VF_V30 hcw_ingress_check_test:pp9_ill_dve_vf_num+exp_msix0_cnt          -dirtag pp9_ill_dve_vf_num

####AY_RM_VF_V30 hcw_ingress_check_test:pp0_ill_dve_vf_num_burst                        -dirtag pp0_ill_dve_vf_num_burst 
####AY_RM_VF_V30 hcw_ingress_check_test:pp1_ill_dve_vf_num_burst+exp_msix0_cnt          -dirtag pp1_ill_dve_vf_num_burst
####AY_RM_VF_V30 hcw_ingress_check_test:pp2_ill_dve_vf_num_burst                        -dirtag pp2_ill_dve_vf_num_burst
####AY_RM_VF_V30 hcw_ingress_check_test:pp3_ill_dve_vf_num_burst+exp_msix0_cnt          -dirtag pp3_ill_dve_vf_num_burst
####AY_RM_VF_V30 hcw_ingress_check_test:pp4_ill_dve_vf_num_burst                        -dirtag pp4_ill_dve_vf_num_burst
####AY_RM_VF_V30 hcw_ingress_check_test:pp5_ill_dve_vf_num_burst+exp_msix0_cnt          -dirtag pp5_ill_dve_vf_num_burst
####AY_RM_VF_V30 hcw_ingress_check_test:pp6_ill_dve_vf_num_burst                        -dirtag pp6_ill_dve_vf_num_burst
####AY_RM_VF_V30 hcw_ingress_check_test:pp7_ill_dve_vf_num_burst+exp_msix0_cnt          -dirtag pp7_ill_dve_vf_num_burst
####AY_RM_VF_V30 hcw_ingress_check_test:pp8_ill_dve_vf_num_burst                        -dirtag pp8_ill_dve_vf_num_burst
####AY_RM_VF_V30 hcw_ingress_check_test:pp9_ill_dve_vf_num_burst+exp_msix0_cnt          -dirtag pp9_ill_dve_vf_num_burst
##    ##vas write permission
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_vas_wr_permission -tv exp_msix0_cnt -dirtag  pp0_ill_vas_wr_permission
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_vas_wr_permission -tv exp_msix0_cnt -dirtag  pp1_ill_vas_wr_permission
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_vas_wr_permission -tv exp_msix0_cnt -dirtag  pp2_ill_vas_wr_permission
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_vas_wr_permission -tv exp_msix0_cnt -dirtag  pp3_ill_vas_wr_permission
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_vas_wr_permission -tv exp_msix0_cnt -dirtag  pp4_ill_vas_wr_permission
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_vas_wr_permission -tv exp_msix0_cnt -dirtag  pp5_ill_vas_wr_permission
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_vas_wr_permission -tv exp_msix0_cnt -dirtag  pp6_ill_vas_wr_permission
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_vas_wr_permission -tv exp_msix0_cnt -dirtag  pp7_ill_vas_wr_permission
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_vas_wr_permission -tv exp_msix0_cnt -dirtag  pp8_ill_vas_wr_permission
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_vas_wr_permission -tv exp_msix0_cnt -dirtag  pp9_ill_vas_wr_permission

$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp0_ill_vas_wr_permission_burst -tv exp_msix0_cnt -dirtag  pp0_ill_vas_wr_permission_burst 
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp1_ill_vas_wr_permission_burst -tv exp_msix0_cnt -dirtag  pp1_ill_vas_wr_permission_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp2_ill_vas_wr_permission_burst -tv exp_msix0_cnt -dirtag  pp2_ill_vas_wr_permission_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp3_ill_vas_wr_permission_burst -tv exp_msix0_cnt -dirtag  pp3_ill_vas_wr_permission_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp4_ill_vas_wr_permission_burst -tv exp_msix0_cnt -dirtag  pp4_ill_vas_wr_permission_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp5_ill_vas_wr_permission_burst -tv exp_msix0_cnt -dirtag  pp5_ill_vas_wr_permission_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp6_ill_vas_wr_permission_burst -tv exp_msix0_cnt -dirtag  pp6_ill_vas_wr_permission_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp7_ill_vas_wr_permission_burst -tv exp_msix0_cnt -dirtag  pp7_ill_vas_wr_permission_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp8_ill_vas_wr_permission_burst -tv exp_msix0_cnt -dirtag  pp8_ill_vas_wr_permission_burst
$WORKAREA/src/val/tof/hcw_ingress_check_test -tv pp9_ill_vas_wr_permission_burst -tv exp_msix0_cnt -dirtag  pp9_ill_vas_wr_permission_burst

