-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is AXIUARTModuleClocksTestModule_TopLevel_uart_uartReceiver, clock frequency is 1Hz, Embedded
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity AXIUARTModuleClocksTestModule_TopLevel_uart_uartReceiver is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		BoardSignals : in BoardSignalsType;
		iCE : in std_logic;
		iRX : in std_logic;
		oValid : out std_logic;
		oValue : out unsigned (7 downto 0)
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of AXIUARTModuleClocksTestModule_TopLevel_uart_uartReceiver is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	constant UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L31F17L33T18_UARTReceiverModule_L32F94T107_Expr : unsigned(7 downto 0) := "11111111";
	signal Inputs_iCE : std_logic := '0';
	signal Inputs_iRX : std_logic := '0';
	signal NextState_rxValue : unsigned(8 downto 0) := (others => '0');
	signal iValid : std_logic := '0';
	signal UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L27F17L29T18_UARTReceiverModule_L28F41T114_Source : unsigned(8 downto 0) := (others => '0');
	signal UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L31F17L33T18_UARTReceiverModule_L32F41T108_Source : unsigned(8 downto 0) := (others => '0');
	signal State_rxValue : unsigned(8 downto 0) := "000000000";
	constant State_rxValueDefault : unsigned(8 downto 0) := "111111111";
	signal UARTReceiverModule_L18F24T41_Expr : std_logic := '0';
	signal UARTReceiverModule_L18F24T41_Expr_1 : std_logic := '0';
	signal UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr : std_logic := '0';
	signal UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr_1 : std_logic := '0';
	signal UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr : std_logic := '0';
	signal UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr_1 : std_logic := '0';
begin
	process (BoardSignals, NextState_rxValue)
	begin
		if rising_edge(BoardSignals.Clock) then
			if BoardSignals.Reset = '1' then
				State_rxValue <= State_rxValueDefault;
			else
				State_rxValue <= NextState_rxValue;
			end if;
		end if;
	end process;
	process (UARTReceiverModule_L18F24T41_Expr_1)
	begin
		UARTReceiverModule_L18F24T41_Expr <= NOT UARTReceiverModule_L18F24T41_Expr_1;
	end process;
	process (UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr_1)
	begin
		UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr <= NOT UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr_1;
	end process;
	process (UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr_1)
	begin
		UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr <= NOT UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr_1;
	end process;
	process (Inputs_iCE, State_rxValue, UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr, UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L27F17L29T18_UARTReceiverModule_L28F41T114_Source, UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr, UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L31F17L33T18_UARTReceiverModule_L32F41T108_Source)
	begin
		NextState_rxValue <= State_rxValue;
		if Inputs_iCE = '1' then
			if UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr = '1' then
				NextState_rxValue <= UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L27F17L29T18_UARTReceiverModule_L28F41T114_Source;
			elsif UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr = '1' then
				NextState_rxValue <= UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L31F17L33T18_UARTReceiverModule_L32F41T108_Source;
			end if;
		end if;
	end process;
	process (iCE, Inputs_iRX, iRX, iValid, State_rxValue, UARTReceiverModule_L18F24T41_Expr)
	begin
		UARTReceiverModule_L18F24T41_Expr_1 <= State_rxValue(0);
		UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L26F21T28_Expr_1 <= iValid;
		UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L30F26T37_Expr_1 <= Inputs_iRX;
		Inputs_iCE <= iCE;
		Inputs_iRX <= iRX;
		iValid <= UARTReceiverModule_L18F24T41_Expr;
		UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L27F17L29T18_UARTReceiverModule_L28F41T114_Source(8) <= Inputs_iRX;
		UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L27F17L29T18_UARTReceiverModule_L28F41T114_Source(7 downto 0) <= State_rxValue(8 downto 1);
		UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L31F17L33T18_UARTReceiverModule_L32F41T108_Source(8) <= Inputs_iRX;
		UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L31F17L33T18_UARTReceiverModule_L32F41T108_Source(7 downto 0) <= UARTReceiverModule_L23F9L35T10_UARTReceiverModule_L25F13L34T14_UARTReceiverModule_L31F17L33T18_UARTReceiverModule_L32F94T107_Expr;
		oValid <= iValid;
		oValue <= State_rxValue(8 downto 1);
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
