<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NXP NFC Reader Library: Register Definitions</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NXP NFC Reader Library
   &#160;<span id="projectnumber">v4.040.05.011646</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d7/dc6/group__phhalHw__Rc663__Reg.html','../../');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Register Definitions<div class="ingroups"><a class="el" href="../../d6/d78/group__phhalHw.html">Hardware Abstraction Layer</a> &raquo; <a class="el" href="../../d3/d50/group__phhalHw__Rc663.html">component : Rc663</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Register definitions.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Register Definitions:</div>
<div class="dyncontent">
<center><table><tr><td><img src="../../d7/dc6/group__phhalHw__Rc663__Reg.png" border="0" alt="" usemap="#d7_2dc6_2group____phhalHw____Rc663____Reg"/>
<map name="d7_2dc6_2group____phhalHw____Rc663____Reg" id="d7_2dc6_2group____phhalHw____Rc663____Reg">
<area shape="rect" id="node2" href="../../d3/d50/group__phhalHw__Rc663.html" title="RC663 Reader HAL. " alt="" coords="5,5,140,32"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2c2f2ff468289d32743d776784fff655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga2c2f2ff468289d32743d776784fff655">PHHAL_HW_RC663_REG_COMMAND</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga2c2f2ff468289d32743d776784fff655"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command Register.  <a href="#ga2c2f2ff468289d32743d776784fff655">More...</a><br /></td></tr>
<tr class="separator:ga2c2f2ff468289d32743d776784fff655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36baeed3febb2abdadb83772ea7f1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gad36baeed3febb2abdadb83772ea7f1be">PHHAL_HW_RC663_REG_HOSTCTRL</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:gad36baeed3febb2abdadb83772ea7f1be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Host-Control Register.  <a href="#gad36baeed3febb2abdadb83772ea7f1be">More...</a><br /></td></tr>
<tr class="separator:gad36baeed3febb2abdadb83772ea7f1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd20d6a9cc112119d8c951da1128b327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gadd20d6a9cc112119d8c951da1128b327">PHHAL_HW_RC663_REG_ERROR</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="memdesc:gadd20d6a9cc112119d8c951da1128b327"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Register.  <a href="#gadd20d6a9cc112119d8c951da1128b327">More...</a><br /></td></tr>
<tr class="separator:gadd20d6a9cc112119d8c951da1128b327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd6e5e5307d2bca59148a98cf0136d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga2fd6e5e5307d2bca59148a98cf0136d3">PHHAL_HW_RC663_REG_STATUS</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="memdesc:ga2fd6e5e5307d2bca59148a98cf0136d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status Register.  <a href="#ga2fd6e5e5307d2bca59148a98cf0136d3">More...</a><br /></td></tr>
<tr class="separator:ga2fd6e5e5307d2bca59148a98cf0136d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebf91fd439ab07dd4b79bfb1acd3c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga4ebf91fd439ab07dd4b79bfb1acd3c24">PHHAL_HW_RC663_REG_RXBITCTRL</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:ga4ebf91fd439ab07dd4b79bfb1acd3c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx-Bit-Control Register.  <a href="#ga4ebf91fd439ab07dd4b79bfb1acd3c24">More...</a><br /></td></tr>
<tr class="separator:ga4ebf91fd439ab07dd4b79bfb1acd3c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83981358b85b6976a722d09782ad2dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga83981358b85b6976a722d09782ad2dcd">PHHAL_HW_RC663_REG_RXCOLL</a>&#160;&#160;&#160;0x0D</td></tr>
<tr class="memdesc:ga83981358b85b6976a722d09782ad2dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx-Coll Register.  <a href="#ga83981358b85b6976a722d09782ad2dcd">More...</a><br /></td></tr>
<tr class="separator:ga83981358b85b6976a722d09782ad2dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a6cdf6ad19decf2baec3615ac0bf0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga18a6cdf6ad19decf2baec3615ac0bf0a">PHHAL_HW_RC663_REG_DRVMODE</a>&#160;&#160;&#160;0x28</td></tr>
<tr class="memdesc:ga18a6cdf6ad19decf2baec3615ac0bf0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver Mode Register.  <a href="#ga18a6cdf6ad19decf2baec3615ac0bf0a">More...</a><br /></td></tr>
<tr class="separator:ga18a6cdf6ad19decf2baec3615ac0bf0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3397b0553056f53ca3645b498b6d7f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga3397b0553056f53ca3645b498b6d7f48">PHHAL_HW_RC663_REG_TXAMP</a>&#160;&#160;&#160;0x29</td></tr>
<tr class="memdesc:ga3397b0553056f53ca3645b498b6d7f48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Amplifier Register.  <a href="#ga3397b0553056f53ca3645b498b6d7f48">More...</a><br /></td></tr>
<tr class="separator:ga3397b0553056f53ca3645b498b6d7f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0049c2841ccb94b66eabe833cedaf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaab0049c2841ccb94b66eabe833cedaf6">PHHAL_HW_RC663_REG_DRVCON</a>&#160;&#160;&#160;0x2A</td></tr>
<tr class="memdesc:gaab0049c2841ccb94b66eabe833cedaf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver Control Register.  <a href="#gaab0049c2841ccb94b66eabe833cedaf6">More...</a><br /></td></tr>
<tr class="separator:gaab0049c2841ccb94b66eabe833cedaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e30c5e370e0380eefbf64b69cb6ea26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga4e30c5e370e0380eefbf64b69cb6ea26">PHHAL_HW_RC663_REG_TXI</a>&#160;&#160;&#160;0x2B</td></tr>
<tr class="memdesc:ga4e30c5e370e0380eefbf64b69cb6ea26"><td class="mdescLeft">&#160;</td><td class="mdescRight">TxI Register.  <a href="#ga4e30c5e370e0380eefbf64b69cb6ea26">More...</a><br /></td></tr>
<tr class="separator:ga4e30c5e370e0380eefbf64b69cb6ea26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf878c41006cb58cecd01a1084b9ee686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaf878c41006cb58cecd01a1084b9ee686">PHHAL_HW_RC663_REG_TXCRCCON</a>&#160;&#160;&#160;0x2C</td></tr>
<tr class="memdesc:gaf878c41006cb58cecd01a1084b9ee686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx-CRC Control Register.  <a href="#gaf878c41006cb58cecd01a1084b9ee686">More...</a><br /></td></tr>
<tr class="separator:gaf878c41006cb58cecd01a1084b9ee686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b7cb2ad5b190772f115ce10cb9db97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gac5b7cb2ad5b190772f115ce10cb9db97">PHHAL_HW_RC663_REG_RXCRCCON</a>&#160;&#160;&#160;0x2D</td></tr>
<tr class="memdesc:gac5b7cb2ad5b190772f115ce10cb9db97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx-CRC Control Register.  <a href="#gac5b7cb2ad5b190772f115ce10cb9db97">More...</a><br /></td></tr>
<tr class="separator:gac5b7cb2ad5b190772f115ce10cb9db97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9a85895731c61a5216f1cbc7d6a1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gabe9a85895731c61a5216f1cbc7d6a1d8">PHHAL_HW_RC663_REG_TXDATANUM</a>&#160;&#160;&#160;0x2E</td></tr>
<tr class="memdesc:gabe9a85895731c61a5216f1cbc7d6a1d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx-DataNum Register.  <a href="#gabe9a85895731c61a5216f1cbc7d6a1d8">More...</a><br /></td></tr>
<tr class="separator:gabe9a85895731c61a5216f1cbc7d6a1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88754271e4c6d934aadf7bb443d0c57c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga88754271e4c6d934aadf7bb443d0c57c">PHHAL_HW_RC663_REG_TXMODWIDTH</a>&#160;&#160;&#160;0x2F</td></tr>
<tr class="memdesc:ga88754271e4c6d934aadf7bb443d0c57c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx-Modwidth Register.  <a href="#ga88754271e4c6d934aadf7bb443d0c57c">More...</a><br /></td></tr>
<tr class="separator:ga88754271e4c6d934aadf7bb443d0c57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2bc00a1850cfafce33f1bf90e0db23a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gac2bc00a1850cfafce33f1bf90e0db23a">PHHAL_HW_RC663_REG_TXSYM10BURSTLEN</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="memdesc:gac2bc00a1850cfafce33f1bf90e0db23a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol 0 and 1 Register.  <a href="#gac2bc00a1850cfafce33f1bf90e0db23a">More...</a><br /></td></tr>
<tr class="separator:gac2bc00a1850cfafce33f1bf90e0db23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefdc6ea36a056bb8f689c11cf5d33da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaefdc6ea36a056bb8f689c11cf5d33da6">PHHAL_HW_RC663_REG_TXWAITCTRL</a>&#160;&#160;&#160;0x31</td></tr>
<tr class="memdesc:gaefdc6ea36a056bb8f689c11cf5d33da6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx-Wait Control Register.  <a href="#gaefdc6ea36a056bb8f689c11cf5d33da6">More...</a><br /></td></tr>
<tr class="separator:gaefdc6ea36a056bb8f689c11cf5d33da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6147edec912bcbd3fbb7337d02d1ba39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga6147edec912bcbd3fbb7337d02d1ba39">PHHAL_HW_RC663_REG_TXWAITLO</a>&#160;&#160;&#160;0x32</td></tr>
<tr class="memdesc:ga6147edec912bcbd3fbb7337d02d1ba39"><td class="mdescLeft">&#160;</td><td class="mdescRight">TxWaitLo Register.  <a href="#ga6147edec912bcbd3fbb7337d02d1ba39">More...</a><br /></td></tr>
<tr class="separator:ga6147edec912bcbd3fbb7337d02d1ba39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ec5778f9661d0a47998e451e9cc1de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga97ec5778f9661d0a47998e451e9cc1de">PHHAL_HW_RC663_REG_FRAMECON</a>&#160;&#160;&#160;0x33</td></tr>
<tr class="memdesc:ga97ec5778f9661d0a47998e451e9cc1de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame control register.  <a href="#ga97ec5778f9661d0a47998e451e9cc1de">More...</a><br /></td></tr>
<tr class="separator:ga97ec5778f9661d0a47998e451e9cc1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8e076606ecb5eec5984abda2494d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga3b8e076606ecb5eec5984abda2494d59">PHHAL_HW_RC663_REG_RXSOFD</a>&#160;&#160;&#160;0x34</td></tr>
<tr class="memdesc:ga3b8e076606ecb5eec5984abda2494d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">RxSOFD Register.  <a href="#ga3b8e076606ecb5eec5984abda2494d59">More...</a><br /></td></tr>
<tr class="separator:ga3b8e076606ecb5eec5984abda2494d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5a1dc5b034bc485bad85a0658415af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga1d5a1dc5b034bc485bad85a0658415af">PHHAL_HW_RC663_REG_RXCTRL</a>&#160;&#160;&#160;0x35</td></tr>
<tr class="memdesc:ga1d5a1dc5b034bc485bad85a0658415af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Control Register.  <a href="#ga1d5a1dc5b034bc485bad85a0658415af">More...</a><br /></td></tr>
<tr class="separator:ga1d5a1dc5b034bc485bad85a0658415af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac042c6d6103716e1ed26a9471ccd0f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gac042c6d6103716e1ed26a9471ccd0f2d">PHHAL_HW_RC663_REG_RXWAIT</a>&#160;&#160;&#160;0x36</td></tr>
<tr class="memdesc:gac042c6d6103716e1ed26a9471ccd0f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx-Wait Register.  <a href="#gac042c6d6103716e1ed26a9471ccd0f2d">More...</a><br /></td></tr>
<tr class="separator:gac042c6d6103716e1ed26a9471ccd0f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f1b1202ce7e289c2b1c7ec06418950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga98f1b1202ce7e289c2b1c7ec06418950">PHHAL_HW_RC663_REG_RXTHRESHOLD</a>&#160;&#160;&#160;0x37</td></tr>
<tr class="memdesc:ga98f1b1202ce7e289c2b1c7ec06418950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx-Threshold Register.  <a href="#ga98f1b1202ce7e289c2b1c7ec06418950">More...</a><br /></td></tr>
<tr class="separator:ga98f1b1202ce7e289c2b1c7ec06418950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337fc0edb7ca9e7bd23bfd2fa74c124f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga337fc0edb7ca9e7bd23bfd2fa74c124f">PHHAL_HW_RC663_REG_RCV</a>&#160;&#160;&#160;0x38</td></tr>
<tr class="memdesc:ga337fc0edb7ca9e7bd23bfd2fa74c124f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Register.  <a href="#ga337fc0edb7ca9e7bd23bfd2fa74c124f">More...</a><br /></td></tr>
<tr class="separator:ga337fc0edb7ca9e7bd23bfd2fa74c124f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11bfa8935bebf1388cf7982ad33e5456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga11bfa8935bebf1388cf7982ad33e5456">PHHAL_HW_RC663_REG_RXANA</a>&#160;&#160;&#160;0x39</td></tr>
<tr class="memdesc:ga11bfa8935bebf1388cf7982ad33e5456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx-Analog Register.  <a href="#ga11bfa8935bebf1388cf7982ad33e5456">More...</a><br /></td></tr>
<tr class="separator:ga11bfa8935bebf1388cf7982ad33e5456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc68732a387004c070f3c0e234302fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gadc68732a387004c070f3c0e234302fcf">PHHAL_HW_RC663_REG_SERIALSPEED</a>&#160;&#160;&#160;0x3B</td></tr>
<tr class="memdesc:gadc68732a387004c070f3c0e234302fcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Speed Register.  <a href="#gadc68732a387004c070f3c0e234302fcf">More...</a><br /></td></tr>
<tr class="separator:gadc68732a387004c070f3c0e234302fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaacfaac50737b819c11522eb2e7ec4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gabaacfaac50737b819c11522eb2e7ec4e">PHHAL_HW_RC663_REG_LPO_TRIMM</a>&#160;&#160;&#160;0x3C</td></tr>
<tr class="memdesc:gabaacfaac50737b819c11522eb2e7ec4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPO_TRIMM Register.  <a href="#gabaacfaac50737b819c11522eb2e7ec4e">More...</a><br /></td></tr>
<tr class="separator:gabaacfaac50737b819c11522eb2e7ec4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5334229bd7c1aff284e7a9719661d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaa5334229bd7c1aff284e7a9719661d2f">PHHAL_HW_RC663_REG_PLL_CTRL</a>&#160;&#160;&#160;0x3D</td></tr>
<tr class="memdesc:gaa5334229bd7c1aff284e7a9719661d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Control Register.  <a href="#gaa5334229bd7c1aff284e7a9719661d2f">More...</a><br /></td></tr>
<tr class="separator:gaa5334229bd7c1aff284e7a9719661d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4e95c124ba56415c6f9d60f8137854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gace4e95c124ba56415c6f9d60f8137854">PHHAL_HW_RC663_REG_PLL_DIV</a>&#160;&#160;&#160;0x3E</td></tr>
<tr class="memdesc:gace4e95c124ba56415c6f9d60f8137854"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL DivO Register.  <a href="#gace4e95c124ba56415c6f9d60f8137854">More...</a><br /></td></tr>
<tr class="separator:gace4e95c124ba56415c6f9d60f8137854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1ecc9ff12d4c217c18424151f86b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaff1ecc9ff12d4c217c18424151f86b9b">PHHAL_HW_RC663_REG_LPCD_QMIN</a>&#160;&#160;&#160;0x3F</td></tr>
<tr class="memdesc:gaff1ecc9ff12d4c217c18424151f86b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPCD QMin Register.  <a href="#gaff1ecc9ff12d4c217c18424151f86b9b">More...</a><br /></td></tr>
<tr class="separator:gaff1ecc9ff12d4c217c18424151f86b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2b0004abc3d41f3b889ba53ea88c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga0d2b0004abc3d41f3b889ba53ea88c5d">PHHAL_HW_RC663_REG_LPCD_QMAX</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:ga0d2b0004abc3d41f3b889ba53ea88c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPCD QMax Register.  <a href="#ga0d2b0004abc3d41f3b889ba53ea88c5d">More...</a><br /></td></tr>
<tr class="separator:ga0d2b0004abc3d41f3b889ba53ea88c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a24b9646b97cc604452e295b05a9ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga5a24b9646b97cc604452e295b05a9ba1">PHHAL_HW_RC663_REG_LPCD_IMIN</a>&#160;&#160;&#160;0x41</td></tr>
<tr class="memdesc:ga5a24b9646b97cc604452e295b05a9ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPCD IMin Register.  <a href="#ga5a24b9646b97cc604452e295b05a9ba1">More...</a><br /></td></tr>
<tr class="separator:ga5a24b9646b97cc604452e295b05a9ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc9221b1724234068731b9a2d603d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaedc9221b1724234068731b9a2d603d90">PHHAL_HW_RC663_REG_LPCD_RESULT_I</a>&#160;&#160;&#160;0x42</td></tr>
<tr class="memdesc:gaedc9221b1724234068731b9a2d603d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPCD Result(I) Register.  <a href="#gaedc9221b1724234068731b9a2d603d90">More...</a><br /></td></tr>
<tr class="separator:gaedc9221b1724234068731b9a2d603d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85269e3256004acd7090cbb44d6f1063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga85269e3256004acd7090cbb44d6f1063">PHHAL_HW_RC663_REG_LPCD_RESULT_Q</a>&#160;&#160;&#160;0x43</td></tr>
<tr class="memdesc:ga85269e3256004acd7090cbb44d6f1063"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPCD Result(Q) Register.  <a href="#ga85269e3256004acd7090cbb44d6f1063">More...</a><br /></td></tr>
<tr class="separator:ga85269e3256004acd7090cbb44d6f1063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5b1b220f5ae045f500e9843ccdf495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga2e5b1b220f5ae045f500e9843ccdf495">PHHAL_HW_RC663_TXBITMOD</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="memdesc:ga2e5b1b220f5ae045f500e9843ccdf495"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter bit modulus Register.  <a href="#ga2e5b1b220f5ae045f500e9843ccdf495">More...</a><br /></td></tr>
<tr class="separator:ga2e5b1b220f5ae045f500e9843ccdf495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1328e44995c5838bb669ad2ffe40251a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga1328e44995c5838bb669ad2ffe40251a">PHHAL_HW_RC663_REG_TXDATACON</a>&#160;&#160;&#160;0x4A</td></tr>
<tr class="memdesc:ga1328e44995c5838bb669ad2ffe40251a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter data configuration register.  <a href="#ga1328e44995c5838bb669ad2ffe40251a">More...</a><br /></td></tr>
<tr class="separator:ga1328e44995c5838bb669ad2ffe40251a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfed520cbe1e3f188ee6dda9629c5c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gacfed520cbe1e3f188ee6dda9629c5c4d">PHHAL_HW_RC663_REG_TXDATAMOD</a>&#160;&#160;&#160;0x4B</td></tr>
<tr class="memdesc:gacfed520cbe1e3f188ee6dda9629c5c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter data modulation Register.  <a href="#gacfed520cbe1e3f188ee6dda9629c5c4d">More...</a><br /></td></tr>
<tr class="separator:gacfed520cbe1e3f188ee6dda9629c5c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6feae2d5fd91d860ce6e4a714ea62b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga6feae2d5fd91d860ce6e4a714ea62b74">PHHAL_HW_RC663_REG_TXSYMFREQ</a>&#160;&#160;&#160;0x4C</td></tr>
<tr class="memdesc:ga6feae2d5fd91d860ce6e4a714ea62b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Symbol Frequency.  <a href="#ga6feae2d5fd91d860ce6e4a714ea62b74">More...</a><br /></td></tr>
<tr class="separator:ga6feae2d5fd91d860ce6e4a714ea62b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbabb597f912371af17df6a8427f38a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gacbabb597f912371af17df6a8427f38a4">PHHAL_HW_RC663_REG_TXSYM0H</a>&#160;&#160;&#160;0x4D</td></tr>
<tr class="memdesc:gacbabb597f912371af17df6a8427f38a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Symbol 0 High Register.  <a href="#gacbabb597f912371af17df6a8427f38a4">More...</a><br /></td></tr>
<tr class="separator:gacbabb597f912371af17df6a8427f38a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad195dfe321c0394c9e6eb41a34bee8c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gad195dfe321c0394c9e6eb41a34bee8c5">PHHAL_HW_RC663_REG_TXSYM0L</a>&#160;&#160;&#160;0x4E</td></tr>
<tr class="memdesc:gad195dfe321c0394c9e6eb41a34bee8c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Symbol 0 Low Register.  <a href="#gad195dfe321c0394c9e6eb41a34bee8c5">More...</a><br /></td></tr>
<tr class="separator:gad195dfe321c0394c9e6eb41a34bee8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588e8ec407824ffed2b57a38054d71f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga588e8ec407824ffed2b57a38054d71f5">PHHAL_HW_RC663_REG_TXSYM1H</a>&#160;&#160;&#160;0x4F</td></tr>
<tr class="memdesc:ga588e8ec407824ffed2b57a38054d71f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Symbol 1 High Register.  <a href="#ga588e8ec407824ffed2b57a38054d71f5">More...</a><br /></td></tr>
<tr class="separator:ga588e8ec407824ffed2b57a38054d71f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f8040f4aa6fab3a46a41e28a744bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga30f8040f4aa6fab3a46a41e28a744bb3">PHHAL_HW_RC663_REG_TXSYM1L</a>&#160;&#160;&#160;0x50</td></tr>
<tr class="memdesc:ga30f8040f4aa6fab3a46a41e28a744bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Symbol 1 Low Register.  <a href="#ga30f8040f4aa6fab3a46a41e28a744bb3">More...</a><br /></td></tr>
<tr class="separator:ga30f8040f4aa6fab3a46a41e28a744bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9564211397c64f93d9f2918ab94f068c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga9564211397c64f93d9f2918ab94f068c">PHHAL_HW_RC663_REG_TXSYM2</a>&#160;&#160;&#160;0x51</td></tr>
<tr class="memdesc:ga9564211397c64f93d9f2918ab94f068c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Symbol 2 Register.  <a href="#ga9564211397c64f93d9f2918ab94f068c">More...</a><br /></td></tr>
<tr class="separator:ga9564211397c64f93d9f2918ab94f068c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf9f225ea2b5294a688156e06b5c32c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaaaf9f225ea2b5294a688156e06b5c32c">PHHAL_HW_RC663_REG_TXSYM3</a>&#160;&#160;&#160;0x52</td></tr>
<tr class="memdesc:gaaaf9f225ea2b5294a688156e06b5c32c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Symbol 3 Register.  <a href="#gaaaf9f225ea2b5294a688156e06b5c32c">More...</a><br /></td></tr>
<tr class="separator:gaaaf9f225ea2b5294a688156e06b5c32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48d1e0b21957a75a070da9188afc107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gad48d1e0b21957a75a070da9188afc107">PHHAL_HW_RC663_REG_TXSYM10LEN</a>&#160;&#160;&#160;0x53</td></tr>
<tr class="memdesc:gad48d1e0b21957a75a070da9188afc107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Symbol 0 + Symbol 1 Length Register.  <a href="#gad48d1e0b21957a75a070da9188afc107">More...</a><br /></td></tr>
<tr class="separator:gad48d1e0b21957a75a070da9188afc107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71d572432e1f1041f8b5f80b9abe7494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga71d572432e1f1041f8b5f80b9abe7494">PHHAL_HW_RC663_REG_TXSYM32LEN</a>&#160;&#160;&#160;0x54</td></tr>
<tr class="memdesc:ga71d572432e1f1041f8b5f80b9abe7494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter symbol 3 + symbol 2 length register.  <a href="#ga71d572432e1f1041f8b5f80b9abe7494">More...</a><br /></td></tr>
<tr class="separator:ga71d572432e1f1041f8b5f80b9abe7494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa671854a8223c3e6ccd99398974c33a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaa671854a8223c3e6ccd99398974c33a2">PHHAL_HW_RC663_REG_TXSYM10BURSTCTRL</a>&#160;&#160;&#160;0x55</td></tr>
<tr class="memdesc:gaa671854a8223c3e6ccd99398974c33a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol 0 and 1 Register.  <a href="#gaa671854a8223c3e6ccd99398974c33a2">More...</a><br /></td></tr>
<tr class="separator:gaa671854a8223c3e6ccd99398974c33a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d528eb82ee4454c872db82719ed5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gab8d528eb82ee4454c872db82719ed5ab">PHHAL_HW_RC663_REG_TXSYM10MOD</a>&#160;&#160;&#160;0x56</td></tr>
<tr class="memdesc:gab8d528eb82ee4454c872db82719ed5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol 0 and 1 Register.  <a href="#gab8d528eb82ee4454c872db82719ed5ab">More...</a><br /></td></tr>
<tr class="separator:gab8d528eb82ee4454c872db82719ed5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889e19491b028a344de7f0a6a1a32b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga889e19491b028a344de7f0a6a1a32b60">PHHAL_HW_RC663_REG_TXSYM32MOD</a>&#160;&#160;&#160;0x57</td></tr>
<tr class="memdesc:ga889e19491b028a344de7f0a6a1a32b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter symbol 3 + symbol 2 modulation register.  <a href="#ga889e19491b028a344de7f0a6a1a32b60">More...</a><br /></td></tr>
<tr class="separator:ga889e19491b028a344de7f0a6a1a32b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad096f84c8243e22edc275a665ec082ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gad096f84c8243e22edc275a665ec082ff">PHHAL_HW_RC663_REG_RXBITMOD</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="memdesc:gad096f84c8243e22edc275a665ec082ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver bit modulation register.  <a href="#gad096f84c8243e22edc275a665ec082ff">More...</a><br /></td></tr>
<tr class="separator:gad096f84c8243e22edc275a665ec082ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd247e30fea1e5683bd404ed3d0ffb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga7bd247e30fea1e5683bd404ed3d0ffb0">PHHAL_HW_RC663_REG_RXEOFSYM</a>&#160;&#160;&#160;0x59</td></tr>
<tr class="memdesc:ga7bd247e30fea1e5683bd404ed3d0ffb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver end of frame symbol register.  <a href="#ga7bd247e30fea1e5683bd404ed3d0ffb0">More...</a><br /></td></tr>
<tr class="separator:ga7bd247e30fea1e5683bd404ed3d0ffb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805c3bb3bbd594e634929eada221ee1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga805c3bb3bbd594e634929eada221ee1a">PHHAL_HW_RC663_REG_RXSYNCVAlH</a>&#160;&#160;&#160;0x5A</td></tr>
<tr class="memdesc:ga805c3bb3bbd594e634929eada221ee1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver synchronisation value high register.  <a href="#ga805c3bb3bbd594e634929eada221ee1a">More...</a><br /></td></tr>
<tr class="separator:ga805c3bb3bbd594e634929eada221ee1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2b4e8c7484c357a048913da34b2f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaad2b4e8c7484c357a048913da34b2f5e">PHHAL_HW_RC663_REG_RXSYNCVAlL</a>&#160;&#160;&#160;0x5B</td></tr>
<tr class="memdesc:gaad2b4e8c7484c357a048913da34b2f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver synchronisation value low register.  <a href="#gaad2b4e8c7484c357a048913da34b2f5e">More...</a><br /></td></tr>
<tr class="separator:gaad2b4e8c7484c357a048913da34b2f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57671765d1dd2a8df32571f234ec8007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga57671765d1dd2a8df32571f234ec8007">PHHAL_HW_RC663_REG_RXSYNCMOD</a>&#160;&#160;&#160;0x5C</td></tr>
<tr class="memdesc:ga57671765d1dd2a8df32571f234ec8007"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver synchronisation mode register.  <a href="#ga57671765d1dd2a8df32571f234ec8007">More...</a><br /></td></tr>
<tr class="separator:ga57671765d1dd2a8df32571f234ec8007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0352c012e9122b50e19994a4925f6c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga0352c012e9122b50e19994a4925f6c39">PHHAL_HW_RC663_REG_RXMOD</a>&#160;&#160;&#160;0x5D</td></tr>
<tr class="memdesc:ga0352c012e9122b50e19994a4925f6c39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver modulation register.  <a href="#ga0352c012e9122b50e19994a4925f6c39">More...</a><br /></td></tr>
<tr class="separator:ga0352c012e9122b50e19994a4925f6c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3c286b662ebd74ed69a1b9a64a79b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga8a3c286b662ebd74ed69a1b9a64a79b4">PHHAL_HW_RC663_REG_RXCORR</a>&#160;&#160;&#160;0x5E</td></tr>
<tr class="memdesc:ga8a3c286b662ebd74ed69a1b9a64a79b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Correlation Register.  <a href="#ga8a3c286b662ebd74ed69a1b9a64a79b4">More...</a><br /></td></tr>
<tr class="separator:ga8a3c286b662ebd74ed69a1b9a64a79b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdd3385de82252c1dad80629c7c435b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga5cdd3385de82252c1dad80629c7c435b">PHHAL_HW_RC663_REG_RXSVETTE</a>&#160;&#160;&#160;0x5F</td></tr>
<tr class="memdesc:ga5cdd3385de82252c1dad80629c7c435b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration register of the receiver.  <a href="#ga5cdd3385de82252c1dad80629c7c435b">More...</a><br /></td></tr>
<tr class="separator:ga5cdd3385de82252c1dad80629c7c435b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d345730cedcd4f7cfb0550778fd73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaf3d345730cedcd4f7cfb0550778fd73a">PHHAL_HW_RC663_REG_DACVAL</a>&#160;&#160;&#160;0x64</td></tr>
<tr class="memdesc:gaf3d345730cedcd4f7cfb0550778fd73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC value Register.  <a href="#gaf3d345730cedcd4f7cfb0550778fd73a">More...</a><br /></td></tr>
<tr class="separator:gaf3d345730cedcd4f7cfb0550778fd73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488080b9469b0faae1e5d34a85a71e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga488080b9469b0faae1e5d34a85a71e67">PHHAL_HW_RC663_REG_TESTMOD</a>&#160;&#160;&#160;0x66</td></tr>
<tr class="memdesc:ga488080b9469b0faae1e5d34a85a71e67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test mode Register.  <a href="#ga488080b9469b0faae1e5d34a85a71e67">More...</a><br /></td></tr>
<tr class="separator:ga488080b9469b0faae1e5d34a85a71e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8942ae6e7c3374eb52d66b5369bd6f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga8942ae6e7c3374eb52d66b5369bd6f74">PHHAL_HW_RC663_REG_ANAXTAL</a>&#160;&#160;&#160;0x71</td></tr>
<tr class="memdesc:ga8942ae6e7c3374eb52d66b5369bd6f74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Xtal register.  <a href="#ga8942ae6e7c3374eb52d66b5369bd6f74">More...</a><br /></td></tr>
<tr class="separator:ga8942ae6e7c3374eb52d66b5369bd6f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e2868ba355e25562f363040b23dd33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gac8e2868ba355e25562f363040b23dd33">PHHAL_HW_RC663_REG_SIGPROTEST</a>&#160;&#160;&#160;0x72</td></tr>
<tr class="memdesc:gac8e2868ba355e25562f363040b23dd33"><td class="mdescLeft">&#160;</td><td class="mdescRight">EPCv2 mode Register.  <a href="#gac8e2868ba355e25562f363040b23dd33">More...</a><br /></td></tr>
<tr class="separator:gac8e2868ba355e25562f363040b23dd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1bfd1c410d3d4c03a7d54d14e6351cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaf1bfd1c410d3d4c03a7d54d14e6351cc">PHHAL_HW_RC663_REG_VERSION</a>&#160;&#160;&#160;0x7F</td></tr>
<tr class="memdesc:gaf1bfd1c410d3d4c03a7d54d14e6351cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version Register.  <a href="#gaf1bfd1c410d3d4c03a7d54d14e6351cc">More...</a><br /></td></tr>
<tr class="separator:gaf1bfd1c410d3d4c03a7d54d14e6351cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaeead335d6ea0b9fe91246018e53aa4b3"><td class="memItemLeft" align="right" valign="top">phStatus_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaeead335d6ea0b9fe91246018e53aa4b3">phhalHw_Rc663_WriteRegister</a> (<a class="el" href="../../d8/d42/structphhalHw__Rc663__DataParams__t.html">phhalHw_Rc663_DataParams_t</a> *pDataParams, <a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bAddress, <a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bValue)</td></tr>
<tr class="memdesc:gaeead335d6ea0b9fe91246018e53aa4b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to 8bit address of CL front-end register.  <a href="#gaeead335d6ea0b9fe91246018e53aa4b3">More...</a><br /></td></tr>
<tr class="separator:gaeead335d6ea0b9fe91246018e53aa4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb386a9e197033117ea5d2a474642847"><td class="memItemLeft" align="right" valign="top">phStatus_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaeb386a9e197033117ea5d2a474642847">phhalHw_Rc663_ReadRegister</a> (<a class="el" href="../../d8/d42/structphhalHw__Rc663__DataParams__t.html">phhalHw_Rc663_DataParams_t</a> *pDataParams, <a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> bAddress, <a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *pValue)</td></tr>
<tr class="memdesc:gaeb386a9e197033117ea5d2a474642847"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 8bit register address from CL front-ends.  <a href="#gaeb386a9e197033117ea5d2a474642847">More...</a><br /></td></tr>
<tr class="separator:gaeb386a9e197033117ea5d2a474642847"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Fifo Registers</h2></td></tr>
<tr class="memitem:ga7fc20262360903979784c98c2c75c9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga7fc20262360903979784c98c2c75c9a6">PHHAL_HW_RC663_REG_FIFOCONTROL</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga7fc20262360903979784c98c2c75c9a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO-Control Register.  <a href="#ga7fc20262360903979784c98c2c75c9a6">More...</a><br /></td></tr>
<tr class="separator:ga7fc20262360903979784c98c2c75c9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ec15515837d2e76f3cf59659772640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga54ec15515837d2e76f3cf59659772640">PHHAL_HW_RC663_REG_WATERLEVEL</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:ga54ec15515837d2e76f3cf59659772640"><td class="mdescLeft">&#160;</td><td class="mdescRight">WaterLevel Register.  <a href="#ga54ec15515837d2e76f3cf59659772640">More...</a><br /></td></tr>
<tr class="separator:ga54ec15515837d2e76f3cf59659772640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bc35a239f57b43e9d959b69c1c1956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gae7bc35a239f57b43e9d959b69c1c1956">PHHAL_HW_RC663_REG_FIFOLENGTH</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:gae7bc35a239f57b43e9d959b69c1c1956"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO-Length Register.  <a href="#gae7bc35a239f57b43e9d959b69c1c1956">More...</a><br /></td></tr>
<tr class="separator:gae7bc35a239f57b43e9d959b69c1c1956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec3eba3415fe69eb6ce5e739a30bcbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga1ec3eba3415fe69eb6ce5e739a30bcbb">PHHAL_HW_RC663_REG_FIFODATA</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:ga1ec3eba3415fe69eb6ce5e739a30bcbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO-Data Register.  <a href="#ga1ec3eba3415fe69eb6ce5e739a30bcbb">More...</a><br /></td></tr>
<tr class="separator:ga1ec3eba3415fe69eb6ce5e739a30bcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IRQ Registers</h2></td></tr>
<tr class="memitem:ga2991120082a397dcbae3e21f4e8eac5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga2991120082a397dcbae3e21f4e8eac5e">PHHAL_HW_RC663_REG_IRQ0</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:ga2991120082a397dcbae3e21f4e8eac5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ0 Register.  <a href="#ga2991120082a397dcbae3e21f4e8eac5e">More...</a><br /></td></tr>
<tr class="separator:ga2991120082a397dcbae3e21f4e8eac5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea31665f970843ce11d53268e1652bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaea31665f970843ce11d53268e1652bde">PHHAL_HW_RC663_REG_IRQ1</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:gaea31665f970843ce11d53268e1652bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ1 Register.  <a href="#gaea31665f970843ce11d53268e1652bde">More...</a><br /></td></tr>
<tr class="separator:gaea31665f970843ce11d53268e1652bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2523123951c52365d620b074c31698f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga2523123951c52365d620b074c31698f8">PHHAL_HW_RC663_REG_IRQ0EN</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="memdesc:ga2523123951c52365d620b074c31698f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ0EN Register.  <a href="#ga2523123951c52365d620b074c31698f8">More...</a><br /></td></tr>
<tr class="separator:ga2523123951c52365d620b074c31698f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5e54e1c09ffa97720b0b1ed2fc4751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga9c5e54e1c09ffa97720b0b1ed2fc4751">PHHAL_HW_RC663_REG_IRQ1EN</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="memdesc:ga9c5e54e1c09ffa97720b0b1ed2fc4751"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ1EN Register.  <a href="#ga9c5e54e1c09ffa97720b0b1ed2fc4751">More...</a><br /></td></tr>
<tr class="separator:ga9c5e54e1c09ffa97720b0b1ed2fc4751"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Timer Registers</h2></td></tr>
<tr class="memitem:ga70d79fab5f3c82c1cf2918a222ef781d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga70d79fab5f3c82c1cf2918a222ef781d">PHHAL_HW_RC663_REG_TCONTROL</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:ga70d79fab5f3c82c1cf2918a222ef781d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer Control Register.  <a href="#ga70d79fab5f3c82c1cf2918a222ef781d">More...</a><br /></td></tr>
<tr class="separator:ga70d79fab5f3c82c1cf2918a222ef781d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ae51c07e0a809e05167be1d0194b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga3c9ae51c07e0a809e05167be1d0194b7">PHHAL_HW_RC663_REG_T0CONTROL</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="memdesc:ga3c9ae51c07e0a809e05167be1d0194b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 Control Register.  <a href="#ga3c9ae51c07e0a809e05167be1d0194b7">More...</a><br /></td></tr>
<tr class="separator:ga3c9ae51c07e0a809e05167be1d0194b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d4a05e9cf0877b1c7767a733d6ed9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga59d4a05e9cf0877b1c7767a733d6ed9e">PHHAL_HW_RC663_REG_T0RELOADHI</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga59d4a05e9cf0877b1c7767a733d6ed9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 Reload(High) Register.  <a href="#ga59d4a05e9cf0877b1c7767a733d6ed9e">More...</a><br /></td></tr>
<tr class="separator:ga59d4a05e9cf0877b1c7767a733d6ed9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d5fe68a12595b7aabd65490758b511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga36d5fe68a12595b7aabd65490758b511">PHHAL_HW_RC663_REG_T0RELOADLO</a>&#160;&#160;&#160;0x11</td></tr>
<tr class="memdesc:ga36d5fe68a12595b7aabd65490758b511"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 Reload(Low) Register.  <a href="#ga36d5fe68a12595b7aabd65490758b511">More...</a><br /></td></tr>
<tr class="separator:ga36d5fe68a12595b7aabd65490758b511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6602589808a9692aec3a037594d786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga1f6602589808a9692aec3a037594d786">PHHAL_HW_RC663_REG_T0COUNTERVALHI</a>&#160;&#160;&#160;0x12</td></tr>
<tr class="memdesc:ga1f6602589808a9692aec3a037594d786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 Counter(High) Register.  <a href="#ga1f6602589808a9692aec3a037594d786">More...</a><br /></td></tr>
<tr class="separator:ga1f6602589808a9692aec3a037594d786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4897d156e0c19f5a69bce0a754f20e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga4897d156e0c19f5a69bce0a754f20e58">PHHAL_HW_RC663_REG_T0COUNTERVALLO</a>&#160;&#160;&#160;0x13</td></tr>
<tr class="memdesc:ga4897d156e0c19f5a69bce0a754f20e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 Counter(Low) Register.  <a href="#ga4897d156e0c19f5a69bce0a754f20e58">More...</a><br /></td></tr>
<tr class="separator:ga4897d156e0c19f5a69bce0a754f20e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66958470da2ca3ad0c044a319c88093d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga66958470da2ca3ad0c044a319c88093d">PHHAL_HW_RC663_REG_T1CONTROL</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="memdesc:ga66958470da2ca3ad0c044a319c88093d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 Control Register.  <a href="#ga66958470da2ca3ad0c044a319c88093d">More...</a><br /></td></tr>
<tr class="separator:ga66958470da2ca3ad0c044a319c88093d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2a6fd5ef29e53b8479726f26982164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaaa2a6fd5ef29e53b8479726f26982164">PHHAL_HW_RC663_REG_T1RELOADHI</a>&#160;&#160;&#160;0x15</td></tr>
<tr class="memdesc:gaaa2a6fd5ef29e53b8479726f26982164"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 Reload(High) Register.  <a href="#gaaa2a6fd5ef29e53b8479726f26982164">More...</a><br /></td></tr>
<tr class="separator:gaaa2a6fd5ef29e53b8479726f26982164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a84d3f442ce1c3c13ba1477da628a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga07a84d3f442ce1c3c13ba1477da628a1">PHHAL_HW_RC663_REG_T1RELOADLO</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="memdesc:ga07a84d3f442ce1c3c13ba1477da628a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 Reload(Low) Register.  <a href="#ga07a84d3f442ce1c3c13ba1477da628a1">More...</a><br /></td></tr>
<tr class="separator:ga07a84d3f442ce1c3c13ba1477da628a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8797a0e50d8d586ace72296c749886fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga8797a0e50d8d586ace72296c749886fe">PHHAL_HW_RC663_REG_T1COUNTERVALHI</a>&#160;&#160;&#160;0x17</td></tr>
<tr class="memdesc:ga8797a0e50d8d586ace72296c749886fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 Counter(High) Register.  <a href="#ga8797a0e50d8d586ace72296c749886fe">More...</a><br /></td></tr>
<tr class="separator:ga8797a0e50d8d586ace72296c749886fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac898d1b61624c7640b94d580a57296f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gac898d1b61624c7640b94d580a57296f2">PHHAL_HW_RC663_REG_T1COUNTERVALLO</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="memdesc:gac898d1b61624c7640b94d580a57296f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 Counter(Low) Register.  <a href="#gac898d1b61624c7640b94d580a57296f2">More...</a><br /></td></tr>
<tr class="separator:gac898d1b61624c7640b94d580a57296f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f647a108b82edba3a4650034fb6bbc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga6f647a108b82edba3a4650034fb6bbc5">PHHAL_HW_RC663_REG_T2CONTROL</a>&#160;&#160;&#160;0x19</td></tr>
<tr class="memdesc:ga6f647a108b82edba3a4650034fb6bbc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 Control Register.  <a href="#ga6f647a108b82edba3a4650034fb6bbc5">More...</a><br /></td></tr>
<tr class="separator:ga6f647a108b82edba3a4650034fb6bbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa108e4d090eab2805f662fab62fbe7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaa108e4d090eab2805f662fab62fbe7f2">PHHAL_HW_RC663_REG_T2RELOADHI</a>&#160;&#160;&#160;0x1A</td></tr>
<tr class="memdesc:gaa108e4d090eab2805f662fab62fbe7f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 Reload(High) Register.  <a href="#gaa108e4d090eab2805f662fab62fbe7f2">More...</a><br /></td></tr>
<tr class="separator:gaa108e4d090eab2805f662fab62fbe7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7b01a2872124c3c4b28f9b1faa7892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gabc7b01a2872124c3c4b28f9b1faa7892">PHHAL_HW_RC663_REG_T2RELOADLO</a>&#160;&#160;&#160;0x1B</td></tr>
<tr class="memdesc:gabc7b01a2872124c3c4b28f9b1faa7892"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 Reload(Low) Register.  <a href="#gabc7b01a2872124c3c4b28f9b1faa7892">More...</a><br /></td></tr>
<tr class="separator:gabc7b01a2872124c3c4b28f9b1faa7892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43fb006339f85c6fa0c85e25663850f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gab43fb006339f85c6fa0c85e25663850f">PHHAL_HW_RC663_REG_T2COUNTERVALHI</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="memdesc:gab43fb006339f85c6fa0c85e25663850f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 Counter(High) Register.  <a href="#gab43fb006339f85c6fa0c85e25663850f">More...</a><br /></td></tr>
<tr class="separator:gab43fb006339f85c6fa0c85e25663850f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d20b71e197787f5632c7ceca2a42d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga8d20b71e197787f5632c7ceca2a42d80">PHHAL_HW_RC663_REG_T2COUNTERVALLO</a>&#160;&#160;&#160;0x1D</td></tr>
<tr class="memdesc:ga8d20b71e197787f5632c7ceca2a42d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 Counter(Low) Register.  <a href="#ga8d20b71e197787f5632c7ceca2a42d80">More...</a><br /></td></tr>
<tr class="separator:ga8d20b71e197787f5632c7ceca2a42d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea718032cfa9679a047fe3606158fa7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaea718032cfa9679a047fe3606158fa7e">PHHAL_HW_RC663_REG_T3CONTROL</a>&#160;&#160;&#160;0x1E</td></tr>
<tr class="memdesc:gaea718032cfa9679a047fe3606158fa7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 Control Register.  <a href="#gaea718032cfa9679a047fe3606158fa7e">More...</a><br /></td></tr>
<tr class="separator:gaea718032cfa9679a047fe3606158fa7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc44d4e5d30624c31e89628fc69dbf27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gabc44d4e5d30624c31e89628fc69dbf27">PHHAL_HW_RC663_REG_T3RELOADHI</a>&#160;&#160;&#160;0x1F</td></tr>
<tr class="memdesc:gabc44d4e5d30624c31e89628fc69dbf27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 Reload(High) Register.  <a href="#gabc44d4e5d30624c31e89628fc69dbf27">More...</a><br /></td></tr>
<tr class="separator:gabc44d4e5d30624c31e89628fc69dbf27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400fe756bd6ad59f711169955a52288d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga400fe756bd6ad59f711169955a52288d">PHHAL_HW_RC663_REG_T3RELOADLO</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga400fe756bd6ad59f711169955a52288d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 Reload(Low) Register.  <a href="#ga400fe756bd6ad59f711169955a52288d">More...</a><br /></td></tr>
<tr class="separator:ga400fe756bd6ad59f711169955a52288d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e6e9ece457f64c76885337cbbe5fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga65e6e9ece457f64c76885337cbbe5fe1">PHHAL_HW_RC663_REG_T3COUNTERVALHI</a>&#160;&#160;&#160;0x21</td></tr>
<tr class="memdesc:ga65e6e9ece457f64c76885337cbbe5fe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 Counter(High) Register.  <a href="#ga65e6e9ece457f64c76885337cbbe5fe1">More...</a><br /></td></tr>
<tr class="separator:ga65e6e9ece457f64c76885337cbbe5fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49f6702d41ebf9d1b0911e9673508dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gae49f6702d41ebf9d1b0911e9673508dc">PHHAL_HW_RC663_REG_T3COUNTERVALLO</a>&#160;&#160;&#160;0x22</td></tr>
<tr class="memdesc:gae49f6702d41ebf9d1b0911e9673508dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 Counter(Low) Register.  <a href="#gae49f6702d41ebf9d1b0911e9673508dc">More...</a><br /></td></tr>
<tr class="separator:gae49f6702d41ebf9d1b0911e9673508dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ced00330e460e8d9d2b13102a67b402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga8ced00330e460e8d9d2b13102a67b402">PHHAL_HW_RC663_REG_T4CONTROL</a>&#160;&#160;&#160;0x23</td></tr>
<tr class="memdesc:ga8ced00330e460e8d9d2b13102a67b402"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer4 Control Register.  <a href="#ga8ced00330e460e8d9d2b13102a67b402">More...</a><br /></td></tr>
<tr class="separator:ga8ced00330e460e8d9d2b13102a67b402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32d0aa4b63cdb7d24d4221c7e8efba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gad32d0aa4b63cdb7d24d4221c7e8efba7">PHHAL_HW_RC663_REG_T4RELOADHI</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="memdesc:gad32d0aa4b63cdb7d24d4221c7e8efba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer4 Reload(High) Register.  <a href="#gad32d0aa4b63cdb7d24d4221c7e8efba7">More...</a><br /></td></tr>
<tr class="separator:gad32d0aa4b63cdb7d24d4221c7e8efba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118aa70dc330cd9ed71979aeb6bc0f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga118aa70dc330cd9ed71979aeb6bc0f93">PHHAL_HW_RC663_REG_T4RELOADLO</a>&#160;&#160;&#160;0x25</td></tr>
<tr class="memdesc:ga118aa70dc330cd9ed71979aeb6bc0f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer4 Reload(Low) Register.  <a href="#ga118aa70dc330cd9ed71979aeb6bc0f93">More...</a><br /></td></tr>
<tr class="separator:ga118aa70dc330cd9ed71979aeb6bc0f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac161f84302021fe4126a5b22670dcbaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gac161f84302021fe4126a5b22670dcbaf">PHHAL_HW_RC663_REG_T4COUNTERVALHI</a>&#160;&#160;&#160;0x26</td></tr>
<tr class="memdesc:gac161f84302021fe4126a5b22670dcbaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer4 Counter(High) Register.  <a href="#gac161f84302021fe4126a5b22670dcbaf">More...</a><br /></td></tr>
<tr class="separator:gac161f84302021fe4126a5b22670dcbaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04331d3b069ea7eba01d5ac3b22d30b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga04331d3b069ea7eba01d5ac3b22d30b9">PHHAL_HW_RC663_REG_T4COUNTERVALLO</a>&#160;&#160;&#160;0x27</td></tr>
<tr class="memdesc:ga04331d3b069ea7eba01d5ac3b22d30b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer4 Counter(Low) Register.  <a href="#ga04331d3b069ea7eba01d5ac3b22d30b9">More...</a><br /></td></tr>
<tr class="separator:ga04331d3b069ea7eba01d5ac3b22d30b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Command Register Contents (0x00)</h2></td></tr>
<tr class="memitem:gab0eca40befe39ed23600e2cdcedf93df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gab0eca40befe39ed23600e2cdcedf93df">PHHAL_HW_RC663_BIT_STANDBY</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:gab0eca40befe39ed23600e2cdcedf93df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standby bit; If set, the IC transits to standby mode.  <a href="#gab0eca40befe39ed23600e2cdcedf93df">More...</a><br /></td></tr>
<tr class="separator:gab0eca40befe39ed23600e2cdcedf93df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d471dcb85fb2f334b2b8ce3cc940fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga4d471dcb85fb2f334b2b8ce3cc940fec">PHHAL_HW_RC663_CMD_IDLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga4d471dcb85fb2f334b2b8ce3cc940fec"><td class="mdescLeft">&#160;</td><td class="mdescRight">No action; cancels current command execution.  <a href="#ga4d471dcb85fb2f334b2b8ce3cc940fec">More...</a><br /></td></tr>
<tr class="separator:ga4d471dcb85fb2f334b2b8ce3cc940fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b11ce7d638e1607148435e6db99e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga96b11ce7d638e1607148435e6db99e36">PHHAL_HW_RC663_CMD_LPCD</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga96b11ce7d638e1607148435e6db99e36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Power Card Detection.  <a href="#ga96b11ce7d638e1607148435e6db99e36">More...</a><br /></td></tr>
<tr class="separator:ga96b11ce7d638e1607148435e6db99e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad13f31c89046db6b681ecf563841b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gabad13f31c89046db6b681ecf563841b4">PHHAL_HW_RC663_CMD_LOADKEY</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:gabad13f31c89046db6b681ecf563841b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads a key from the FIFO buffer and puts it into the key buffer.  <a href="#gabad13f31c89046db6b681ecf563841b4">More...</a><br /></td></tr>
<tr class="separator:gabad13f31c89046db6b681ecf563841b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9471c3d92696989e9a65a0d6ed2672e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gac9471c3d92696989e9a65a0d6ed2672e">PHHAL_HW_RC663_CMD_MFAUTHENT</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="memdesc:gac9471c3d92696989e9a65a0d6ed2672e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs the Mifare standard authentication (in Mifare Reader/Writer mode only).  <a href="#gac9471c3d92696989e9a65a0d6ed2672e">More...</a><br /></td></tr>
<tr class="separator:gac9471c3d92696989e9a65a0d6ed2672e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa80bcc05676707785649ec852352f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaaa80bcc05676707785649ec852352f9b">PHHAL_HW_RC663_CMD_ACKREQ</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:gaaa80bcc05676707785649ec852352f9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a Query, a Ack and a Req-Rn for EPC V2.  <a href="#gaaa80bcc05676707785649ec852352f9b">More...</a><br /></td></tr>
<tr class="separator:gaaa80bcc05676707785649ec852352f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de530596b416d3f9ae14db9154b4208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga2de530596b416d3f9ae14db9154b4208">PHHAL_HW_RC663_CMD_RECEIVE</a>&#160;&#160;&#160;0x05U</td></tr>
<tr class="memdesc:ga2de530596b416d3f9ae14db9154b4208"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activates the receiver circuitry.  <a href="#ga2de530596b416d3f9ae14db9154b4208">More...</a><br /></td></tr>
<tr class="separator:ga2de530596b416d3f9ae14db9154b4208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3fadc95d310340b1588abf29f44c16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaa3fadc95d310340b1588abf29f44c16c">PHHAL_HW_RC663_CMD_TRANSMIT</a>&#160;&#160;&#160;0x06U</td></tr>
<tr class="memdesc:gaa3fadc95d310340b1588abf29f44c16c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmits data from the FIFO buffer to Card.  <a href="#gaa3fadc95d310340b1588abf29f44c16c">More...</a><br /></td></tr>
<tr class="separator:gaa3fadc95d310340b1588abf29f44c16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7726496fa8f5f0e27a04f9f0e2de0ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaf7726496fa8f5f0e27a04f9f0e2de0ca">PHHAL_HW_RC663_CMD_TRANSCEIVE</a>&#160;&#160;&#160;0x07U</td></tr>
<tr class="memdesc:gaf7726496fa8f5f0e27a04f9f0e2de0ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Like <a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaa3fadc95d310340b1588abf29f44c16c" title="Transmits data from the FIFO buffer to Card. ">PHHAL_HW_RC663_CMD_TRANSMIT</a> but automatically activates the receiver after transmission is finished.  <a href="#gaf7726496fa8f5f0e27a04f9f0e2de0ca">More...</a><br /></td></tr>
<tr class="separator:gaf7726496fa8f5f0e27a04f9f0e2de0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e30142adec35e93bfa2d92b281cb67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga85e30142adec35e93bfa2d92b281cb67">PHHAL_HW_RC663_CMD_WRITEE2</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga85e30142adec35e93bfa2d92b281cb67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets one byte from FIFO buffer and writes it to the internal EEPROM.  <a href="#ga85e30142adec35e93bfa2d92b281cb67">More...</a><br /></td></tr>
<tr class="separator:ga85e30142adec35e93bfa2d92b281cb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfa3fbfa80edeb5ed0acf286ba5c778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga6dfa3fbfa80edeb5ed0acf286ba5c778">PHHAL_HW_RC663_CMD_WRITEE2PAGE</a>&#160;&#160;&#160;0x09U</td></tr>
<tr class="memdesc:ga6dfa3fbfa80edeb5ed0acf286ba5c778"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets up to 64 Bytes from FIFO buffer and writes it to the EEPROM.  <a href="#ga6dfa3fbfa80edeb5ed0acf286ba5c778">More...</a><br /></td></tr>
<tr class="separator:ga6dfa3fbfa80edeb5ed0acf286ba5c778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09dd7fab28ad430d11f4bdaaaeabd83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gac09dd7fab28ad430d11f4bdaaaeabd83">PHHAL_HW_RC663_CMD_READE2</a>&#160;&#160;&#160;0x0AU</td></tr>
<tr class="memdesc:gac09dd7fab28ad430d11f4bdaaaeabd83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from EEPROM and puts it into the FIFO buffer.  <a href="#gac09dd7fab28ad430d11f4bdaaaeabd83">More...</a><br /></td></tr>
<tr class="separator:gac09dd7fab28ad430d11f4bdaaaeabd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57009e0bdb4148d70be0c2ebcfcabf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gae57009e0bdb4148d70be0c2ebcfcabf4">PHHAL_HW_RC663_CMD_LOADREG</a>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="memdesc:gae57009e0bdb4148d70be0c2ebcfcabf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from EEPROM and initializes the registers.  <a href="#gae57009e0bdb4148d70be0c2ebcfcabf4">More...</a><br /></td></tr>
<tr class="separator:gae57009e0bdb4148d70be0c2ebcfcabf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097e027a7ac87bd7f5930e4a397f7510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga097e027a7ac87bd7f5930e4a397f7510">PHHAL_HW_RC663_CMD_LOADPROTOCOL</a>&#160;&#160;&#160;0x0DU</td></tr>
<tr class="memdesc:ga097e027a7ac87bd7f5930e4a397f7510"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from EEPROM and initializes the registers needed for a protocol change.  <a href="#ga097e027a7ac87bd7f5930e4a397f7510">More...</a><br /></td></tr>
<tr class="separator:ga097e027a7ac87bd7f5930e4a397f7510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d88f889e266b84d77e10379972d58de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga4d88f889e266b84d77e10379972d58de">PHHAL_HW_RC663_CMD_LOADKEYE2</a>&#160;&#160;&#160;0x0EU</td></tr>
<tr class="memdesc:ga4d88f889e266b84d77e10379972d58de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copies a Mifare key from the EEPROM into the key buffer.  <a href="#ga4d88f889e266b84d77e10379972d58de">More...</a><br /></td></tr>
<tr class="separator:ga4d88f889e266b84d77e10379972d58de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77a5fed4ab29d32bff5679be0eb96688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga77a5fed4ab29d32bff5679be0eb96688">PHHAL_HW_RC663_CMD_STOREKEYE2</a>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="memdesc:ga77a5fed4ab29d32bff5679be0eb96688"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stores a Mifare key into the EEPROM.  <a href="#ga77a5fed4ab29d32bff5679be0eb96688">More...</a><br /></td></tr>
<tr class="separator:ga77a5fed4ab29d32bff5679be0eb96688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e306105a979a56364dd98fba8e61ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga6e306105a979a56364dd98fba8e61ae2">PHHAL_HW_RC663_CMD_SOFTRESET</a>&#160;&#160;&#160;0x1FU</td></tr>
<tr class="memdesc:ga6e306105a979a56364dd98fba8e61ae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the IC.  <a href="#ga6e306105a979a56364dd98fba8e61ae2">More...</a><br /></td></tr>
<tr class="separator:ga6e306105a979a56364dd98fba8e61ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92eda56cf8433551bcb5f93d8502a015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga92eda56cf8433551bcb5f93d8502a015">PHHAL_HW_RC663_MASK_COMMAND</a>&#160;&#160;&#160;0x1FU</td></tr>
<tr class="memdesc:ga92eda56cf8433551bcb5f93d8502a015"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for Command-bits.  <a href="#ga92eda56cf8433551bcb5f93d8502a015">More...</a><br /></td></tr>
<tr class="separator:ga92eda56cf8433551bcb5f93d8502a015"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Host-Control Register Contents (0x01)</h2></td></tr>
<tr class="memitem:gad5307faaa983663e5e421cc09e78d9a2"><td class="memItemLeft" align="right" valign="top"><a id="gad5307faaa983663e5e421cc09e78d9a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_REGEN</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:gad5307faaa983663e5e421cc09e78d9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5963a997e7dd19455b1ae60472d825ba"><td class="memItemLeft" align="right" valign="top"><a id="ga5963a997e7dd19455b1ae60472d825ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_BUSHOST</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:ga5963a997e7dd19455b1ae60472d825ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72400b15d3371bc502c4a4c302dd2a9c"><td class="memItemLeft" align="right" valign="top"><a id="ga72400b15d3371bc502c4a4c302dd2a9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_BUSSAM</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:ga72400b15d3371bc502c4a4c302dd2a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ba84526cf890138e0e4ed4e5631793"><td class="memItemLeft" align="right" valign="top"><a id="ga41ba84526cf890138e0e4ed4e5631793"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_SAMINTERFACE</b>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="separator:ga41ba84526cf890138e0e4ed4e5631793"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FIFO-Control Register Contents (0x02)</h2></td></tr>
<tr class="memitem:ga81666925a8c7bf2b63ae054ea68464f1"><td class="memItemLeft" align="right" valign="top"><a id="ga81666925a8c7bf2b63ae054ea68464f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_FIFOSIZE</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:ga81666925a8c7bf2b63ae054ea68464f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06ac3e74a5621942cd106bfcc1fb504"><td class="memItemLeft" align="right" valign="top"><a id="gab06ac3e74a5621942cd106bfcc1fb504"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_HIALERT</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:gab06ac3e74a5621942cd106bfcc1fb504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c83bfbc789a38723377a50c20d1b3a1"><td class="memItemLeft" align="right" valign="top"><a id="ga8c83bfbc789a38723377a50c20d1b3a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_LOALERT</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:ga8c83bfbc789a38723377a50c20d1b3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0be53ba428461c9cc9302d1417c609e"><td class="memItemLeft" align="right" valign="top"><a id="gaf0be53ba428461c9cc9302d1417c609e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_FLUSHFIFO</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:gaf0be53ba428461c9cc9302d1417c609e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64138c19ca616d9143e296512af7701"><td class="memItemLeft" align="right" valign="top"><a id="gaa64138c19ca616d9143e296512af7701"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_WATERLEVEL_HI</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:gaa64138c19ca616d9143e296512af7701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33642f87d00c8ff32399116526b6bff"><td class="memItemLeft" align="right" valign="top"><a id="gaa33642f87d00c8ff32399116526b6bff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_FIFOLENGTH_HI</b>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:gaa33642f87d00c8ff32399116526b6bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IRQ0 Register(s) Contents (0x06/0x08)</h2></td></tr>
<tr class="memitem:ga39011f7fcb9d27277c4effe02a203b38"><td class="memItemLeft" align="right" valign="top"><a id="ga39011f7fcb9d27277c4effe02a203b38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_SET</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:ga39011f7fcb9d27277c4effe02a203b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42a8cfc3325af9cf8e07210794041d8"><td class="memItemLeft" align="right" valign="top"><a id="gac42a8cfc3325af9cf8e07210794041d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_IRQINV</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:gac42a8cfc3325af9cf8e07210794041d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabac30b30e949d512c987b419ea474bf"><td class="memItemLeft" align="right" valign="top"><a id="gaabac30b30e949d512c987b419ea474bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_HIALERTIRQ</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:gaabac30b30e949d512c987b419ea474bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c77f2caeb9711d5b37d3b34e373e83"><td class="memItemLeft" align="right" valign="top"><a id="ga11c77f2caeb9711d5b37d3b34e373e83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_LOALERTIRQ</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:ga11c77f2caeb9711d5b37d3b34e373e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f492f9627c097f74c2e6b1506f05f8"><td class="memItemLeft" align="right" valign="top"><a id="ga49f492f9627c097f74c2e6b1506f05f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_IDLEIRQ</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga49f492f9627c097f74c2e6b1506f05f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45cc32e96e42ef7e55fe9df5316ba09"><td class="memItemLeft" align="right" valign="top"><a id="gae45cc32e96e42ef7e55fe9df5316ba09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TXIRQ</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:gae45cc32e96e42ef7e55fe9df5316ba09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6630991c8d770fa122deec896a638cd7"><td class="memItemLeft" align="right" valign="top"><a id="ga6630991c8d770fa122deec896a638cd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RXIRQ</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:ga6630991c8d770fa122deec896a638cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743cc79b7be4f72acd8ad28b1989e665"><td class="memItemLeft" align="right" valign="top"><a id="ga743cc79b7be4f72acd8ad28b1989e665"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_ERRIRQ</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga743cc79b7be4f72acd8ad28b1989e665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e06fce3f34b1b77927266c1d334a4f"><td class="memItemLeft" align="right" valign="top"><a id="gad2e06fce3f34b1b77927266c1d334a4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_EMDIRQ</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:gad2e06fce3f34b1b77927266c1d334a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
IRQ1 Register(s) Contents (0x07/0x09)</h2></td></tr>
<tr class="memitem:gaf16f155bdeaac28a261916e813e19833"><td class="memItemLeft" align="right" valign="top"><a id="gaf16f155bdeaac28a261916e813e19833"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_IRQPUSHPULL</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:gaf16f155bdeaac28a261916e813e19833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac177256745841fbfaadfd3288ada9bb7"><td class="memItemLeft" align="right" valign="top"><a id="gac177256745841fbfaadfd3288ada9bb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_GLOBALIRQ</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:gac177256745841fbfaadfd3288ada9bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299a893a3f51802d43c6e3bb0568f9b5"><td class="memItemLeft" align="right" valign="top"><a id="ga299a893a3f51802d43c6e3bb0568f9b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_IRQPINEN</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:ga299a893a3f51802d43c6e3bb0568f9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf85986173fd691aebc9b089e9ecec70"><td class="memItemLeft" align="right" valign="top"><a id="gacf85986173fd691aebc9b089e9ecec70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_LPCDIRQ</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:gacf85986173fd691aebc9b089e9ecec70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1683f3a7f70ba37e9fe2a10b6f4e2234"><td class="memItemLeft" align="right" valign="top"><a id="ga1683f3a7f70ba37e9fe2a10b6f4e2234"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TIMER4IRQ</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga1683f3a7f70ba37e9fe2a10b6f4e2234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1c424c9e30fe107743f91c8e6429f3"><td class="memItemLeft" align="right" valign="top"><a id="gafc1c424c9e30fe107743f91c8e6429f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TIMER3IRQ</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:gafc1c424c9e30fe107743f91c8e6429f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8ca0507ae40e4363ca73d4cef7b697"><td class="memItemLeft" align="right" valign="top"><a id="ga7e8ca0507ae40e4363ca73d4cef7b697"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TIMER2IRQ</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:ga7e8ca0507ae40e4363ca73d4cef7b697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbc93c2a6d54d77e5c41a9aae457674"><td class="memItemLeft" align="right" valign="top"><a id="ga1cbc93c2a6d54d77e5c41a9aae457674"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TIMER1IRQ</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga1cbc93c2a6d54d77e5c41a9aae457674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c48e2329a0d2e3b8dd10026519dc82"><td class="memItemLeft" align="right" valign="top"><a id="gaa6c48e2329a0d2e3b8dd10026519dc82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TIMER0IRQ</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:gaa6c48e2329a0d2e3b8dd10026519dc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Error Register Contents (0x0A)</h2></td></tr>
<tr class="memitem:gae5561701b6344d746552f65274e67b04"><td class="memItemLeft" align="right" valign="top"><a id="gae5561701b6344d746552f65274e67b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_EE_ERR</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:gae5561701b6344d746552f65274e67b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ba02b0916c0d1d49a3f67721687d2b"><td class="memItemLeft" align="right" valign="top"><a id="gac2ba02b0916c0d1d49a3f67721687d2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_FIFOWRERR</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:gac2ba02b0916c0d1d49a3f67721687d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165554ec1fec825e7ed355840a21251c"><td class="memItemLeft" align="right" valign="top"><a id="ga165554ec1fec825e7ed355840a21251c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_FIFOOVL</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:ga165554ec1fec825e7ed355840a21251c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124f3536e099cf06929dfbb50d2745fa"><td class="memItemLeft" align="right" valign="top"><a id="ga124f3536e099cf06929dfbb50d2745fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_MINFRAMEERR</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga124f3536e099cf06929dfbb50d2745fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0219085730b568291c28c0860137da01"><td class="memItemLeft" align="right" valign="top"><a id="ga0219085730b568291c28c0860137da01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_NODATAERR</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga0219085730b568291c28c0860137da01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac498806346a97ececb0d1f61886d6477"><td class="memItemLeft" align="right" valign="top"><a id="gac498806346a97ececb0d1f61886d6477"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_COLLDET</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:gac498806346a97ececb0d1f61886d6477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad63f588c1ef7dc1342402e237d6f1c24"><td class="memItemLeft" align="right" valign="top"><a id="gad63f588c1ef7dc1342402e237d6f1c24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_PROTERR</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:gad63f588c1ef7dc1342402e237d6f1c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3ebd9d8f8c6ec6d9a58031124cde68"><td class="memItemLeft" align="right" valign="top"><a id="ga6d3ebd9d8f8c6ec6d9a58031124cde68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_INTEGERR</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga6d3ebd9d8f8c6ec6d9a58031124cde68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status Register Contents (0x0B)</h2></td></tr>
<tr class="memitem:gab22e228b025b3077a4807ff457ad95fa"><td class="memItemLeft" align="right" valign="top"><a id="gab22e228b025b3077a4807ff457ad95fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_CRYPTO1ON</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:gab22e228b025b3077a4807ff457ad95fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47901faa5b8caa10251007bc8f0c3556"><td class="memItemLeft" align="right" valign="top"><a id="ga47901faa5b8caa10251007bc8f0c3556"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_COMMSTATE</b>&#160;&#160;&#160;0x07U</td></tr>
<tr class="separator:ga47901faa5b8caa10251007bc8f0c3556"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Rx-Bit-Control Register Contents (0x0C)</h2></td></tr>
<tr class="memitem:ga2a38a2de21712a93305960c1e5eff88d"><td class="memItemLeft" align="right" valign="top"><a id="ga2a38a2de21712a93305960c1e5eff88d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_VALUESAFTERCOLL</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:ga2a38a2de21712a93305960c1e5eff88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb4dd86ec1fc1c12e487254580383de"><td class="memItemLeft" align="right" valign="top"><a id="gabfb4dd86ec1fc1c12e487254580383de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_NOCOLL</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:gabfb4dd86ec1fc1c12e487254580383de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09cfdd1cd7a0919215628df0fc8a482f"><td class="memItemLeft" align="right" valign="top"><a id="ga09cfdd1cd7a0919215628df0fc8a482f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_RXALIGN</b>&#160;&#160;&#160;0x70U</td></tr>
<tr class="separator:ga09cfdd1cd7a0919215628df0fc8a482f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f3168199527fb6703d9f7ea1162c58"><td class="memItemLeft" align="right" valign="top"><a id="ga65f3168199527fb6703d9f7ea1162c58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_RXLASTBITS</b>&#160;&#160;&#160;0x07U</td></tr>
<tr class="separator:ga65f3168199527fb6703d9f7ea1162c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Rx-Coll Register Contents (0x0D)</h2></td></tr>
<tr class="memitem:gab82adcdba18d6375972148d96e0b0dbb"><td class="memItemLeft" align="right" valign="top"><a id="gab82adcdba18d6375972148d96e0b0dbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_COLLPOSVALID</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:gab82adcdba18d6375972148d96e0b0dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c1fcb923e6e624765ce72f45b618b6"><td class="memItemLeft" align="right" valign="top"><a id="ga78c1fcb923e6e624765ce72f45b618b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_COLLPOS</b>&#160;&#160;&#160;0x7FU</td></tr>
<tr class="separator:ga78c1fcb923e6e624765ce72f45b618b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Timer-Control Register Contents (0x0E)</h2></td></tr>
<tr class="memitem:ga261d4f1d57b41ff013656fd13f5caf01"><td class="memItemLeft" align="right" valign="top"><a id="ga261d4f1d57b41ff013656fd13f5caf01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T3RUNNING</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:ga261d4f1d57b41ff013656fd13f5caf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0f1180fb0092c733a79d660effef53"><td class="memItemLeft" align="right" valign="top"><a id="gaba0f1180fb0092c733a79d660effef53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T2RUNNING</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:gaba0f1180fb0092c733a79d660effef53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37207b814efbbad690a1b2b4f335612"><td class="memItemLeft" align="right" valign="top"><a id="gaf37207b814efbbad690a1b2b4f335612"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T1RUNNING</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:gaf37207b814efbbad690a1b2b4f335612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bcea87ad89a67fc7294bc32217008a4"><td class="memItemLeft" align="right" valign="top"><a id="ga0bcea87ad89a67fc7294bc32217008a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T0RUNNING</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga0bcea87ad89a67fc7294bc32217008a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9978a030b6360327ce5c0cfaaaa65d8b"><td class="memItemLeft" align="right" valign="top"><a id="ga9978a030b6360327ce5c0cfaaaa65d8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T3STARTSTOPNOW</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga9978a030b6360327ce5c0cfaaaa65d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01a9266e73dd59514cd31deae4d1a05"><td class="memItemLeft" align="right" valign="top"><a id="gab01a9266e73dd59514cd31deae4d1a05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T2STARTSTOPNOW</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:gab01a9266e73dd59514cd31deae4d1a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5761b0edc447f326072ceede63e8598"><td class="memItemLeft" align="right" valign="top"><a id="gaf5761b0edc447f326072ceede63e8598"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T1STARTSTOPNOW</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:gaf5761b0edc447f326072ceede63e8598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1c87c8ffa2bbd305fe673475733571"><td class="memItemLeft" align="right" valign="top"><a id="gaad1c87c8ffa2bbd305fe673475733571"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T0STARTSTOPNOW</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:gaad1c87c8ffa2bbd305fe673475733571"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
T[0-3]-Control Register Contents (0x0F/0x14/0x19/0x1E)</h2></td></tr>
<tr class="memitem:ga79f5e5d7fbf78f4cb3f628e5e6a0111a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga79f5e5d7fbf78f4cb3f628e5e6a0111a">PHHAL_HW_RC663_BIT_TSTOP_RX</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:ga79f5e5d7fbf78f4cb3f628e5e6a0111a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop timer on receive interrupt.  <a href="#ga79f5e5d7fbf78f4cb3f628e5e6a0111a">More...</a><br /></td></tr>
<tr class="separator:ga79f5e5d7fbf78f4cb3f628e5e6a0111a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8f727eecedda14aeb828d63ba61784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gacc8f727eecedda14aeb828d63ba61784">PHHAL_HW_RC663_BIT_TAUTORESTARTED</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:gacc8f727eecedda14aeb828d63ba61784"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-restart timer after underflow.  <a href="#gacc8f727eecedda14aeb828d63ba61784">More...</a><br /></td></tr>
<tr class="separator:gacc8f727eecedda14aeb828d63ba61784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f32497ca31e0a391c093f7767bac9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga23f32497ca31e0a391c093f7767bac9d">PHHAL_HW_RC663_BIT_TSTART_TX</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga23f32497ca31e0a391c093f7767bac9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start timer on transmit interrupt.  <a href="#ga23f32497ca31e0a391c093f7767bac9d">More...</a><br /></td></tr>
<tr class="separator:ga23f32497ca31e0a391c093f7767bac9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e35d4d18f29333fdb71fbb5f8e929f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga0e35d4d18f29333fdb71fbb5f8e929f8">PHHAL_HW_RC663_BIT_TSTART_LFO</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="memdesc:ga0e35d4d18f29333fdb71fbb5f8e929f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use this timer for LFO trimming.  <a href="#ga0e35d4d18f29333fdb71fbb5f8e929f8">More...</a><br /></td></tr>
<tr class="separator:ga0e35d4d18f29333fdb71fbb5f8e929f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0325e0b6a0024663df3af39544d7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga1e0325e0b6a0024663df3af39544d7ba">PHHAL_HW_RC663_BIT_TSTART_LFO_UV</a>&#160;&#160;&#160;0x30U</td></tr>
<tr class="memdesc:ga1e0325e0b6a0024663df3af39544d7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use this timer for LFO trimming (generate UV at a trimming event).  <a href="#ga1e0325e0b6a0024663df3af39544d7ba">More...</a><br /></td></tr>
<tr class="separator:ga1e0325e0b6a0024663df3af39544d7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80669c0594eec8ed3dc2f6df0620a263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga80669c0594eec8ed3dc2f6df0620a263">PHHAL_HW_RC663_MASK_TSTART</a>&#160;&#160;&#160;0x30U</td></tr>
<tr class="memdesc:ga80669c0594eec8ed3dc2f6df0620a263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for TSTART bits.  <a href="#ga80669c0594eec8ed3dc2f6df0620a263">More...</a><br /></td></tr>
<tr class="separator:ga80669c0594eec8ed3dc2f6df0620a263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803e713cb242e84ba99ea02e8c5f98a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga803e713cb242e84ba99ea02e8c5f98a0">PHHAL_HW_RC663_VALUE_TCLK_1356_MHZ</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga803e713cb242e84ba99ea02e8c5f98a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use 13.56MHz as input clock.  <a href="#ga803e713cb242e84ba99ea02e8c5f98a0">More...</a><br /></td></tr>
<tr class="separator:ga803e713cb242e84ba99ea02e8c5f98a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979609079ce92297c1d69604b7573456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga979609079ce92297c1d69604b7573456">PHHAL_HW_RC663_VALUE_TCLK_212_KHZ</a>&#160;&#160;&#160;0x01U</td></tr>
<tr class="memdesc:ga979609079ce92297c1d69604b7573456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use 212KHz as input clock.  <a href="#ga979609079ce92297c1d69604b7573456">More...</a><br /></td></tr>
<tr class="separator:ga979609079ce92297c1d69604b7573456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b84a90179056deabef8614c56edd51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga9b84a90179056deabef8614c56edd51e">PHHAL_HW_RC663_VALUE_TCLK_T0</a>&#160;&#160;&#160;0x02U</td></tr>
<tr class="memdesc:ga9b84a90179056deabef8614c56edd51e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use timer0 as input clock.  <a href="#ga9b84a90179056deabef8614c56edd51e">More...</a><br /></td></tr>
<tr class="separator:ga9b84a90179056deabef8614c56edd51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02265ac05f33793d98ec4635d0f8f5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#ga02265ac05f33793d98ec4635d0f8f5f0">PHHAL_HW_RC663_VALUE_TCLK_T1</a>&#160;&#160;&#160;0x03U</td></tr>
<tr class="memdesc:ga02265ac05f33793d98ec4635d0f8f5f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use timer1 as input clock.  <a href="#ga02265ac05f33793d98ec4635d0f8f5f0">More...</a><br /></td></tr>
<tr class="separator:ga02265ac05f33793d98ec4635d0f8f5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
T4-Control Register Contents (0x23)</h2></td></tr>
<tr class="memitem:ga17a698607ad8215105cac8c8f3a02852"><td class="memItemLeft" align="right" valign="top"><a id="ga17a698607ad8215105cac8c8f3a02852"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T4RUNNING</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:ga17a698607ad8215105cac8c8f3a02852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac663b2f19a542b07ed07f96bb18873e6"><td class="memItemLeft" align="right" valign="top"><a id="gac663b2f19a542b07ed07f96bb18873e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T4STARTSTOPNOW</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:gac663b2f19a542b07ed07f96bb18873e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761cef9210b3b3e68012df89c19031a2"><td class="memItemLeft" align="right" valign="top"><a id="ga761cef9210b3b3e68012df89c19031a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T4AUTOTRIMM</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:ga761cef9210b3b3e68012df89c19031a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745bf2563016e52a95f06b2048a800b0"><td class="memItemLeft" align="right" valign="top"><a id="ga745bf2563016e52a95f06b2048a800b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T4AUTOLPCD</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga745bf2563016e52a95f06b2048a800b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d89442ed6ddf0fae4df966462cbbca"><td class="memItemLeft" align="right" valign="top"><a id="ga62d89442ed6ddf0fae4df966462cbbca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T4AUTORESTARTED</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga62d89442ed6ddf0fae4df966462cbbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga576041596cc997d5d7473b2ede7406fd"><td class="memItemLeft" align="right" valign="top"><a id="ga576041596cc997d5d7473b2ede7406fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_T4AUTOWAKEUP</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:ga576041596cc997d5d7473b2ede7406fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47243593a568c98d9661d9d6084a489"><td class="memItemLeft" align="right" valign="top"><a id="gaa47243593a568c98d9661d9d6084a489"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_TCLK_LFO_64_KHZ</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:gaa47243593a568c98d9661d9d6084a489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1405cd9707e32b3d7ae5cd24d7b7b756"><td class="memItemLeft" align="right" valign="top"><a id="ga1405cd9707e32b3d7ae5cd24d7b7b756"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_TCLK_LFO_8_KHZ</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga1405cd9707e32b3d7ae5cd24d7b7b756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bbb39272de8bcc184e6fe479ba87b8c"><td class="memItemLeft" align="right" valign="top"><a id="ga8bbb39272de8bcc184e6fe479ba87b8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_TCLK_LFO_4_KHZ</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga8bbb39272de8bcc184e6fe479ba87b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac480db48f5f23747bfabaae4e219358d"><td class="memItemLeft" align="right" valign="top"><a id="gac480db48f5f23747bfabaae4e219358d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_TCLK_LFO_2_KHZ</b>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:gac480db48f5f23747bfabaae4e219358d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Driver Mode Register Contents (0x28)</h2></td></tr>
<tr class="memitem:ga9d6d5c83bf93dbab2bda37eb15c877bf"><td class="memItemLeft" align="right" valign="top"><a id="ga9d6d5c83bf93dbab2bda37eb15c877bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TX2INV</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:ga9d6d5c83bf93dbab2bda37eb15c877bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d6c1f6489e281844f0fd65cdecd5c7"><td class="memItemLeft" align="right" valign="top"><a id="gae2d6c1f6489e281844f0fd65cdecd5c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TX1INV</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:gae2d6c1f6489e281844f0fd65cdecd5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92bca6c5bd1d239f94a6f95f165d26a4"><td class="memItemLeft" align="right" valign="top"><a id="ga92bca6c5bd1d239f94a6f95f165d26a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TXEN</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga92bca6c5bd1d239f94a6f95f165d26a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1647dc70db21fe7f85a19535039ae22b"><td class="memItemLeft" align="right" valign="top"><a id="ga1647dc70db21fe7f85a19535039ae22b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RFON</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:ga1647dc70db21fe7f85a19535039ae22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6265fe5d63d2ba22845ce7acb5a810aa"><td class="memItemLeft" align="right" valign="top"><a id="ga6265fe5d63d2ba22845ce7acb5a810aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TPUSHON</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga6265fe5d63d2ba22845ce7acb5a810aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750607926cee7f4b3509a63c76e3c34e"><td class="memItemLeft" align="right" valign="top"><a id="ga750607926cee7f4b3509a63c76e3c34e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TPULLON</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga750607926cee7f4b3509a63c76e3c34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Tx Amplifier Register Contents (0x29)</h2></td></tr>
<tr class="memitem:ga74c4b278bd2672f0d69b2588573bf0b6"><td class="memItemLeft" align="right" valign="top"><a id="ga74c4b278bd2672f0d69b2588573bf0b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_CW_AMPLITUDE</b>&#160;&#160;&#160;0xC0U</td></tr>
<tr class="separator:ga74c4b278bd2672f0d69b2588573bf0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b81a30a10573ee2904d4952a87bdb3"><td class="memItemLeft" align="right" valign="top"><a id="gad6b81a30a10573ee2904d4952a87bdb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_RESIDUAL_CARRIER</b>&#160;&#160;&#160;0x1FU</td></tr>
<tr class="separator:gad6b81a30a10573ee2904d4952a87bdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Driver Control Register Contents (0x2A)</h2></td></tr>
<tr class="memitem:gabd83c50e83fab689f2a0011fcc8fe2e5"><td class="memItemLeft" align="right" valign="top"><a id="gabd83c50e83fab689f2a0011fcc8fe2e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_CWMAX</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:gabd83c50e83fab689f2a0011fcc8fe2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf54204be768e2d13aedcf725955e17"><td class="memItemLeft" align="right" valign="top"><a id="ga2cf54204be768e2d13aedcf725955e17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_DISOVSHTPREV</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga2cf54204be768e2d13aedcf725955e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f970420cae256338639fdd3d1dc3ea"><td class="memItemLeft" align="right" valign="top"><a id="gad4f970420cae256338639fdd3d1dc3ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_DRIVERINV</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:gad4f970420cae256338639fdd3d1dc3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43312997068cfee8769f89158f6dca17"><td class="memItemLeft" align="right" valign="top"><a id="ga43312997068cfee8769f89158f6dca17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_DRIVERSEL_LOW</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:ga43312997068cfee8769f89158f6dca17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f9931d2e07131500e683bedc636f65"><td class="memItemLeft" align="right" valign="top"><a id="gad5f9931d2e07131500e683bedc636f65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_DRIVERSEL_TXENV</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:gad5f9931d2e07131500e683bedc636f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbb59468fe71f30e08da841245cddbd"><td class="memItemLeft" align="right" valign="top"><a id="gacdbb59468fe71f30e08da841245cddbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_DRIVERSEL_SIGIN</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:gacdbb59468fe71f30e08da841245cddbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Tx-/Rx-CRC Control Register Contents (0x2C/0x2D)</h2></td></tr>
<tr class="memitem:ga424942015397728b6b84e9d2c5eb34e6"><td class="memItemLeft" align="right" valign="top"><a id="ga424942015397728b6b84e9d2c5eb34e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RXFORCECRCWRITE</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:ga424942015397728b6b84e9d2c5eb34e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29bc33040fe64bf342b7329d9ac6facf"><td class="memItemLeft" align="right" valign="top"><a id="ga29bc33040fe64bf342b7329d9ac6facf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_CRCINVERT</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga29bc33040fe64bf342b7329d9ac6facf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413fba6353c2fff5815d19126fb65a0b"><td class="memItemLeft" align="right" valign="top"><a id="ga413fba6353c2fff5815d19126fb65a0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_CRCEN</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga413fba6353c2fff5815d19126fb65a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ed3a10e5af078a4364c16401207142"><td class="memItemLeft" align="right" valign="top"><a id="ga51ed3a10e5af078a4364c16401207142"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_CRCPRESETVAL</b>&#160;&#160;&#160;0x70U</td></tr>
<tr class="separator:ga51ed3a10e5af078a4364c16401207142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0331cc33c529ec55a577b6ab2007b3f9"><td class="memItemLeft" align="right" valign="top"><a id="ga0331cc33c529ec55a577b6ab2007b3f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_CRCTYPE</b>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="separator:ga0331cc33c529ec55a577b6ab2007b3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d22540b58d8589a5126f21df69134fb"><td class="memItemLeft" align="right" valign="top"><a id="ga4d22540b58d8589a5126f21df69134fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_CRCTYPE5</b>&#160;&#160;&#160;0x00U</td></tr>
<tr class="separator:ga4d22540b58d8589a5126f21df69134fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0cd62194d1e24300ab64bfe356930d"><td class="memItemLeft" align="right" valign="top"><a id="gacc0cd62194d1e24300ab64bfe356930d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_CRCTYPE16</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:gacc0cd62194d1e24300ab64bfe356930d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Tx-DataNum Register Contents (0x2E)</h2></td></tr>
<tr class="memitem:ga00861170295cda9b4ec54b7c8e165896"><td class="memItemLeft" align="right" valign="top"><a id="ga00861170295cda9b4ec54b7c8e165896"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_KEEPBITGRID</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga00861170295cda9b4ec54b7c8e165896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a59b4de767e6e9b5e7f479b8adf16d0"><td class="memItemLeft" align="right" valign="top"><a id="ga1a59b4de767e6e9b5e7f479b8adf16d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_DATAEN</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga1a59b4de767e6e9b5e7f479b8adf16d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48a6c05b96d78b7f604097e0fe35676"><td class="memItemLeft" align="right" valign="top"><a id="gac48a6c05b96d78b7f604097e0fe35676"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_TXLASTBITS</b>&#160;&#160;&#160;0x07U</td></tr>
<tr class="separator:gac48a6c05b96d78b7f604097e0fe35676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec37b4bff2a44a6e4fa9ef6758a34e9"><td class="memItemLeft" align="right" valign="top"><a id="gafec37b4bff2a44a6e4fa9ef6758a34e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_SYMBOL_SEND</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:gafec37b4bff2a44a6e4fa9ef6758a34e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Tx-Wait Control Register Contents (0x31)</h2></td></tr>
<tr class="memitem:ga26008f24e544440718189961da78100d"><td class="memItemLeft" align="right" valign="top"><a id="ga26008f24e544440718189961da78100d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TXWAIT_START_RX</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:ga26008f24e544440718189961da78100d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e41293dc22172ef1adc0c74cf73024e"><td class="memItemLeft" align="right" valign="top"><a id="ga0e41293dc22172ef1adc0c74cf73024e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TXWAIT_DBFREQ</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:ga0e41293dc22172ef1adc0c74cf73024e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccacb11234871296eaeae3530a1b8967"><td class="memItemLeft" align="right" valign="top"><a id="gaccacb11234871296eaeae3530a1b8967"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_TXWAITHI</b>&#160;&#160;&#160;0x38U</td></tr>
<tr class="separator:gaccacb11234871296eaeae3530a1b8967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9dacbd783ca6df38592d3c731d5a22"><td class="memItemLeft" align="right" valign="top"><a id="ga6a9dacbd783ca6df38592d3c731d5a22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_TXSTOPBITLEN</b>&#160;&#160;&#160;0x07U</td></tr>
<tr class="separator:ga6a9dacbd783ca6df38592d3c731d5a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Frame Control Register Contents (0x33)</h2></td></tr>
<tr class="memitem:gafc87202b32c7188fecd97a7d28bf28e5"><td class="memItemLeft" align="right" valign="top"><a id="gafc87202b32c7188fecd97a7d28bf28e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TXPARITYEN</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:gafc87202b32c7188fecd97a7d28bf28e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab66c49bb75b6e9d7c74a723c65c4a6"><td class="memItemLeft" align="right" valign="top"><a id="gadab66c49bb75b6e9d7c74a723c65c4a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RXPARITYEN</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:gadab66c49bb75b6e9d7c74a723c65c4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89a8150324bf808d1337044a7e4265c"><td class="memItemLeft" align="right" valign="top"><a id="gae89a8150324bf808d1337044a7e4265c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_STOP_SYM3</b>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="separator:gae89a8150324bf808d1337044a7e4265c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80111a475a711e81551b8ec85c4520df"><td class="memItemLeft" align="right" valign="top"><a id="ga80111a475a711e81551b8ec85c4520df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_STOP_SYM2</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga80111a475a711e81551b8ec85c4520df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada6f178e9ca780cb6ab6296bef0f2390"><td class="memItemLeft" align="right" valign="top"><a id="gada6f178e9ca780cb6ab6296bef0f2390"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_STOP_SYM1</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:gada6f178e9ca780cb6ab6296bef0f2390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad534f6bd74d5c624e6e961e1c7a30f6c"><td class="memItemLeft" align="right" valign="top"><a id="gad534f6bd74d5c624e6e961e1c7a30f6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_START_SYM2</b>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:gad534f6bd74d5c624e6e961e1c7a30f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0af742b2fd13028bebada87f86a9139"><td class="memItemLeft" align="right" valign="top"><a id="gab0af742b2fd13028bebada87f86a9139"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_START_SYM1</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:gab0af742b2fd13028bebada87f86a9139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1e8a5d3659a3793eb4420ffac6debd"><td class="memItemLeft" align="right" valign="top"><a id="ga8c1e8a5d3659a3793eb4420ffac6debd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_VALUE_START_SYM0</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga8c1e8a5d3659a3793eb4420ffac6debd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9378feead53b36416a95e77144f995f"><td class="memItemLeft" align="right" valign="top"><a id="gad9378feead53b36416a95e77144f995f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_STARTSYM</b>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:gad9378feead53b36416a95e77144f995f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f191943234af02a4afb7ef9ad1f8f64"><td class="memItemLeft" align="right" valign="top"><a id="ga1f191943234af02a4afb7ef9ad1f8f64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_STOPSYM</b>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="separator:ga1f191943234af02a4afb7ef9ad1f8f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Rx Control Register Contents (0x35)</h2></td></tr>
<tr class="memitem:ga56e79b825a8e8b16b8c1807e682e0506"><td class="memItemLeft" align="right" valign="top"><a id="ga56e79b825a8e8b16b8c1807e682e0506"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RXALLOWBITS</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:ga56e79b825a8e8b16b8c1807e682e0506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa32734a186656002aa95cef653638e71"><td class="memItemLeft" align="right" valign="top"><a id="gaa32734a186656002aa95cef653638e71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RXMULTIPLE</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:gaa32734a186656002aa95cef653638e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff11a0925b5907c0e56b57539278d32"><td class="memItemLeft" align="right" valign="top"><a id="ga6ff11a0925b5907c0e56b57539278d32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RXEOFTYPE</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:ga6ff11a0925b5907c0e56b57539278d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada3544708d027ef72f3d1c6143a446a8"><td class="memItemLeft" align="right" valign="top"><a id="gada3544708d027ef72f3d1c6143a446a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_EGT_CHECK</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:gada3544708d027ef72f3d1c6143a446a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c1719425c403abf2f2a4c61c150aea8"><td class="memItemLeft" align="right" valign="top"><a id="ga7c1719425c403abf2f2a4c61c150aea8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_EMD_SUPPRESSION</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga7c1719425c403abf2f2a4c61c150aea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee92fa642f2c482c1d7b7f091bd8398"><td class="memItemLeft" align="right" valign="top"><a id="ga7ee92fa642f2c482c1d7b7f091bd8398"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_RXBAUDRATE</b>&#160;&#160;&#160;0x07U</td></tr>
<tr class="separator:ga7ee92fa642f2c482c1d7b7f091bd8398"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Rx-Wait Register Contents (0x36)</h2></td></tr>
<tr class="memitem:ga48cc48862ba2beb19caa0f1ce0c6dd78"><td class="memItemLeft" align="right" valign="top"><a id="ga48cc48862ba2beb19caa0f1ce0c6dd78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RXWAITDBFREQ</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:ga48cc48862ba2beb19caa0f1ce0c6dd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11d244675e63122565cb4d8ea6265813"><td class="memItemLeft" align="right" valign="top"><a id="ga11d244675e63122565cb4d8ea6265813"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_RXWAIT</b>&#160;&#160;&#160;0x7FU</td></tr>
<tr class="separator:ga11d244675e63122565cb4d8ea6265813"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Rx-Threshold Register Contents (0x37)</h2></td></tr>
<tr class="memitem:gaf3729cce16cb4143687e2924b6ae7d90"><td class="memItemLeft" align="right" valign="top"><a id="gaf3729cce16cb4143687e2924b6ae7d90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_MINLEVEL</b>&#160;&#160;&#160;0xF0U</td></tr>
<tr class="separator:gaf3729cce16cb4143687e2924b6ae7d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83d7915a4fc2bf48c3e6d925916ff52"><td class="memItemLeft" align="right" valign="top"><a id="gac83d7915a4fc2bf48c3e6d925916ff52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_MINLEVELP</b>&#160;&#160;&#160;0x0FU</td></tr>
<tr class="separator:gac83d7915a4fc2bf48c3e6d925916ff52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Rx-Receiver Register Contents (0x38)</h2></td></tr>
<tr class="memitem:gad463fa8d5372d0ca9d2010442653eeea"><td class="memItemLeft" align="right" valign="top"><a id="gad463fa8d5372d0ca9d2010442653eeea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RX_SINGLE</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:gad463fa8d5372d0ca9d2010442653eeea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5cf7316da7e124ba8a3311877f767c"><td class="memItemLeft" align="right" valign="top"><a id="ga9d5cf7316da7e124ba8a3311877f767c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RX_SHORT_MIX2ADC</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:ga9d5cf7316da7e124ba8a3311877f767c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79113b4855a44f8d79d57c3ac966c6cf"><td class="memItemLeft" align="right" valign="top"><a id="ga79113b4855a44f8d79d57c3ac966c6cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_USE_SMALL_EVAL</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:ga79113b4855a44f8d79d57c3ac966c6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83973606d2f51abb725205d63e74301f"><td class="memItemLeft" align="right" valign="top"><a id="ga83973606d2f51abb725205d63e74301f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_RX_SIGPRO_IN_SEL</b>&#160;&#160;&#160;0x30U</td></tr>
<tr class="separator:ga83973606d2f51abb725205d63e74301f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ddf1752ba4c76d1d4cae6179e21ed5"><td class="memItemLeft" align="right" valign="top"><a id="ga61ddf1752ba4c76d1d4cae6179e21ed5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_COLLLEVEL</b>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:ga61ddf1752ba4c76d1d4cae6179e21ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Rx-Analog Register Contents (0x39)</h2></td></tr>
<tr class="memitem:gabaab3cdd369692c55874cb365188efb2"><td class="memItemLeft" align="right" valign="top"><a id="gabaab3cdd369692c55874cb365188efb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RX_OC_ENABLE</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:gabaab3cdd369692c55874cb365188efb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad384c7f6a42d91c92d7c967c8895c0d9"><td class="memItemLeft" align="right" valign="top"><a id="gad384c7f6a42d91c92d7c967c8895c0d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RX_HP_LOWF</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:gad384c7f6a42d91c92d7c967c8895c0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97002b23ab12d81fd8161e5bb9cd25eb"><td class="memItemLeft" align="right" valign="top"><a id="ga97002b23ab12d81fd8161e5bb9cd25eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_VMID_R_SEL</b>&#160;&#160;&#160;0xC0U</td></tr>
<tr class="separator:ga97002b23ab12d81fd8161e5bb9cd25eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5542da0d201ee84a88fcb2f0ad5d8e8d"><td class="memItemLeft" align="right" valign="top"><a id="ga5542da0d201ee84a88fcb2f0ad5d8e8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_RCV_HPCF</b>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="separator:ga5542da0d201ee84a88fcb2f0ad5d8e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2500dacb059c70f6b09b977be5868d4c"><td class="memItemLeft" align="right" valign="top"><a id="ga2500dacb059c70f6b09b977be5868d4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_RCV_GAIN</b>&#160;&#160;&#160;0x03U</td></tr>
<tr class="separator:ga2500dacb059c70f6b09b977be5868d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Serial-Speed Register Contents (0x3B)</h2></td></tr>
<tr class="memitem:gaa9cec580d6f5ffd39834cd873e4c1e99"><td class="memItemLeft" align="right" valign="top"><a id="gaa9cec580d6f5ffd39834cd873e4c1e99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_BR_T0</b>&#160;&#160;&#160;0xE0U</td></tr>
<tr class="separator:gaa9cec580d6f5ffd39834cd873e4c1e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944bace8daa5cafe509357f732025972"><td class="memItemLeft" align="right" valign="top"><a id="ga944bace8daa5cafe509357f732025972"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_MASK_BR_T1</b>&#160;&#160;&#160;0x1FU</td></tr>
<tr class="separator:ga944bace8daa5cafe509357f732025972"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
LPCD Result(Q) Register Contents (0x43)</h2></td></tr>
<tr class="memitem:ga44e33d5490f1568b179642603fe247dd"><td class="memItemLeft" align="right" valign="top"><a id="ga44e33d5490f1568b179642603fe247dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_LPCDIRQ_CLR</b>&#160;&#160;&#160;0x40U</td></tr>
<tr class="separator:ga44e33d5490f1568b179642603fe247dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Tx-BitMod Register Contents (0x48)</h2></td></tr>
<tr class="memitem:gac51555a3e60d77085ca1d1b605d42ee8"><td class="memItemLeft" align="right" valign="top"><a id="gac51555a3e60d77085ca1d1b605d42ee8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TXMSBFIRST</b>&#160;&#160;&#160;0x80U</td></tr>
<tr class="separator:gac51555a3e60d77085ca1d1b605d42ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405755dbef865320f788892da5f78040"><td class="memItemLeft" align="right" valign="top"><a id="ga405755dbef865320f788892da5f78040"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TXPARITYTYPE</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:ga405755dbef865320f788892da5f78040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4470091ef31305519e05a0cbb20e7"><td class="memItemLeft" align="right" valign="top"><a id="ga5cb4470091ef31305519e05a0cbb20e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TXSTOPBITTYPE</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga5cb4470091ef31305519e05a0cbb20e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca377ac0c09f18ae979d201e4626481"><td class="memItemLeft" align="right" valign="top"><a id="ga4ca377ac0c09f18ae979d201e4626481"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TXSTARTBITTYPE</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga4ca377ac0c09f18ae979d201e4626481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453dde8f1d6a4923145cc79a17143ad1"><td class="memItemLeft" align="right" valign="top"><a id="ga453dde8f1d6a4923145cc79a17143ad1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_TXSTARTBITEN</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga453dde8f1d6a4923145cc79a17143ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Rx-BitMod Register Contents (0x58)</h2></td></tr>
<tr class="memitem:gad13222f2894c0f553c83e3f7ebf26260"><td class="memItemLeft" align="right" valign="top"><a id="gad13222f2894c0f553c83e3f7ebf26260"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RXSTOPONINVPAR</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:gad13222f2894c0f553c83e3f7ebf26260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5f1078f07f8fb6723a4d5cbe17e888"><td class="memItemLeft" align="right" valign="top"><a id="ga5a5f1078f07f8fb6723a4d5cbe17e888"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RXSTOPONLEN</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga5a5f1078f07f8fb6723a4d5cbe17e888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1a8dc34ff63d847ff5eb27cdad634d"><td class="memItemLeft" align="right" valign="top"><a id="ga8a1a8dc34ff63d847ff5eb27cdad634d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RXMSBFIRST</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:ga8a1a8dc34ff63d847ff5eb27cdad634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a278a85f9f9a9eccd1c246a1ad328e"><td class="memItemLeft" align="right" valign="top"><a id="ga66a278a85f9f9a9eccd1c246a1ad328e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RXSTOPBITEN</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:ga66a278a85f9f9a9eccd1c246a1ad328e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa1ec45df29c88b6049c08c2e2b367f"><td class="memItemLeft" align="right" valign="top"><a id="ga6fa1ec45df29c88b6049c08c2e2b367f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RXPARITYTYPE</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga6fa1ec45df29c88b6049c08c2e2b367f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Rx-Mod Register Contents (0x5D)</h2></td></tr>
<tr class="memitem:gac2d878465a60e6c9e59695c5cf46ff93"><td class="memItemLeft" align="right" valign="top"><a id="gac2d878465a60e6c9e59695c5cf46ff93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_PREFILTER</b>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:gac2d878465a60e6c9e59695c5cf46ff93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf4e91baa79a5d600afd3878220a8b3"><td class="memItemLeft" align="right" valign="top"><a id="gabbf4e91baa79a5d600afd3878220a8b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_RECTFILTER</b>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:gabbf4e91baa79a5d600afd3878220a8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7db5cdda160da221bc0dbd5214f552"><td class="memItemLeft" align="right" valign="top"><a id="gacf7db5cdda160da221bc0dbd5214f552"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_SYNCHIGH</b>&#160;&#160;&#160;0x08U</td></tr>
<tr class="separator:gacf7db5cdda160da221bc0dbd5214f552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb439b76abcbf11ab07cde2f18a9aa34"><td class="memItemLeft" align="right" valign="top"><a id="gaeb439b76abcbf11ab07cde2f18a9aa34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_CORRINV</b>&#160;&#160;&#160;0x04U</td></tr>
<tr class="separator:gaeb439b76abcbf11ab07cde2f18a9aa34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b48bb572faac1c30111e6535de11b8"><td class="memItemLeft" align="right" valign="top"><a id="ga76b48bb572faac1c30111e6535de11b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_FSK</b>&#160;&#160;&#160;0x02U</td></tr>
<tr class="separator:ga76b48bb572faac1c30111e6535de11b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53da4f857b4cecca5c5734919825765c"><td class="memItemLeft" align="right" valign="top"><a id="ga53da4f857b4cecca5c5734919825765c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PHHAL_HW_RC663_BIT_BPSK</b>&#160;&#160;&#160;0x01U</td></tr>
<tr class="separator:ga53da4f857b4cecca5c5734919825765c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Register definitions. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga2c2f2ff468289d32743d776784fff655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2f2ff468289d32743d776784fff655">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_COMMAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_COMMAND&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Command Register. </p>
<p>Used for starting / stopping commands and for sending the IC into standby mode. </p>

</div>
</div>
<a id="gad36baeed3febb2abdadb83772ea7f1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad36baeed3febb2abdadb83772ea7f1be">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_HOSTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_HOSTCTRL&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Host-Control Register. </p>
<p>Configure Host and SAM interfaces. </p>

</div>
</div>
<a id="ga7fc20262360903979784c98c2c75c9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fc20262360903979784c98c2c75c9a6">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_FIFOCONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_FIFOCONTROL&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO-Control Register. </p>
<p>Set FIFO size and retrieve FIFO parameters.<br />
<b>Note:</b> Also contains 1 additional Water-Level bit (MSB) and 2 additional FIFO-Length bits (also MSB). </p>

</div>
</div>
<a id="ga54ec15515837d2e76f3cf59659772640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54ec15515837d2e76f3cf59659772640">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_WATERLEVEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_WATERLEVEL&#160;&#160;&#160;0x03</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WaterLevel Register. </p>
<p>FIFO WaterLevel configuration. </p>

</div>
</div>
<a id="gae7bc35a239f57b43e9d959b69c1c1956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7bc35a239f57b43e9d959b69c1c1956">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_FIFOLENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_FIFOLENGTH&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO-Length Register. </p>
<p>Retrieve the number of bytes within the FIFO. </p>

</div>
</div>
<a id="ga1ec3eba3415fe69eb6ce5e739a30bcbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ec3eba3415fe69eb6ce5e739a30bcbb">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_FIFODATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_FIFODATA&#160;&#160;&#160;0x05</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO-Data Register. </p>
<p>Writing to this register moves a byte into the FIFO while incrementing the FIFO length and raising the internal WaterLevel. </p>

</div>
</div>
<a id="ga2991120082a397dcbae3e21f4e8eac5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2991120082a397dcbae3e21f4e8eac5e">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_IRQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_IRQ0&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ0 Register. </p>
<p>Read or modify the first 7 IRQ bits. </p>

</div>
</div>
<a id="gaea31665f970843ce11d53268e1652bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea31665f970843ce11d53268e1652bde">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_IRQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_IRQ1&#160;&#160;&#160;0x07</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ1 Register. </p>
<p>Read or modify the second 7 IRQ bits. </p>

</div>
</div>
<a id="ga2523123951c52365d620b074c31698f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2523123951c52365d620b074c31698f8">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_IRQ0EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_IRQ0EN&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ0EN Register. </p>
<p>Enable or disable the first IRQ bits or invert the IRQ propagation. </p>

</div>
</div>
<a id="ga9c5e54e1c09ffa97720b0b1ed2fc4751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c5e54e1c09ffa97720b0b1ed2fc4751">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_IRQ1EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_IRQ1EN&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ1EN Register. </p>
<p>Enable or disable the second IRQ bits or enable/disable PushPull mode. </p>

</div>
</div>
<a id="gadd20d6a9cc112119d8c951da1128b327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd20d6a9cc112119d8c951da1128b327">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_ERROR&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error Register. </p>
<p>Contains bits for the occured erros. </p>

</div>
</div>
<a id="ga2fd6e5e5307d2bca59148a98cf0136d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fd6e5e5307d2bca59148a98cf0136d3">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_STATUS&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status Register. </p>
<p>Contains the Crypto1 state and information about the ComState. </p>

</div>
</div>
<a id="ga4ebf91fd439ab07dd4b79bfb1acd3c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ebf91fd439ab07dd4b79bfb1acd3c24">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXBITCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXBITCTRL&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx-Bit-Control Register. </p>
<p>Set/Get Bit-granularity and collision information. </p>

</div>
</div>
<a id="ga83981358b85b6976a722d09782ad2dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83981358b85b6976a722d09782ad2dcd">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXCOLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXCOLL&#160;&#160;&#160;0x0D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx-Coll Register. </p>
<p>Contains information about the collision position after a collision. </p>

</div>
</div>
<a id="ga70d79fab5f3c82c1cf2918a222ef781d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70d79fab5f3c82c1cf2918a222ef781d">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TCONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TCONTROL&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer Control Register. </p>
<p>Provides timer control and status information for all timers. </p>

</div>
</div>
<a id="ga3c9ae51c07e0a809e05167be1d0194b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c9ae51c07e0a809e05167be1d0194b7">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T0CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T0CONTROL&#160;&#160;&#160;0x0F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer0 Control Register. </p>
<p>Configure the timer. </p>

</div>
</div>
<a id="ga59d4a05e9cf0877b1c7767a733d6ed9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59d4a05e9cf0877b1c7767a733d6ed9e">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T0RELOADHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T0RELOADHI&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer0 Reload(High) Register. </p>
<p>Set the most significant byte of the Reload-Value. </p>

</div>
</div>
<a id="ga36d5fe68a12595b7aabd65490758b511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d5fe68a12595b7aabd65490758b511">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T0RELOADLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T0RELOADLO&#160;&#160;&#160;0x11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer0 Reload(Low) Register. </p>
<p>Set the least significant byte of the Reload-Value. </p>

</div>
</div>
<a id="ga1f6602589808a9692aec3a037594d786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f6602589808a9692aec3a037594d786">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T0COUNTERVALHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T0COUNTERVALHI&#160;&#160;&#160;0x12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer0 Counter(High) Register. </p>
<p>Get the most significant byte of the Counter-Value. </p>

</div>
</div>
<a id="ga4897d156e0c19f5a69bce0a754f20e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4897d156e0c19f5a69bce0a754f20e58">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T0COUNTERVALLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T0COUNTERVALLO&#160;&#160;&#160;0x13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer0 Counter(Low) Register. </p>
<p>Get the least significant byte of the Counter-Value. </p>

</div>
</div>
<a id="ga66958470da2ca3ad0c044a319c88093d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66958470da2ca3ad0c044a319c88093d">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T1CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T1CONTROL&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer1 Control Register. </p>
<p>Configure the timer. </p>

</div>
</div>
<a id="gaaa2a6fd5ef29e53b8479726f26982164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa2a6fd5ef29e53b8479726f26982164">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T1RELOADHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T1RELOADHI&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer1 Reload(High) Register. </p>
<p>Set the most significant byte of the Reload-Value. </p>

</div>
</div>
<a id="ga07a84d3f442ce1c3c13ba1477da628a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07a84d3f442ce1c3c13ba1477da628a1">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T1RELOADLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T1RELOADLO&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer1 Reload(Low) Register. </p>
<p>Set the least significant byte of the Reload-Value. </p>

</div>
</div>
<a id="ga8797a0e50d8d586ace72296c749886fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8797a0e50d8d586ace72296c749886fe">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T1COUNTERVALHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T1COUNTERVALHI&#160;&#160;&#160;0x17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer1 Counter(High) Register. </p>
<p>Get the most significant byte of the Counter-Value. </p>

</div>
</div>
<a id="gac898d1b61624c7640b94d580a57296f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac898d1b61624c7640b94d580a57296f2">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T1COUNTERVALLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T1COUNTERVALLO&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer1 Counter(Low) Register. </p>
<p>Get the least significant byte of the Counter-Value. </p>

</div>
</div>
<a id="ga6f647a108b82edba3a4650034fb6bbc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f647a108b82edba3a4650034fb6bbc5">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T2CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T2CONTROL&#160;&#160;&#160;0x19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer2 Control Register. </p>
<p>Configure the timer. </p>

</div>
</div>
<a id="gaa108e4d090eab2805f662fab62fbe7f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa108e4d090eab2805f662fab62fbe7f2">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T2RELOADHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T2RELOADHI&#160;&#160;&#160;0x1A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer2 Reload(High) Register. </p>
<p>Set the most significant byte of the Reload-Value. </p>

</div>
</div>
<a id="gabc7b01a2872124c3c4b28f9b1faa7892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc7b01a2872124c3c4b28f9b1faa7892">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T2RELOADLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T2RELOADLO&#160;&#160;&#160;0x1B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer2 Reload(Low) Register. </p>
<p>Set the least significant byte of the Reload-Value. </p>

</div>
</div>
<a id="gab43fb006339f85c6fa0c85e25663850f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab43fb006339f85c6fa0c85e25663850f">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T2COUNTERVALHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T2COUNTERVALHI&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer2 Counter(High) Register. </p>
<p>Get the most significant byte of the Counter-Value. </p>

</div>
</div>
<a id="ga8d20b71e197787f5632c7ceca2a42d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d20b71e197787f5632c7ceca2a42d80">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T2COUNTERVALLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T2COUNTERVALLO&#160;&#160;&#160;0x1D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer2 Counter(Low) Register. </p>
<p>Get the least significant byte of the Counter-Value. </p>

</div>
</div>
<a id="gaea718032cfa9679a047fe3606158fa7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea718032cfa9679a047fe3606158fa7e">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T3CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T3CONTROL&#160;&#160;&#160;0x1E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer3 Control Register. </p>
<p>Configure the timer. </p>

</div>
</div>
<a id="gabc44d4e5d30624c31e89628fc69dbf27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc44d4e5d30624c31e89628fc69dbf27">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T3RELOADHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T3RELOADHI&#160;&#160;&#160;0x1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer3 Reload(High) Register. </p>
<p>Set the most significant byte of the Reload-Value. </p>

</div>
</div>
<a id="ga400fe756bd6ad59f711169955a52288d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga400fe756bd6ad59f711169955a52288d">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T3RELOADLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T3RELOADLO&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer3 Reload(Low) Register. </p>
<p>Set the least significant byte of the Reload-Value. </p>

</div>
</div>
<a id="ga65e6e9ece457f64c76885337cbbe5fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65e6e9ece457f64c76885337cbbe5fe1">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T3COUNTERVALHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T3COUNTERVALHI&#160;&#160;&#160;0x21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer3 Counter(High) Register. </p>
<p>Get the most significant byte of the Counter-Value. </p>

</div>
</div>
<a id="gae49f6702d41ebf9d1b0911e9673508dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae49f6702d41ebf9d1b0911e9673508dc">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T3COUNTERVALLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T3COUNTERVALLO&#160;&#160;&#160;0x22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer3 Counter(Low) Register. </p>
<p>Get the least significant byte of the Counter-Value. </p>

</div>
</div>
<a id="ga8ced00330e460e8d9d2b13102a67b402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ced00330e460e8d9d2b13102a67b402">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T4CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T4CONTROL&#160;&#160;&#160;0x23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer4 Control Register. </p>
<p>Configure the timer. </p>

</div>
</div>
<a id="gad32d0aa4b63cdb7d24d4221c7e8efba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad32d0aa4b63cdb7d24d4221c7e8efba7">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T4RELOADHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T4RELOADHI&#160;&#160;&#160;0x24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer4 Reload(High) Register. </p>
<p>Set the most significant byte of the Reload-Value. </p>

</div>
</div>
<a id="ga118aa70dc330cd9ed71979aeb6bc0f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga118aa70dc330cd9ed71979aeb6bc0f93">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T4RELOADLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T4RELOADLO&#160;&#160;&#160;0x25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer4 Reload(Low) Register. </p>
<p>Set the least significant byte of the Reload-Value. </p>

</div>
</div>
<a id="gac161f84302021fe4126a5b22670dcbaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac161f84302021fe4126a5b22670dcbaf">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T4COUNTERVALHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T4COUNTERVALHI&#160;&#160;&#160;0x26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer4 Counter(High) Register. </p>
<p>Get the most significant byte of the Counter-Value. </p>

</div>
</div>
<a id="ga04331d3b069ea7eba01d5ac3b22d30b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04331d3b069ea7eba01d5ac3b22d30b9">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_T4COUNTERVALLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_T4COUNTERVALLO&#160;&#160;&#160;0x27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer4 Counter(Low) Register. </p>
<p>Get the least significant byte of the Counter-Value. </p>

</div>
</div>
<a id="ga18a6cdf6ad19decf2baec3615ac0bf0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18a6cdf6ad19decf2baec3615ac0bf0a">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_DRVMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_DRVMODE&#160;&#160;&#160;0x28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Driver Mode Register. </p>
<p>Enable / Invert the Tx-Driver and set the Clock Mode. </p>

</div>
</div>
<a id="ga3397b0553056f53ca3645b498b6d7f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3397b0553056f53ca3645b498b6d7f48">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXAMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXAMP&#160;&#160;&#160;0x29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Amplifier Register. </p>
<p>Modify Amplitude and Carrier settings. </p>

</div>
</div>
<a id="gaab0049c2841ccb94b66eabe833cedaf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab0049c2841ccb94b66eabe833cedaf6">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_DRVCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_DRVCON&#160;&#160;&#160;0x2A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Driver Control Register. </p>
<p>Select / Invert drivers. </p>

</div>
</div>
<a id="ga4e30c5e370e0380eefbf64b69cb6ea26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e30c5e370e0380eefbf64b69cb6ea26">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXI&#160;&#160;&#160;0x2B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TxI Register. </p>
<p>Contains Overshoot prevention and current control settings. </p>

</div>
</div>
<a id="gaf878c41006cb58cecd01a1084b9ee686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf878c41006cb58cecd01a1084b9ee686">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXCRCCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXCRCCON&#160;&#160;&#160;0x2C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx-CRC Control Register. </p>
<p>Configure CRC parameters transmission. </p>

</div>
</div>
<a id="gac5b7cb2ad5b190772f115ce10cb9db97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5b7cb2ad5b190772f115ce10cb9db97">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXCRCCON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXCRCCON&#160;&#160;&#160;0x2D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx-CRC Control Register. </p>
<p>Configure CRC parameters for reception. </p>

</div>
</div>
<a id="gabe9a85895731c61a5216f1cbc7d6a1d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe9a85895731c61a5216f1cbc7d6a1d8">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXDATANUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXDATANUM&#160;&#160;&#160;0x2E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx-DataNum Register. </p>
<p>Set TxLastBits and configure KeepBitGrid functionality. </p>

</div>
</div>
<a id="ga88754271e4c6d934aadf7bb443d0c57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88754271e4c6d934aadf7bb443d0c57c">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXMODWIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXMODWIDTH&#160;&#160;&#160;0x2F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx-Modwidth Register. </p>
<p>Set the modulation width. </p>

</div>
</div>
<a id="gac2bc00a1850cfafce33f1bf90e0db23a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2bc00a1850cfafce33f1bf90e0db23a">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYM10BURSTLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYM10BURSTLEN&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbol 0 and 1 Register. </p>
<p>Configure Burst-lengths of both symbols. </p>

</div>
</div>
<a id="gaefdc6ea36a056bb8f689c11cf5d33da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefdc6ea36a056bb8f689c11cf5d33da6">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXWAITCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXWAITCTRL&#160;&#160;&#160;0x31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx-Wait Control Register. </p>
<p>Enable / Configure Tx Waiting-Time. </p>

</div>
</div>
<a id="ga6147edec912bcbd3fbb7337d02d1ba39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6147edec912bcbd3fbb7337d02d1ba39">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXWAITLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXWAITLO&#160;&#160;&#160;0x32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TxWaitLo Register. </p>
<p>Contains the Least-Significant-Bits for the Tx Waiting-Time. </p>

</div>
</div>
<a id="ga97ec5778f9661d0a47998e451e9cc1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97ec5778f9661d0a47998e451e9cc1de">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_FRAMECON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_FRAMECON&#160;&#160;&#160;0x33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame control register. </p>
<p>Contains active Start/Stop symbol and Parity settings. </p>

</div>
</div>
<a id="ga3b8e076606ecb5eec5984abda2494d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b8e076606ecb5eec5984abda2494d59">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXSOFD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXSOFD&#160;&#160;&#160;0x34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RxSOFD Register. </p>
<p>Contains Start-of-Frame and subcarrier detection bits. </p>

</div>
</div>
<a id="ga1d5a1dc5b034bc485bad85a0658415af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d5a1dc5b034bc485bad85a0658415af">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXCTRL&#160;&#160;&#160;0x35</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx Control Register. </p>
<p>Configure Receiver settings such as baudrate and EMD-suppression feature. </p>

</div>
</div>
<a id="gac042c6d6103716e1ed26a9471ccd0f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac042c6d6103716e1ed26a9471ccd0f2d">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXWAIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXWAIT&#160;&#160;&#160;0x36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx-Wait Register. </p>
<p>Configure Receiver Deaf-Time. </p>

</div>
</div>
<a id="ga98f1b1202ce7e289c2b1c7ec06418950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98f1b1202ce7e289c2b1c7ec06418950">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXTHRESHOLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXTHRESHOLD&#160;&#160;&#160;0x37</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx-Threshold Register. </p>
<p>Configure Receiver Threshold. </p>

</div>
</div>
<a id="ga337fc0edb7ca9e7bd23bfd2fa74c124f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga337fc0edb7ca9e7bd23bfd2fa74c124f">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RCV&#160;&#160;&#160;0x38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver Register. </p>
<p>Configure Collision-Level and other features. </p>

</div>
</div>
<a id="ga11bfa8935bebf1388cf7982ad33e5456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11bfa8935bebf1388cf7982ad33e5456">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXANA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXANA&#160;&#160;&#160;0x39</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx-Analog Register. </p>
<p>Configure analog settings and parameters for Receiver circuitry. </p>

</div>
</div>
<a id="gadc68732a387004c070f3c0e234302fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc68732a387004c070f3c0e234302fcf">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_SERIALSPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_SERIALSPEED&#160;&#160;&#160;0x3B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial Speed Register. </p>
<p>Configure serial baudrates. </p>

</div>
</div>
<a id="gabaacfaac50737b819c11522eb2e7ec4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaacfaac50737b819c11522eb2e7ec4e">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_LPO_TRIMM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_LPO_TRIMM&#160;&#160;&#160;0x3C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPO_TRIMM Register. </p>
<p>Trimm Control Input for Low Power Oscillator. </p>

</div>
</div>
<a id="gaa5334229bd7c1aff284e7a9719661d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5334229bd7c1aff284e7a9719661d2f">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_PLL_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_PLL_CTRL&#160;&#160;&#160;0x3D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Control Register. </p>
<p>Configure PLL settings. </p>

</div>
</div>
<a id="gace4e95c124ba56415c6f9d60f8137854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace4e95c124ba56415c6f9d60f8137854">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_PLL_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_PLL_DIV&#160;&#160;&#160;0x3E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL DivO Register. </p>
<p>Contains PLL output. </p>

</div>
</div>
<a id="gaff1ecc9ff12d4c217c18424151f86b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff1ecc9ff12d4c217c18424151f86b9b">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_LPCD_QMIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_LPCD_QMIN&#160;&#160;&#160;0x3F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPCD QMin Register. </p>
<p>Configure IMax(2) and QMin values for LPCD. </p>

</div>
</div>
<a id="ga0d2b0004abc3d41f3b889ba53ea88c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2b0004abc3d41f3b889ba53ea88c5d">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_LPCD_QMAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_LPCD_QMAX&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPCD QMax Register. </p>
<p>Configure IMax(1) and QMax values for LPCD. </p>

</div>
</div>
<a id="ga5a24b9646b97cc604452e295b05a9ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a24b9646b97cc604452e295b05a9ba1">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_LPCD_IMIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_LPCD_IMIN&#160;&#160;&#160;0x41</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPCD IMin Register. </p>
<p>Configure IMax(0) and IMin values for LPCD. </p>

</div>
</div>
<a id="gaedc9221b1724234068731b9a2d603d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedc9221b1724234068731b9a2d603d90">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_LPCD_RESULT_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_LPCD_RESULT_I&#160;&#160;&#160;0x42</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPCD Result(I) Register. </p>
<p>Contains I-Channel results of LPCD. </p>

</div>
</div>
<a id="ga85269e3256004acd7090cbb44d6f1063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85269e3256004acd7090cbb44d6f1063">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_LPCD_RESULT_Q</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_LPCD_RESULT_Q&#160;&#160;&#160;0x43</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LPCD Result(Q) Register. </p>
<p>Contains Q-Channel results of LPCD. </p>

</div>
</div>
<a id="ga2e5b1b220f5ae045f500e9843ccdf495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e5b1b220f5ae045f500e9843ccdf495">&sect;&nbsp;</a></span>PHHAL_HW_RC663_TXBITMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_TXBITMOD&#160;&#160;&#160;0x48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter bit modulus Register. </p>
<p>Define Tx data interpretation. </p>

</div>
</div>
<a id="ga1328e44995c5838bb669ad2ffe40251a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1328e44995c5838bb669ad2ffe40251a">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXDATACON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXDATACON&#160;&#160;&#160;0x4A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter data configuration register. </p>
<p>Contains Type of data encoding, subcarrier frequency of envelope and frequency of bitstream. </p>

</div>
</div>
<a id="gacfed520cbe1e3f188ee6dda9629c5c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfed520cbe1e3f188ee6dda9629c5c4d">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXDATAMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXDATAMOD&#160;&#160;&#160;0x4B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter data modulation Register. </p>
<p>Configure Frame step, miller coding, Pulse type, Inversion of envelop of data and Envelop type </p>

</div>
</div>
<a id="ga6feae2d5fd91d860ce6e4a714ea62b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6feae2d5fd91d860ce6e4a714ea62b74">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYMFREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYMFREQ&#160;&#160;&#160;0x4C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Symbol Frequency. </p>
<p>Configure Frequency for Transmitter symbol </p>

</div>
</div>
<a id="gacbabb597f912371af17df6a8427f38a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbabb597f912371af17df6a8427f38a4">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYM0H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYM0H&#160;&#160;&#160;0x4D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Symbol 0 High Register. </p>
<p>Contains value for Transmitter Symbol 0. </p>

</div>
</div>
<a id="gad195dfe321c0394c9e6eb41a34bee8c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad195dfe321c0394c9e6eb41a34bee8c5">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYM0L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYM0L&#160;&#160;&#160;0x4E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Symbol 0 Low Register. </p>
<p>Contains value for Transmitter Symbol 0. </p>

</div>
</div>
<a id="ga588e8ec407824ffed2b57a38054d71f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga588e8ec407824ffed2b57a38054d71f5">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYM1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYM1H&#160;&#160;&#160;0x4F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Symbol 1 High Register. </p>
<p>Contains value for Transmitter Symbol 1. </p>

</div>
</div>
<a id="ga30f8040f4aa6fab3a46a41e28a744bb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30f8040f4aa6fab3a46a41e28a744bb3">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYM1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYM1L&#160;&#160;&#160;0x50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Symbol 1 Low Register. </p>
<p>Contains value for Transmitter Symbol 1. </p>

</div>
</div>
<a id="ga9564211397c64f93d9f2918ab94f068c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9564211397c64f93d9f2918ab94f068c">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYM2&#160;&#160;&#160;0x51</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Symbol 2 Register. </p>
<p>Contains Symbol definition for Symbol 2. </p>

</div>
</div>
<a id="gaaaf9f225ea2b5294a688156e06b5c32c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaf9f225ea2b5294a688156e06b5c32c">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYM3&#160;&#160;&#160;0x52</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Symbol 3 Register. </p>
<p>Contains Symbol definition for Symbol 3. </p>

</div>
</div>
<a id="gad48d1e0b21957a75a070da9188afc107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad48d1e0b21957a75a070da9188afc107">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYM10LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYM10LEN&#160;&#160;&#160;0x53</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Symbol 0 + Symbol 1 Length Register. </p>
<p>Contains Length of Transmitter Symbol 0 + Symbol 1. </p>

</div>
</div>
<a id="ga71d572432e1f1041f8b5f80b9abe7494"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71d572432e1f1041f8b5f80b9abe7494">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYM32LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYM32LEN&#160;&#160;&#160;0x54</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter symbol 3 + symbol 2 length register. </p>
<p>Contains No. of Valid bits in Tx Symbol 2 and Tx Symbol 3 registers. </p>

</div>
</div>
<a id="gaa671854a8223c3e6ccd99398974c33a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa671854a8223c3e6ccd99398974c33a2">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYM10BURSTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYM10BURSTCTRL&#160;&#160;&#160;0x55</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbol 0 and 1 Register. </p>
<p>Configure Burst-control of both symbols. </p>

</div>
</div>
<a id="gab8d528eb82ee4454c872db82719ed5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8d528eb82ee4454c872db82719ed5ab">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYM10MOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYM10MOD&#160;&#160;&#160;0x56</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Symbol 0 and 1 Register. </p>
<p>Configure Modulation Register of both symbols. </p>

</div>
</div>
<a id="ga889e19491b028a344de7f0a6a1a32b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga889e19491b028a344de7f0a6a1a32b60">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TXSYM32MOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TXSYM32MOD&#160;&#160;&#160;0x57</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter symbol 3 + symbol 2 modulation register. </p>
<p>Configures Miller encoding, Pulse type and Envelope type. </p>

</div>
</div>
<a id="gad096f84c8243e22edc275a665ec082ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad096f84c8243e22edc275a665ec082ff">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXBITMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXBITMOD&#160;&#160;&#160;0x58</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver bit modulation register. </p>
<p>Contains Receiver data configurations. </p>

</div>
</div>
<a id="ga7bd247e30fea1e5683bd404ed3d0ffb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bd247e30fea1e5683bd404ed3d0ffb0">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXEOFSYM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXEOFSYM&#160;&#160;&#160;0x59</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver end of frame symbol register. </p>
<p>This Register defines the pattern of the EOF symbol. </p>

</div>
</div>
<a id="ga805c3bb3bbd594e634929eada221ee1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga805c3bb3bbd594e634929eada221ee1a">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXSYNCVAlH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXSYNCVAlH&#160;&#160;&#160;0x5A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver synchronisation value high register. </p>
<p>Defines the high byte of the Start Of Frame (SOF) pattern, which must be in front of the receiving data. </p>

</div>
</div>
<a id="gaad2b4e8c7484c357a048913da34b2f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad2b4e8c7484c357a048913da34b2f5e">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXSYNCVAlL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXSYNCVAlL&#160;&#160;&#160;0x5B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver synchronisation value low register. </p>
<p>Defines the low byte of the Start Of Frame (SOF) Pattern, which must be in front of the receiving data. </p>

</div>
</div>
<a id="ga57671765d1dd2a8df32571f234ec8007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57671765d1dd2a8df32571f234ec8007">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXSYNCMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXSYNCMOD&#160;&#160;&#160;0x5C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver synchronisation mode register. </p>
<p>Contains Rx sync values. </p>

</div>
</div>
<a id="ga0352c012e9122b50e19994a4925f6c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0352c012e9122b50e19994a4925f6c39">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXMOD&#160;&#160;&#160;0x5D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver modulation register. </p>
<p>Contains Reciever configuration registers. </p>

</div>
</div>
<a id="ga8a3c286b662ebd74ed69a1b9a64a79b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a3c286b662ebd74ed69a1b9a64a79b4">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXCORR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXCORR&#160;&#160;&#160;0x5E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver Correlation Register. </p>
<p>Contains Correlation Frequency, Correlation Speed and Correlation Length. </p>

</div>
</div>
<a id="ga5cdd3385de82252c1dad80629c7c435b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdd3385de82252c1dad80629c7c435b">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_RXSVETTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_RXSVETTE&#160;&#160;&#160;0x5F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibration register of the receiver. </p>
<p>Contains Fabrication calibration of the receiver. </p>

</div>
</div>
<a id="gaf3d345730cedcd4f7cfb0550778fd73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3d345730cedcd4f7cfb0550778fd73a">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_DACVAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_DACVAL&#160;&#160;&#160;0x64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC value Register. </p>
<p>Contains DAC Value. </p>

</div>
</div>
<a id="ga488080b9469b0faae1e5d34a85a71e67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga488080b9469b0faae1e5d34a85a71e67">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_TESTMOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_TESTMOD&#160;&#160;&#160;0x66</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Test mode Register. </p>
<p>Contains Test Level enable and Test mode configuration. </p>

</div>
</div>
<a id="ga8942ae6e7c3374eb52d66b5369bd6f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8942ae6e7c3374eb52d66b5369bd6f74">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_ANAXTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_ANAXTAL&#160;&#160;&#160;0x71</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog Xtal register. </p>
<p>Contains Xtal mode and Xtal bypassreg. </p>

</div>
</div>
<a id="gac8e2868ba355e25562f363040b23dd33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8e2868ba355e25562f363040b23dd33">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_SIGPROTEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_SIGPROTEST&#160;&#160;&#160;0x72</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EPCv2 mode Register. </p>
<p>Enables or Disables Testmode Rx and EPCv2 mode. </p>

</div>
</div>
<a id="gaf1bfd1c410d3d4c03a7d54d14e6351cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1bfd1c410d3d4c03a7d54d14e6351cc">&sect;&nbsp;</a></span>PHHAL_HW_RC663_REG_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_REG_VERSION&#160;&#160;&#160;0x7F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Version Register. </p>
<p>Contains IC Version and Subversion. </p>

</div>
</div>
<a id="gab0eca40befe39ed23600e2cdcedf93df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0eca40befe39ed23600e2cdcedf93df">&sect;&nbsp;</a></span>PHHAL_HW_RC663_BIT_STANDBY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_BIT_STANDBY&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Standby bit; If set, the IC transits to standby mode. </p>

</div>
</div>
<a id="ga4d471dcb85fb2f334b2b8ce3cc940fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d471dcb85fb2f334b2b8ce3cc940fec">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_IDLE&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No action; cancels current command execution. </p>

</div>
</div>
<a id="ga96b11ce7d638e1607148435e6db99e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96b11ce7d638e1607148435e6db99e36">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_LPCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_LPCD&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low Power Card Detection. </p>

</div>
</div>
<a id="gabad13f31c89046db6b681ecf563841b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabad13f31c89046db6b681ecf563841b4">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_LOADKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_LOADKEY&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads a key from the FIFO buffer and puts it into the key buffer. </p>

</div>
</div>
<a id="gac9471c3d92696989e9a65a0d6ed2672e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9471c3d92696989e9a65a0d6ed2672e">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_MFAUTHENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_MFAUTHENT&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs the Mifare standard authentication (in Mifare Reader/Writer mode only). </p>

</div>
</div>
<a id="gaaa80bcc05676707785649ec852352f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa80bcc05676707785649ec852352f9b">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_ACKREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_ACKREQ&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a Query, a Ack and a Req-Rn for EPC V2. </p>

</div>
</div>
<a id="ga2de530596b416d3f9ae14db9154b4208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de530596b416d3f9ae14db9154b4208">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_RECEIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_RECEIVE&#160;&#160;&#160;0x05U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activates the receiver circuitry. </p>

</div>
</div>
<a id="gaa3fadc95d310340b1588abf29f44c16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3fadc95d310340b1588abf29f44c16c">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_TRANSMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_TRANSMIT&#160;&#160;&#160;0x06U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmits data from the FIFO buffer to Card. </p>

</div>
</div>
<a id="gaf7726496fa8f5f0e27a04f9f0e2de0ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7726496fa8f5f0e27a04f9f0e2de0ca">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_TRANSCEIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_TRANSCEIVE&#160;&#160;&#160;0x07U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Like <a class="el" href="../../d7/dc6/group__phhalHw__Rc663__Reg.html#gaa3fadc95d310340b1588abf29f44c16c" title="Transmits data from the FIFO buffer to Card. ">PHHAL_HW_RC663_CMD_TRANSMIT</a> but automatically activates the receiver after transmission is finished. </p>

</div>
</div>
<a id="ga85e30142adec35e93bfa2d92b281cb67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85e30142adec35e93bfa2d92b281cb67">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_WRITEE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_WRITEE2&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets one byte from FIFO buffer and writes it to the internal EEPROM. </p>

</div>
</div>
<a id="ga6dfa3fbfa80edeb5ed0acf286ba5c778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dfa3fbfa80edeb5ed0acf286ba5c778">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_WRITEE2PAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_WRITEE2PAGE&#160;&#160;&#160;0x09U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets up to 64 Bytes from FIFO buffer and writes it to the EEPROM. </p>

</div>
</div>
<a id="gac09dd7fab28ad430d11f4bdaaaeabd83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac09dd7fab28ad430d11f4bdaaaeabd83">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_READE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_READE2&#160;&#160;&#160;0x0AU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads data from EEPROM and puts it into the FIFO buffer. </p>

</div>
</div>
<a id="gae57009e0bdb4148d70be0c2ebcfcabf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae57009e0bdb4148d70be0c2ebcfcabf4">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_LOADREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_LOADREG&#160;&#160;&#160;0x0CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads data from EEPROM and initializes the registers. </p>

</div>
</div>
<a id="ga097e027a7ac87bd7f5930e4a397f7510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga097e027a7ac87bd7f5930e4a397f7510">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_LOADPROTOCOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_LOADPROTOCOL&#160;&#160;&#160;0x0DU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads data from EEPROM and initializes the registers needed for a protocol change. </p>

</div>
</div>
<a id="ga4d88f889e266b84d77e10379972d58de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d88f889e266b84d77e10379972d58de">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_LOADKEYE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_LOADKEYE2&#160;&#160;&#160;0x0EU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copies a Mifare key from the EEPROM into the key buffer. </p>

</div>
</div>
<a id="ga77a5fed4ab29d32bff5679be0eb96688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77a5fed4ab29d32bff5679be0eb96688">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_STOREKEYE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_STOREKEYE2&#160;&#160;&#160;0x0FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stores a Mifare key into the EEPROM. </p>

</div>
</div>
<a id="ga6e306105a979a56364dd98fba8e61ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e306105a979a56364dd98fba8e61ae2">&sect;&nbsp;</a></span>PHHAL_HW_RC663_CMD_SOFTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_CMD_SOFTRESET&#160;&#160;&#160;0x1FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the IC. </p>

</div>
</div>
<a id="ga92eda56cf8433551bcb5f93d8502a015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92eda56cf8433551bcb5f93d8502a015">&sect;&nbsp;</a></span>PHHAL_HW_RC663_MASK_COMMAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_MASK_COMMAND&#160;&#160;&#160;0x1FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for Command-bits. </p>

</div>
</div>
<a id="ga79f5e5d7fbf78f4cb3f628e5e6a0111a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79f5e5d7fbf78f4cb3f628e5e6a0111a">&sect;&nbsp;</a></span>PHHAL_HW_RC663_BIT_TSTOP_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_BIT_TSTOP_RX&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop timer on receive interrupt. </p>

</div>
</div>
<a id="gacc8f727eecedda14aeb828d63ba61784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc8f727eecedda14aeb828d63ba61784">&sect;&nbsp;</a></span>PHHAL_HW_RC663_BIT_TAUTORESTARTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_BIT_TAUTORESTARTED&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-restart timer after underflow. </p>

</div>
</div>
<a id="ga23f32497ca31e0a391c093f7767bac9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23f32497ca31e0a391c093f7767bac9d">&sect;&nbsp;</a></span>PHHAL_HW_RC663_BIT_TSTART_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_BIT_TSTART_TX&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start timer on transmit interrupt. </p>

</div>
</div>
<a id="ga0e35d4d18f29333fdb71fbb5f8e929f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e35d4d18f29333fdb71fbb5f8e929f8">&sect;&nbsp;</a></span>PHHAL_HW_RC663_BIT_TSTART_LFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_BIT_TSTART_LFO&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use this timer for LFO trimming. </p>

</div>
</div>
<a id="ga1e0325e0b6a0024663df3af39544d7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e0325e0b6a0024663df3af39544d7ba">&sect;&nbsp;</a></span>PHHAL_HW_RC663_BIT_TSTART_LFO_UV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_BIT_TSTART_LFO_UV&#160;&#160;&#160;0x30U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use this timer for LFO trimming (generate UV at a trimming event). </p>

</div>
</div>
<a id="ga80669c0594eec8ed3dc2f6df0620a263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80669c0594eec8ed3dc2f6df0620a263">&sect;&nbsp;</a></span>PHHAL_HW_RC663_MASK_TSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_MASK_TSTART&#160;&#160;&#160;0x30U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for TSTART bits. </p>

</div>
</div>
<a id="ga803e713cb242e84ba99ea02e8c5f98a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga803e713cb242e84ba99ea02e8c5f98a0">&sect;&nbsp;</a></span>PHHAL_HW_RC663_VALUE_TCLK_1356_MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_VALUE_TCLK_1356_MHZ&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use 13.56MHz as input clock. </p>

</div>
</div>
<a id="ga979609079ce92297c1d69604b7573456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga979609079ce92297c1d69604b7573456">&sect;&nbsp;</a></span>PHHAL_HW_RC663_VALUE_TCLK_212_KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_VALUE_TCLK_212_KHZ&#160;&#160;&#160;0x01U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use 212KHz as input clock. </p>

</div>
</div>
<a id="ga9b84a90179056deabef8614c56edd51e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b84a90179056deabef8614c56edd51e">&sect;&nbsp;</a></span>PHHAL_HW_RC663_VALUE_TCLK_T0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_VALUE_TCLK_T0&#160;&#160;&#160;0x02U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use timer0 as input clock. </p>

</div>
</div>
<a id="ga02265ac05f33793d98ec4635d0f8f5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02265ac05f33793d98ec4635d0f8f5f0">&sect;&nbsp;</a></span>PHHAL_HW_RC663_VALUE_TCLK_T1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHHAL_HW_RC663_VALUE_TCLK_T1&#160;&#160;&#160;0x03U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use timer1 as input clock. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaeead335d6ea0b9fe91246018e53aa4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeead335d6ea0b9fe91246018e53aa4b3">&sect;&nbsp;</a></span>phhalHw_Rc663_WriteRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">phStatus_t phhalHw_Rc663_WriteRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/d42/structphhalHw__Rc663__DataParams__t.html">phhalHw_Rc663_DataParams_t</a> *&#160;</td>
          <td class="paramname"><em>pDataParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>bAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>bValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to 8bit address of CL front-end register. </p>
<dl class="section return"><dt>Returns</dt><dd>Status code </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname"><a class="el" href="../../dc/dce/group__ph__Error.html#ga6632f0657ed69bfa8a8910555a7819ac" title="Returned in case of no error. ">PH_ERR_SUCCESS</a></td><td>Operation successful. </td></tr>
    <tr><td class="paramname"><a class="el" href="../../dc/dce/group__ph__Error.html#ga3c61ea15af1827efae7ee8ddf5976ba7" title="An error occurred in RC communication. ">PH_ERR_INTERFACE_ERROR</a></td><td>Hardware problem </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pDataParams</td><td>Pointer to this layer's parameter structure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bAddress</td><td>Register Address. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bValue</td><td>Register Value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaeb386a9e197033117ea5d2a474642847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb386a9e197033117ea5d2a474642847">&sect;&nbsp;</a></span>phhalHw_Rc663_ReadRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">phStatus_t phhalHw_Rc663_ReadRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/d42/structphhalHw__Rc663__DataParams__t.html">phhalHw_Rc663_DataParams_t</a> *&#160;</td>
          <td class="paramname"><em>pDataParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td>
          <td class="paramname"><em>bAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d83/group__ph__Typedefs.html#gaba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&#160;</td>
          <td class="paramname"><em>pValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read 8bit register address from CL front-ends. </p>
<dl class="section return"><dt>Returns</dt><dd>Status code </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname"><a class="el" href="../../dc/dce/group__ph__Error.html#ga6632f0657ed69bfa8a8910555a7819ac" title="Returned in case of no error. ">PH_ERR_SUCCESS</a></td><td>Operation successful. </td></tr>
    <tr><td class="paramname"><a class="el" href="../../dc/dce/group__ph__Error.html#ga3c61ea15af1827efae7ee8ddf5976ba7" title="An error occurred in RC communication. ">PH_ERR_INTERFACE_ERROR</a></td><td>Hardware problem </td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pDataParams</td><td>Pointer to this layer's parameter structure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bAddress</td><td>Register Address. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">pValue</td><td>Register Value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.12 </li>
  </ul>
</div>
</body>
</html>
