struct phycal_seq pciphy_pwrdn_ch0[] = {
	PHYCAL_SEQ_DESC(PHYCAL_EXT_CLR_BIT, "PCIE_REFCLK_CTRL__SOC_OPTION_0", 0x181b0000, 0xa200, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_SET_BIT, "PCIE_SS_RW___15", 0x181b0000, 0xb03c, (0x1 << 11), (0x1 << 11), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
};

struct phycal_seq pciphy_pwrdn_clr_ch0[] = {
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_0", 0x181b0000, 0xa200, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_DELAY, "delay", 0, 0, 0, 0x0, 0, 0, 0, 0, EP_TYPE_ALL, 0, 100, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_6", 0x181b0000, 0xa218, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_7", 0x181b0000, 0xa21c, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
};

struct phycal_seq pciphy_config_ch0[] = {
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_POWER_OSC_CTRL", 0x181b0000, 0x801c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_1", 0x181b0000, 0xa204, (0x3 << 16), (0x3 << 16), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_0", 0x181b0000, 0xa200, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_2", 0x181b0000, 0xa208, (0x1 << 26), (0x1 << 26), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_3", 0x181b0000, 0xa20c, (0x1 << 26), (0x1 << 26), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_SS_RW___9", 0x181b0000, 0xb024, (0xf << 9), (0x4 << 9), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_SET_BIT, "GEN_CONTROL_SS_RST_CTRL", 0x18140000, 0x0048, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_DELAY, "delay", 0, 0, 0, 0x0, 0, 0, 0, 0, EP_TYPE_ALL, 0, 10, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_CLR_BIT, "GEN_CONTROL_SS_RST_CTRL", 0x18140000, 0x0048, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_CLR_BIT, "PHY_CONTROL_PCIE_PHY_REFERENCE_CLOCK_CONTROL_STATUS", 0x18140000, 0x2014, (0x1 << 1), (0x0 << 1), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_SET_BIT, "PHY_CONTROL_PCIE_PHY_COMMON_CTRL", 0x18140000, 0x2000, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_CLR_BIT, "PHY_CONTROL_PCIE_PHY_SRAM_CONTROL_STATUS", 0x18140000, 0x2018, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "GEN_CONTROL_SS_RST_CTRL", 0x18140000, 0x0048, (0x3 << 1), (0x3 << 1), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_DELAY, "delay", 0, 0, 0, 0x0, 0, 0, 0, 0, EP_TYPE_ALL, 0, 10, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PHY_CONTROL_PCIE_PHY_SRAM_CONTROL_STATUS", 0x18140000, 0x2018, (0x3 << 0), (0x3 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PHY_CONTROL_PCIE_PHY_SRAM_CONTROL_STATUS", 0x18140000, 0x2018, (0x3 << 2), (0x3 << 2), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "GEN_CONTROL_SS_RST_CTRL", 0x18140000, 0x0048, (0x3 << 1), (0x0 << 1), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_CHK_BIT, "PHY_CONTROL_PCIE_PHY_SRAM_CONTROL_STATUS", 0x18140000, 0x2018, (0x1 << 7), (0x1 << 7), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 1000, 1, "sram init done faill!!!"),
};

struct phycal_seq pciphy_config_ch0_rom_change[] = {
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_POWER_OSC_CTRL", 0x181b0000, 0x801c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_1", 0x181b0000, 0xa204, (0x3 << 16), (0x3 << 16), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_1", 0x181b0000, 0xa204, (0x3 << 14), (0x3 << 14), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_0", 0x181b0000, 0xa200, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_0", 0x181b0000, 0xa200, (0x1 << 11), (0x1 << 11), 0, 0, 0xffffffff, 0, EP_TYPE_SAMSUNG_MODEM, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_2", 0x181b0000, 0xa208, (0x1 << 26), (0x1 << 26), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_3", 0x181b0000, 0xa20c, (0x1 << 26), (0x1 << 26), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_6", 0x181b0000, 0xa218, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_7", 0x181b0000, 0xa21c, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_SS_RW___9", 0x181b0000, 0xb024, (0xf << 9), (0x4 << 9), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_SET_BIT, "GEN_CONTROL_SS_RST_CTRL", 0x18140000, 0x0048, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_DELAY, "delay", 0, 0, 0, 0x0, 0, 0, 0, 0, EP_TYPE_ALL, 0, 10, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_CLR_BIT, "GEN_CONTROL_SS_RST_CTRL", 0x18140000, 0x0048, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_CLR_BIT, "PHY_CONTROL_PCIE_PHY_REFERENCE_CLOCK_CONTROL_STATUS", 0x18140000, 0x2014, (0x1 << 1), (0x0 << 1), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_SET_BIT, "PHY_CONTROL_PCIE_PHY_COMMON_CTRL", 0x18140000, 0x2000, (0x1 << 28), (0x1 << 28), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_CLR_BIT, "PHY_CONTROL_PCIE_PHY_SRAM_CONTROL_STATUS", 0x18140000, 0x2018, (0x1 << 4), (0x0 << 4), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "GEN_CONTROL_SS_RST_CTRL", 0x18140000, 0x0048, (0x3 << 1), (0x3 << 1), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_DELAY, "delay", 0, 0, 0, 0x0, 0, 0, 0, 0, EP_TYPE_ALL, 0, 1, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_CLR_BIT, "PCIE_SS_RW___15", 0x181b0000, 0xb03c, (0x1 << 11), (0x0 << 11), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_DELAY, "delay", 0, 0, 0, 0x0, 0, 0, 0, 0, EP_TYPE_ALL, 0, 15, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PHY_CONTROL_PCIE_PHY_SRAM_CONTROL_STATUS", 0x18140000, 0x2018, (0x3 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PHY_CONTROL_PCIE_PHY_SRAM_CONTROL_STATUS", 0x18140000, 0x2018, (0x3 << 2), (0x3 << 2), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "GEN_CONTROL_SS_RST_CTRL", 0x18140000, 0x0048, (0x1 << 2), (0x0 << 2), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_CHK_BIT, "PHY_CONTROL_PCIE_PHY_SRAM_CONTROL_STATUS", 0x18140000, 0x2018, (0x1 << 7), (0x1 << 7), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 1000, 1, "sram init done faill!!!"),
};

struct phycal_seq pciphy_ch0_ia0[] = {
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_INTERRUPT_CLR_FOR_IA", 0x181b0000, 0x901c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_INTERRUPT_DIRECT_GEN_COND", 0x181b0000, 0x9020, (0x3f << 0), (0xd << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_INTERRUPT_DIRECT_GEN_COND", 0x181b0000, 0x9020, (0x7 << 12), (0x5 << 12), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_MODE", 0x181b0000, 0x9000, (0x1 << 31), (0x1 << 31), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_INTERRUPT_EN_FOR_IA", 0x181b0000, 0x9014, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_INTERRUPT_EN_FOR_IA", 0x181b0000, 0x9014, (0x1 << 3), (0x1 << 3), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_SIGNAL_MASK", 0x181b0000, 0x9004, (0xff << 24), (0xff << 24), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_SIGNAL_MASK", 0x181b0000, 0x9004, (0xf << 20), (0xf << 20), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_SIGNAL_MASK", 0x181b0000, 0x9004, (0x1 << 18), (0x1 << 18), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_SIGNAL_MASK", 0x181b0000, 0x9004, (0x1 << 14), (0x1 << 14), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_MODE", 0x181b0000, 0x9000, (0x7 << 26), (0x1 << 26), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_SEQ_CMP_0", 0x181b0000, 0x9120, (0xff << 24), (0x11 << 24), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_SEQ_CMP_0", 0x181b0000, 0x9120, (0x1 << 18), (0x0 << 18), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_SEQ_CMP_MASK_0", 0x181b0000, 0x9124, (0xff << 24), (0xff << 24), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_SEQ_CMP_MASK_0", 0x181b0000, 0x9124, (0x1 << 18), (0x1 << 18), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_INTERRUPT_MISC_CTRL", 0x181b0000, 0x9024, (0x1 << 1), (0x1 << 1), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_INTERRUPT_MISC_CTRL", 0x181b0000, 0x9024, (0x1 << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_MODE", 0x181b0000, 0x9000, (0x1 << 29), (0x1 << 29), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_MODE", 0x181b0000, 0x9000, (0x1 << 12), (0x1 << 12), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_MODE", 0x181b0000, 0x9000, (0xf << 4), (0x3 << 4), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_INTERRUPT_CLR_FOR_IA", 0x181b0000, 0x901c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PF0_PORT_LOGIC_L1_SUBSTATES_OFF", 0x18400000, 0x0b44, (0xf << 2), (0xf << 2), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_REFCLK_CTRL__SOC_OPTION_8", 0x181b0000, 0xa220, (0xffffffff << 0), (0x5dc << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_BASE_ADDR_0", 0x18180000, 0x0030, (0xffffffff << 0), (0x18140000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_BASE_ADDR_1", 0x18180000, 0x0034, (0xffffffff << 0), (0x181b0000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_BASE_ADDR_2", 0x18180000, 0x0038, (0xffffffff << 0), (0x18100000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_LP_CTRL", 0x18180000, 0x0040, (0xffffffff << 0), (0x3012c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_0_L", 0x18180000, 0x0100, (0xffffffff << 0), (0x50000004 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_0_H", 0x18180000, 0x0104, (0xffffffff << 0), (0x19 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_1_L", 0x18180000, 0x0108, (0xffffffff << 0), (0x2131900c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_1_H", 0x18180000, 0x010c, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_2_L", 0x18180000, 0x0110, (0xffffffff << 0), (0x31f1900c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_2_H", 0x18180000, 0x0114, (0xffffffff << 0), (0x8 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_3_L", 0x18180000, 0x0118, (0xffffffff << 0), (0x4001a204 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_3_H", 0x18180000, 0x011c, (0xffffffff << 0), (0x130000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_4_L", 0x18180000, 0x0120, (0xffffffff << 0), (0x4001901c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_4_H", 0x18180000, 0x0124, (0xffffffff << 0), (0xffffffef << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_5_L", 0x18180000, 0x0128, (0xffffffff << 0), (0x4001a204 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_5_H", 0x18180000, 0x012c, (0xffffffff << 0), (0x3130000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_6_L", 0x18180000, 0x0130, (0xffffffff << 0), (0x4001a204 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_6_H", 0x18180000, 0x0134, (0xffffffff << 0), (0x3130000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_7_L", 0x18180000, 0x0138, (0xffffffff << 0), (0x4001a200 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_7_H", 0x18180000, 0x013c, (0xffffffff << 0), (0x3f6 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_8_L", 0x18180000, 0x0140, (0xffffffff << 0), (0x4001a204 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_8_H", 0x18180000, 0x0144, (0xffffffff << 0), (0x130000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_9_L", 0x18180000, 0x0148, (0xffffffff << 0), (0x50000004 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_9_H", 0x18180000, 0x014c, (0xffffffff << 0), (0x80000000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_10_L", 0x18180000, 0x0150, (0xffffffff << 0), (0x10079000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_10_H", 0x18180000, 0x0154, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_11_L", 0x18180000, 0x0158, (0xffffffff << 0), (0x4001a204 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_11_H", 0x18180000, 0x015c, (0xffffffff << 0), (0x30000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_12_L", 0x18180000, 0x0160, (0xffffffff << 0), (0x4001a200 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_12_H", 0x18180000, 0x0164, (0xffffffff << 0), (0x3f5 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_13_L", 0x18180000, 0x0168, (0xffffffff << 0), (0x4001901c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_13_H", 0x18180000, 0x016c, (0xffffffff << 0), (0xffffffef << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_14_L", 0x18180000, 0x0170, (0xffffffff << 0), (0x50000004 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_14_H", 0x18180000, 0x0174, (0xffffffff << 0), (0x100000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_15_L", 0x18180000, 0x0178, (0xffffffff << 0), (0x21101064 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_15_H", 0x18180000, 0x017c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_16_L", 0x18180000, 0x0180, (0xffffffff << 0), (0x4001b03c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_16_H", 0x18180000, 0x0184, (0xffffffff << 0), (0xf0200 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_17_L", 0x18180000, 0x0188, (0xffffffff << 0), (0x4001901c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_17_H", 0x18180000, 0x018c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_18_L", 0x18180000, 0x0190, (0xffffffff << 0), (0x80000000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_18_H", 0x18180000, 0x0194, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_19_L", 0x18180000, 0x0198, (0xffffffff << 0), (0x4001901c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_19_H", 0x18180000, 0x019c, (0xffffffff << 0), (0xffffffef << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_20_L", 0x18180000, 0x01a0, (0xffffffff << 0), (0x4001901c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_20_H", 0x18180000, 0x01a4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_21_L", 0x18180000, 0x01a8, (0xffffffff << 0), (0x40019000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_21_H", 0x18180000, 0x01ac, (0xffffffff << 0), (0xe400b000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_22_L", 0x18180000, 0x01b0, (0xffffffff << 0), (0x4001a200 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_22_H", 0x18180000, 0x01b4, (0xffffffff << 0), (0x3f6 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_23_L", 0x18180000, 0x01b8, (0xffffffff << 0), (0x4001a200 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_23_H", 0x18180000, 0x01bc, (0xffffffff << 0), (0x3f5 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_24_L", 0x18180000, 0x01c0, (0xffffffff << 0), (0x50000004 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_24_H", 0x18180000, 0x01c4, (0xffffffff << 0), (0x38 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_25_L", 0x18180000, 0x01c8, (0xffffffff << 0), (0x3181a11c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_25_H", 0x18180000, 0x01cc, (0xffffffff << 0), (0x18 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_26_L", 0x18180000, 0x01d0, (0xffffffff << 0), (0x4001901c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_26_H", 0x18180000, 0x01d4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_27_L", 0x18180000, 0x01d8, (0xffffffff << 0), (0x4001901c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_27_H", 0x18180000, 0x01dc, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_28_L", 0x18180000, 0x01e0, (0xffffffff << 0), (0x40019000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_28_H", 0x18180000, 0x01e4, (0xffffffff << 0), (0xa400b000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_29_L", 0x18180000, 0x01e8, (0xffffffff << 0), (0x4001901c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_29_H", 0x18180000, 0x01ec, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_30_L", 0x18180000, 0x01f0, (0xffffffff << 0), (0x4001901c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_30_H", 0x18180000, 0x01f4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_31_L", 0x18180000, 0x01f8, (0xffffffff << 0), (0x80000000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_31_H", 0x18180000, 0x01fc, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "IA_CTRL", 0x18180000, 0x0000, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "HWACG_CTRL", 0x18180000, 0x0060, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
};

struct phycal_seq pciphy_ch0_ia1[] = {
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_INTERRUPT_CLR_FOR_IA", 0x181b0000, 0x901c, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_INTERRUPT_DIRECT_GEN_COND", 0x181b0000, 0x9020, (0x7 << 15), (0x5 << 15), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_INTERRUPT_EN_FOR_IA", 0x181b0000, 0x9014, (0x1 << 4), (0x1 << 4), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "PCIE_DEBUG_INTERRUPT_CLR_FOR_IA", 0x181b0000, 0x901c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_BASE_ADDR_0", 0x18190000, 0x0030, (0xffffffff << 0), (0x18140000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_BASE_ADDR_1", 0x18190000, 0x0034, (0xffffffff << 0), (0x181b0000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_BASE_ADDR_2", 0x18190000, 0x0038, (0xffffffff << 0), (0x18100000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_LP_CTRL", 0x18190000, 0x0040, (0xffffffff << 0), (0x2012c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_0_L", 0x18190000, 0x0100, (0xffffffff << 0), (0x50000004 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_0_H", 0x18190000, 0x0104, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_1_L", 0x18190000, 0x0108, (0xffffffff << 0), (0x3001900c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_1_H", 0x18190000, 0x010c, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_2_L", 0x18190000, 0x0110, (0xffffffff << 0), (0x50000004 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_2_H", 0x18190000, 0x0114, (0xffffffff << 0), (0xffffffff << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_3_L", 0x18190000, 0x0118, (0xffffffff << 0), (0x20419000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_3_H", 0x18190000, 0x011c, (0xffffffff << 0), (0x12345678 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_4_L", 0x18190000, 0x0120, (0xffffffff << 0), (0x20519000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_4_H", 0x18190000, 0x0124, (0xffffffff << 0), (0x12345678 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_5_L", 0x18190000, 0x0128, (0xffffffff << 0), (0x4001b03c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_5_H", 0x18190000, 0x012c, (0xffffffff << 0), (0xf8200 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_6_L", 0x18190000, 0x0130, (0xffffffff << 0), (0x4001901c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_6_H", 0x18190000, 0x0134, (0xffffffff << 0), (0x10 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_7_L", 0x18190000, 0x0138, (0xffffffff << 0), (0x4001901c << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_7_H", 0x18190000, 0x013c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_8_L", 0x18190000, 0x0140, (0xffffffff << 0), (0x80000000 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_8_H", 0x18190000, 0x0144, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_9_L", 0x18190000, 0x0148, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_9_H", 0x18190000, 0x014c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_10_L", 0x18190000, 0x0150, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_10_H", 0x18190000, 0x0154, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_11_L", 0x18190000, 0x0158, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_11_H", 0x18190000, 0x015c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_12_L", 0x18190000, 0x0160, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_12_H", 0x18190000, 0x0164, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_13_L", 0x18190000, 0x0168, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_13_H", 0x18190000, 0x016c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_14_L", 0x18190000, 0x0170, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_14_H", 0x18190000, 0x0174, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_15_L", 0x18190000, 0x0178, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_15_H", 0x18190000, 0x017c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_16_L", 0x18190000, 0x0180, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_16_H", 0x18190000, 0x0184, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_17_L", 0x18190000, 0x0188, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_17_H", 0x18190000, 0x018c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_18_L", 0x18190000, 0x0190, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_18_H", 0x18190000, 0x0194, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_19_L", 0x18190000, 0x0198, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_19_H", 0x18190000, 0x019c, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_20_L", 0x18190000, 0x01a0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_20_H", 0x18190000, 0x01a4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_21_L", 0x18190000, 0x01a8, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_21_H", 0x18190000, 0x01ac, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_22_L", 0x18190000, 0x01b0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_22_H", 0x18190000, 0x01b4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_23_L", 0x18190000, 0x01b8, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_23_H", 0x18190000, 0x01bc, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_24_L", 0x18190000, 0x01c0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_24_H", 0x18190000, 0x01c4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_25_L", 0x18190000, 0x01c8, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_25_H", 0x18190000, 0x01cc, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_26_L", 0x18190000, 0x01d0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_26_H", 0x18190000, 0x01d4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_27_L", 0x18190000, 0x01d8, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_27_H", 0x18190000, 0x01dc, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_28_L", 0x18190000, 0x01e0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_28_H", 0x18190000, 0x01e4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_29_L", 0x18190000, 0x01e8, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_29_H", 0x18190000, 0x01ec, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_30_L", 0x18190000, 0x01f0, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_30_H", 0x18190000, 0x01f4, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_31_L", 0x18190000, 0x01f8, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "SQ_DESCR_31_H", 0x18190000, 0x01fc, (0xffffffff << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "IA_CTRL", 0x18190000, 0x0000, (0xffffffff << 0), (0x1 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
	PHYCAL_SEQ_DESC(PHYCAL_EXT_WRITE, "HWACG_CTRL", 0x18190000, 0x0060, (0x1 << 0), (0x0 << 0), 0, 0, 0xffffffff, 0, EP_TYPE_ALL, 0, 0, "NULL"),
};

struct phycal_seq pciphy_ch0_ia2[] = {
};

struct phycal_seq pciphy_pwrdn_ch1[] = {
};

struct phycal_seq pciphy_pwrdn_clr_ch1[] = {
};

struct phycal_seq pciphy_config_ch1[] = {
};

struct phycal_seq pciphy_ch1_ia0[] = {
};

struct phycal_seq pciphy_ch1_ia1[] = {
};

struct phycal_seq pciphy_ch1_ia2[] = {
};

char phycal_revinfo[] = "ver0.17";
