ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on May 30, 2023 at 09:46:07 CST
ncverilog
	testfixture.sv
	AEC.v
	+access+r
	+nc64bit
file: testfixture.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: AEC.v
	module worklib.AEC:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.AEC:v <0x4ed5ad94>
			streams:  42, words: 41838
		worklib.testfixture:sv <0x08b38aa9>
			streams:  13, words: 25722
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               34      34
		Scalar wires:             4       -
		Vectored wires:           2       -
		Always blocks:            6       6
		Initial blocks:           7       7
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
----------------------------------------------
---------------Start Simulation---------------
       Precedence: - > * = +
----------------------------------------------------
      Congratulations!!! You past all patterns!      
----------------------------------------------------
Simulation complete via $finish(1) at time 108300 NS + 1
./testfixture.sv:171 					$finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on May 30, 2023 at 09:46:09 CST  (total: 00:00:02)
