<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMCNTENSET_EL0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PMCNTENSET_EL0, Performance Monitors Count Enable Set register</h1><p>The PMCNTENSET_EL0 characteristics are:</p><h2>Purpose</h2>
          <p>Enables the Cycle Count Register, <a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a>, and any implemented event counters <a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n&gt;</a>. Reading this register shows which counters are enabled.</p>
        <p>This 
        register
       is part of the Performance Monitors registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Off</th><th>DLK</th><th>OSLK</th><th>EPMAD</th><th>SLK</th><th>Default</th></tr><tr><td>Error</td><td>Error</td><td>Error</td><td>Error</td><td>RO</td><td>RW</td></tr></table><h2>Configuration</h2><p>External register PMCNTENSET_EL0
                is architecturally mapped to
              AArch64 System register <a href="AArch64-pmcntenset_el0.html">PMCNTENSET_EL0</a>.
          </p><p>External register PMCNTENSET_EL0
                is architecturally mapped to
              AArch32 System register <a href="AArch32-pmcntenset.html">PMCNTENSET</a>.
          </p><p>PMCNTENSET_EL0 is in the Core power domain.
      RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.</p><h2>Attributes</h2>
          <p>PMCNTENSET_EL0 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The PMCNTENSET_EL0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#C">C</a></td><td class="lr" colspan="31"><a href="#P">P&lt;n&gt;, bit [n]
      </a></td></tr></tbody></table><h4 id="C">C, bit [31]
              </h4>
              <p><a href="ext-pmccntr_el0.html">PMCCNTR_EL0</a> enable bit. Enables the cycle counter register. Possible values are:</p>
            <table class="valuetable"><tr><th>C</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>When read, means the cycle counter is disabled. When written, has no effect.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>When read, means the cycle counter is enabled. When written, enables the cycle counter.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="P">P&lt;n&gt;, bit [n], for n = 0 to 30</h4>
              <p>Event counter enable bit for <a href="ext-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>.</p>
            
              <p>Bits [30:N] are RAZ/WI. N is the value in <a href="ext-pmcfgr.html">PMCFGR</a>.N.</p>
            
              <p>Possible values of each bit are:</p>
            <table class="valuetable"><tr><th>P&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>When read, means that <a href="ext-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a> is disabled. When written, has no effect.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>When read, means that <a href="ext-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a> event counter is enabled. When written, enables <a href="ext-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Accessing the PMCNTENSET_EL0</h2><p>PMCNTENSET_EL0 can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>PMU</td><td>
          <span class="hexnumber">0xC00</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
