
;; Function td_thr_setgregs (td_thr_setgregs, funcdef_no=46, decl_uid=5939, cgraph_uid=46, symbol_order=48)

Partition 1: size 8 align 8
	tid
Partition 0: size 8 align 8
	cancelhandling

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10
Edge 6->10 redirected to 13
Edge 7->10 redirected to 14
Edge 8->10 redirected to 15


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 92.
Merging block 15 into block 14...
Merged blocks 14 and 15.
Merged 14 and 15 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v/f:DI 116 [ th ])
        (reg:DI 5 di [ th ])) td_thr_setgregs.c:25 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:DI 117 [ gregs ])
        (reg:DI 4 si [ gregs ])) td_thr_setgregs.c:25 -1
     (nil))
(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 4 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("__td_debug") [flags 0x42]  <var_decl 0x2b1616bef240 __td_debug>) [1 __td_debug+0 S4 A32])
            (const_int 0 [0]))) td_thr_setgregs.c:29 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) td_thr_setgregs.c:29 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 17)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 1 dx)
        (const_int 16 [0x10])) td_thr_setgregs.c:29 -1
     (nil))
(insn 14 13 15 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x2b1616c16a20 *.LC0>)) td_thr_setgregs.c:29 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 5 di)
        (const_int 2 [0x2])) td_thr_setgregs.c:29 -1
     (nil))
(call_insn 16 15 17 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b161695f288 write>) [0 write S1 A8])
            (const_int 0 [0]))) td_thr_setgregs.c:29 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("write") [flags 0x41]  <function_decl 0x2b161695f288 write>)
        (nil))
    (expr_list:SI (use (reg:SI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(code_label 17 16 18 5 2 "" [1 uses])
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 5 (set (reg/f:DI 89 [ D.8817 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 116 [ th ])
                (const_int 8 [0x8])) [3 th_7(D)->th_unique+0 S8 A64])) td_thr_setgregs.c:31 -1
     (nil))
(insn 20 19 21 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 89 [ D.8817 ])
            (const_int 0 [0]))) td_thr_setgregs.c:31 -1
     (nil))
(jump_insn 21 20 22 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) td_thr_setgregs.c:31 -1
     (int_list:REG_BR_PROB 8986 (nil))
 -> 41)
(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 6 (set (reg/f:DI 118)
        (mem/f:DI (reg/v/f:DI 116 [ th ]) [3 th_7(D)->th_ta_p+0 S8 A64])) td_thr_setgregs.c:33 -1
     (nil))
(insn 24 23 25 6 (set (reg:DI 119)
        (mem/f:DI (plus:DI (reg/f:DI 118)
                (const_int 16 [0x10])) [3 _9->ph+0 S8 A64])) td_thr_setgregs.c:33 -1
     (nil))
(insn 25 24 26 6 (set (reg:DI 5 di)
        (reg:DI 119)) td_thr_setgregs.c:33 -1
     (nil))
(call_insn 26 25 27 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ps_getpid") [flags 0x41]  <function_decl 0x2b16169c9798 ps_getpid>) [0 ps_getpid S1 A8])
            (const_int 0 [0]))) td_thr_setgregs.c:33 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("ps_getpid") [flags 0x41]  <function_decl 0x2b16169c9798 ps_getpid>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 27 26 28 6 (set (reg:SI 92 [ D.8816 ])
        (reg:SI 0 ax)) td_thr_setgregs.c:33 -1
     (nil))
(insn 28 27 29 6 (set (reg/f:DI 120)
        (mem/f:DI (reg/v/f:DI 116 [ th ]) [3 th_7(D)->th_ta_p+0 S8 A64])) td_thr_setgregs.c:33 -1
     (nil))
(insn 29 28 30 6 (set (reg:DI 121)
        (mem/f:DI (plus:DI (reg/f:DI 120)
                (const_int 16 [0x10])) [3 _13->ph+0 S8 A64])) td_thr_setgregs.c:33 -1
     (nil))
(insn 30 29 31 6 (set (reg:DI 1 dx)
        (reg/v/f:DI 117 [ gregs ])) td_thr_setgregs.c:33 -1
     (nil))
(insn 31 30 32 6 (set (reg:SI 4 si)
        (reg:SI 92 [ D.8816 ])) td_thr_setgregs.c:33 -1
     (nil))
(insn 32 31 33 6 (set (reg:DI 5 di)
        (reg:DI 121)) td_thr_setgregs.c:33 -1
     (nil))
(call_insn 33 32 34 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ps_lsetregs") [flags 0x41]  <function_decl 0x2b16169c9510 ps_lsetregs>) [0 ps_lsetregs S1 A8])
            (const_int 0 [0]))) td_thr_setgregs.c:33 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("ps_lsetregs") [flags 0x41]  <function_decl 0x2b16169c9510 ps_lsetregs>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 34 33 35 6 (set (reg:SI 95 [ D.8820 ])
        (reg:SI 0 ax)) td_thr_setgregs.c:33 -1
     (nil))
(insn 35 34 36 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 95 [ D.8820 ])
            (const_int 0 [0]))) td_thr_setgregs.c:33 -1
     (nil))
(insn 36 35 37 6 (set (reg:QI 123)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) td_thr_setgregs.c:33 -1
     (nil))
(insn 37 36 38 6 (set (reg:SI 122 [ D.8821 ])
        (zero_extend:SI (reg:QI 123))) td_thr_setgregs.c:33 -1
     (nil))
(insn 38 37 39 6 (set (reg:SI 87 [ D.8815 ])
        (reg:SI 122 [ D.8821 ])) td_thr_setgregs.c:33 -1
     (nil))
(jump_insn 39 38 40 6 (set (pc)
        (label_ref 89)) td_thr_setgregs.c:33 -1
     (nil)
 -> 89)
(barrier 40 39 41)
(code_label 41 40 42 7 3 "" [1 uses])
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 44 7 (set (reg/f:DI 97 [ D.8818 ])
        (mem/f:DI (reg/v/f:DI 116 [ th ]) [3 th_7(D)->th_ta_p+0 S8 A64])) td_thr_setgregs.c:37 -1
     (nil))
(insn 44 43 45 7 (parallel [
            (set (reg:DI 124)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_setgregs.c:37 -1
     (nil))
(insn 45 44 46 7 (parallel [
            (set (reg:DI 125 [ D.8822 ])
                (plus:DI (reg/f:DI 97 [ D.8818 ])
                    (const_int 88 [0x58])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_setgregs.c:37 -1
     (nil))
(insn 46 45 47 7 (set (reg:DI 38 r9)
        (reg:DI 124)) td_thr_setgregs.c:37 -1
     (nil))
(insn 47 46 48 7 (set (reg:DI 37 r8)
        (reg/f:DI 89 [ D.8817 ])) td_thr_setgregs.c:37 -1
     (nil))
(insn 48 47 49 7 (set (reg:DI 2 cx)
        (const_int 0 [0])) td_thr_setgregs.c:37 -1
     (nil))
(insn 49 48 50 7 (set (reg:SI 1 dx)
        (const_int 6 [0x6])) td_thr_setgregs.c:37 -1
     (nil))
(insn 50 49 51 7 (set (reg:DI 4 si)
        (reg:DI 125 [ D.8822 ])) td_thr_setgregs.c:37 -1
     (nil))
(insn 51 50 52 7 (set (reg:DI 5 di)
        (reg/f:DI 97 [ D.8818 ])) td_thr_setgregs.c:37 -1
     (nil))
(call_insn 52 51 53 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2b1616c081b0 _td_fetch_value>) [0 _td_fetch_value S1 A8])
            (const_int 0 [0]))) td_thr_setgregs.c:37 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2b1616c081b0 _td_fetch_value>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 53 52 54 7 (set (reg/v:SI 99 [ err ])
        (reg:SI 0 ax)) td_thr_setgregs.c:37 -1
     (nil))
(insn 54 53 55 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 99 [ err ])
            (const_int 0 [0]))) td_thr_setgregs.c:39 -1
     (nil))
(jump_insn 55 54 56 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 101)
            (pc))) td_thr_setgregs.c:39 612 {*jcc_1}
     (int_list:REG_BR_PROB 3900 (nil))
 -> 101)
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 8 (set (reg/f:DI 126)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [3 cancelhandling+0 S8 A64])) td_thr_setgregs.c:43 -1
     (nil))
(insn 58 57 59 8 (parallel [
            (set (reg:SI 127 [ D.8816 ])
                (and:SI (subreg:SI (reg/f:DI 126) 0)
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_setgregs.c:43 -1
     (nil))
(insn 59 58 60 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 127 [ D.8816 ])
            (const_int 0 [0]))) td_thr_setgregs.c:43 -1
     (nil))
(jump_insn 60 59 61 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 105)
            (pc))) td_thr_setgregs.c:43 612 {*jcc_1}
     (int_list:REG_BR_PROB 6102 (nil))
 -> 105)
(note 61 60 62 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 63 9 (set (reg/f:DI 105 [ D.8818 ])
        (mem/f:DI (reg/v/f:DI 116 [ th ]) [3 th_7(D)->th_ta_p+0 S8 A64])) td_thr_setgregs.c:45 -1
     (nil))
(insn 63 62 64 9 (parallel [
            (set (reg:DI 128)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_setgregs.c:45 -1
     (nil))
(insn 64 63 65 9 (set (reg:DI 129)
        (mem/f:DI (plus:DI (reg/v/f:DI 116 [ th ])
                (const_int 8 [0x8])) [3 th_7(D)->th_unique+0 S8 A64])) td_thr_setgregs.c:45 -1
     (nil))
(insn 65 64 66 9 (parallel [
            (set (reg:DI 130 [ D.8822 ])
                (plus:DI (reg/f:DI 105 [ D.8818 ])
                    (const_int 52 [0x34])))
            (clobber (reg:CC 17 flags))
        ]) td_thr_setgregs.c:45 -1
     (nil))
(insn 66 65 67 9 (set (reg:DI 38 r9)
        (reg:DI 128)) td_thr_setgregs.c:45 -1
     (nil))
(insn 67 66 68 9 (set (reg:DI 37 r8)
        (reg:DI 129)) td_thr_setgregs.c:45 -1
     (nil))
(insn 68 67 69 9 (set (reg:DI 2 cx)
        (const_int 0 [0])) td_thr_setgregs.c:45 -1
     (nil))
(insn 69 68 70 9 (set (reg:SI 1 dx)
        (const_int 3 [0x3])) td_thr_setgregs.c:45 -1
     (nil))
(insn 70 69 71 9 (set (reg:DI 4 si)
        (reg:DI 130 [ D.8822 ])) td_thr_setgregs.c:45 -1
     (nil))
(insn 71 70 72 9 (set (reg:DI 5 di)
        (reg/f:DI 105 [ D.8818 ])) td_thr_setgregs.c:45 -1
     (nil))
(call_insn 72 71 73 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2b1616c081b0 _td_fetch_value>) [0 _td_fetch_value S1 A8])
            (const_int 0 [0]))) td_thr_setgregs.c:45 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_td_fetch_value") [flags 0x43]  <function_decl 0x2b1616c081b0 _td_fetch_value>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (expr_list:DI (use (reg:DI 37 r8))
                        (expr_list:DI (use (reg:DI 38 r9))
                            (nil))))))))
(insn 73 72 74 9 (set (reg/v:SI 107 [ err ])
        (reg:SI 0 ax)) td_thr_setgregs.c:45 -1
     (nil))
(insn 74 73 75 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 107 [ err ])
            (const_int 0 [0]))) td_thr_setgregs.c:46 -1
     (nil))
(jump_insn 75 74 76 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 109)
            (pc))) td_thr_setgregs.c:46 612 {*jcc_1}
     (int_list:REG_BR_PROB 6102 (nil))
 -> 109)
(note 76 75 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 10 (set (reg/f:DI 131)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [3 tid+0 S8 A64])) td_thr_setgregs.c:49 -1
     (nil))
(insn 78 77 79 10 (set (reg/f:DI 132)
        (mem/f:DI (reg/v/f:DI 116 [ th ]) [3 th_7(D)->th_ta_p+0 S8 A64])) td_thr_setgregs.c:49 -1
     (nil))
(insn 79 78 80 10 (set (reg:DI 133)
        (mem/f:DI (plus:DI (reg/f:DI 132)
                (const_int 16 [0x10])) [3 _36->ph+0 S8 A64])) td_thr_setgregs.c:49 -1
     (nil))
(insn 80 79 81 10 (set (reg:DI 1 dx)
        (reg/v/f:DI 117 [ gregs ])) td_thr_setgregs.c:49 -1
     (nil))
(insn 81 80 82 10 (set (reg:SI 4 si)
        (subreg:SI (reg/f:DI 131) 0)) td_thr_setgregs.c:49 -1
     (nil))
(insn 82 81 83 10 (set (reg:DI 5 di)
        (reg:DI 133)) td_thr_setgregs.c:49 -1
     (nil))
(call_insn 83 82 84 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ps_lsetregs") [flags 0x41]  <function_decl 0x2b16169c9510 ps_lsetregs>) [0 ps_lsetregs S1 A8])
            (const_int 0 [0]))) td_thr_setgregs.c:49 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("ps_lsetregs") [flags 0x41]  <function_decl 0x2b16169c9510 ps_lsetregs>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 84 83 85 10 (set (reg:SI 113 [ D.8820 ])
        (reg:SI 0 ax)) td_thr_setgregs.c:49 -1
     (nil))
(insn 85 84 86 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 113 [ D.8820 ])
            (const_int 0 [0]))) td_thr_setgregs.c:33 -1
     (nil))
(insn 86 85 87 10 (set (reg:QI 135)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) td_thr_setgregs.c:33 -1
     (nil))
(insn 87 86 88 10 (set (reg:SI 134 [ D.8821 ])
        (zero_extend:SI (reg:QI 135))) td_thr_setgregs.c:33 -1
     (nil))
(insn 88 87 98 10 (set (reg:SI 87 [ D.8815 ])
        (reg:SI 134 [ D.8821 ])) td_thr_setgregs.c:33 -1
     (nil))
(jump_insn 98 88 99 10 (set (pc)
        (label_ref 89)) -1
     (nil)
 -> 89)
(barrier 99 98 101)
(code_label 101 99 100 11 5 "" [1 uses])
(note 100 101 5 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 5 100 102 11 (set (reg:SI 87 [ D.8815 ])
        (reg/v:SI 99 [ err ])) -1
     (nil))
(jump_insn 102 5 103 11 (set (pc)
        (label_ref 89)) -1
     (nil)
 -> 89)
(barrier 103 102 105)
(code_label 105 103 104 12 6 "" [1 uses])
(note 104 105 7 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 7 104 106 12 (set (reg:SI 87 [ D.8815 ])
        (const_int 0 [0])) td_thr_setgregs.c:53 -1
     (nil))
(jump_insn 106 7 107 12 (set (pc)
        (label_ref 89)) -1
     (nil)
 -> 89)
(barrier 107 106 109)
(code_label 109 107 108 13 7 "" [1 uses])
(note 108 109 6 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 6 108 89 13 (set (reg:SI 87 [ D.8815 ])
        (reg/v:SI 107 [ err ])) -1
     (nil))
(code_label 89 6 90 14 4 "" [4 uses])
(note 90 89 91 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 91 90 95 14 (set (reg:SI 115 [ <retval> ])
        (reg:SI 87 [ D.8815 ])) -1
     (nil))
(insn 95 91 96 14 (set (reg/i:SI 0 ax)
        (reg:SI 115 [ <retval> ])) td_thr_setgregs.c:54 -1
     (nil))
(insn 96 95 0 14 (use (reg/i:SI 0 ax)) td_thr_setgregs.c:54 -1
     (nil))
