Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Dec 03 23:52:20 2016
| Host         : Kurisu-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fpgatop_timing_summary_routed.rpt -rpx fpgatop_timing_summary_routed.rpx
| Design       : fpgatop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 289 register/latch pins with no clock driven by root clock pin: CLK/clk_5KHz_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/fa/FA/CONTROL/FSM_onehot_cs_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/fa/FA/CONTROL/FSM_onehot_cs_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/fa/FA/CONTROL/FSM_onehot_cs_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/fa/FA/CONTROL/FSM_onehot_cs_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/fa/FA/CONTROL/FSM_onehot_cs_reg[4]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/pcreg/q_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/pcreg/q_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/pcreg/q_reg[4]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/pcreg/q_reg[5]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/pcreg/q_reg[6]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_12_17/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_24_29/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_12_17/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_12_17/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: system/mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.050        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.050        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 CLK/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 2.502ns (42.030%)  route 3.451ns (57.970%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     4.983    CLK/CLK
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  CLK/count1_reg[19]/Q
                         net (fo=3, routed)           0.848     6.286    CLK/count1_reg_n_0_[19]
    SLICE_X53Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.410 r  CLK/count1[0]_i_10/O
                         net (fo=1, routed)           0.264     6.675    CLK/count1[0]_i_10_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.799 r  CLK/count1[0]_i_5/O
                         net (fo=32, routed)          1.834     8.632    CLK/count1[0]_i_5_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.756 r  CLK/count1[4]_i_6/O
                         net (fo=1, routed)           0.505     9.262    CLK/count1[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.918 r  CLK/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    CLK/count1_reg[4]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  CLK/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.032    CLK/count1_reg[8]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.146 r  CLK/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    CLK/count1_reg[12]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.260 r  CLK/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    CLK/count1_reg[16]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  CLK/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    CLK/count1_reg[20]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  CLK/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.488    CLK/count1_reg[24]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  CLK/count1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    CLK/count1_reg[28]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.936 r  CLK/count1_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.936    CLK/count1_reg[31]_i_1_n_6
    SLICE_X52Y95         FDRE                                         r  CLK/count1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.690    CLK/CLK
    SLICE_X52Y95         FDRE                                         r  CLK/count1_reg[30]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.062    14.985    CLK/count1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 CLK/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.407ns (41.090%)  route 3.451ns (58.910%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     4.983    CLK/CLK
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  CLK/count1_reg[19]/Q
                         net (fo=3, routed)           0.848     6.286    CLK/count1_reg_n_0_[19]
    SLICE_X53Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.410 r  CLK/count1[0]_i_10/O
                         net (fo=1, routed)           0.264     6.675    CLK/count1[0]_i_10_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.799 r  CLK/count1[0]_i_5/O
                         net (fo=32, routed)          1.834     8.632    CLK/count1[0]_i_5_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.756 r  CLK/count1[4]_i_6/O
                         net (fo=1, routed)           0.505     9.262    CLK/count1[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.918 r  CLK/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    CLK/count1_reg[4]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  CLK/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.032    CLK/count1_reg[8]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.146 r  CLK/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    CLK/count1_reg[12]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.260 r  CLK/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    CLK/count1_reg[16]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  CLK/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    CLK/count1_reg[20]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  CLK/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.488    CLK/count1_reg[24]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  CLK/count1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    CLK/count1_reg[28]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.841 r  CLK/count1_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.841    CLK/count1_reg[31]_i_1_n_5
    SLICE_X52Y95         FDRE                                         r  CLK/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.690    CLK/CLK
    SLICE_X52Y95         FDRE                                         r  CLK/count1_reg[31]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.062    14.985    CLK/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 CLK/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 2.391ns (40.929%)  route 3.451ns (59.071%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     4.983    CLK/CLK
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  CLK/count1_reg[19]/Q
                         net (fo=3, routed)           0.848     6.286    CLK/count1_reg_n_0_[19]
    SLICE_X53Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.410 r  CLK/count1[0]_i_10/O
                         net (fo=1, routed)           0.264     6.675    CLK/count1[0]_i_10_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.799 r  CLK/count1[0]_i_5/O
                         net (fo=32, routed)          1.834     8.632    CLK/count1[0]_i_5_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.756 r  CLK/count1[4]_i_6/O
                         net (fo=1, routed)           0.505     9.262    CLK/count1[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.918 r  CLK/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    CLK/count1_reg[4]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  CLK/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.032    CLK/count1_reg[8]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.146 r  CLK/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    CLK/count1_reg[12]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.260 r  CLK/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    CLK/count1_reg[16]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  CLK/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    CLK/count1_reg[20]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  CLK/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.488    CLK/count1_reg[24]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.602 r  CLK/count1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.602    CLK/count1_reg[28]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.825 r  CLK/count1_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.825    CLK/count1_reg[31]_i_1_n_7
    SLICE_X52Y95         FDRE                                         r  CLK/count1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.690    CLK/CLK
    SLICE_X52Y95         FDRE                                         r  CLK/count1_reg[29]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.062    14.985    CLK/count1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 CLK/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.388ns (40.898%)  route 3.451ns (59.102%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     4.983    CLK/CLK
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  CLK/count1_reg[19]/Q
                         net (fo=3, routed)           0.848     6.286    CLK/count1_reg_n_0_[19]
    SLICE_X53Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.410 r  CLK/count1[0]_i_10/O
                         net (fo=1, routed)           0.264     6.675    CLK/count1[0]_i_10_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.799 r  CLK/count1[0]_i_5/O
                         net (fo=32, routed)          1.834     8.632    CLK/count1[0]_i_5_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.756 r  CLK/count1[4]_i_6/O
                         net (fo=1, routed)           0.505     9.262    CLK/count1[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.918 r  CLK/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    CLK/count1_reg[4]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  CLK/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.032    CLK/count1_reg[8]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.146 r  CLK/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    CLK/count1_reg[12]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.260 r  CLK/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    CLK/count1_reg[16]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  CLK/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    CLK/count1_reg[20]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  CLK/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.488    CLK/count1_reg[24]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.822 r  CLK/count1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.822    CLK/count1_reg[28]_i_1_n_6
    SLICE_X52Y94         FDRE                                         r  CLK/count1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.690    CLK/CLK
    SLICE_X52Y94         FDRE                                         r  CLK/count1_reg[26]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)        0.062    14.985    CLK/count1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 CLK/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 2.367ns (40.685%)  route 3.451ns (59.315%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     4.983    CLK/CLK
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  CLK/count1_reg[19]/Q
                         net (fo=3, routed)           0.848     6.286    CLK/count1_reg_n_0_[19]
    SLICE_X53Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.410 r  CLK/count1[0]_i_10/O
                         net (fo=1, routed)           0.264     6.675    CLK/count1[0]_i_10_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.799 r  CLK/count1[0]_i_5/O
                         net (fo=32, routed)          1.834     8.632    CLK/count1[0]_i_5_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.756 r  CLK/count1[4]_i_6/O
                         net (fo=1, routed)           0.505     9.262    CLK/count1[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.918 r  CLK/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    CLK/count1_reg[4]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  CLK/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.032    CLK/count1_reg[8]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.146 r  CLK/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    CLK/count1_reg[12]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.260 r  CLK/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    CLK/count1_reg[16]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  CLK/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    CLK/count1_reg[20]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  CLK/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.488    CLK/count1_reg[24]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.801 r  CLK/count1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.801    CLK/count1_reg[28]_i_1_n_4
    SLICE_X52Y94         FDRE                                         r  CLK/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.690    CLK/CLK
    SLICE_X52Y94         FDRE                                         r  CLK/count1_reg[28]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)        0.062    14.985    CLK/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 CLK/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 2.293ns (39.921%)  route 3.451ns (60.079%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     4.983    CLK/CLK
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  CLK/count1_reg[19]/Q
                         net (fo=3, routed)           0.848     6.286    CLK/count1_reg_n_0_[19]
    SLICE_X53Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.410 r  CLK/count1[0]_i_10/O
                         net (fo=1, routed)           0.264     6.675    CLK/count1[0]_i_10_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.799 r  CLK/count1[0]_i_5/O
                         net (fo=32, routed)          1.834     8.632    CLK/count1[0]_i_5_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.756 r  CLK/count1[4]_i_6/O
                         net (fo=1, routed)           0.505     9.262    CLK/count1[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.918 r  CLK/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    CLK/count1_reg[4]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  CLK/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.032    CLK/count1_reg[8]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.146 r  CLK/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    CLK/count1_reg[12]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.260 r  CLK/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    CLK/count1_reg[16]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  CLK/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    CLK/count1_reg[20]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  CLK/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.488    CLK/count1_reg[24]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.727 r  CLK/count1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.727    CLK/count1_reg[28]_i_1_n_5
    SLICE_X52Y94         FDRE                                         r  CLK/count1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.690    CLK/CLK
    SLICE_X52Y94         FDRE                                         r  CLK/count1_reg[27]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)        0.062    14.985    CLK/count1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 CLK/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 2.277ns (39.753%)  route 3.451ns (60.247%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     4.983    CLK/CLK
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  CLK/count1_reg[19]/Q
                         net (fo=3, routed)           0.848     6.286    CLK/count1_reg_n_0_[19]
    SLICE_X53Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.410 r  CLK/count1[0]_i_10/O
                         net (fo=1, routed)           0.264     6.675    CLK/count1[0]_i_10_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.799 r  CLK/count1[0]_i_5/O
                         net (fo=32, routed)          1.834     8.632    CLK/count1[0]_i_5_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.756 r  CLK/count1[4]_i_6/O
                         net (fo=1, routed)           0.505     9.262    CLK/count1[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.918 r  CLK/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    CLK/count1_reg[4]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  CLK/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.032    CLK/count1_reg[8]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.146 r  CLK/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    CLK/count1_reg[12]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.260 r  CLK/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    CLK/count1_reg[16]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  CLK/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    CLK/count1_reg[20]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  CLK/count1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.488    CLK/count1_reg[24]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.711 r  CLK/count1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.711    CLK/count1_reg[28]_i_1_n_7
    SLICE_X52Y94         FDRE                                         r  CLK/count1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.690    CLK/CLK
    SLICE_X52Y94         FDRE                                         r  CLK/count1_reg[25]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)        0.062    14.985    CLK/count1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 CLK/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 2.274ns (39.721%)  route 3.451ns (60.279%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     4.983    CLK/CLK
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  CLK/count1_reg[19]/Q
                         net (fo=3, routed)           0.848     6.286    CLK/count1_reg_n_0_[19]
    SLICE_X53Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.410 r  CLK/count1[0]_i_10/O
                         net (fo=1, routed)           0.264     6.675    CLK/count1[0]_i_10_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.799 r  CLK/count1[0]_i_5/O
                         net (fo=32, routed)          1.834     8.632    CLK/count1[0]_i_5_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.756 r  CLK/count1[4]_i_6/O
                         net (fo=1, routed)           0.505     9.262    CLK/count1[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.918 r  CLK/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    CLK/count1_reg[4]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  CLK/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.032    CLK/count1_reg[8]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.146 r  CLK/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    CLK/count1_reg[12]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.260 r  CLK/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    CLK/count1_reg[16]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  CLK/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    CLK/count1_reg[20]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.708 r  CLK/count1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.708    CLK/count1_reg[24]_i_1_n_6
    SLICE_X52Y93         FDRE                                         r  CLK/count1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.690    CLK/CLK
    SLICE_X52Y93         FDRE                                         r  CLK/count1_reg[22]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y93         FDRE (Setup_fdre_C_D)        0.062    14.985    CLK/count1_reg[22]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.708    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 CLK/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.253ns (39.500%)  route 3.451ns (60.500%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     4.983    CLK/CLK
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  CLK/count1_reg[19]/Q
                         net (fo=3, routed)           0.848     6.286    CLK/count1_reg_n_0_[19]
    SLICE_X53Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.410 r  CLK/count1[0]_i_10/O
                         net (fo=1, routed)           0.264     6.675    CLK/count1[0]_i_10_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.799 r  CLK/count1[0]_i_5/O
                         net (fo=32, routed)          1.834     8.632    CLK/count1[0]_i_5_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.756 r  CLK/count1[4]_i_6/O
                         net (fo=1, routed)           0.505     9.262    CLK/count1[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.918 r  CLK/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    CLK/count1_reg[4]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  CLK/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.032    CLK/count1_reg[8]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.146 r  CLK/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    CLK/count1_reg[12]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.260 r  CLK/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    CLK/count1_reg[16]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  CLK/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    CLK/count1_reg[20]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.687 r  CLK/count1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.687    CLK/count1_reg[24]_i_1_n_4
    SLICE_X52Y93         FDRE                                         r  CLK/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.690    CLK/CLK
    SLICE_X52Y93         FDRE                                         r  CLK/count1_reg[24]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y93         FDRE (Setup_fdre_C_D)        0.062    14.985    CLK/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.687    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 CLK/count1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 2.179ns (38.704%)  route 3.451ns (61.296%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     4.983    CLK/CLK
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  CLK/count1_reg[19]/Q
                         net (fo=3, routed)           0.848     6.286    CLK/count1_reg_n_0_[19]
    SLICE_X53Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.410 r  CLK/count1[0]_i_10/O
                         net (fo=1, routed)           0.264     6.675    CLK/count1[0]_i_10_n_0
    SLICE_X53Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.799 r  CLK/count1[0]_i_5/O
                         net (fo=32, routed)          1.834     8.632    CLK/count1[0]_i_5_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.756 r  CLK/count1[4]_i_6/O
                         net (fo=1, routed)           0.505     9.262    CLK/count1[1]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.918 r  CLK/count1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    CLK/count1_reg[4]_i_1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  CLK/count1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.032    CLK/count1_reg[8]_i_1_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.146 r  CLK/count1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    CLK/count1_reg[12]_i_1_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.260 r  CLK/count1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.260    CLK/count1_reg[16]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  CLK/count1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.374    CLK/count1_reg[20]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.613 r  CLK/count1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.613    CLK/count1_reg[24]_i_1_n_5
    SLICE_X52Y93         FDRE                                         r  CLK/count1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.690    CLK/CLK
    SLICE_X52Y93         FDRE                                         r  CLK/count1_reg[23]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y93         FDRE (Setup_fdre_C_D)        0.062    14.985    CLK/count1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  4.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.395    CLK/CLK
    SLICE_X53Y89         FDRE                                         r  CLK/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y89         FDRE (Prop_fdre_C_Q)         0.141     1.536 f  CLK/count1_reg[0]/Q
                         net (fo=3, routed)           0.168     1.705    CLK/count1_reg_n_0_[0]
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.750 r  CLK/count1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.750    CLK/count1[0]_i_1_n_0
    SLICE_X53Y89         FDRE                                         r  CLK/count1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.901    CLK/CLK
    SLICE_X53Y89         FDRE                                         r  CLK/count1_reg[0]/C
                         clock pessimism             -0.505     1.395    
    SLICE_X53Y89         FDRE (Hold_fdre_C_D)         0.091     1.486    CLK/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.397    CLK/CLK
    SLICE_X53Y95         FDRE                                         r  CLK/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  CLK/clk_5KHz_reg/Q
                         net (fo=2, routed)           0.168     1.707    CLK/sysclk
    SLICE_X53Y95         LUT6 (Prop_lut6_I5_O)        0.045     1.752 r  CLK/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.752    CLK/clk_5KHz_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  CLK/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.903    CLK/CLK
    SLICE_X53Y95         FDRE                                         r  CLK/clk_5KHz_reg/C
                         clock pessimism             -0.505     1.397    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.091     1.488    CLK/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CLK/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.397    CLK/CLK
    SLICE_X52Y95         FDRE                                         r  CLK/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  CLK/count1_reg[31]/Q
                         net (fo=3, routed)           0.134     1.672    CLK/count1_reg_n_0_[31]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.783 r  CLK/count1_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.783    CLK/count1_reg[31]_i_1_n_5
    SLICE_X52Y95         FDRE                                         r  CLK/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.903    CLK/CLK
    SLICE_X52Y95         FDRE                                         r  CLK/count1_reg[31]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.502    CLK/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 CLK/count1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.396    CLK/CLK
    SLICE_X52Y91         FDRE                                         r  CLK/count1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  CLK/count1_reg[16]/Q
                         net (fo=2, routed)           0.172     1.709    CLK/count1_reg_n_0_[16]
    SLICE_X52Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.754 r  CLK/count1[16]_i_2/O
                         net (fo=1, routed)           0.000     1.754    CLK/count1[16]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.817 r  CLK/count1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    CLK/count1_reg[16]_i_1_n_4
    SLICE_X52Y91         FDRE                                         r  CLK/count1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.902    CLK/CLK
    SLICE_X52Y91         FDRE                                         r  CLK/count1_reg[16]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105     1.501    CLK/count1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 CLK/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.395    CLK/CLK
    SLICE_X52Y88         FDRE                                         r  CLK/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  CLK/count1_reg[4]/Q
                         net (fo=2, routed)           0.173     1.709    CLK/count1_reg_n_0_[4]
    SLICE_X52Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.754 r  CLK/count1[4]_i_3/O
                         net (fo=1, routed)           0.000     1.754    CLK/count1[4]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.817 r  CLK/count1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    CLK/count1_reg[4]_i_1_n_4
    SLICE_X52Y88         FDRE                                         r  CLK/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.901    CLK/CLK
    SLICE_X52Y88         FDRE                                         r  CLK/count1_reg[4]/C
                         clock pessimism             -0.505     1.395    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.105     1.500    CLK/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 CLK/count1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.251ns (59.415%)  route 0.171ns (40.585%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.396    CLK/CLK
    SLICE_X52Y90         FDRE                                         r  CLK/count1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  CLK/count1_reg[10]/Q
                         net (fo=2, routed)           0.171     1.709    CLK/count1_reg_n_0_[10]
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.754 r  CLK/count1[12]_i_4/O
                         net (fo=1, routed)           0.000     1.754    CLK/count1[10]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.819 r  CLK/count1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.819    CLK/count1_reg[12]_i_1_n_6
    SLICE_X52Y90         FDRE                                         r  CLK/count1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.902    CLK/CLK
    SLICE_X52Y90         FDRE                                         r  CLK/count1_reg[10]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.105     1.501    CLK/count1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 CLK/count1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.397    CLK/CLK
    SLICE_X52Y94         FDRE                                         r  CLK/count1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  CLK/count1_reg[28]/Q
                         net (fo=4, routed)           0.184     1.722    CLK/count1_reg_n_0_[28]
    SLICE_X52Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  CLK/count1[28]_i_2/O
                         net (fo=1, routed)           0.000     1.767    CLK/count1[28]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.830 r  CLK/count1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    CLK/count1_reg[28]_i_1_n_4
    SLICE_X52Y94         FDRE                                         r  CLK/count1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.903    CLK/CLK
    SLICE_X52Y94         FDRE                                         r  CLK/count1_reg[28]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.502    CLK/count1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 CLK/count1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.396    CLK/CLK
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  CLK/count1_reg[20]/Q
                         net (fo=3, routed)           0.185     1.723    CLK/count1_reg_n_0_[20]
    SLICE_X52Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  CLK/count1[20]_i_2/O
                         net (fo=1, routed)           0.000     1.768    CLK/count1[20]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.831 r  CLK/count1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    CLK/count1_reg[20]_i_1_n_4
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.902    CLK/CLK
    SLICE_X52Y92         FDRE                                         r  CLK/count1_reg[20]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105     1.501    CLK/count1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 CLK/count1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.396    CLK/CLK
    SLICE_X52Y90         FDRE                                         r  CLK/count1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  CLK/count1_reg[9]/Q
                         net (fo=2, routed)           0.184     1.721    CLK/count1_reg_n_0_[9]
    SLICE_X52Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  CLK/count1[12]_i_5/O
                         net (fo=1, routed)           0.000     1.766    CLK/count1[9]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.836 r  CLK/count1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    CLK/count1_reg[12]_i_1_n_7
    SLICE_X52Y90         FDRE                                         r  CLK/count1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.902    CLK/CLK
    SLICE_X52Y90         FDRE                                         r  CLK/count1_reg[9]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.105     1.501    CLK/count1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 CLK/count1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/count1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.395    CLK/CLK
    SLICE_X52Y89         FDRE                                         r  CLK/count1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     1.536 r  CLK/count1_reg[5]/Q
                         net (fo=2, routed)           0.184     1.720    CLK/count1_reg_n_0_[5]
    SLICE_X52Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.765 r  CLK/count1[8]_i_5/O
                         net (fo=1, routed)           0.000     1.765    CLK/count1[5]
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.835 r  CLK/count1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    CLK/count1_reg[8]_i_1_n_7
    SLICE_X52Y89         FDRE                                         r  CLK/count1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.901    CLK/CLK
    SLICE_X52Y89         FDRE                                         r  CLK/count1_reg[5]/C
                         clock pessimism             -0.505     1.395    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.105     1.500    CLK/count1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    CLK/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y89    CLK/count1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y90    CLK/count1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y90    CLK/count1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y90    CLK/count1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    CLK/count1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    CLK/count1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    CLK/count1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y91    CLK/count1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    CLK/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    CLK/count1_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    CLK/count1_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    CLK/count1_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    CLK/count1_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    CLK/count1_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    CLK/count1_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    CLK/count1_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    CLK/count1_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    CLK/count1_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    CLK/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y89    CLK/count1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90    CLK/count1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90    CLK/count1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90    CLK/count1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90    CLK/count1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90    CLK/count1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90    CLK/count1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    CLK/count1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y91    CLK/count1_reg[13]/C



