$date
	Fri Oct 28 02:31:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module equation_tb $end
$var wire 1 ! z $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 & a_and_c $end
$var wire 1 # b $end
$var wire 1 ' b_and_d $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1%
#20000
0%
1$
#30000
1%
#40000
0%
0$
1#
#50000
1!
1'
1%
#60000
0!
0'
0%
1$
#70000
1!
1'
1%
#80000
0!
0'
0%
0$
0#
1"
#90000
1%
#100000
1!
1&
0%
1$
#110000
1%
#120000
0!
0&
0%
0$
1#
#130000
1!
1'
1%
#140000
0'
1&
0%
1$
#150000
1'
1%
#160000
